
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f88  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08007048  08007048  00017048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007238  08007238  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08007238  08007238  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007238  08007238  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007238  08007238  00017238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800723c  0800723c  0001723c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08007240  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  20000028  08007268  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  08007268  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015f64  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aef  00000000  00000000  00035fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  00038aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  00039e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000133bf  00000000  00000000  0003b070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017ce9  00000000  00000000  0004e42f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074cc4  00000000  00000000  00066118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000daddc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004708  00000000  00000000  000dae2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007030 	.word	0x08007030

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	08007030 	.word	0x08007030

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_TIM_OC_DelayElapsedCallback>:

uint8_t PMT_ON = 1;
uint8_t ERPA_ON = 1;
uint8_t HK_ON = 1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b091      	sub	sp, #68	; 0x44
 8000224:	af02      	add	r7, sp, #8
 8000226:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	4bd7      	ldr	r3, [pc, #860]	; (8000588 <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 800022c:	429a      	cmp	r2, r3
 800022e:	d000      	beq.n	8000232 <HAL_TIM_OC_DelayElapsedCallback+0x12>
 8000230:	e36e      	b.n	8000910 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>
		if (!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8))) { //check pin state
 8000232:	2380      	movs	r3, #128	; 0x80
 8000234:	005a      	lsls	r2, r3, #1
 8000236:	2390      	movs	r3, #144	; 0x90
 8000238:	05db      	lsls	r3, r3, #23
 800023a:	0011      	movs	r1, r2
 800023c:	0018      	movs	r0, r3
 800023e:	f002 fe79 	bl	8002f34 <HAL_GPIO_ReadPin>
 8000242:	1e03      	subs	r3, r0, #0
 8000244:	d001      	beq.n	800024a <HAL_TIM_OC_DelayElapsedCallback+0x2a>
 8000246:	f000 fbad 	bl	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
			if (ERPA_ON) {
 800024a:	4bd0      	ldr	r3, [pc, #832]	; (800058c <HAL_TIM_OC_DelayElapsedCallback+0x36c>)
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d100      	bne.n	8000254 <HAL_TIM_OC_DelayElapsedCallback+0x34>
 8000252:	e08f      	b.n	8000374 <HAL_TIM_OC_DelayElapsedCallback+0x154>
				 * Steps DAC
				 * +/- 0.5v Every 100ms
				 */

				/* Write to SPI (begin transfer?) */
				HAL_SPI_Transmit(&hspi1, (uint8_t*) &WRITE, 1, 1);
 8000254:	49ce      	ldr	r1, [pc, #824]	; (8000590 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 8000256:	48cf      	ldr	r0, [pc, #828]	; (8000594 <HAL_TIM_OC_DelayElapsedCallback+0x374>)
 8000258:	2301      	movs	r3, #1
 800025a:	2201      	movs	r2, #1
 800025c:	f004 f9dc 	bl	8004618 <HAL_SPI_Transmit>

				while (!(SPI1->SR))
 8000260:	46c0      	nop			; (mov r8, r8)
 8000262:	4bcd      	ldr	r3, [pc, #820]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 8000264:	689b      	ldr	r3, [r3, #8]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d0fb      	beq.n	8000262 <HAL_TIM_OC_DelayElapsedCallback+0x42>
					;

				raw = SPI1->DR;
 800026a:	4bcb      	ldr	r3, [pc, #812]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 800026c:	68db      	ldr	r3, [r3, #12]
 800026e:	001a      	movs	r2, r3
 8000270:	4bca      	ldr	r3, [pc, #808]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 8000272:	601a      	str	r2, [r3, #0]

				DAC->DHR12R1 = DAC_OUT[step];
 8000274:	4bca      	ldr	r3, [pc, #808]	; (80005a0 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	0019      	movs	r1, r3
 800027a:	4bca      	ldr	r3, [pc, #808]	; (80005a4 <HAL_TIM_OC_DelayElapsedCallback+0x384>)
 800027c:	4aca      	ldr	r2, [pc, #808]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800027e:	0089      	lsls	r1, r1, #2
 8000280:	588a      	ldr	r2, [r1, r2]
 8000282:	609a      	str	r2, [r3, #8]

				HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcResultsDMA,
 8000284:	2311      	movs	r3, #17
 8000286:	001a      	movs	r2, r3
 8000288:	49c8      	ldr	r1, [pc, #800]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 800028a:	4bc9      	ldr	r3, [pc, #804]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 800028c:	0018      	movs	r0, r3
 800028e:	f001 fea3 	bl	8001fd8 <HAL_ADC_Start_DMA>
						adcChannelCount);
				uint16_t PA0 = adcResultsDMA[0]; //ADC_IN0, END_mon: entrance/collimator monitor
 8000292:	212e      	movs	r1, #46	; 0x2e
 8000294:	187b      	adds	r3, r7, r1
 8000296:	4ac5      	ldr	r2, [pc, #788]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 8000298:	8812      	ldrh	r2, [r2, #0]
 800029a:	801a      	strh	r2, [r3, #0]
				uint16_t PA7 = adcResultsDMA[6]; //ADC_IN7, SWP_mon: Sweep voltage monitor
 800029c:	202c      	movs	r0, #44	; 0x2c
 800029e:	183b      	adds	r3, r7, r0
 80002a0:	4ac2      	ldr	r2, [pc, #776]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80002a2:	8992      	ldrh	r2, [r2, #12]
 80002a4:	801a      	strh	r2, [r3, #0]
				uint16_t PB0 = adcResultsDMA[7]; //ADC_IN8, TMP 1: Sweep temperature
 80002a6:	242a      	movs	r4, #42	; 0x2a
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	4ac0      	ldr	r2, [pc, #768]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80002ac:	89d2      	ldrh	r2, [r2, #14]
 80002ae:	801a      	strh	r2, [r3, #0]
				uint16_t PB1 = adcResultsDMA[8]; //ADC_IN9, TMP 2: feedbacks
 80002b0:	2528      	movs	r5, #40	; 0x28
 80002b2:	197b      	adds	r3, r7, r5
 80002b4:	4abd      	ldr	r2, [pc, #756]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80002b6:	8a12      	ldrh	r2, [r2, #16]
 80002b8:	801a      	strh	r2, [r3, #0]

				erpa_buf[0] = erpa_sync; // ERPA SYNC 0xAA MSB
 80002ba:	22aa      	movs	r2, #170	; 0xaa
 80002bc:	4bbd      	ldr	r3, [pc, #756]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002be:	701a      	strb	r2, [r3, #0]
				erpa_buf[1] = erpa_sync; // ERPA SYNC 0xAA LSB
 80002c0:	22aa      	movs	r2, #170	; 0xaa
 80002c2:	4bbc      	ldr	r3, [pc, #752]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002c4:	705a      	strb	r2, [r3, #1]
				erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); // ERPA SEQ # MSB
 80002c6:	4bbc      	ldr	r3, [pc, #752]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 80002c8:	881b      	ldrh	r3, [r3, #0]
 80002ca:	0a1b      	lsrs	r3, r3, #8
 80002cc:	b29b      	uxth	r3, r3
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	4bb8      	ldr	r3, [pc, #736]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002d2:	709a      	strb	r2, [r3, #2]
				erpa_buf[3] = (erpa_seq & 0xFF); // ERPA SEQ # MSB
 80002d4:	4bb8      	ldr	r3, [pc, #736]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4bb6      	ldr	r3, [pc, #728]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002dc:	70da      	strb	r2, [r3, #3]
				erpa_buf[4] = ((raw & 0xFF00) >> 8); // ERPA eADC MSB
 80002de:	4baf      	ldr	r3, [pc, #700]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	121b      	asrs	r3, r3, #8
 80002e4:	b2da      	uxtb	r2, r3
 80002e6:	4bb3      	ldr	r3, [pc, #716]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002e8:	711a      	strb	r2, [r3, #4]
				erpa_buf[5] = (raw & 0xFF); // ERPA eADC LSB
 80002ea:	4bac      	ldr	r3, [pc, #688]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	4bb0      	ldr	r3, [pc, #704]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80002f2:	715a      	strb	r2, [r3, #5]
//				erpa_buf[6] = ((DAC_OUT[step] & 0xFF00) >> 8); //SWP Commanded MSB
//				erpa_buf[7] = (DAC_OUT[step] & 0xFF); //SWP Commanded LSB

				erpa_buf[6] = ((PA0 & 0xFF00) >> 8); // ENDmon MSB
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	881b      	ldrh	r3, [r3, #0]
 80002f8:	0a1b      	lsrs	r3, r3, #8
 80002fa:	b29b      	uxth	r3, r3
 80002fc:	b2da      	uxtb	r2, r3
 80002fe:	4bad      	ldr	r3, [pc, #692]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000300:	719a      	strb	r2, [r3, #6]
				erpa_buf[7] = (PA0 & 0xFF); // ENDmon LSB
 8000302:	187b      	adds	r3, r7, r1
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	b2da      	uxtb	r2, r3
 8000308:	4baa      	ldr	r3, [pc, #680]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800030a:	71da      	strb	r2, [r3, #7]

				erpa_buf[8] = ((PB0 & 0xFF00) >> 8); // TEMPURATURE 1 MSB
 800030c:	193b      	adds	r3, r7, r4
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	0a1b      	lsrs	r3, r3, #8
 8000312:	b29b      	uxth	r3, r3
 8000314:	b2da      	uxtb	r2, r3
 8000316:	4ba7      	ldr	r3, [pc, #668]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000318:	721a      	strb	r2, [r3, #8]
				erpa_buf[9] = (PB0 & 0xFF); // TEMPURATURE 1 LSB
 800031a:	193b      	adds	r3, r7, r4
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	b2da      	uxtb	r2, r3
 8000320:	4ba4      	ldr	r3, [pc, #656]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000322:	725a      	strb	r2, [r3, #9]
				erpa_buf[10] = ((PB1 & 0xFF00) >> 8); // TEMPURATURE 2 MSB
 8000324:	197b      	adds	r3, r7, r5
 8000326:	881b      	ldrh	r3, [r3, #0]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	b29b      	uxth	r3, r3
 800032c:	b2da      	uxtb	r2, r3
 800032e:	4ba1      	ldr	r3, [pc, #644]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000330:	729a      	strb	r2, [r3, #10]
				erpa_buf[11] = (PB1 & 0xFF); // TEMPURATURE 2 LSB
 8000332:	197b      	adds	r3, r7, r5
 8000334:	881b      	ldrh	r3, [r3, #0]
 8000336:	b2da      	uxtb	r2, r3
 8000338:	4b9e      	ldr	r3, [pc, #632]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800033a:	72da      	strb	r2, [r3, #11]

				erpa_buf[12] = ((PA7 & 0xFF00) >> 8); // SWP Monitored MSB
 800033c:	183b      	adds	r3, r7, r0
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	0a1b      	lsrs	r3, r3, #8
 8000342:	b29b      	uxth	r3, r3
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4b9b      	ldr	r3, [pc, #620]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000348:	731a      	strb	r2, [r3, #12]
				erpa_buf[13] = (PA7 & 0xFF); // SWP Monitored LSB
 800034a:	183b      	adds	r3, r7, r0
 800034c:	881b      	ldrh	r3, [r3, #0]
 800034e:	b2da      	uxtb	r2, r3
 8000350:	4b98      	ldr	r3, [pc, #608]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000352:	735a      	strb	r2, [r3, #13]

				erpa_seq++;
 8000354:	4b98      	ldr	r3, [pc, #608]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	3301      	adds	r3, #1
 800035a:	b29a      	uxth	r2, r3
 800035c:	4b96      	ldr	r3, [pc, #600]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 800035e:	801a      	strh	r2, [r3, #0]
				if (ERPA_ON) {
 8000360:	4b8a      	ldr	r3, [pc, #552]	; (800058c <HAL_TIM_OC_DelayElapsedCallback+0x36c>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d005      	beq.n	8000374 <HAL_TIM_OC_DelayElapsedCallback+0x154>
					HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 8000368:	4992      	ldr	r1, [pc, #584]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800036a:	4894      	ldr	r0, [pc, #592]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 800036c:	2364      	movs	r3, #100	; 0x64
 800036e:	2210      	movs	r2, #16
 8000370:	f005 fc84 	bl	8005c7c <HAL_UART_Transmit>
//					up = 1;
//				}

//				up == 1 ? step++ : step--;
			}
			if (HK_ON) {
 8000374:	4b92      	ldr	r3, [pc, #584]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d100      	bne.n	800037e <HAL_TIM_OC_DelayElapsedCallback+0x15e>
 800037c:	e312      	b.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
				if (hk_counter == 1) {
 800037e:	4b91      	ldr	r3, [pc, #580]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b01      	cmp	r3, #1
 8000384:	d000      	beq.n	8000388 <HAL_TIM_OC_DelayElapsedCallback+0x168>
 8000386:	e2a9      	b.n	80008dc <HAL_TIM_OC_DelayElapsedCallback+0x6bc>
					int16_t output2;
					int16_t output3;
					int16_t output4;


					buf[0] = REG_TEMP;
 8000388:	2200      	movs	r2, #0
 800038a:	2508      	movs	r5, #8
 800038c:	197b      	adds	r3, r7, r5
 800038e:	701a      	strb	r2, [r3, #0]
					ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_1, buf, 1,
 8000390:	2390      	movs	r3, #144	; 0x90
 8000392:	b299      	uxth	r1, r3
 8000394:	2627      	movs	r6, #39	; 0x27
 8000396:	19bc      	adds	r4, r7, r6
 8000398:	197a      	adds	r2, r7, r5
 800039a:	488b      	ldr	r0, [pc, #556]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800039c:	23fa      	movs	r3, #250	; 0xfa
 800039e:	009b      	lsls	r3, r3, #2
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	2301      	movs	r3, #1
 80003a4:	f002 fe96 	bl	80030d4 <HAL_I2C_Master_Transmit>
 80003a8:	0003      	movs	r3, r0
 80003aa:	7023      	strb	r3, [r4, #0]
							1000);
					//			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
					if (ret != HAL_OK) {
 80003ac:	19bb      	adds	r3, r7, r6
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d008      	beq.n	80003c6 <HAL_TIM_OC_DelayElapsedCallback+0x1a6>
						strcpy((char*) buf, "Error Tx\r\n");
 80003b4:	197b      	adds	r3, r7, r5
 80003b6:	4a85      	ldr	r2, [pc, #532]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 80003b8:	ca03      	ldmia	r2!, {r0, r1}
 80003ba:	c303      	stmia	r3!, {r0, r1}
 80003bc:	8811      	ldrh	r1, [r2, #0]
 80003be:	8019      	strh	r1, [r3, #0]
 80003c0:	7892      	ldrb	r2, [r2, #2]
 80003c2:	709a      	strb	r2, [r3, #2]
 80003c4:	e02b      	b.n	800041e <HAL_TIM_OC_DelayElapsedCallback+0x1fe>
					} else {

						//				 Read 2 bytes from the temperature register
						ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_1, buf, 2,
 80003c6:	2390      	movs	r3, #144	; 0x90
 80003c8:	b299      	uxth	r1, r3
 80003ca:	2527      	movs	r5, #39	; 0x27
 80003cc:	197c      	adds	r4, r7, r5
 80003ce:	2608      	movs	r6, #8
 80003d0:	19ba      	adds	r2, r7, r6
 80003d2:	487d      	ldr	r0, [pc, #500]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80003d4:	23fa      	movs	r3, #250	; 0xfa
 80003d6:	009b      	lsls	r3, r3, #2
 80003d8:	9300      	str	r3, [sp, #0]
 80003da:	2302      	movs	r3, #2
 80003dc:	f002 ff82 	bl	80032e4 <HAL_I2C_Master_Receive>
 80003e0:	0003      	movs	r3, r0
 80003e2:	7023      	strb	r3, [r4, #0]
								1000);
						if (ret != HAL_OK) {
 80003e4:	197b      	adds	r3, r7, r5
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d008      	beq.n	80003fe <HAL_TIM_OC_DelayElapsedCallback+0x1de>
							strcpy((char*) buf, "Error Rx\r\n");
 80003ec:	19bb      	adds	r3, r7, r6
 80003ee:	4a78      	ldr	r2, [pc, #480]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x3b0>)
 80003f0:	ca03      	ldmia	r2!, {r0, r1}
 80003f2:	c303      	stmia	r3!, {r0, r1}
 80003f4:	8811      	ldrh	r1, [r2, #0]
 80003f6:	8019      	strh	r1, [r3, #0]
 80003f8:	7892      	ldrb	r2, [r2, #2]
 80003fa:	709a      	strb	r2, [r3, #2]
 80003fc:	e00f      	b.n	800041e <HAL_TIM_OC_DelayElapsedCallback+0x1fe>
						} else {

							output1 = (int16_t) (buf[0] << 8);
 80003fe:	2008      	movs	r0, #8
 8000400:	183b      	adds	r3, r7, r0
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	021a      	lsls	r2, r3, #8
 8000406:	2136      	movs	r1, #54	; 0x36
 8000408:	187b      	adds	r3, r7, r1
 800040a:	801a      	strh	r2, [r3, #0]
							output1 = (output1 | buf[1]) >> 3;
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2200      	movs	r2, #0
 8000410:	5e9b      	ldrsh	r3, [r3, r2]
 8000412:	183a      	adds	r2, r7, r0
 8000414:	7852      	ldrb	r2, [r2, #1]
 8000416:	4313      	orrs	r3, r2
 8000418:	10da      	asrs	r2, r3, #3
 800041a:	187b      	adds	r3, r7, r1
 800041c:	801a      	strh	r2, [r3, #0]
						}
					}

					// Tell ADT7410_2 that we want to read from the temperature register
					buf[0] = REG_TEMP;
 800041e:	2200      	movs	r2, #0
 8000420:	2508      	movs	r5, #8
 8000422:	197b      	adds	r3, r7, r5
 8000424:	701a      	strb	r2, [r3, #0]
					ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_2, buf, 1,
 8000426:	2394      	movs	r3, #148	; 0x94
 8000428:	b299      	uxth	r1, r3
 800042a:	2627      	movs	r6, #39	; 0x27
 800042c:	19bc      	adds	r4, r7, r6
 800042e:	197a      	adds	r2, r7, r5
 8000430:	4865      	ldr	r0, [pc, #404]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000432:	23fa      	movs	r3, #250	; 0xfa
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	9300      	str	r3, [sp, #0]
 8000438:	2301      	movs	r3, #1
 800043a:	f002 fe4b 	bl	80030d4 <HAL_I2C_Master_Transmit>
 800043e:	0003      	movs	r3, r0
 8000440:	7023      	strb	r3, [r4, #0]
							1000);
					//			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
					if (ret != HAL_OK) {
 8000442:	19bb      	adds	r3, r7, r6
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d008      	beq.n	800045c <HAL_TIM_OC_DelayElapsedCallback+0x23c>
						strcpy((char*) buf, "Error Tx\r\n");
 800044a:	197b      	adds	r3, r7, r5
 800044c:	4a5f      	ldr	r2, [pc, #380]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 800044e:	ca03      	ldmia	r2!, {r0, r1}
 8000450:	c303      	stmia	r3!, {r0, r1}
 8000452:	8811      	ldrh	r1, [r2, #0]
 8000454:	8019      	strh	r1, [r3, #0]
 8000456:	7892      	ldrb	r2, [r2, #2]
 8000458:	709a      	strb	r2, [r3, #2]
 800045a:	e02b      	b.n	80004b4 <HAL_TIM_OC_DelayElapsedCallback+0x294>
					} else {

						//				 Read 2 bytes from the temperature register
						ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_2, buf, 2,
 800045c:	2394      	movs	r3, #148	; 0x94
 800045e:	b299      	uxth	r1, r3
 8000460:	2527      	movs	r5, #39	; 0x27
 8000462:	197c      	adds	r4, r7, r5
 8000464:	2608      	movs	r6, #8
 8000466:	19ba      	adds	r2, r7, r6
 8000468:	4857      	ldr	r0, [pc, #348]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800046a:	23fa      	movs	r3, #250	; 0xfa
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	9300      	str	r3, [sp, #0]
 8000470:	2302      	movs	r3, #2
 8000472:	f002 ff37 	bl	80032e4 <HAL_I2C_Master_Receive>
 8000476:	0003      	movs	r3, r0
 8000478:	7023      	strb	r3, [r4, #0]
								1000);
						if (ret != HAL_OK) {
 800047a:	197b      	adds	r3, r7, r5
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d008      	beq.n	8000494 <HAL_TIM_OC_DelayElapsedCallback+0x274>
							strcpy((char*) buf, "Error Rx\r\n");
 8000482:	19bb      	adds	r3, r7, r6
 8000484:	4a52      	ldr	r2, [pc, #328]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x3b0>)
 8000486:	ca03      	ldmia	r2!, {r0, r1}
 8000488:	c303      	stmia	r3!, {r0, r1}
 800048a:	8811      	ldrh	r1, [r2, #0]
 800048c:	8019      	strh	r1, [r3, #0]
 800048e:	7892      	ldrb	r2, [r2, #2]
 8000490:	709a      	strb	r2, [r3, #2]
 8000492:	e00f      	b.n	80004b4 <HAL_TIM_OC_DelayElapsedCallback+0x294>
						} else {

							output2 = (int16_t) (buf[0] << 8);
 8000494:	2008      	movs	r0, #8
 8000496:	183b      	adds	r3, r7, r0
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	021a      	lsls	r2, r3, #8
 800049c:	2134      	movs	r1, #52	; 0x34
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	801a      	strh	r2, [r3, #0]
							output2 = (output2 | buf[1]) >> 3;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	5e9b      	ldrsh	r3, [r3, r2]
 80004a8:	183a      	adds	r2, r7, r0
 80004aa:	7852      	ldrb	r2, [r2, #1]
 80004ac:	4313      	orrs	r3, r2
 80004ae:	10da      	asrs	r2, r3, #3
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	801a      	strh	r2, [r3, #0]
						}
					}
					// TEMP SENSOR 3
					buf[0] = REG_TEMP;
 80004b4:	2200      	movs	r2, #0
 80004b6:	2508      	movs	r5, #8
 80004b8:	197b      	adds	r3, r7, r5
 80004ba:	701a      	strb	r2, [r3, #0]
					ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_3, buf, 1,
 80004bc:	2392      	movs	r3, #146	; 0x92
 80004be:	b299      	uxth	r1, r3
 80004c0:	2627      	movs	r6, #39	; 0x27
 80004c2:	19bc      	adds	r4, r7, r6
 80004c4:	197a      	adds	r2, r7, r5
 80004c6:	4840      	ldr	r0, [pc, #256]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80004c8:	23fa      	movs	r3, #250	; 0xfa
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	2301      	movs	r3, #1
 80004d0:	f002 fe00 	bl	80030d4 <HAL_I2C_Master_Transmit>
 80004d4:	0003      	movs	r3, r0
 80004d6:	7023      	strb	r3, [r4, #0]
							1000);
					//			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
					if (ret != HAL_OK) {
 80004d8:	19bb      	adds	r3, r7, r6
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d008      	beq.n	80004f2 <HAL_TIM_OC_DelayElapsedCallback+0x2d2>
						strcpy((char*) buf, "Error Tx\r\n");
 80004e0:	197b      	adds	r3, r7, r5
 80004e2:	4a3a      	ldr	r2, [pc, #232]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 80004e4:	ca03      	ldmia	r2!, {r0, r1}
 80004e6:	c303      	stmia	r3!, {r0, r1}
 80004e8:	8811      	ldrh	r1, [r2, #0]
 80004ea:	8019      	strh	r1, [r3, #0]
 80004ec:	7892      	ldrb	r2, [r2, #2]
 80004ee:	709a      	strb	r2, [r3, #2]
 80004f0:	e02b      	b.n	800054a <HAL_TIM_OC_DelayElapsedCallback+0x32a>
					} else {

						//				 Read 2 bytes from the temperature register
						ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_3, buf, 2,
 80004f2:	2392      	movs	r3, #146	; 0x92
 80004f4:	b299      	uxth	r1, r3
 80004f6:	2527      	movs	r5, #39	; 0x27
 80004f8:	197c      	adds	r4, r7, r5
 80004fa:	2608      	movs	r6, #8
 80004fc:	19ba      	adds	r2, r7, r6
 80004fe:	4832      	ldr	r0, [pc, #200]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000500:	23fa      	movs	r3, #250	; 0xfa
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2302      	movs	r3, #2
 8000508:	f002 feec 	bl	80032e4 <HAL_I2C_Master_Receive>
 800050c:	0003      	movs	r3, r0
 800050e:	7023      	strb	r3, [r4, #0]
								1000);
						if (ret != HAL_OK) {
 8000510:	197b      	adds	r3, r7, r5
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d008      	beq.n	800052a <HAL_TIM_OC_DelayElapsedCallback+0x30a>
							strcpy((char*) buf, "Error Rx\r\n");
 8000518:	19bb      	adds	r3, r7, r6
 800051a:	4a2d      	ldr	r2, [pc, #180]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x3b0>)
 800051c:	ca03      	ldmia	r2!, {r0, r1}
 800051e:	c303      	stmia	r3!, {r0, r1}
 8000520:	8811      	ldrh	r1, [r2, #0]
 8000522:	8019      	strh	r1, [r3, #0]
 8000524:	7892      	ldrb	r2, [r2, #2]
 8000526:	709a      	strb	r2, [r3, #2]
 8000528:	e00f      	b.n	800054a <HAL_TIM_OC_DelayElapsedCallback+0x32a>
						} else {

							output3 = (int16_t) (buf[0] << 8);
 800052a:	2008      	movs	r0, #8
 800052c:	183b      	adds	r3, r7, r0
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	021a      	lsls	r2, r3, #8
 8000532:	2132      	movs	r1, #50	; 0x32
 8000534:	187b      	adds	r3, r7, r1
 8000536:	801a      	strh	r2, [r3, #0]
							output3 = (output3 | buf[1]) >> 3;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	5e9b      	ldrsh	r3, [r3, r2]
 800053e:	183a      	adds	r2, r7, r0
 8000540:	7852      	ldrb	r2, [r2, #1]
 8000542:	4313      	orrs	r3, r2
 8000544:	10da      	asrs	r2, r3, #3
 8000546:	187b      	adds	r3, r7, r1
 8000548:	801a      	strh	r2, [r3, #0]
						}
					}
					// TEMP SENSOR 4
					buf[0] = REG_TEMP;
 800054a:	2200      	movs	r2, #0
 800054c:	2508      	movs	r5, #8
 800054e:	197b      	adds	r3, r7, r5
 8000550:	701a      	strb	r2, [r3, #0]
					ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_4, buf, 1,
 8000552:	2396      	movs	r3, #150	; 0x96
 8000554:	b299      	uxth	r1, r3
 8000556:	2627      	movs	r6, #39	; 0x27
 8000558:	19bc      	adds	r4, r7, r6
 800055a:	197a      	adds	r2, r7, r5
 800055c:	481a      	ldr	r0, [pc, #104]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800055e:	23fa      	movs	r3, #250	; 0xfa
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	9300      	str	r3, [sp, #0]
 8000564:	2301      	movs	r3, #1
 8000566:	f002 fdb5 	bl	80030d4 <HAL_I2C_Master_Transmit>
 800056a:	0003      	movs	r3, r0
 800056c:	7023      	strb	r3, [r4, #0]
							1000);
					//			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
					if (ret != HAL_OK) {
 800056e:	19bb      	adds	r3, r7, r6
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d02e      	beq.n	80005d4 <HAL_TIM_OC_DelayElapsedCallback+0x3b4>
						strcpy((char*) buf, "Error Tx\r\n");
 8000576:	197b      	adds	r3, r7, r5
 8000578:	4a14      	ldr	r2, [pc, #80]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 800057a:	ca03      	ldmia	r2!, {r0, r1}
 800057c:	c303      	stmia	r3!, {r0, r1}
 800057e:	8811      	ldrh	r1, [r2, #0]
 8000580:	8019      	strh	r1, [r3, #0]
 8000582:	7892      	ldrb	r2, [r2, #2]
 8000584:	709a      	strb	r2, [r3, #2]
 8000586:	e051      	b.n	800062c <HAL_TIM_OC_DelayElapsedCallback+0x40c>
 8000588:	20000238 	.word	0x20000238
 800058c:	20000019 	.word	0x20000019
 8000590:	080070fc 	.word	0x080070fc
 8000594:	20000128 	.word	0x20000128
 8000598:	40013000 	.word	0x40013000
 800059c:	2000038c 	.word	0x2000038c
 80005a0:	2000038a 	.word	0x2000038a
 80005a4:	40007400 	.word	0x40007400
 80005a8:	20000000 	.word	0x20000000
 80005ac:	20000368 	.word	0x20000368
 80005b0:	20000044 	.word	0x20000044
 80005b4:	20000390 	.word	0x20000390
 80005b8:	200003a0 	.word	0x200003a0
 80005bc:	20000280 	.word	0x20000280
 80005c0:	2000001a 	.word	0x2000001a
 80005c4:	200003d0 	.word	0x200003d0
 80005c8:	200000dc 	.word	0x200000dc
 80005cc:	080070c4 	.word	0x080070c4
 80005d0:	080070d0 	.word	0x080070d0
					} else {

						//				 Read 2 bytes from the temperature register
						ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_4, buf, 2,
 80005d4:	2396      	movs	r3, #150	; 0x96
 80005d6:	b299      	uxth	r1, r3
 80005d8:	2527      	movs	r5, #39	; 0x27
 80005da:	197c      	adds	r4, r7, r5
 80005dc:	2608      	movs	r6, #8
 80005de:	19ba      	adds	r2, r7, r6
 80005e0:	48c1      	ldr	r0, [pc, #772]	; (80008e8 <HAL_TIM_OC_DelayElapsedCallback+0x6c8>)
 80005e2:	23fa      	movs	r3, #250	; 0xfa
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2302      	movs	r3, #2
 80005ea:	f002 fe7b 	bl	80032e4 <HAL_I2C_Master_Receive>
 80005ee:	0003      	movs	r3, r0
 80005f0:	7023      	strb	r3, [r4, #0]
								1000);
						if (ret != HAL_OK) {
 80005f2:	197b      	adds	r3, r7, r5
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d008      	beq.n	800060c <HAL_TIM_OC_DelayElapsedCallback+0x3ec>
							strcpy((char*) buf, "Error Rx\r\n");
 80005fa:	19bb      	adds	r3, r7, r6
 80005fc:	4abb      	ldr	r2, [pc, #748]	; (80008ec <HAL_TIM_OC_DelayElapsedCallback+0x6cc>)
 80005fe:	ca03      	ldmia	r2!, {r0, r1}
 8000600:	c303      	stmia	r3!, {r0, r1}
 8000602:	8811      	ldrh	r1, [r2, #0]
 8000604:	8019      	strh	r1, [r3, #0]
 8000606:	7892      	ldrb	r2, [r2, #2]
 8000608:	709a      	strb	r2, [r3, #2]
 800060a:	e00f      	b.n	800062c <HAL_TIM_OC_DelayElapsedCallback+0x40c>
						} else {

							output4 = (int16_t) (buf[0] << 8);
 800060c:	2008      	movs	r0, #8
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	021a      	lsls	r2, r3, #8
 8000614:	2130      	movs	r1, #48	; 0x30
 8000616:	187b      	adds	r3, r7, r1
 8000618:	801a      	strh	r2, [r3, #0]
							output4 = (output4 | buf[1]) >> 3;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2200      	movs	r2, #0
 800061e:	5e9b      	ldrsh	r3, [r3, r2]
 8000620:	183a      	adds	r2, r7, r0
 8000622:	7852      	ldrb	r2, [r2, #1]
 8000624:	4313      	orrs	r3, r2
 8000626:	10da      	asrs	r2, r3, #3
 8000628:	187b      	adds	r3, r7, r1
 800062a:	801a      	strh	r2, [r3, #0]
						}
					}



					HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcResultsDMA,
 800062c:	2311      	movs	r3, #17
 800062e:	001a      	movs	r2, r3
 8000630:	49af      	ldr	r1, [pc, #700]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000632:	4bb0      	ldr	r3, [pc, #704]	; (80008f4 <HAL_TIM_OC_DelayElapsedCallback+0x6d4>)
 8000634:	0018      	movs	r0, r3
 8000636:	f001 fccf 	bl	8001fd8 <HAL_ADC_Start_DMA>
							adcChannelCount);

					uint16_t PA1 = adcResultsDMA[1]; //ADC_IN1, BUS_Imon: instrument bus current monitor
 800063a:	2124      	movs	r1, #36	; 0x24
 800063c:	187b      	adds	r3, r7, r1
 800063e:	4aac      	ldr	r2, [pc, #688]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000640:	8852      	ldrh	r2, [r2, #2]
 8000642:	801a      	strh	r2, [r3, #0]
					uint16_t PA2 = adcResultsDMA[2]; //ADC_IN2, BUS_Vmon: instrument bus voltage monitor
 8000644:	2022      	movs	r0, #34	; 0x22
 8000646:	183b      	adds	r3, r7, r0
 8000648:	4aa9      	ldr	r2, [pc, #676]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 800064a:	8892      	ldrh	r2, [r2, #4]
 800064c:	801a      	strh	r2, [r3, #0]
					uint16_t PA3 = adcResultsDMA[3]; //ADC_IN3, 3v3_mon: Accurate 5V for ADC monitor
 800064e:	2420      	movs	r4, #32
 8000650:	193b      	adds	r3, r7, r4
 8000652:	4aa7      	ldr	r2, [pc, #668]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000654:	88d2      	ldrh	r2, [r2, #6]
 8000656:	801a      	strh	r2, [r3, #0]
					uint16_t PA5 = adcResultsDMA[4]; //ADC_IN5, n150v_mon: n150 voltage monitor
 8000658:	251e      	movs	r5, #30
 800065a:	197b      	adds	r3, r7, r5
 800065c:	4aa4      	ldr	r2, [pc, #656]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 800065e:	8912      	ldrh	r2, [r2, #8]
 8000660:	801a      	strh	r2, [r3, #0]
					uint16_t PA6 = adcResultsDMA[5]; //ADC_IN6, n800v_mon: n800 voltage monitor
 8000662:	261c      	movs	r6, #28
 8000664:	19bb      	adds	r3, r7, r6
 8000666:	4aa2      	ldr	r2, [pc, #648]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000668:	8952      	ldrh	r2, [r2, #10]
 800066a:	801a      	strh	r2, [r3, #0]

					uint16_t PC0 = adcResultsDMA[9]; //ADC_IN10, 2v5_mon: 2.5v voltage monitor
 800066c:	231a      	movs	r3, #26
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	4a9f      	ldr	r2, [pc, #636]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000672:	8a52      	ldrh	r2, [r2, #18]
 8000674:	801a      	strh	r2, [r3, #0]
					uint16_t PC1 = adcResultsDMA[10]; //ADC_IN11, n5v_mon: n5v voltage monitor
 8000676:	2218      	movs	r2, #24
 8000678:	18bb      	adds	r3, r7, r2
 800067a:	4a9d      	ldr	r2, [pc, #628]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 800067c:	8a92      	ldrh	r2, [r2, #20]
 800067e:	801a      	strh	r2, [r3, #0]
					uint16_t PC2 = adcResultsDMA[11]; //ADC_IN12, 5v_mon: 5v voltage monitor
 8000680:	2316      	movs	r3, #22
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	4a9a      	ldr	r2, [pc, #616]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000686:	8ad2      	ldrh	r2, [r2, #22]
 8000688:	801a      	strh	r2, [r3, #0]
					uint16_t PC3 = adcResultsDMA[12]; //ADC_IN13, n3v3_mon: n3v3 voltage monitor
 800068a:	2214      	movs	r2, #20
 800068c:	18bb      	adds	r3, r7, r2
 800068e:	4a98      	ldr	r2, [pc, #608]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 8000690:	8b12      	ldrh	r2, [r2, #24]
 8000692:	801a      	strh	r2, [r3, #0]
					uint16_t PC4 = adcResultsDMA[13]; //ADC_IN14, 5vref_mon: 5v reference voltage monitor
 8000694:	2312      	movs	r3, #18
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	4a95      	ldr	r2, [pc, #596]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 800069a:	8b52      	ldrh	r2, [r2, #26]
 800069c:	801a      	strh	r2, [r3, #0]
					uint16_t PC5 = adcResultsDMA[14]; //ADC_IN15, 15v_mon: 15v voltage monitor
 800069e:	2210      	movs	r2, #16
 80006a0:	18bb      	adds	r3, r7, r2
 80006a2:	4a93      	ldr	r2, [pc, #588]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 80006a4:	8b92      	ldrh	r2, [r2, #28]
 80006a6:	801a      	strh	r2, [r3, #0]
					uint16_t MCU_TEMP = adcResultsDMA[15]; //(internally connected) ADC_IN16, VSENSE
 80006a8:	230e      	movs	r3, #14
 80006aa:	18fb      	adds	r3, r7, r3
 80006ac:	4a90      	ldr	r2, [pc, #576]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 80006ae:	8bd2      	ldrh	r2, [r2, #30]
 80006b0:	801a      	strh	r2, [r3, #0]
					uint16_t MCU_VREF = adcResultsDMA[16]; //(internally connected) ADC_IN17, VREFINT
 80006b2:	220c      	movs	r2, #12
 80006b4:	18bb      	adds	r3, r7, r2
 80006b6:	4a8e      	ldr	r2, [pc, #568]	; (80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x6d0>)
 80006b8:	8c12      	ldrh	r2, [r2, #32]
 80006ba:	801a      	strh	r2, [r3, #0]

					temps_buf[0] = temps_sync;
 80006bc:	22dd      	movs	r2, #221	; 0xdd
 80006be:	4b8e      	ldr	r3, [pc, #568]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006c0:	701a      	strb	r2, [r3, #0]
					temps_buf[1] = temps_sync;
 80006c2:	22dd      	movs	r2, #221	; 0xdd
 80006c4:	4b8c      	ldr	r3, [pc, #560]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006c6:	705a      	strb	r2, [r3, #1]
					temps_buf[2] = ((MCU_VREF & 0xFF00) >> 8);
 80006c8:	220c      	movs	r2, #12
 80006ca:	18bb      	adds	r3, r7, r2
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b88      	ldr	r3, [pc, #544]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006d6:	709a      	strb	r2, [r3, #2]
					temps_buf[3] = (MCU_VREF & 0xFF);
 80006d8:	220c      	movs	r2, #12
 80006da:	18bb      	adds	r3, r7, r2
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b85      	ldr	r3, [pc, #532]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006e2:	70da      	strb	r2, [r3, #3]
					temps_buf[4] = ((output1 & 0xFF00) >> 8);
 80006e4:	2236      	movs	r2, #54	; 0x36
 80006e6:	18bb      	adds	r3, r7, r2
 80006e8:	2200      	movs	r2, #0
 80006ea:	5e9b      	ldrsh	r3, [r3, r2]
 80006ec:	121b      	asrs	r3, r3, #8
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	4b81      	ldr	r3, [pc, #516]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006f2:	711a      	strb	r2, [r3, #4]
					temps_buf[5] = (output1 & 0xFF);
 80006f4:	2236      	movs	r2, #54	; 0x36
 80006f6:	18bb      	adds	r3, r7, r2
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	4b7e      	ldr	r3, [pc, #504]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80006fe:	715a      	strb	r2, [r3, #5]
					temps_buf[6] = ((output2 & 0xFF00) >> 8);
 8000700:	2234      	movs	r2, #52	; 0x34
 8000702:	18bb      	adds	r3, r7, r2
 8000704:	2200      	movs	r2, #0
 8000706:	5e9b      	ldrsh	r3, [r3, r2]
 8000708:	121b      	asrs	r3, r3, #8
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b7a      	ldr	r3, [pc, #488]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800070e:	719a      	strb	r2, [r3, #6]
					temps_buf[7] = (output2 & 0xFF);
 8000710:	2234      	movs	r2, #52	; 0x34
 8000712:	18bb      	adds	r3, r7, r2
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	b2da      	uxtb	r2, r3
 8000718:	4b77      	ldr	r3, [pc, #476]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800071a:	71da      	strb	r2, [r3, #7]
					temps_buf[8] = ((output3 & 0xFF00) >> 8);
 800071c:	2232      	movs	r2, #50	; 0x32
 800071e:	18bb      	adds	r3, r7, r2
 8000720:	2200      	movs	r2, #0
 8000722:	5e9b      	ldrsh	r3, [r3, r2]
 8000724:	121b      	asrs	r3, r3, #8
 8000726:	b2da      	uxtb	r2, r3
 8000728:	4b73      	ldr	r3, [pc, #460]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 800072a:	721a      	strb	r2, [r3, #8]
					temps_buf[9] = (output3 & 0xFF);
 800072c:	2232      	movs	r2, #50	; 0x32
 800072e:	18bb      	adds	r3, r7, r2
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	4b70      	ldr	r3, [pc, #448]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000736:	725a      	strb	r2, [r3, #9]
					temps_buf[10] = ((output4 & 0xFF00) >> 8);
 8000738:	2230      	movs	r2, #48	; 0x30
 800073a:	18bb      	adds	r3, r7, r2
 800073c:	2200      	movs	r2, #0
 800073e:	5e9b      	ldrsh	r3, [r3, r2]
 8000740:	121b      	asrs	r3, r3, #8
 8000742:	b2da      	uxtb	r2, r3
 8000744:	4b6c      	ldr	r3, [pc, #432]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000746:	729a      	strb	r2, [r3, #10]
					temps_buf[11] = (output4 & 0xFF);
 8000748:	2230      	movs	r2, #48	; 0x30
 800074a:	18bb      	adds	r3, r7, r2
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	b2da      	uxtb	r2, r3
 8000750:	4b69      	ldr	r3, [pc, #420]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 8000752:	72da      	strb	r2, [r3, #11]


					hk_buf[0] = hk_sync; // HK SYNC 0xCC MSB					0 SYNC
 8000754:	22cc      	movs	r2, #204	; 0xcc
 8000756:	4b69      	ldr	r3, [pc, #420]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000758:	701a      	strb	r2, [r3, #0]
					hk_buf[1] = hk_sync; // HK SYNC 0xCC LSB
 800075a:	22cc      	movs	r2, #204	; 0xcc
 800075c:	4b67      	ldr	r3, [pc, #412]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800075e:	705a      	strb	r2, [r3, #1]
					hk_buf[2] = ((hk_seq & 0xFF00) >> 8); // HK SEQ # MSB		1 SEQUENCE
 8000760:	4b67      	ldr	r3, [pc, #412]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	0a1b      	lsrs	r3, r3, #8
 8000766:	b29b      	uxth	r3, r3
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b64      	ldr	r3, [pc, #400]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800076c:	709a      	strb	r2, [r3, #2]
					hk_buf[3] = (hk_seq & 0xFF); // HK SEQ # LSB
 800076e:	4b64      	ldr	r3, [pc, #400]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	b2da      	uxtb	r2, r3
 8000774:	4b61      	ldr	r3, [pc, #388]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000776:	70da      	strb	r2, [r3, #3]
					hk_buf[4] = ((PA1 & 0xFF00) >> 8); // BUS_Imon MSB			2 BUS_IMON PA1
 8000778:	187b      	adds	r3, r7, r1
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	0a1b      	lsrs	r3, r3, #8
 800077e:	b29b      	uxth	r3, r3
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b5e      	ldr	r3, [pc, #376]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000784:	711a      	strb	r2, [r3, #4]
					hk_buf[5] = (PA1 & 0xFF); // BUS_Imon LSB
 8000786:	187b      	adds	r3, r7, r1
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b5b      	ldr	r3, [pc, #364]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800078e:	715a      	strb	r2, [r3, #5]
					hk_buf[6] = ((PA2 & 0xFF00) >> 8); // BUS_Vmon MSB			3 BUS_VMON PA2
 8000790:	183b      	adds	r3, r7, r0
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	0a1b      	lsrs	r3, r3, #8
 8000796:	b29b      	uxth	r3, r3
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4b58      	ldr	r3, [pc, #352]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800079c:	719a      	strb	r2, [r3, #6]
					hk_buf[7] = (PA2 & 0xFF); // BUS_Vmon LSB
 800079e:	183b      	adds	r3, r7, r0
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b55      	ldr	r3, [pc, #340]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007a6:	71da      	strb	r2, [r3, #7]
					hk_buf[8] = ((PA3 & 0xFF00) >> 8); // 3v3_mon MSB			4 3v3_MON PA3
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	0a1b      	lsrs	r3, r3, #8
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4b52      	ldr	r3, [pc, #328]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007b4:	721a      	strb	r2, [r3, #8]
					hk_buf[9] = (PA3 & 0xFF); // 3v3_mon LSB
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	b2da      	uxtb	r2, r3
 80007bc:	4b4f      	ldr	r3, [pc, #316]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007be:	725a      	strb	r2, [r3, #9]
					hk_buf[10] = ((PA5 & 0xFF00) >> 8); // n150v_mon MSB		5 N150V_MON PA5
 80007c0:	197b      	adds	r3, r7, r5
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	0a1b      	lsrs	r3, r3, #8
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	b2da      	uxtb	r2, r3
 80007ca:	4b4c      	ldr	r3, [pc, #304]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007cc:	729a      	strb	r2, [r3, #10]
					hk_buf[11] = (PA5 & 0xFF); // n150v_mon LSB
 80007ce:	197b      	adds	r3, r7, r5
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	4b49      	ldr	r3, [pc, #292]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007d6:	72da      	strb	r2, [r3, #11]
					hk_buf[12] = ((PA6 & 0xFF00) >> 8); // n800v_mon MSB		6 N800V_MON PA6
 80007d8:	19bb      	adds	r3, r7, r6
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29b      	uxth	r3, r3
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b46      	ldr	r3, [pc, #280]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007e4:	731a      	strb	r2, [r3, #12]
					hk_buf[13] = (PA6 & 0xFF); // n800v_mon LSB
 80007e6:	19bb      	adds	r3, r7, r6
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	4b43      	ldr	r3, [pc, #268]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007ee:	735a      	strb	r2, [r3, #13]
					hk_buf[14] = ((PC0 & 0xFF00) >> 8); // 2v5_mon MSB			7 2V5_MON PC0
 80007f0:	211a      	movs	r1, #26
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	0a1b      	lsrs	r3, r3, #8
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	4b3f      	ldr	r3, [pc, #252]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80007fe:	739a      	strb	r2, [r3, #14]
					hk_buf[15] = (PC0 & 0xFF); // 2v5_mon LSB
 8000800:	187b      	adds	r3, r7, r1
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b3d      	ldr	r3, [pc, #244]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000808:	73da      	strb	r2, [r3, #15]
					hk_buf[16] = ((PC1 & 0xFF00) >> 8); // n5v_mon MSB			8 N5V_MON PC1
 800080a:	2118      	movs	r1, #24
 800080c:	187b      	adds	r3, r7, r1
 800080e:	881b      	ldrh	r3, [r3, #0]
 8000810:	0a1b      	lsrs	r3, r3, #8
 8000812:	b29b      	uxth	r3, r3
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4b39      	ldr	r3, [pc, #228]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000818:	741a      	strb	r2, [r3, #16]
					hk_buf[17] = (PC1 & 0xFF); // n5v_mon LSB
 800081a:	187b      	adds	r3, r7, r1
 800081c:	881b      	ldrh	r3, [r3, #0]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	4b36      	ldr	r3, [pc, #216]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000822:	745a      	strb	r2, [r3, #17]
					hk_buf[18] = ((PC2 & 0xFF00) >> 8); // 5v_mon MSB			9 5V_MON PC2
 8000824:	2116      	movs	r1, #22
 8000826:	187b      	adds	r3, r7, r1
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	0a1b      	lsrs	r3, r3, #8
 800082c:	b29b      	uxth	r3, r3
 800082e:	b2da      	uxtb	r2, r3
 8000830:	4b32      	ldr	r3, [pc, #200]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000832:	749a      	strb	r2, [r3, #18]
					hk_buf[19] = (PC2 & 0xFF); // 5v_mon LSB
 8000834:	187b      	adds	r3, r7, r1
 8000836:	881b      	ldrh	r3, [r3, #0]
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4b30      	ldr	r3, [pc, #192]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800083c:	74da      	strb	r2, [r3, #19]
					hk_buf[20] = ((PC3 & 0xFF00) >> 8); // n3v3_mon MSB			10 N3V3_MON PC3
 800083e:	2114      	movs	r1, #20
 8000840:	187b      	adds	r3, r7, r1
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	b29b      	uxth	r3, r3
 8000848:	b2da      	uxtb	r2, r3
 800084a:	4b2c      	ldr	r3, [pc, #176]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800084c:	751a      	strb	r2, [r3, #20]
					hk_buf[21] = (PC3 & 0xFF); // n3v3_mon LSB
 800084e:	187b      	adds	r3, r7, r1
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b29      	ldr	r3, [pc, #164]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000856:	755a      	strb	r2, [r3, #21]
					hk_buf[22] = ((PC4 & 0xFF00) >> 8); // 5vref_mon MSB		11 5VREF_MON PC4
 8000858:	2112      	movs	r1, #18
 800085a:	187b      	adds	r3, r7, r1
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	0a1b      	lsrs	r3, r3, #8
 8000860:	b29b      	uxth	r3, r3
 8000862:	b2da      	uxtb	r2, r3
 8000864:	4b25      	ldr	r3, [pc, #148]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000866:	759a      	strb	r2, [r3, #22]
					hk_buf[23] = (PC4 & 0xFF); // 5vref_mon LSB
 8000868:	187b      	adds	r3, r7, r1
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	b2da      	uxtb	r2, r3
 800086e:	4b23      	ldr	r3, [pc, #140]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000870:	75da      	strb	r2, [r3, #23]
					hk_buf[24] = ((PC5 & 0xFF00) >> 8); // 15v_mon MSB			12 15V_MON PC5
 8000872:	2110      	movs	r1, #16
 8000874:	187b      	adds	r3, r7, r1
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	b29b      	uxth	r3, r3
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4b1f      	ldr	r3, [pc, #124]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000880:	761a      	strb	r2, [r3, #24]
					hk_buf[25] = (PC5 & 0xFF); // 15v_mon LSB
 8000882:	187b      	adds	r3, r7, r1
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800088a:	765a      	strb	r2, [r3, #25]
					hk_buf[26] = ((MCU_TEMP & 0xFF00) >> 8); // VSENSE MSB		13 VSENSE
 800088c:	210e      	movs	r1, #14
 800088e:	187b      	adds	r3, r7, r1
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	0a1b      	lsrs	r3, r3, #8
 8000894:	b29b      	uxth	r3, r3
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800089a:	769a      	strb	r2, [r3, #26]
					hk_buf[27] = (MCU_TEMP & 0xFF); // VSENSE LSB
 800089c:	187b      	adds	r3, r7, r1
 800089e:	881b      	ldrh	r3, [r3, #0]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80008a4:	76da      	strb	r2, [r3, #27]


					if (HK_ON) {
 80008a6:	4b17      	ldr	r3, [pc, #92]	; (8000904 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d00c      	beq.n	80008c8 <HAL_TIM_OC_DelayElapsedCallback+0x6a8>
						HAL_UART_Transmit(&huart1, temps_buf, sizeof(temps_buf), HAL_MAX_DELAY);
 80008ae:	2301      	movs	r3, #1
 80008b0:	425b      	negs	r3, r3
 80008b2:	4911      	ldr	r1, [pc, #68]	; (80008f8 <HAL_TIM_OC_DelayElapsedCallback+0x6d8>)
 80008b4:	4814      	ldr	r0, [pc, #80]	; (8000908 <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	f005 f9e0 	bl	8005c7c <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 80008bc:	490f      	ldr	r1, [pc, #60]	; (80008fc <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 80008be:	4812      	ldr	r0, [pc, #72]	; (8000908 <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80008c0:	2364      	movs	r3, #100	; 0x64
 80008c2:	2220      	movs	r2, #32
 80008c4:	f005 f9da 	bl	8005c7c <HAL_UART_Transmit>

					}
					hk_counter = 1;
 80008c8:	4b10      	ldr	r3, [pc, #64]	; (800090c <HAL_TIM_OC_DelayElapsedCallback+0x6ec>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	601a      	str	r2, [r3, #0]

					hk_seq++;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80008d0:	881b      	ldrh	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 80008d8:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	/* Timer 3 also called but doesn't need to do anything on IT */
}
 80008da:	e063      	b.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
					hk_counter++;
 80008dc:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_TIM_OC_DelayElapsedCallback+0x6ec>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	4b0a      	ldr	r3, [pc, #40]	; (800090c <HAL_TIM_OC_DelayElapsedCallback+0x6ec>)
 80008e4:	601a      	str	r2, [r3, #0]
}
 80008e6:	e05d      	b.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
 80008e8:	200000dc 	.word	0x200000dc
 80008ec:	080070d0 	.word	0x080070d0
 80008f0:	20000368 	.word	0x20000368
 80008f4:	20000044 	.word	0x20000044
 80008f8:	200003d4 	.word	0x200003d4
 80008fc:	200003ac 	.word	0x200003ac
 8000900:	200003cc 	.word	0x200003cc
 8000904:	2000001a 	.word	0x2000001a
 8000908:	20000280 	.word	0x20000280
 800090c:	200003d0 	.word	0x200003d0
	} else if (htim == &htim1) {
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	4b26      	ldr	r3, [pc, #152]	; (80009ac <HAL_TIM_OC_DelayElapsedCallback+0x78c>)
 8000914:	429a      	cmp	r2, r3
 8000916:	d145      	bne.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
		if (PMT_ON) {
 8000918:	4b25      	ldr	r3, [pc, #148]	; (80009b0 <HAL_TIM_OC_DelayElapsedCallback+0x790>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d041      	beq.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
			if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))) { //check pin state
 8000920:	2380      	movs	r3, #128	; 0x80
 8000922:	011b      	lsls	r3, r3, #4
 8000924:	4a23      	ldr	r2, [pc, #140]	; (80009b4 <HAL_TIM_OC_DelayElapsedCallback+0x794>)
 8000926:	0019      	movs	r1, r3
 8000928:	0010      	movs	r0, r2
 800092a:	f002 fb03 	bl	8002f34 <HAL_GPIO_ReadPin>
 800092e:	1e03      	subs	r3, r0, #0
 8000930:	d138      	bne.n	80009a4 <HAL_TIM_OC_DelayElapsedCallback+0x784>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) &WRITE, 1, 1);
 8000932:	4921      	ldr	r1, [pc, #132]	; (80009b8 <HAL_TIM_OC_DelayElapsedCallback+0x798>)
 8000934:	4821      	ldr	r0, [pc, #132]	; (80009bc <HAL_TIM_OC_DelayElapsedCallback+0x79c>)
 8000936:	2301      	movs	r3, #1
 8000938:	2201      	movs	r2, #1
 800093a:	f003 fe6d 	bl	8004618 <HAL_SPI_Transmit>
				while (!(SPI2->SR))
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <HAL_TIM_OC_DelayElapsedCallback+0x7a0>)
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d0fb      	beq.n	8000940 <HAL_TIM_OC_DelayElapsedCallback+0x720>
				raw = SPI2->DR;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <HAL_TIM_OC_DelayElapsedCallback+0x7a0>)
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	001a      	movs	r2, r3
 800094e:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <HAL_TIM_OC_DelayElapsedCallback+0x7a4>)
 8000950:	601a      	str	r2, [r3, #0]
				pmt_buf[0] = pmt_sync;
 8000952:	22bb      	movs	r2, #187	; 0xbb
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 8000956:	701a      	strb	r2, [r3, #0]
				pmt_buf[1] = pmt_sync;
 8000958:	22bb      	movs	r2, #187	; 0xbb
 800095a:	4b1b      	ldr	r3, [pc, #108]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 800095c:	705a      	strb	r2, [r3, #1]
				pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 800095e:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <HAL_TIM_OC_DelayElapsedCallback+0x7ac>)
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	0a1b      	lsrs	r3, r3, #8
 8000964:	b29b      	uxth	r3, r3
 8000966:	b2da      	uxtb	r2, r3
 8000968:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 800096a:	709a      	strb	r2, [r3, #2]
				pmt_buf[3] = (pmt_seq & 0xFF);
 800096c:	4b17      	ldr	r3, [pc, #92]	; (80009cc <HAL_TIM_OC_DelayElapsedCallback+0x7ac>)
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	b2da      	uxtb	r2, r3
 8000972:	4b15      	ldr	r3, [pc, #84]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 8000974:	70da      	strb	r2, [r3, #3]
				pmt_buf[4] = ((raw & 0xFF00) >> 8);
 8000976:	4b13      	ldr	r3, [pc, #76]	; (80009c4 <HAL_TIM_OC_DelayElapsedCallback+0x7a4>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	121b      	asrs	r3, r3, #8
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 8000980:	711a      	strb	r2, [r3, #4]
				pmt_buf[5] = (raw & 0xFF);
 8000982:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <HAL_TIM_OC_DelayElapsedCallback+0x7a4>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 800098a:	715a      	strb	r2, [r3, #5]
				pmt_seq++;
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <HAL_TIM_OC_DelayElapsedCallback+0x7ac>)
 800098e:	881b      	ldrh	r3, [r3, #0]
 8000990:	3301      	adds	r3, #1
 8000992:	b29a      	uxth	r2, r3
 8000994:	4b0d      	ldr	r3, [pc, #52]	; (80009cc <HAL_TIM_OC_DelayElapsedCallback+0x7ac>)
 8000996:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 8000998:	490b      	ldr	r1, [pc, #44]	; (80009c8 <HAL_TIM_OC_DelayElapsedCallback+0x7a8>)
 800099a:	480d      	ldr	r0, [pc, #52]	; (80009d0 <HAL_TIM_OC_DelayElapsedCallback+0x7b0>)
 800099c:	2364      	movs	r3, #100	; 0x64
 800099e:	2206      	movs	r2, #6
 80009a0:	f005 f96c 	bl	8005c7c <HAL_UART_Transmit>
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b00f      	add	sp, #60	; 0x3c
 80009aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ac:	200001f0 	.word	0x200001f0
 80009b0:	20000018 	.word	0x20000018
 80009b4:	48000400 	.word	0x48000400
 80009b8:	080070fc 	.word	0x080070fc
 80009bc:	2000018c 	.word	0x2000018c
 80009c0:	40003800 	.word	0x40003800
 80009c4:	2000038c 	.word	0x2000038c
 80009c8:	200003a4 	.word	0x200003a4
 80009cc:	200003aa 	.word	0x200003aa
 80009d0:	20000280 	.word	0x20000280

080009d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 80009dc:	4970      	ldr	r1, [pc, #448]	; (8000ba0 <HAL_UART_RxCpltCallback+0x1cc>)
 80009de:	4b71      	ldr	r3, [pc, #452]	; (8000ba4 <HAL_UART_RxCpltCallback+0x1d0>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	0018      	movs	r0, r3
 80009e4:	f005 f9f3 	bl	8005dce <HAL_UART_Receive_IT>
	char key = rx_buf[0];
 80009e8:	210f      	movs	r1, #15
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	4a6c      	ldr	r2, [pc, #432]	; (8000ba0 <HAL_UART_RxCpltCallback+0x1cc>)
 80009ee:	7812      	ldrb	r2, [r2, #0]
 80009f0:	701a      	strb	r2, [r3, #0]

	switch (key) {
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	3b21      	subs	r3, #33	; 0x21
 80009f8:	2b47      	cmp	r3, #71	; 0x47
 80009fa:	d900      	bls.n	80009fe <HAL_UART_RxCpltCallback+0x2a>
 80009fc:	e0cb      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
 80009fe:	009a      	lsls	r2, r3, #2
 8000a00:	4b69      	ldr	r3, [pc, #420]	; (8000ba8 <HAL_UART_RxCpltCallback+0x1d4>)
 8000a02:	18d3      	adds	r3, r2, r3
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	469f      	mov	pc, r3

	case 'G':{
	    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000a08:	4b68      	ldr	r3, [pc, #416]	; (8000bac <HAL_UART_RxCpltCallback+0x1d8>)
 8000a0a:	2140      	movs	r1, #64	; 0x40
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f002 faad 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a14:	e0bf      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'H':{
	    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000a16:	4b65      	ldr	r3, [pc, #404]	; (8000bac <HAL_UART_RxCpltCallback+0x1d8>)
 8000a18:	2140      	movs	r1, #64	; 0x40
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f002 faa6 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a22:	e0b8      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}

	case 'I':{
	    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_SET);
 8000a24:	4b61      	ldr	r3, [pc, #388]	; (8000bac <HAL_UART_RxCpltCallback+0x1d8>)
 8000a26:	2180      	movs	r1, #128	; 0x80
 8000a28:	2201      	movs	r2, #1
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f002 fa9f 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a30:	e0b1      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'J':{
	    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_RESET);
 8000a32:	4b5e      	ldr	r3, [pc, #376]	; (8000bac <HAL_UART_RxCpltCallback+0x1d8>)
 8000a34:	2180      	movs	r1, #128	; 0x80
 8000a36:	2200      	movs	r2, #0
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f002 fa98 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a3e:	e0aa      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}


	case '<':{
		if(step < 5){
 8000a40:	4b5b      	ldr	r3, [pc, #364]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b04      	cmp	r3, #4
 8000a46:	d900      	bls.n	8000a4a <HAL_UART_RxCpltCallback+0x76>
 8000a48:	e0a2      	b.n	8000b90 <HAL_UART_RxCpltCallback+0x1bc>
			step++;
 8000a4a:	4b59      	ldr	r3, [pc, #356]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	4b57      	ldr	r3, [pc, #348]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a54:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000a56:	e09b      	b.n	8000b90 <HAL_UART_RxCpltCallback+0x1bc>
	}
	case '>':{
		if(step > 0){
 8000a58:	4b55      	ldr	r3, [pc, #340]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d100      	bne.n	8000a62 <HAL_UART_RxCpltCallback+0x8e>
 8000a60:	e098      	b.n	8000b94 <HAL_UART_RxCpltCallback+0x1c0>
			step--;
 8000a62:	4b53      	ldr	r3, [pc, #332]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4b51      	ldr	r3, [pc, #324]	; (8000bb0 <HAL_UART_RxCpltCallback+0x1dc>)
 8000a6c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000a6e:	e091      	b.n	8000b94 <HAL_UART_RxCpltCallback+0x1c0>
	}
	case 'a': {
	    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000a70:	4b50      	ldr	r3, [pc, #320]	; (8000bb4 <HAL_UART_RxCpltCallback+0x1e0>)
 8000a72:	2120      	movs	r1, #32
 8000a74:	2201      	movs	r2, #1
 8000a76:	0018      	movs	r0, r3
 8000a78:	f002 fa79 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a7c:	e08b      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '$': {
	    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000a7e:	4b4d      	ldr	r3, [pc, #308]	; (8000bb4 <HAL_UART_RxCpltCallback+0x1e0>)
 8000a80:	2120      	movs	r1, #32
 8000a82:	2200      	movs	r2, #0
 8000a84:	0018      	movs	r0, r3
 8000a86:	f002 fa72 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a8a:	e084      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'b': {
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000a8c:	4b49      	ldr	r3, [pc, #292]	; (8000bb4 <HAL_UART_RxCpltCallback+0x1e0>)
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	2201      	movs	r2, #1
 8000a92:	0018      	movs	r0, r3
 8000a94:	f002 fa6b 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000a98:	e07d      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '%': {
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000a9a:	4b46      	ldr	r3, [pc, #280]	; (8000bb4 <HAL_UART_RxCpltCallback+0x1e0>)
 8000a9c:	2140      	movs	r1, #64	; 0x40
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fa64 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000aa6:	e076      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'c': {
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000aa8:	4843      	ldr	r0, [pc, #268]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000aaa:	2380      	movs	r3, #128	; 0x80
 8000aac:	00db      	lsls	r3, r3, #3
 8000aae:	2201      	movs	r2, #1
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	f002 fa5c 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000ab6:	e06e      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '^': {
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000ab8:	483f      	ldr	r0, [pc, #252]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000aba:	2380      	movs	r3, #128	; 0x80
 8000abc:	00db      	lsls	r3, r3, #3
 8000abe:	2200      	movs	r2, #0
 8000ac0:	0019      	movs	r1, r3
 8000ac2:	f002 fa54 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000ac6:	e066      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'd': {
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000ac8:	483b      	ldr	r0, [pc, #236]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000aca:	2380      	movs	r3, #128	; 0x80
 8000acc:	019b      	lsls	r3, r3, #6
 8000ace:	2201      	movs	r2, #1
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	f002 fa4c 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000ad6:	e05e      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '&': {
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000ad8:	4837      	ldr	r0, [pc, #220]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	019b      	lsls	r3, r3, #6
 8000ade:	2200      	movs	r2, #0
 8000ae0:	0019      	movs	r1, r3
 8000ae2:	f002 fa44 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000ae6:	e056      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'e': {
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000ae8:	4b33      	ldr	r3, [pc, #204]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000aea:	2180      	movs	r1, #128	; 0x80
 8000aec:	2201      	movs	r2, #1
 8000aee:	0018      	movs	r0, r3
 8000af0:	f002 fa3d 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000af4:	e04f      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '*': {
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000af6:	4b30      	ldr	r3, [pc, #192]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	2200      	movs	r2, #0
 8000afc:	0018      	movs	r0, r3
 8000afe:	f002 fa36 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b02:	e048      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'f': {
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000b04:	482c      	ldr	r0, [pc, #176]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b06:	2380      	movs	r3, #128	; 0x80
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	f002 fa2e 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b12:	e040      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '(': {
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000b14:	4828      	ldr	r0, [pc, #160]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b16:	2380      	movs	r3, #128	; 0x80
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	0019      	movs	r1, r3
 8000b1e:	f002 fa26 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b22:	e038      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'g': {
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000b24:	4824      	ldr	r0, [pc, #144]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b26:	2380      	movs	r3, #128	; 0x80
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	0019      	movs	r1, r3
 8000b2e:	f002 fa1e 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b32:	e030      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case ')': {
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000b34:	4820      	ldr	r0, [pc, #128]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	0019      	movs	r1, r3
 8000b3e:	f002 fa16 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b42:	e028      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case 'h': {
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000b44:	4b1c      	ldr	r3, [pc, #112]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b46:	2140      	movs	r1, #64	; 0x40
 8000b48:	2201      	movs	r2, #1
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f002 fa0f 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b50:	e021      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '-': {
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000b52:	4b19      	ldr	r3, [pc, #100]	; (8000bb8 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b54:	2140      	movs	r1, #64	; 0x40
 8000b56:	2200      	movs	r2, #0
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f002 fa08 	bl	8002f6e <HAL_GPIO_WritePin>
		break;
 8000b5e:	e01a      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '1': {
		PMT_ON = 1;
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <HAL_UART_RxCpltCallback+0x1e8>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	701a      	strb	r2, [r3, #0]
		break;
 8000b66:	e016      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '!': {
		PMT_ON = 0;
 8000b68:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <HAL_UART_RxCpltCallback+0x1e8>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
		break;
 8000b6e:	e012      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '2': {
		ERPA_ON = 1;
 8000b70:	4b13      	ldr	r3, [pc, #76]	; (8000bc0 <HAL_UART_RxCpltCallback+0x1ec>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
		break;
 8000b76:	e00e      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '@': {
		ERPA_ON = 0;
 8000b78:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <HAL_UART_RxCpltCallback+0x1ec>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
		break;
 8000b7e:	e00a      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '3': {
		HK_ON = 1;
 8000b80:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <HAL_UART_RxCpltCallback+0x1f0>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
		break;
 8000b86:	e006      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
	}
	case '#': {
		HK_ON = 0;
 8000b88:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <HAL_UART_RxCpltCallback+0x1f0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	701a      	strb	r2, [r3, #0]
		break;
 8000b8e:	e002      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
		break;
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	e000      	b.n	8000b96 <HAL_UART_RxCpltCallback+0x1c2>
		break;
 8000b94:	46c0      	nop			; (mov r8, r8)
	}
	}
}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b004      	add	sp, #16
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	20000304 	.word	0x20000304
 8000ba4:	20000280 	.word	0x20000280
 8000ba8:	08007100 	.word	0x08007100
 8000bac:	48001400 	.word	0x48001400
 8000bb0:	2000038a 	.word	0x2000038a
 8000bb4:	48000400 	.word	0x48000400
 8000bb8:	48000800 	.word	0x48000800
 8000bbc:	20000018 	.word	0x20000018
 8000bc0:	20000019 	.word	0x20000019
 8000bc4:	2000001a 	.word	0x2000001a

08000bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bce:	f001 f85f 	bl	8001c90 <HAL_Init>
	int16_t val;
	float temp_c;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd2:	f000 f835 	bl	8000c40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd6:	f000 fc39 	bl	800144c <MX_GPIO_Init>
  MX_DMA_Init();
 8000bda:	f000 fc19 	bl	8001410 <MX_DMA_Init>
  MX_SPI2_Init();
 8000bde:	f000 fa5d 	bl	800109c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000be2:	f000 fa9b 	bl	800111c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000be6:	f000 fb51 	bl	800128c <MX_TIM2_Init>
  MX_SPI1_Init();
 8000bea:	f000 fa17 	bl	800101c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000bee:	f000 fbcf 	bl	8001390 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000bf2:	f000 f9a1 	bl	8000f38 <MX_DAC1_Init>
  MX_ADC_Init();
 8000bf6:	f000 f88d 	bl	8000d14 <MX_ADC_Init>
  MX_I2C1_Init();
 8000bfa:	f000 f9cf 	bl	8000f9c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <main+0x64>)
 8000c00:	2100      	movs	r1, #0
 8000c02:	0018      	movs	r0, r3
 8000c04:	f001 fdd7 	bl	80027b6 <HAL_DAC_Start>

	/* Start Timers with OC & Interrupt */
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <main+0x68>)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f004 f879 	bl	8004d04 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000c12:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <main+0x6c>)
 8000c14:	210c      	movs	r1, #12
 8000c16:	0018      	movs	r0, r3
 8000c18:	f004 f874 	bl	8004d04 <HAL_TIM_OC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8000c1c:	4906      	ldr	r1, [pc, #24]	; (8000c38 <main+0x70>)
 8000c1e:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <main+0x74>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	0018      	movs	r0, r3
 8000c24:	f005 f8d3 	bl	8005dce <HAL_UART_Receive_IT>
 8000c28:	e7f8      	b.n	8000c1c <main+0x54>
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	200000c8 	.word	0x200000c8
 8000c30:	200001f0 	.word	0x200001f0
 8000c34:	20000238 	.word	0x20000238
 8000c38:	20000304 	.word	0x20000304
 8000c3c:	20000280 	.word	0x20000280

08000c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b097      	sub	sp, #92	; 0x5c
 8000c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c46:	2428      	movs	r4, #40	; 0x28
 8000c48:	193b      	adds	r3, r7, r4
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	2330      	movs	r3, #48	; 0x30
 8000c4e:	001a      	movs	r2, r3
 8000c50:	2100      	movs	r1, #0
 8000c52:	f006 f9e5 	bl	8007020 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c56:	2318      	movs	r3, #24
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	2310      	movs	r3, #16
 8000c5e:	001a      	movs	r2, r3
 8000c60:	2100      	movs	r1, #0
 8000c62:	f006 f9dd 	bl	8007020 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	0018      	movs	r0, r3
 8000c6a:	2314      	movs	r3, #20
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	f006 f9d6 	bl	8007020 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000c74:	0021      	movs	r1, r4
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	2212      	movs	r2, #18
 8000c7a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	2201      	movs	r2, #1
 8000c80:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	2201      	movs	r2, #1
 8000c86:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2210      	movs	r2, #16
 8000c8c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2210      	movs	r2, #16
 8000c92:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	2202      	movs	r2, #2
 8000c98:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	22a0      	movs	r2, #160	; 0xa0
 8000ca4:	0392      	lsls	r2, r2, #14
 8000ca6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2200      	movs	r2, #0
 8000cac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f002 feaf 	bl	8003a14 <HAL_RCC_OscConfig>
 8000cb6:	1e03      	subs	r3, r0, #0
 8000cb8:	d001      	beq.n	8000cbe <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000cba:	f000 fc61 	bl	8001580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbe:	2118      	movs	r1, #24
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2207      	movs	r2, #7
 8000cc4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2202      	movs	r2, #2
 8000cca:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	2101      	movs	r1, #1
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f003 f9b3 	bl	8004048 <HAL_RCC_ClockConfig>
 8000ce2:	1e03      	subs	r3, r0, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000ce6:	f000 fc4b 	bl	8001580 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	2221      	movs	r2, #33	; 0x21
 8000cee:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f003 faf4 	bl	80042ec <HAL_RCCEx_PeriphCLKConfig>
 8000d04:	1e03      	subs	r3, r0, #0
 8000d06:	d001      	beq.n	8000d0c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000d08:	f000 fc3a 	bl	8001580 <Error_Handler>
  }
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b017      	add	sp, #92	; 0x5c
 8000d12:	bd90      	pop	{r4, r7, pc}

08000d14 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	230c      	movs	r3, #12
 8000d20:	001a      	movs	r2, r3
 8000d22:	2100      	movs	r1, #0
 8000d24:	f006 f97c 	bl	8007020 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000d28:	4b81      	ldr	r3, [pc, #516]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d2a:	4a82      	ldr	r2, [pc, #520]	; (8000f34 <MX_ADC_Init+0x220>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d2e:	4b80      	ldr	r3, [pc, #512]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000d34:	4b7e      	ldr	r3, [pc, #504]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d3a:	4b7d      	ldr	r3, [pc, #500]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d40:	4b7b      	ldr	r3, [pc, #492]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d46:	4b7a      	ldr	r3, [pc, #488]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d48:	2204      	movs	r2, #4
 8000d4a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000d4c:	4b78      	ldr	r3, [pc, #480]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d52:	4b77      	ldr	r3, [pc, #476]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000d58:	4b75      	ldr	r3, [pc, #468]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000d5e:	4b74      	ldr	r3, [pc, #464]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d64:	4b72      	ldr	r3, [pc, #456]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d66:	22c2      	movs	r2, #194	; 0xc2
 8000d68:	32ff      	adds	r2, #255	; 0xff
 8000d6a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d6c:	4b70      	ldr	r3, [pc, #448]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d72:	4b6f      	ldr	r3, [pc, #444]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d74:	2224      	movs	r2, #36	; 0x24
 8000d76:	2100      	movs	r1, #0
 8000d78:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d7a:	4b6d      	ldr	r3, [pc, #436]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d80:	4b6b      	ldr	r3, [pc, #428]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000d82:	0018      	movs	r0, r3
 8000d84:	f000 ffe8 	bl	8001d58 <HAL_ADC_Init>
 8000d88:	1e03      	subs	r3, r0, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000d8c:	f000 fbf8 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2280      	movs	r2, #128	; 0x80
 8000d9a:	0152      	lsls	r2, r2, #5
 8000d9c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2280      	movs	r2, #128	; 0x80
 8000da2:	0552      	lsls	r2, r2, #21
 8000da4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000da6:	1d3a      	adds	r2, r7, #4
 8000da8:	4b61      	ldr	r3, [pc, #388]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000daa:	0011      	movs	r1, r2
 8000dac:	0018      	movs	r0, r3
 8000dae:	f001 f9ad 	bl	800210c <HAL_ADC_ConfigChannel>
 8000db2:	1e03      	subs	r3, r0, #0
 8000db4:	d001      	beq.n	8000dba <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000db6:	f000 fbe3 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dc0:	1d3a      	adds	r2, r7, #4
 8000dc2:	4b5b      	ldr	r3, [pc, #364]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000dc4:	0011      	movs	r1, r2
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f001 f9a0 	bl	800210c <HAL_ADC_ConfigChannel>
 8000dcc:	1e03      	subs	r3, r0, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000dd0:	f000 fbd6 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dda:	1d3a      	adds	r2, r7, #4
 8000ddc:	4b54      	ldr	r3, [pc, #336]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000dde:	0011      	movs	r1, r2
 8000de0:	0018      	movs	r0, r3
 8000de2:	f001 f993 	bl	800210c <HAL_ADC_ConfigChannel>
 8000de6:	1e03      	subs	r3, r0, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000dea:	f000 fbc9 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	2203      	movs	r2, #3
 8000df2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000df4:	1d3a      	adds	r2, r7, #4
 8000df6:	4b4e      	ldr	r3, [pc, #312]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000df8:	0011      	movs	r1, r2
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f001 f986 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e00:	1e03      	subs	r3, r0, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8000e04:	f000 fbbc 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	2205      	movs	r2, #5
 8000e0c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e0e:	1d3a      	adds	r2, r7, #4
 8000e10:	4b47      	ldr	r3, [pc, #284]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e12:	0011      	movs	r1, r2
 8000e14:	0018      	movs	r0, r3
 8000e16:	f001 f979 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e1a:	1e03      	subs	r3, r0, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000e1e:	f000 fbaf 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	2206      	movs	r2, #6
 8000e26:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e28:	1d3a      	adds	r2, r7, #4
 8000e2a:	4b41      	ldr	r3, [pc, #260]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e2c:	0011      	movs	r1, r2
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f001 f96c 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e34:	1e03      	subs	r3, r0, #0
 8000e36:	d001      	beq.n	8000e3c <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000e38:	f000 fba2 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2207      	movs	r2, #7
 8000e40:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e42:	1d3a      	adds	r2, r7, #4
 8000e44:	4b3a      	ldr	r3, [pc, #232]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e46:	0011      	movs	r1, r2
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f001 f95f 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e4e:	1e03      	subs	r3, r0, #0
 8000e50:	d001      	beq.n	8000e56 <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000e52:	f000 fb95 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	2208      	movs	r2, #8
 8000e5a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e5c:	1d3a      	adds	r2, r7, #4
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e60:	0011      	movs	r1, r2
 8000e62:	0018      	movs	r0, r3
 8000e64:	f001 f952 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e68:	1e03      	subs	r3, r0, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000e6c:	f000 fb88 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2209      	movs	r2, #9
 8000e74:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e76:	1d3a      	adds	r2, r7, #4
 8000e78:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e7a:	0011      	movs	r1, r2
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f001 f945 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e82:	1e03      	subs	r3, r0, #0
 8000e84:	d001      	beq.n	8000e8a <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8000e86:	f000 fb7b 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	220a      	movs	r2, #10
 8000e8e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e90:	1d3a      	adds	r2, r7, #4
 8000e92:	4b27      	ldr	r3, [pc, #156]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000e94:	0011      	movs	r1, r2
 8000e96:	0018      	movs	r0, r3
 8000e98:	f001 f938 	bl	800210c <HAL_ADC_ConfigChannel>
 8000e9c:	1e03      	subs	r3, r0, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8000ea0:	f000 fb6e 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	220b      	movs	r2, #11
 8000ea8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000eaa:	1d3a      	adds	r2, r7, #4
 8000eac:	4b20      	ldr	r3, [pc, #128]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000eae:	0011      	movs	r1, r2
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f001 f92b 	bl	800210c <HAL_ADC_ConfigChannel>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8000eba:	f000 fb61 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	220c      	movs	r2, #12
 8000ec2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ec4:	1d3a      	adds	r2, r7, #4
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000ec8:	0011      	movs	r1, r2
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f001 f91e 	bl	800210c <HAL_ADC_ConfigChannel>
 8000ed0:	1e03      	subs	r3, r0, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8000ed4:	f000 fb54 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	220d      	movs	r2, #13
 8000edc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ede:	1d3a      	adds	r2, r7, #4
 8000ee0:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000ee2:	0011      	movs	r1, r2
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f001 f911 	bl	800210c <HAL_ADC_ConfigChannel>
 8000eea:	1e03      	subs	r3, r0, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8000eee:	f000 fb47 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	220e      	movs	r2, #14
 8000ef6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ef8:	1d3a      	adds	r2, r7, #4
 8000efa:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000efc:	0011      	movs	r1, r2
 8000efe:	0018      	movs	r0, r3
 8000f00:	f001 f904 	bl	800210c <HAL_ADC_ConfigChannel>
 8000f04:	1e03      	subs	r3, r0, #0
 8000f06:	d001      	beq.n	8000f0c <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8000f08:	f000 fb3a 	bl	8001580 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	220f      	movs	r2, #15
 8000f10:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f12:	1d3a      	adds	r2, r7, #4
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <MX_ADC_Init+0x21c>)
 8000f16:	0011      	movs	r1, r2
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f001 f8f7 	bl	800210c <HAL_ADC_ConfigChannel>
 8000f1e:	1e03      	subs	r3, r0, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC_Init+0x212>
  {
    Error_Handler();
 8000f22:	f000 fb2d 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b004      	add	sp, #16
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	20000044 	.word	0x20000044
 8000f34:	40012400 	.word	0x40012400

08000f38 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
	step = 0;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <MX_DAC1_Init+0x58>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f44:	003b      	movs	r3, r7
 8000f46:	0018      	movs	r0, r3
 8000f48:	2308      	movs	r3, #8
 8000f4a:	001a      	movs	r2, r3
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	f006 f867 	bl	8007020 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC;
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <MX_DAC1_Init+0x5c>)
 8000f54:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <MX_DAC1_Init+0x60>)
 8000f56:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f58:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <MX_DAC1_Init+0x5c>)
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f001 fbca 	bl	80026f4 <HAL_DAC_Init>
 8000f60:	1e03      	subs	r3, r0, #0
 8000f62:	d001      	beq.n	8000f68 <MX_DAC1_Init+0x30>
  {
    Error_Handler();
 8000f64:	f000 fb0c 	bl	8001580 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f68:	003b      	movs	r3, r7
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f6e:	003b      	movs	r3, r7
 8000f70:	2200      	movs	r2, #0
 8000f72:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f74:	0039      	movs	r1, r7
 8000f76:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <MX_DAC1_Init+0x5c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f001 fbdd 	bl	800273a <HAL_DAC_ConfigChannel>
 8000f80:	1e03      	subs	r3, r0, #0
 8000f82:	d001      	beq.n	8000f88 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8000f84:	f000 fafc 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2000038a 	.word	0x2000038a
 8000f94:	200000c8 	.word	0x200000c8
 8000f98:	40007400 	.word	0x40007400

08000f9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fa0:	4b1b      	ldr	r3, [pc, #108]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fa2:	4a1c      	ldr	r2, [pc, #112]	; (8001014 <MX_I2C1_Init+0x78>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000fa6:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fa8:	4a1b      	ldr	r2, [pc, #108]	; (8001018 <MX_I2C1_Init+0x7c>)
 8000faa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fac:	4b18      	ldr	r3, [pc, #96]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fb2:	4b17      	ldr	r3, [pc, #92]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb8:	4b15      	ldr	r3, [pc, #84]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fbe:	4b14      	ldr	r3, [pc, #80]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fca:	4b11      	ldr	r3, [pc, #68]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd0:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f001 ffe5 	bl	8002fa8 <HAL_I2C_Init>
 8000fde:	1e03      	subs	r3, r0, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fe2:	f000 facd 	bl	8001580 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fe6:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <MX_I2C1_Init+0x74>)
 8000fe8:	2100      	movs	r1, #0
 8000fea:	0018      	movs	r0, r3
 8000fec:	f002 fc7a 	bl	80038e4 <HAL_I2CEx_ConfigAnalogFilter>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ff4:	f000 fac4 	bl	8001580 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <MX_I2C1_Init+0x74>)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f002 fcbd 	bl	800397c <HAL_I2CEx_ConfigDigitalFilter>
 8001002:	1e03      	subs	r3, r0, #0
 8001004:	d001      	beq.n	800100a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001006:	f000 fabb 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	200000dc 	.word	0x200000dc
 8001014:	40005400 	.word	0x40005400
 8001018:	2000090e 	.word	0x2000090e

0800101c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001020:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <MX_SPI1_Init+0x78>)
 8001022:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <MX_SPI1_Init+0x7c>)
 8001024:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001026:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <MX_SPI1_Init+0x78>)
 8001028:	2282      	movs	r2, #130	; 0x82
 800102a:	0052      	lsls	r2, r2, #1
 800102c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <MX_SPI1_Init+0x78>)
 8001030:	2280      	movs	r2, #128	; 0x80
 8001032:	00d2      	lsls	r2, r2, #3
 8001034:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001036:	4b17      	ldr	r3, [pc, #92]	; (8001094 <MX_SPI1_Init+0x78>)
 8001038:	22f0      	movs	r2, #240	; 0xf0
 800103a:	0112      	lsls	r2, r2, #4
 800103c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <MX_SPI1_Init+0x78>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001044:	4b13      	ldr	r3, [pc, #76]	; (8001094 <MX_SPI1_Init+0x78>)
 8001046:	2200      	movs	r2, #0
 8001048:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_SPI1_Init+0x78>)
 800104c:	2280      	movs	r2, #128	; 0x80
 800104e:	0092      	lsls	r2, r2, #2
 8001050:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <MX_SPI1_Init+0x78>)
 8001054:	2218      	movs	r2, #24
 8001056:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <MX_SPI1_Init+0x78>)
 800105a:	2200      	movs	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <MX_SPI1_Init+0x78>)
 8001060:	2200      	movs	r2, #0
 8001062:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001064:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <MX_SPI1_Init+0x78>)
 8001066:	2200      	movs	r2, #0
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800106a:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <MX_SPI1_Init+0x78>)
 800106c:	2207      	movs	r2, #7
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <MX_SPI1_Init+0x78>)
 8001072:	2200      	movs	r2, #0
 8001074:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <MX_SPI1_Init+0x78>)
 8001078:	2208      	movs	r2, #8
 800107a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <MX_SPI1_Init+0x78>)
 800107e:	0018      	movs	r0, r3
 8001080:	f003 fa12 	bl	80044a8 <HAL_SPI_Init>
 8001084:	1e03      	subs	r3, r0, #0
 8001086:	d001      	beq.n	800108c <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001088:	f000 fa7a 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	20000128 	.word	0x20000128
 8001098:	40013000 	.word	0x40013000

0800109c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80010a0:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <MX_SPI2_Init+0x78>)
 80010a2:	4a1d      	ldr	r2, [pc, #116]	; (8001118 <MX_SPI2_Init+0x7c>)
 80010a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010a6:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <MX_SPI2_Init+0x78>)
 80010a8:	2282      	movs	r2, #130	; 0x82
 80010aa:	0052      	lsls	r2, r2, #1
 80010ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80010ae:	4b19      	ldr	r3, [pc, #100]	; (8001114 <MX_SPI2_Init+0x78>)
 80010b0:	2280      	movs	r2, #128	; 0x80
 80010b2:	00d2      	lsls	r2, r2, #3
 80010b4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <MX_SPI2_Init+0x78>)
 80010b8:	22f0      	movs	r2, #240	; 0xf0
 80010ba:	0112      	lsls	r2, r2, #4
 80010bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <MX_SPI2_Init+0x78>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010c4:	4b13      	ldr	r3, [pc, #76]	; (8001114 <MX_SPI2_Init+0x78>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <MX_SPI2_Init+0x78>)
 80010cc:	2280      	movs	r2, #128	; 0x80
 80010ce:	0092      	lsls	r2, r2, #2
 80010d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <MX_SPI2_Init+0x78>)
 80010d4:	2218      	movs	r2, #24
 80010d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010d8:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <MX_SPI2_Init+0x78>)
 80010da:	2200      	movs	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <MX_SPI2_Init+0x78>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <MX_SPI2_Init+0x78>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <MX_SPI2_Init+0x78>)
 80010ec:	2207      	movs	r2, #7
 80010ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <MX_SPI2_Init+0x78>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <MX_SPI2_Init+0x78>)
 80010f8:	2208      	movs	r2, #8
 80010fa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <MX_SPI2_Init+0x78>)
 80010fe:	0018      	movs	r0, r3
 8001100:	f003 f9d2 	bl	80044a8 <HAL_SPI_Init>
 8001104:	1e03      	subs	r3, r0, #0
 8001106:	d001      	beq.n	800110c <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8001108:	f000 fa3a 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800110c:	46c0      	nop			; (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	2000018c 	.word	0x2000018c
 8001118:	40003800 	.word	0x40003800

0800111c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b096      	sub	sp, #88	; 0x58
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001122:	2348      	movs	r3, #72	; 0x48
 8001124:	18fb      	adds	r3, r7, r3
 8001126:	0018      	movs	r0, r3
 8001128:	2310      	movs	r3, #16
 800112a:	001a      	movs	r2, r3
 800112c:	2100      	movs	r1, #0
 800112e:	f005 ff77 	bl	8007020 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001132:	2340      	movs	r3, #64	; 0x40
 8001134:	18fb      	adds	r3, r7, r3
 8001136:	0018      	movs	r0, r3
 8001138:	2308      	movs	r3, #8
 800113a:	001a      	movs	r2, r3
 800113c:	2100      	movs	r1, #0
 800113e:	f005 ff6f 	bl	8007020 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001142:	2324      	movs	r3, #36	; 0x24
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	0018      	movs	r0, r3
 8001148:	231c      	movs	r3, #28
 800114a:	001a      	movs	r2, r3
 800114c:	2100      	movs	r1, #0
 800114e:	f005 ff67 	bl	8007020 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	0018      	movs	r0, r3
 8001156:	2320      	movs	r3, #32
 8001158:	001a      	movs	r2, r3
 800115a:	2100      	movs	r1, #0
 800115c:	f005 ff60 	bl	8007020 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001160:	4b46      	ldr	r3, [pc, #280]	; (800127c <MX_TIM1_Init+0x160>)
 8001162:	4a47      	ldr	r2, [pc, #284]	; (8001280 <MX_TIM1_Init+0x164>)
 8001164:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 8001166:	4b45      	ldr	r3, [pc, #276]	; (800127c <MX_TIM1_Init+0x160>)
 8001168:	2263      	movs	r2, #99	; 0x63
 800116a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116c:	4b43      	ldr	r3, [pc, #268]	; (800127c <MX_TIM1_Init+0x160>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 30000 - 1;
 8001172:	4b42      	ldr	r3, [pc, #264]	; (800127c <MX_TIM1_Init+0x160>)
 8001174:	4a43      	ldr	r2, [pc, #268]	; (8001284 <MX_TIM1_Init+0x168>)
 8001176:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001178:	4b40      	ldr	r3, [pc, #256]	; (800127c <MX_TIM1_Init+0x160>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800117e:	4b3f      	ldr	r3, [pc, #252]	; (800127c <MX_TIM1_Init+0x160>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001184:	4b3d      	ldr	r3, [pc, #244]	; (800127c <MX_TIM1_Init+0x160>)
 8001186:	2280      	movs	r2, #128	; 0x80
 8001188:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800118a:	4b3c      	ldr	r3, [pc, #240]	; (800127c <MX_TIM1_Init+0x160>)
 800118c:	0018      	movs	r0, r3
 800118e:	f003 fd11 	bl	8004bb4 <HAL_TIM_Base_Init>
 8001192:	1e03      	subs	r3, r0, #0
 8001194:	d001      	beq.n	800119a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001196:	f000 f9f3 	bl	8001580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119a:	2148      	movs	r1, #72	; 0x48
 800119c:	187b      	adds	r3, r7, r1
 800119e:	2280      	movs	r2, #128	; 0x80
 80011a0:	0152      	lsls	r2, r2, #5
 80011a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011a4:	187a      	adds	r2, r7, r1
 80011a6:	4b35      	ldr	r3, [pc, #212]	; (800127c <MX_TIM1_Init+0x160>)
 80011a8:	0011      	movs	r1, r2
 80011aa:	0018      	movs	r0, r3
 80011ac:	f004 f818 	bl	80051e0 <HAL_TIM_ConfigClockSource>
 80011b0:	1e03      	subs	r3, r0, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80011b4:	f000 f9e4 	bl	8001580 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80011b8:	4b30      	ldr	r3, [pc, #192]	; (800127c <MX_TIM1_Init+0x160>)
 80011ba:	0018      	movs	r0, r3
 80011bc:	f003 fd4a 	bl	8004c54 <HAL_TIM_OC_Init>
 80011c0:	1e03      	subs	r3, r0, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80011c4:	f000 f9dc 	bl	8001580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c8:	2140      	movs	r1, #64	; 0x40
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d0:	187b      	adds	r3, r7, r1
 80011d2:	2200      	movs	r2, #0
 80011d4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011d6:	187a      	adds	r2, r7, r1
 80011d8:	4b28      	ldr	r3, [pc, #160]	; (800127c <MX_TIM1_Init+0x160>)
 80011da:	0011      	movs	r1, r2
 80011dc:	0018      	movs	r0, r3
 80011de:	f004 fc2d 	bl	8005a3c <HAL_TIMEx_MasterConfigSynchronization>
 80011e2:	1e03      	subs	r3, r0, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80011e6:	f000 f9cb 	bl	8001580 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80011ea:	2124      	movs	r1, #36	; 0x24
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	2230      	movs	r2, #48	; 0x30
 80011f0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 6000 - 1;
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	4a24      	ldr	r2, [pc, #144]	; (8001288 <MX_TIM1_Init+0x16c>)
 80011f6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001204:	187b      	adds	r3, r7, r1
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800120a:	187b      	adds	r3, r7, r1
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001210:	187b      	adds	r3, r7, r1
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001216:	1879      	adds	r1, r7, r1
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <MX_TIM1_Init+0x160>)
 800121a:	2200      	movs	r2, #0
 800121c:	0018      	movs	r0, r3
 800121e:	f003 ff87 	bl	8005130 <HAL_TIM_OC_ConfigChannel>
 8001222:	1e03      	subs	r3, r0, #0
 8001224:	d001      	beq.n	800122a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001226:	f000 f9ab 	bl	8001580 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800122a:	1d3b      	adds	r3, r7, #4
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	2200      	movs	r2, #0
 8001234:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	2280      	movs	r2, #128	; 0x80
 800124c:	0192      	lsls	r2, r2, #6
 800124e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001256:	1d3a      	adds	r2, r7, #4
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <MX_TIM1_Init+0x160>)
 800125a:	0011      	movs	r1, r2
 800125c:	0018      	movs	r0, r3
 800125e:	f004 fc4b 	bl	8005af8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001262:	1e03      	subs	r3, r0, #0
 8001264:	d001      	beq.n	800126a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8001266:	f000 f98b 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800126a:	4b04      	ldr	r3, [pc, #16]	; (800127c <MX_TIM1_Init+0x160>)
 800126c:	0018      	movs	r0, r3
 800126e:	f000 fbc7 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b016      	add	sp, #88	; 0x58
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	200001f0 	.word	0x200001f0
 8001280:	40012c00 	.word	0x40012c00
 8001284:	0000752f 	.word	0x0000752f
 8001288:	0000176f 	.word	0x0000176f

0800128c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08e      	sub	sp, #56	; 0x38
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001292:	2328      	movs	r3, #40	; 0x28
 8001294:	18fb      	adds	r3, r7, r3
 8001296:	0018      	movs	r0, r3
 8001298:	2310      	movs	r3, #16
 800129a:	001a      	movs	r2, r3
 800129c:	2100      	movs	r1, #0
 800129e:	f005 febf 	bl	8007020 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a2:	2320      	movs	r3, #32
 80012a4:	18fb      	adds	r3, r7, r3
 80012a6:	0018      	movs	r0, r3
 80012a8:	2308      	movs	r3, #8
 80012aa:	001a      	movs	r2, r3
 80012ac:	2100      	movs	r1, #0
 80012ae:	f005 feb7 	bl	8007020 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	0018      	movs	r0, r3
 80012b6:	231c      	movs	r3, #28
 80012b8:	001a      	movs	r2, r3
 80012ba:	2100      	movs	r1, #0
 80012bc:	f005 feb0 	bl	8007020 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c0:	4b30      	ldr	r3, [pc, #192]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012c2:	2280      	movs	r2, #128	; 0x80
 80012c4:	05d2      	lsls	r2, r2, #23
 80012c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 80012c8:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012ca:	2263      	movs	r2, #99	; 0x63
 80012cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ce:	4b2d      	ldr	r3, [pc, #180]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24000 - 1;
 80012d4:	4b2b      	ldr	r3, [pc, #172]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012d6:	4a2c      	ldr	r2, [pc, #176]	; (8001388 <MX_TIM2_Init+0xfc>)
 80012d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012da:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012e0:	4b28      	ldr	r3, [pc, #160]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012e2:	2280      	movs	r2, #128	; 0x80
 80012e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <MX_TIM2_Init+0xf8>)
 80012e8:	0018      	movs	r0, r3
 80012ea:	f003 fc63 	bl	8004bb4 <HAL_TIM_Base_Init>
 80012ee:	1e03      	subs	r3, r0, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80012f2:	f000 f945 	bl	8001580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f6:	2128      	movs	r1, #40	; 0x28
 80012f8:	187b      	adds	r3, r7, r1
 80012fa:	2280      	movs	r2, #128	; 0x80
 80012fc:	0152      	lsls	r2, r2, #5
 80012fe:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001300:	187a      	adds	r2, r7, r1
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <MX_TIM2_Init+0xf8>)
 8001304:	0011      	movs	r1, r2
 8001306:	0018      	movs	r0, r3
 8001308:	f003 ff6a 	bl	80051e0 <HAL_TIM_ConfigClockSource>
 800130c:	1e03      	subs	r3, r0, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001310:	f000 f936 	bl	8001580 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001314:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <MX_TIM2_Init+0xf8>)
 8001316:	0018      	movs	r0, r3
 8001318:	f003 fc9c 	bl	8004c54 <HAL_TIM_OC_Init>
 800131c:	1e03      	subs	r3, r0, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001320:	f000 f92e 	bl	8001580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001324:	2120      	movs	r1, #32
 8001326:	187b      	adds	r3, r7, r1
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132c:	187b      	adds	r3, r7, r1
 800132e:	2200      	movs	r2, #0
 8001330:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001332:	187a      	adds	r2, r7, r1
 8001334:	4b13      	ldr	r3, [pc, #76]	; (8001384 <MX_TIM2_Init+0xf8>)
 8001336:	0011      	movs	r1, r2
 8001338:	0018      	movs	r0, r3
 800133a:	f004 fb7f 	bl	8005a3c <HAL_TIMEx_MasterConfigSynchronization>
 800133e:	1e03      	subs	r3, r0, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8001342:	f000 f91d 	bl	8001580 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	2230      	movs	r2, #48	; 0x30
 800134a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 12000 - 1;
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4a0f      	ldr	r2, [pc, #60]	; (800138c <MX_TIM2_Init+0x100>)
 8001350:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800135e:	1d39      	adds	r1, r7, #4
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <MX_TIM2_Init+0xf8>)
 8001362:	220c      	movs	r2, #12
 8001364:	0018      	movs	r0, r3
 8001366:	f003 fee3 	bl	8005130 <HAL_TIM_OC_ConfigChannel>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800136e:	f000 f907 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <MX_TIM2_Init+0xf8>)
 8001374:	0018      	movs	r0, r3
 8001376:	f000 fb43 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b00e      	add	sp, #56	; 0x38
 8001380:	bd80      	pop	{r7, pc}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	20000238 	.word	0x20000238
 8001388:	00005dbf 	.word	0x00005dbf
 800138c:	00002edf 	.word	0x00002edf

08001390 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
	erpa_seq = 0;
 8001394:	4b19      	ldr	r3, [pc, #100]	; (80013fc <MX_USART1_UART_Init+0x6c>)
 8001396:	2200      	movs	r2, #0
 8001398:	801a      	strh	r2, [r3, #0]
	pmt_seq = 0;
 800139a:	4b19      	ldr	r3, [pc, #100]	; (8001400 <MX_USART1_UART_Init+0x70>)
 800139c:	2200      	movs	r2, #0
 800139e:	801a      	strh	r2, [r3, #0]
	hk_seq = 0;
 80013a0:	4b18      	ldr	r3, [pc, #96]	; (8001404 <MX_USART1_UART_Init+0x74>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013a6:	4b18      	ldr	r3, [pc, #96]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013a8:	4a18      	ldr	r2, [pc, #96]	; (800140c <MX_USART1_UART_Init+0x7c>)
 80013aa:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80013ac:	4b16      	ldr	r3, [pc, #88]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013ae:	2296      	movs	r2, #150	; 0x96
 80013b0:	01d2      	lsls	r2, r2, #7
 80013b2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013b4:	4b14      	ldr	r3, [pc, #80]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013ba:	4b13      	ldr	r3, [pc, #76]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013c0:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013c6:	4b10      	ldr	r3, [pc, #64]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013c8:	220c      	movs	r2, #12
 80013ca:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013cc:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013da:	2200      	movs	r2, #0
 80013dc:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <MX_USART1_UART_Init+0x78>)
 80013e6:	0018      	movs	r0, r3
 80013e8:	f004 fbf4 	bl	8005bd4 <HAL_UART_Init>
 80013ec:	1e03      	subs	r3, r0, #0
 80013ee:	d001      	beq.n	80013f4 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 80013f0:	f000 f8c6 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	200003a0 	.word	0x200003a0
 8001400:	200003aa 	.word	0x200003aa
 8001404:	200003cc 	.word	0x200003cc
 8001408:	20000280 	.word	0x20000280
 800140c:	40013800 	.word	0x40013800

08001410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_DMA_Init+0x38>)
 8001418:	695a      	ldr	r2, [r3, #20]
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_DMA_Init+0x38>)
 800141c:	2101      	movs	r1, #1
 800141e:	430a      	orrs	r2, r1
 8001420:	615a      	str	r2, [r3, #20]
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_DMA_Init+0x38>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	2201      	movs	r2, #1
 8001428:	4013      	ands	r3, r2
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2100      	movs	r1, #0
 8001432:	2009      	movs	r0, #9
 8001434:	f001 f92c 	bl	8002690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001438:	2009      	movs	r0, #9
 800143a:	f001 f93e 	bl	80026ba <HAL_NVIC_EnableIRQ>

}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b002      	add	sp, #8
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	40021000 	.word	0x40021000

0800144c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b08b      	sub	sp, #44	; 0x2c
 8001450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001452:	2414      	movs	r4, #20
 8001454:	193b      	adds	r3, r7, r4
 8001456:	0018      	movs	r0, r3
 8001458:	2314      	movs	r3, #20
 800145a:	001a      	movs	r2, r3
 800145c:	2100      	movs	r1, #0
 800145e:	f005 fddf 	bl	8007020 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	4b43      	ldr	r3, [pc, #268]	; (8001570 <MX_GPIO_Init+0x124>)
 8001464:	695a      	ldr	r2, [r3, #20]
 8001466:	4b42      	ldr	r3, [pc, #264]	; (8001570 <MX_GPIO_Init+0x124>)
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	0309      	lsls	r1, r1, #12
 800146c:	430a      	orrs	r2, r1
 800146e:	615a      	str	r2, [r3, #20]
 8001470:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <MX_GPIO_Init+0x124>)
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	031b      	lsls	r3, r3, #12
 8001478:	4013      	ands	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800147e:	4b3c      	ldr	r3, [pc, #240]	; (8001570 <MX_GPIO_Init+0x124>)
 8001480:	695a      	ldr	r2, [r3, #20]
 8001482:	4b3b      	ldr	r3, [pc, #236]	; (8001570 <MX_GPIO_Init+0x124>)
 8001484:	2180      	movs	r1, #128	; 0x80
 8001486:	03c9      	lsls	r1, r1, #15
 8001488:	430a      	orrs	r2, r1
 800148a:	615a      	str	r2, [r3, #20]
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <MX_GPIO_Init+0x124>)
 800148e:	695a      	ldr	r2, [r3, #20]
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	03db      	lsls	r3, r3, #15
 8001494:	4013      	ands	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	4b35      	ldr	r3, [pc, #212]	; (8001570 <MX_GPIO_Init+0x124>)
 800149c:	695a      	ldr	r2, [r3, #20]
 800149e:	4b34      	ldr	r3, [pc, #208]	; (8001570 <MX_GPIO_Init+0x124>)
 80014a0:	2180      	movs	r1, #128	; 0x80
 80014a2:	0289      	lsls	r1, r1, #10
 80014a4:	430a      	orrs	r2, r1
 80014a6:	615a      	str	r2, [r3, #20]
 80014a8:	4b31      	ldr	r3, [pc, #196]	; (8001570 <MX_GPIO_Init+0x124>)
 80014aa:	695a      	ldr	r2, [r3, #20]
 80014ac:	2380      	movs	r3, #128	; 0x80
 80014ae:	029b      	lsls	r3, r3, #10
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	4b2e      	ldr	r3, [pc, #184]	; (8001570 <MX_GPIO_Init+0x124>)
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	4b2d      	ldr	r3, [pc, #180]	; (8001570 <MX_GPIO_Init+0x124>)
 80014bc:	2180      	movs	r1, #128	; 0x80
 80014be:	02c9      	lsls	r1, r1, #11
 80014c0:	430a      	orrs	r2, r1
 80014c2:	615a      	str	r2, [r3, #20]
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <MX_GPIO_Init+0x124>)
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	2380      	movs	r3, #128	; 0x80
 80014ca:	02db      	lsls	r3, r3, #11
 80014cc:	4013      	ands	r3, r2
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80014d2:	239f      	movs	r3, #159	; 0x9f
 80014d4:	019b      	lsls	r3, r3, #6
 80014d6:	4827      	ldr	r0, [pc, #156]	; (8001574 <MX_GPIO_Init+0x128>)
 80014d8:	2200      	movs	r2, #0
 80014da:	0019      	movs	r1, r3
 80014dc:	f001 fd47 	bl	8002f6e <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80014e0:	4b25      	ldr	r3, [pc, #148]	; (8001578 <MX_GPIO_Init+0x12c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	21c0      	movs	r1, #192	; 0xc0
 80014e6:	0018      	movs	r0, r3
 80014e8:	f001 fd41 	bl	8002f6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80014ec:	4b23      	ldr	r3, [pc, #140]	; (800157c <MX_GPIO_Init+0x130>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	2160      	movs	r1, #96	; 0x60
 80014f2:	0018      	movs	r0, r3
 80014f4:	f001 fd3b 	bl	8002f6e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80014f8:	193b      	adds	r3, r7, r4
 80014fa:	229f      	movs	r2, #159	; 0x9f
 80014fc:	0192      	lsls	r2, r2, #6
 80014fe:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	193b      	adds	r3, r7, r4
 8001502:	2201      	movs	r2, #1
 8001504:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	193b      	adds	r3, r7, r4
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	193b      	adds	r3, r7, r4
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	193b      	adds	r3, r7, r4
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <MX_GPIO_Init+0x128>)
 8001516:	0019      	movs	r1, r3
 8001518:	0010      	movs	r0, r2
 800151a:	f001 fb9b 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800151e:	193b      	adds	r3, r7, r4
 8001520:	22c0      	movs	r2, #192	; 0xc0
 8001522:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	193b      	adds	r3, r7, r4
 8001526:	2201      	movs	r2, #1
 8001528:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	193b      	adds	r3, r7, r4
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	193b      	adds	r3, r7, r4
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001536:	193b      	adds	r3, r7, r4
 8001538:	4a0f      	ldr	r2, [pc, #60]	; (8001578 <MX_GPIO_Init+0x12c>)
 800153a:	0019      	movs	r1, r3
 800153c:	0010      	movs	r0, r2
 800153e:	f001 fb89 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001542:	0021      	movs	r1, r4
 8001544:	187b      	adds	r3, r7, r1
 8001546:	2260      	movs	r2, #96	; 0x60
 8001548:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2201      	movs	r2, #1
 800154e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	187b      	adds	r3, r7, r1
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2200      	movs	r2, #0
 800155a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155c:	187b      	adds	r3, r7, r1
 800155e:	4a07      	ldr	r2, [pc, #28]	; (800157c <MX_GPIO_Init+0x130>)
 8001560:	0019      	movs	r1, r3
 8001562:	0010      	movs	r0, r2
 8001564:	f001 fb76 	bl	8002c54 <HAL_GPIO_Init>

}
 8001568:	46c0      	nop			; (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b00b      	add	sp, #44	; 0x2c
 800156e:	bd90      	pop	{r4, r7, pc}
 8001570:	40021000 	.word	0x40021000
 8001574:	48000800 	.word	0x48000800
 8001578:	48001400 	.word	0x48001400
 800157c:	48000400 	.word	0x48000400

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001588:	e7fe      	b.n	8001588 <Error_Handler+0x8>
	...

0800158c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <HAL_MspInit+0x44>)
 8001594:	699a      	ldr	r2, [r3, #24]
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <HAL_MspInit+0x44>)
 8001598:	2101      	movs	r1, #1
 800159a:	430a      	orrs	r2, r1
 800159c:	619a      	str	r2, [r3, #24]
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <HAL_MspInit+0x44>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	2201      	movs	r2, #1
 80015a4:	4013      	ands	r3, r2
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_MspInit+0x44>)
 80015ac:	69da      	ldr	r2, [r3, #28]
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <HAL_MspInit+0x44>)
 80015b0:	2180      	movs	r1, #128	; 0x80
 80015b2:	0549      	lsls	r1, r1, #21
 80015b4:	430a      	orrs	r2, r1
 80015b6:	61da      	str	r2, [r3, #28]
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <HAL_MspInit+0x44>)
 80015ba:	69da      	ldr	r2, [r3, #28]
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	055b      	lsls	r3, r3, #21
 80015c0:	4013      	ands	r3, r2
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	40021000 	.word	0x40021000

080015d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b08d      	sub	sp, #52	; 0x34
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	241c      	movs	r4, #28
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	0018      	movs	r0, r3
 80015e2:	2314      	movs	r3, #20
 80015e4:	001a      	movs	r2, r3
 80015e6:	2100      	movs	r1, #0
 80015e8:	f005 fd1a 	bl	8007020 <memset>
  if(hadc->Instance==ADC1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a4a      	ldr	r2, [pc, #296]	; (800171c <HAL_ADC_MspInit+0x148>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d000      	beq.n	80015f8 <HAL_ADC_MspInit+0x24>
 80015f6:	e08d      	b.n	8001714 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f8:	4b49      	ldr	r3, [pc, #292]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 80015fa:	699a      	ldr	r2, [r3, #24]
 80015fc:	4b48      	ldr	r3, [pc, #288]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 80015fe:	2180      	movs	r1, #128	; 0x80
 8001600:	0089      	lsls	r1, r1, #2
 8001602:	430a      	orrs	r2, r1
 8001604:	619a      	str	r2, [r3, #24]
 8001606:	4b46      	ldr	r3, [pc, #280]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001608:	699a      	ldr	r2, [r3, #24]
 800160a:	2380      	movs	r3, #128	; 0x80
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4013      	ands	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
 8001612:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001614:	4b42      	ldr	r3, [pc, #264]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001616:	695a      	ldr	r2, [r3, #20]
 8001618:	4b41      	ldr	r3, [pc, #260]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 800161a:	2180      	movs	r1, #128	; 0x80
 800161c:	0309      	lsls	r1, r1, #12
 800161e:	430a      	orrs	r2, r1
 8001620:	615a      	str	r2, [r3, #20]
 8001622:	4b3f      	ldr	r3, [pc, #252]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001624:	695a      	ldr	r2, [r3, #20]
 8001626:	2380      	movs	r3, #128	; 0x80
 8001628:	031b      	lsls	r3, r3, #12
 800162a:	4013      	ands	r3, r2
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001630:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001632:	695a      	ldr	r2, [r3, #20]
 8001634:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001636:	2180      	movs	r1, #128	; 0x80
 8001638:	0289      	lsls	r1, r1, #10
 800163a:	430a      	orrs	r2, r1
 800163c:	615a      	str	r2, [r3, #20]
 800163e:	4b38      	ldr	r3, [pc, #224]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001640:	695a      	ldr	r2, [r3, #20]
 8001642:	2380      	movs	r3, #128	; 0x80
 8001644:	029b      	lsls	r3, r3, #10
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800164c:	4b34      	ldr	r3, [pc, #208]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 800164e:	695a      	ldr	r2, [r3, #20]
 8001650:	4b33      	ldr	r3, [pc, #204]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 8001652:	2180      	movs	r1, #128	; 0x80
 8001654:	02c9      	lsls	r1, r1, #11
 8001656:	430a      	orrs	r2, r1
 8001658:	615a      	str	r2, [r3, #20]
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <HAL_ADC_MspInit+0x14c>)
 800165c:	695a      	ldr	r2, [r3, #20]
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	02db      	lsls	r3, r3, #11
 8001662:	4013      	ands	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001668:	193b      	adds	r3, r7, r4
 800166a:	223f      	movs	r2, #63	; 0x3f
 800166c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166e:	193b      	adds	r3, r7, r4
 8001670:	2203      	movs	r2, #3
 8001672:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	193b      	adds	r3, r7, r4
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167a:	193b      	adds	r3, r7, r4
 800167c:	4a29      	ldr	r2, [pc, #164]	; (8001724 <HAL_ADC_MspInit+0x150>)
 800167e:	0019      	movs	r1, r3
 8001680:	0010      	movs	r0, r2
 8001682:	f001 fae7 	bl	8002c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001686:	193b      	adds	r3, r7, r4
 8001688:	22ef      	movs	r2, #239	; 0xef
 800168a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800168c:	193b      	adds	r3, r7, r4
 800168e:	2203      	movs	r2, #3
 8001690:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	193b      	adds	r3, r7, r4
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	193a      	adds	r2, r7, r4
 800169a:	2390      	movs	r3, #144	; 0x90
 800169c:	05db      	lsls	r3, r3, #23
 800169e:	0011      	movs	r1, r2
 80016a0:	0018      	movs	r0, r3
 80016a2:	f001 fad7 	bl	8002c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016a6:	193b      	adds	r3, r7, r4
 80016a8:	2203      	movs	r2, #3
 80016aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ac:	193b      	adds	r3, r7, r4
 80016ae:	2203      	movs	r2, #3
 80016b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	193b      	adds	r3, r7, r4
 80016ba:	4a1b      	ldr	r2, [pc, #108]	; (8001728 <HAL_ADC_MspInit+0x154>)
 80016bc:	0019      	movs	r1, r3
 80016be:	0010      	movs	r0, r2
 80016c0:	f001 fac8 	bl	8002c54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016c6:	4a1a      	ldr	r2, [pc, #104]	; (8001730 <HAL_ADC_MspInit+0x15c>)
 80016c8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016ca:	4b18      	ldr	r3, [pc, #96]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80016d0:	4b16      	ldr	r3, [pc, #88]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016dc:	4b13      	ldr	r3, [pc, #76]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	0052      	lsls	r2, r2, #1
 80016e2:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016e6:	2280      	movs	r2, #128	; 0x80
 80016e8:	00d2      	lsls	r2, r2, #3
 80016ea:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <HAL_ADC_MspInit+0x158>)
 80016fa:	0018      	movs	r0, r3
 80016fc:	f001 f894 	bl	8002828 <HAL_DMA_Init>
 8001700:	1e03      	subs	r3, r0, #0
 8001702:	d001      	beq.n	8001708 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8001704:	f7ff ff3c 	bl	8001580 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a08      	ldr	r2, [pc, #32]	; (800172c <HAL_ADC_MspInit+0x158>)
 800170c:	631a      	str	r2, [r3, #48]	; 0x30
 800170e:	4b07      	ldr	r3, [pc, #28]	; (800172c <HAL_ADC_MspInit+0x158>)
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001714:	46c0      	nop			; (mov r8, r8)
 8001716:	46bd      	mov	sp, r7
 8001718:	b00d      	add	sp, #52	; 0x34
 800171a:	bd90      	pop	{r4, r7, pc}
 800171c:	40012400 	.word	0x40012400
 8001720:	40021000 	.word	0x40021000
 8001724:	48000800 	.word	0x48000800
 8001728:	48000400 	.word	0x48000400
 800172c:	20000084 	.word	0x20000084
 8001730:	40020008 	.word	0x40020008

08001734 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001734:	b590      	push	{r4, r7, lr}
 8001736:	b08b      	sub	sp, #44	; 0x2c
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	2414      	movs	r4, #20
 800173e:	193b      	adds	r3, r7, r4
 8001740:	0018      	movs	r0, r3
 8001742:	2314      	movs	r3, #20
 8001744:	001a      	movs	r2, r3
 8001746:	2100      	movs	r1, #0
 8001748:	f005 fc6a 	bl	8007020 <memset>
  if(hdac->Instance==DAC)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a19      	ldr	r2, [pc, #100]	; (80017b8 <HAL_DAC_MspInit+0x84>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d12b      	bne.n	80017ae <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001756:	4b19      	ldr	r3, [pc, #100]	; (80017bc <HAL_DAC_MspInit+0x88>)
 8001758:	69da      	ldr	r2, [r3, #28]
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <HAL_DAC_MspInit+0x88>)
 800175c:	2180      	movs	r1, #128	; 0x80
 800175e:	0589      	lsls	r1, r1, #22
 8001760:	430a      	orrs	r2, r1
 8001762:	61da      	str	r2, [r3, #28]
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_DAC_MspInit+0x88>)
 8001766:	69da      	ldr	r2, [r3, #28]
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	059b      	lsls	r3, r3, #22
 800176c:	4013      	ands	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_DAC_MspInit+0x88>)
 8001774:	695a      	ldr	r2, [r3, #20]
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <HAL_DAC_MspInit+0x88>)
 8001778:	2180      	movs	r1, #128	; 0x80
 800177a:	0289      	lsls	r1, r1, #10
 800177c:	430a      	orrs	r2, r1
 800177e:	615a      	str	r2, [r3, #20]
 8001780:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <HAL_DAC_MspInit+0x88>)
 8001782:	695a      	ldr	r2, [r3, #20]
 8001784:	2380      	movs	r3, #128	; 0x80
 8001786:	029b      	lsls	r3, r3, #10
 8001788:	4013      	ands	r3, r2
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800178e:	193b      	adds	r3, r7, r4
 8001790:	2210      	movs	r2, #16
 8001792:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001794:	193b      	adds	r3, r7, r4
 8001796:	2203      	movs	r2, #3
 8001798:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	193b      	adds	r3, r7, r4
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a0:	193a      	adds	r2, r7, r4
 80017a2:	2390      	movs	r3, #144	; 0x90
 80017a4:	05db      	lsls	r3, r3, #23
 80017a6:	0011      	movs	r1, r2
 80017a8:	0018      	movs	r0, r3
 80017aa:	f001 fa53 	bl	8002c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b00b      	add	sp, #44	; 0x2c
 80017b4:	bd90      	pop	{r4, r7, pc}
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	40007400 	.word	0x40007400
 80017bc:	40021000 	.word	0x40021000

080017c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b08b      	sub	sp, #44	; 0x2c
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	2414      	movs	r4, #20
 80017ca:	193b      	adds	r3, r7, r4
 80017cc:	0018      	movs	r0, r3
 80017ce:	2314      	movs	r3, #20
 80017d0:	001a      	movs	r2, r3
 80017d2:	2100      	movs	r1, #0
 80017d4:	f005 fc24 	bl	8007020 <memset>
  if(hi2c->Instance==I2C1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a1c      	ldr	r2, [pc, #112]	; (8001850 <HAL_I2C_MspInit+0x90>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d132      	bne.n	8001848 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <HAL_I2C_MspInit+0x94>)
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_I2C_MspInit+0x94>)
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	02c9      	lsls	r1, r1, #11
 80017ec:	430a      	orrs	r2, r1
 80017ee:	615a      	str	r2, [r3, #20]
 80017f0:	4b18      	ldr	r3, [pc, #96]	; (8001854 <HAL_I2C_MspInit+0x94>)
 80017f2:	695a      	ldr	r2, [r3, #20]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	02db      	lsls	r3, r3, #11
 80017f8:	4013      	ands	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017fe:	193b      	adds	r3, r7, r4
 8001800:	22c0      	movs	r2, #192	; 0xc0
 8001802:	0092      	lsls	r2, r2, #2
 8001804:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001806:	0021      	movs	r1, r4
 8001808:	187b      	adds	r3, r7, r1
 800180a:	2212      	movs	r2, #18
 800180c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	187b      	adds	r3, r7, r1
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001814:	187b      	adds	r3, r7, r1
 8001816:	2203      	movs	r2, #3
 8001818:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2201      	movs	r2, #1
 800181e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001820:	187b      	adds	r3, r7, r1
 8001822:	4a0d      	ldr	r2, [pc, #52]	; (8001858 <HAL_I2C_MspInit+0x98>)
 8001824:	0019      	movs	r1, r3
 8001826:	0010      	movs	r0, r2
 8001828:	f001 fa14 	bl	8002c54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <HAL_I2C_MspInit+0x94>)
 800182e:	69da      	ldr	r2, [r3, #28]
 8001830:	4b08      	ldr	r3, [pc, #32]	; (8001854 <HAL_I2C_MspInit+0x94>)
 8001832:	2180      	movs	r1, #128	; 0x80
 8001834:	0389      	lsls	r1, r1, #14
 8001836:	430a      	orrs	r2, r1
 8001838:	61da      	str	r2, [r3, #28]
 800183a:	4b06      	ldr	r3, [pc, #24]	; (8001854 <HAL_I2C_MspInit+0x94>)
 800183c:	69da      	ldr	r2, [r3, #28]
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	039b      	lsls	r3, r3, #14
 8001842:	4013      	ands	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001848:	46c0      	nop			; (mov r8, r8)
 800184a:	46bd      	mov	sp, r7
 800184c:	b00b      	add	sp, #44	; 0x2c
 800184e:	bd90      	pop	{r4, r7, pc}
 8001850:	40005400 	.word	0x40005400
 8001854:	40021000 	.word	0x40021000
 8001858:	48000400 	.word	0x48000400

0800185c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b08d      	sub	sp, #52	; 0x34
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	241c      	movs	r4, #28
 8001866:	193b      	adds	r3, r7, r4
 8001868:	0018      	movs	r0, r3
 800186a:	2314      	movs	r3, #20
 800186c:	001a      	movs	r2, r3
 800186e:	2100      	movs	r1, #0
 8001870:	f005 fbd6 	bl	8007020 <memset>
  if(hspi->Instance==SPI1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a38      	ldr	r2, [pc, #224]	; (800195c <HAL_SPI_MspInit+0x100>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d132      	bne.n	80018e4 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800187e:	4b38      	ldr	r3, [pc, #224]	; (8001960 <HAL_SPI_MspInit+0x104>)
 8001880:	699a      	ldr	r2, [r3, #24]
 8001882:	4b37      	ldr	r3, [pc, #220]	; (8001960 <HAL_SPI_MspInit+0x104>)
 8001884:	2180      	movs	r1, #128	; 0x80
 8001886:	0149      	lsls	r1, r1, #5
 8001888:	430a      	orrs	r2, r1
 800188a:	619a      	str	r2, [r3, #24]
 800188c:	4b34      	ldr	r3, [pc, #208]	; (8001960 <HAL_SPI_MspInit+0x104>)
 800188e:	699a      	ldr	r2, [r3, #24]
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	015b      	lsls	r3, r3, #5
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
 8001898:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	4b31      	ldr	r3, [pc, #196]	; (8001960 <HAL_SPI_MspInit+0x104>)
 800189c:	695a      	ldr	r2, [r3, #20]
 800189e:	4b30      	ldr	r3, [pc, #192]	; (8001960 <HAL_SPI_MspInit+0x104>)
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	02c9      	lsls	r1, r1, #11
 80018a4:	430a      	orrs	r2, r1
 80018a6:	615a      	str	r2, [r3, #20]
 80018a8:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <HAL_SPI_MspInit+0x104>)
 80018aa:	695a      	ldr	r2, [r3, #20]
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	02db      	lsls	r3, r3, #11
 80018b0:	4013      	ands	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80018b6:	0021      	movs	r1, r4
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	2218      	movs	r2, #24
 80018bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	187b      	adds	r3, r7, r1
 80018c0:	2202      	movs	r2, #2
 80018c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ca:	187b      	adds	r3, r7, r1
 80018cc:	2203      	movs	r2, #3
 80018ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d6:	187b      	adds	r3, r7, r1
 80018d8:	4a22      	ldr	r2, [pc, #136]	; (8001964 <HAL_SPI_MspInit+0x108>)
 80018da:	0019      	movs	r1, r3
 80018dc:	0010      	movs	r0, r2
 80018de:	f001 f9b9 	bl	8002c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80018e2:	e037      	b.n	8001954 <HAL_SPI_MspInit+0xf8>
  else if(hspi->Instance==SPI2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a1f      	ldr	r2, [pc, #124]	; (8001968 <HAL_SPI_MspInit+0x10c>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d132      	bne.n	8001954 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_SPI_MspInit+0x104>)
 80018f0:	69da      	ldr	r2, [r3, #28]
 80018f2:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <HAL_SPI_MspInit+0x104>)
 80018f4:	2180      	movs	r1, #128	; 0x80
 80018f6:	01c9      	lsls	r1, r1, #7
 80018f8:	430a      	orrs	r2, r1
 80018fa:	61da      	str	r2, [r3, #28]
 80018fc:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_SPI_MspInit+0x104>)
 80018fe:	69da      	ldr	r2, [r3, #28]
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	01db      	lsls	r3, r3, #7
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_SPI_MspInit+0x104>)
 800190c:	695a      	ldr	r2, [r3, #20]
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <HAL_SPI_MspInit+0x104>)
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	02c9      	lsls	r1, r1, #11
 8001914:	430a      	orrs	r2, r1
 8001916:	615a      	str	r2, [r3, #20]
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <HAL_SPI_MspInit+0x104>)
 800191a:	695a      	ldr	r2, [r3, #20]
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	02db      	lsls	r3, r3, #11
 8001920:	4013      	ands	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001926:	211c      	movs	r1, #28
 8001928:	187b      	adds	r3, r7, r1
 800192a:	22c0      	movs	r2, #192	; 0xc0
 800192c:	01d2      	lsls	r2, r2, #7
 800192e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	187b      	adds	r3, r7, r1
 8001932:	2202      	movs	r2, #2
 8001934:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2200      	movs	r2, #0
 800193a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800193c:	187b      	adds	r3, r7, r1
 800193e:	2203      	movs	r2, #3
 8001940:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001942:	187b      	adds	r3, r7, r1
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001948:	187b      	adds	r3, r7, r1
 800194a:	4a06      	ldr	r2, [pc, #24]	; (8001964 <HAL_SPI_MspInit+0x108>)
 800194c:	0019      	movs	r1, r3
 800194e:	0010      	movs	r0, r2
 8001950:	f001 f980 	bl	8002c54 <HAL_GPIO_Init>
}
 8001954:	46c0      	nop			; (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	b00d      	add	sp, #52	; 0x34
 800195a:	bd90      	pop	{r4, r7, pc}
 800195c:	40013000 	.word	0x40013000
 8001960:	40021000 	.word	0x40021000
 8001964:	48000400 	.word	0x48000400
 8001968:	40003800 	.word	0x40003800

0800196c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a1f      	ldr	r2, [pc, #124]	; (80019f8 <HAL_TIM_Base_MspInit+0x8c>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d11e      	bne.n	80019bc <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800197e:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 8001980:	699a      	ldr	r2, [r3, #24]
 8001982:	4b1e      	ldr	r3, [pc, #120]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 8001984:	2180      	movs	r1, #128	; 0x80
 8001986:	0109      	lsls	r1, r1, #4
 8001988:	430a      	orrs	r2, r1
 800198a:	619a      	str	r2, [r3, #24]
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 800198e:	699a      	ldr	r2, [r3, #24]
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	4013      	ands	r3, r2
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2101      	movs	r1, #1
 800199e:	200d      	movs	r0, #13
 80019a0:	f000 fe76 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80019a4:	200d      	movs	r0, #13
 80019a6:	f000 fe88 	bl	80026ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2101      	movs	r1, #1
 80019ae:	200e      	movs	r0, #14
 80019b0:	f000 fe6e 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80019b4:	200e      	movs	r0, #14
 80019b6:	f000 fe80 	bl	80026ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019ba:	e019      	b.n	80019f0 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM2)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	05db      	lsls	r3, r3, #23
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d113      	bne.n	80019f0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 80019ca:	69da      	ldr	r2, [r3, #28]
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 80019ce:	2101      	movs	r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	61da      	str	r2, [r3, #28]
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <HAL_TIM_Base_MspInit+0x90>)
 80019d6:	69db      	ldr	r3, [r3, #28]
 80019d8:	2201      	movs	r2, #1
 80019da:	4013      	ands	r3, r2
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80019e0:	2200      	movs	r2, #0
 80019e2:	2101      	movs	r1, #1
 80019e4:	200f      	movs	r0, #15
 80019e6:	f000 fe53 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019ea:	200f      	movs	r0, #15
 80019ec:	f000 fe65 	bl	80026ba <HAL_NVIC_EnableIRQ>
}
 80019f0:	46c0      	nop			; (mov r8, r8)
 80019f2:	46bd      	mov	sp, r7
 80019f4:	b004      	add	sp, #16
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40012c00 	.word	0x40012c00
 80019fc:	40021000 	.word	0x40021000

08001a00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a00:	b590      	push	{r4, r7, lr}
 8001a02:	b08b      	sub	sp, #44	; 0x2c
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	2414      	movs	r4, #20
 8001a0a:	193b      	adds	r3, r7, r4
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	2314      	movs	r3, #20
 8001a10:	001a      	movs	r2, r3
 8001a12:	2100      	movs	r1, #0
 8001a14:	f005 fb04 	bl	8007020 <memset>
  if(htim->Instance==TIM1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a2c      	ldr	r2, [pc, #176]	; (8001ad0 <HAL_TIM_MspPostInit+0xd0>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d126      	bne.n	8001a70 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	4b2c      	ldr	r3, [pc, #176]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a24:	695a      	ldr	r2, [r3, #20]
 8001a26:	4b2b      	ldr	r3, [pc, #172]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0289      	lsls	r1, r1, #10
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	615a      	str	r2, [r3, #20]
 8001a30:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a32:	695a      	ldr	r2, [r3, #20]
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	029b      	lsls	r3, r3, #10
 8001a38:	4013      	ands	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a3e:	193b      	adds	r3, r7, r4
 8001a40:	2280      	movs	r2, #128	; 0x80
 8001a42:	0052      	lsls	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a46:	0021      	movs	r1, r4
 8001a48:	187b      	adds	r3, r7, r1
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	187b      	adds	r3, r7, r1
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	187b      	adds	r3, r7, r1
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001a5a:	187b      	adds	r3, r7, r1
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a60:	187a      	adds	r2, r7, r1
 8001a62:	2390      	movs	r3, #144	; 0x90
 8001a64:	05db      	lsls	r3, r3, #23
 8001a66:	0011      	movs	r1, r2
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f001 f8f3 	bl	8002c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a6e:	e02a      	b.n	8001ac6 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	2380      	movs	r3, #128	; 0x80
 8001a76:	05db      	lsls	r3, r3, #23
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d124      	bne.n	8001ac6 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7c:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a7e:	695a      	ldr	r2, [r3, #20]
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a82:	2180      	movs	r1, #128	; 0x80
 8001a84:	02c9      	lsls	r1, r1, #11
 8001a86:	430a      	orrs	r2, r1
 8001a88:	615a      	str	r2, [r3, #20]
 8001a8a:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_TIM_MspPostInit+0xd4>)
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	02db      	lsls	r3, r3, #11
 8001a92:	4013      	ands	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a98:	2114      	movs	r1, #20
 8001a9a:	187b      	adds	r3, r7, r1
 8001a9c:	2280      	movs	r2, #128	; 0x80
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	187b      	adds	r3, r7, r1
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	187b      	adds	r3, r7, r1
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	187b      	adds	r3, r7, r1
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001ab4:	187b      	adds	r3, r7, r1
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	187b      	adds	r3, r7, r1
 8001abc:	4a06      	ldr	r2, [pc, #24]	; (8001ad8 <HAL_TIM_MspPostInit+0xd8>)
 8001abe:	0019      	movs	r1, r3
 8001ac0:	0010      	movs	r0, r2
 8001ac2:	f001 f8c7 	bl	8002c54 <HAL_GPIO_Init>
}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	b00b      	add	sp, #44	; 0x2c
 8001acc:	bd90      	pop	{r4, r7, pc}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	40012c00 	.word	0x40012c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	48000400 	.word	0x48000400

08001adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b08b      	sub	sp, #44	; 0x2c
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	2414      	movs	r4, #20
 8001ae6:	193b      	adds	r3, r7, r4
 8001ae8:	0018      	movs	r0, r3
 8001aea:	2314      	movs	r3, #20
 8001aec:	001a      	movs	r2, r3
 8001aee:	2100      	movs	r1, #0
 8001af0:	f005 fa96 	bl	8007020 <memset>
  if(huart->Instance==USART1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a21      	ldr	r2, [pc, #132]	; (8001b80 <HAL_UART_MspInit+0xa4>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d13b      	bne.n	8001b76 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001afe:	4b21      	ldr	r3, [pc, #132]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b00:	699a      	ldr	r2, [r3, #24]
 8001b02:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	01c9      	lsls	r1, r1, #7
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	619a      	str	r2, [r3, #24]
 8001b0c:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b0e:	699a      	ldr	r2, [r3, #24]
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	01db      	lsls	r3, r3, #7
 8001b14:	4013      	ands	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b1c:	695a      	ldr	r2, [r3, #20]
 8001b1e:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b20:	2180      	movs	r1, #128	; 0x80
 8001b22:	0289      	lsls	r1, r1, #10
 8001b24:	430a      	orrs	r2, r1
 8001b26:	615a      	str	r2, [r3, #20]
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <HAL_UART_MspInit+0xa8>)
 8001b2a:	695a      	ldr	r2, [r3, #20]
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	029b      	lsls	r3, r3, #10
 8001b30:	4013      	ands	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b36:	193b      	adds	r3, r7, r4
 8001b38:	22c0      	movs	r2, #192	; 0xc0
 8001b3a:	00d2      	lsls	r2, r2, #3
 8001b3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	0021      	movs	r1, r4
 8001b40:	187b      	adds	r3, r7, r1
 8001b42:	2202      	movs	r2, #2
 8001b44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	187b      	adds	r3, r7, r1
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b4c:	187b      	adds	r3, r7, r1
 8001b4e:	2203      	movs	r2, #3
 8001b50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001b52:	187b      	adds	r3, r7, r1
 8001b54:	2201      	movs	r2, #1
 8001b56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b58:	187a      	adds	r2, r7, r1
 8001b5a:	2390      	movs	r3, #144	; 0x90
 8001b5c:	05db      	lsls	r3, r3, #23
 8001b5e:	0011      	movs	r1, r2
 8001b60:	0018      	movs	r0, r3
 8001b62:	f001 f877 	bl	8002c54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	201b      	movs	r0, #27
 8001b6c:	f000 fd90 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b70:	201b      	movs	r0, #27
 8001b72:	f000 fda2 	bl	80026ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b00b      	add	sp, #44	; 0x2c
 8001b7c:	bd90      	pop	{r4, r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	40013800 	.word	0x40013800
 8001b84:	40021000 	.word	0x40021000

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <NMI_Handler+0x4>

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b92:	e7fe      	b.n	8001b92 <HardFault_Handler+0x4>

08001b94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b98:	46c0      	nop			; (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bac:	f000 f8b8 	bl	8001d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb0:	46c0      	nop			; (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <DMA1_Channel1_IRQHandler+0x14>)
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	f000 ff5d 	bl	8002a7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	20000084 	.word	0x20000084

08001bd0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd4:	4b03      	ldr	r3, [pc, #12]	; (8001be4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f003 f994 	bl	8004f04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001bdc:	46c0      	nop			; (mov r8, r8)
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			; (mov r8, r8)
 8001be4:	200001f0 	.word	0x200001f0

08001be8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <TIM1_CC_IRQHandler+0x14>)
 8001bee:	0018      	movs	r0, r3
 8001bf0:	f003 f988 	bl	8004f04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001bf4:	46c0      	nop			; (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	200001f0 	.word	0x200001f0

08001c00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <TIM2_IRQHandler+0x14>)
 8001c06:	0018      	movs	r0, r3
 8001c08:	f003 f97c 	bl	8004f04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c0c:	46c0      	nop			; (mov r8, r8)
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	20000238 	.word	0x20000238

08001c18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c1c:	4b03      	ldr	r3, [pc, #12]	; (8001c2c <USART1_IRQHandler+0x14>)
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f004 f936 	bl	8005e90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c24:	46c0      	nop			; (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	20000280 	.word	0x20000280

08001c30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001c34:	46c0      	nop			; (mov r8, r8)
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c3c:	480d      	ldr	r0, [pc, #52]	; (8001c74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c3e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c40:	480d      	ldr	r0, [pc, #52]	; (8001c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c42:	490e      	ldr	r1, [pc, #56]	; (8001c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c44:	4a0e      	ldr	r2, [pc, #56]	; (8001c80 <LoopForever+0xe>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c48:	e002      	b.n	8001c50 <LoopCopyDataInit>

08001c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4e:	3304      	adds	r3, #4

08001c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c54:	d3f9      	bcc.n	8001c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c56:	4a0b      	ldr	r2, [pc, #44]	; (8001c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c58:	4c0b      	ldr	r4, [pc, #44]	; (8001c88 <LoopForever+0x16>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c5c:	e001      	b.n	8001c62 <LoopFillZerobss>

08001c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c60:	3204      	adds	r2, #4

08001c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c64:	d3fb      	bcc.n	8001c5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c66:	f7ff ffe3 	bl	8001c30 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001c6a:	f005 f9b5 	bl	8006fd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c6e:	f7fe ffab 	bl	8000bc8 <main>

08001c72 <LoopForever>:

LoopForever:
    b LoopForever
 8001c72:	e7fe      	b.n	8001c72 <LoopForever>
  ldr   r0, =_estack
 8001c74:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c7c:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001c80:	08007240 	.word	0x08007240
  ldr r2, =_sbss
 8001c84:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001c88:	200003e4 	.word	0x200003e4

08001c8c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c8c:	e7fe      	b.n	8001c8c <ADC1_COMP_IRQHandler>
	...

08001c90 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c94:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <HAL_Init+0x24>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_Init+0x24>)
 8001c9a:	2110      	movs	r1, #16
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f000 f809 	bl	8001cb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ca6:	f7ff fc71 	bl	800158c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	0018      	movs	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	40022000 	.word	0x40022000

08001cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <HAL_InitTick+0x5c>)
 8001cc2:	681c      	ldr	r4, [r3, #0]
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <HAL_InitTick+0x60>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	0019      	movs	r1, r3
 8001cca:	23fa      	movs	r3, #250	; 0xfa
 8001ccc:	0098      	lsls	r0, r3, #2
 8001cce:	f7fe fa1b 	bl	8000108 <__udivsi3>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	0020      	movs	r0, r4
 8001cd8:	f7fe fa16 	bl	8000108 <__udivsi3>
 8001cdc:	0003      	movs	r3, r0
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f000 fcfb 	bl	80026da <HAL_SYSTICK_Config>
 8001ce4:	1e03      	subs	r3, r0, #0
 8001ce6:	d001      	beq.n	8001cec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e00f      	b.n	8001d0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d80b      	bhi.n	8001d0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	425b      	negs	r3, r3
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f000 fcc8 	bl	8002690 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_InitTick+0x64>)
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e000      	b.n	8001d0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b003      	add	sp, #12
 8001d12:	bd90      	pop	{r4, r7, pc}
 8001d14:	2000001c 	.word	0x2000001c
 8001d18:	20000024 	.word	0x20000024
 8001d1c:	20000020 	.word	0x20000020

08001d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x1c>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	001a      	movs	r2, r3
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <HAL_IncTick+0x20>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	18d2      	adds	r2, r2, r3
 8001d30:	4b03      	ldr	r3, [pc, #12]	; (8001d40 <HAL_IncTick+0x20>)
 8001d32:	601a      	str	r2, [r3, #0]
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	20000024 	.word	0x20000024
 8001d40:	200003e0 	.word	0x200003e0

08001d44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b02      	ldr	r3, [pc, #8]	; (8001d54 <HAL_GetTick+0x10>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	200003e0 	.word	0x200003e0

08001d58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d60:	230f      	movs	r3, #15
 8001d62:	18fb      	adds	r3, r7, r3
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d101      	bne.n	8001d76 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e125      	b.n	8001fc2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10a      	bne.n	8001d94 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2234      	movs	r2, #52	; 0x34
 8001d88:	2100      	movs	r1, #0
 8001d8a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f7ff fc20 	bl	80015d4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d98:	2210      	movs	r2, #16
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d000      	beq.n	8001da0 <HAL_ADC_Init+0x48>
 8001d9e:	e103      	b.n	8001fa8 <HAL_ADC_Init+0x250>
 8001da0:	230f      	movs	r3, #15
 8001da2:	18fb      	adds	r3, r7, r3
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d000      	beq.n	8001dac <HAL_ADC_Init+0x54>
 8001daa:	e0fd      	b.n	8001fa8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2204      	movs	r2, #4
 8001db4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001db6:	d000      	beq.n	8001dba <HAL_ADC_Init+0x62>
 8001db8:	e0f6      	b.n	8001fa8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dbe:	4a83      	ldr	r2, [pc, #524]	; (8001fcc <HAL_ADC_Init+0x274>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d112      	bne.n	8001dfe <HAL_ADC_Init+0xa6>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2201      	movs	r2, #1
 8001de0:	4013      	ands	r3, r2
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d009      	beq.n	8001dfa <HAL_ADC_Init+0xa2>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68da      	ldr	r2, [r3, #12]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	021b      	lsls	r3, r3, #8
 8001df0:	401a      	ands	r2, r3
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_Init+0xa6>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <HAL_ADC_Init+0xa8>
 8001dfe:	2300      	movs	r3, #0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d116      	bne.n	8001e32 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	2218      	movs	r2, #24
 8001e0c:	4393      	bics	r3, r2
 8001e0e:	0019      	movs	r1, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	0899      	lsrs	r1, r3, #2
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68da      	ldr	r2, [r3, #12]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4964      	ldr	r1, [pc, #400]	; (8001fd0 <HAL_ADC_Init+0x278>)
 8001e3e:	400a      	ands	r2, r1
 8001e40:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7e1b      	ldrb	r3, [r3, #24]
 8001e46:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7e5b      	ldrb	r3, [r3, #25]
 8001e4c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7e9b      	ldrb	r3, [r3, #26]
 8001e54:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001e56:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d002      	beq.n	8001e66 <HAL_ADC_Init+0x10e>
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	015b      	lsls	r3, r3, #5
 8001e64:	e000      	b.n	8001e68 <HAL_ADC_Init+0x110>
 8001e66:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e68:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001e6e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d101      	bne.n	8001e7c <HAL_ADC_Init+0x124>
 8001e78:	2304      	movs	r3, #4
 8001e7a:	e000      	b.n	8001e7e <HAL_ADC_Init+0x126>
 8001e7c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001e7e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2124      	movs	r1, #36	; 0x24
 8001e84:	5c5b      	ldrb	r3, [r3, r1]
 8001e86:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001e88:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	7edb      	ldrb	r3, [r3, #27]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d115      	bne.n	8001ec4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	7e9b      	ldrb	r3, [r3, #26]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d105      	bne.n	8001eac <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	2280      	movs	r2, #128	; 0x80
 8001ea4:	0252      	lsls	r2, r2, #9
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	e00b      	b.n	8001ec4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb0:	2220      	movs	r2, #32
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69da      	ldr	r2, [r3, #28]
 8001ec8:	23c2      	movs	r3, #194	; 0xc2
 8001eca:	33ff      	adds	r3, #255	; 0xff
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d007      	beq.n	8001ee0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68d9      	ldr	r1, [r3, #12]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	055b      	lsls	r3, r3, #21
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d01b      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d017      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d013      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f10:	2b03      	cmp	r3, #3
 8001f12:	d00f      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d00b      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	2b05      	cmp	r3, #5
 8001f22:	d007      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f28:	2b06      	cmp	r3, #6
 8001f2a:	d003      	beq.n	8001f34 <HAL_ADC_Init+0x1dc>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f30:	2b07      	cmp	r3, #7
 8001f32:	d112      	bne.n	8001f5a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	695a      	ldr	r2, [r3, #20]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2107      	movs	r1, #7
 8001f40:	438a      	bics	r2, r1
 8001f42:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6959      	ldr	r1, [r3, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4e:	2207      	movs	r2, #7
 8001f50:	401a      	ands	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4a1c      	ldr	r2, [pc, #112]	; (8001fd4 <HAL_ADC_Init+0x27c>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d10b      	bne.n	8001f82 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f74:	2203      	movs	r2, #3
 8001f76:	4393      	bics	r3, r2
 8001f78:	2201      	movs	r2, #1
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f80:	e01c      	b.n	8001fbc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f86:	2212      	movs	r2, #18
 8001f88:	4393      	bics	r3, r2
 8001f8a:	2210      	movs	r2, #16
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f96:	2201      	movs	r2, #1
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001f9e:	230f      	movs	r3, #15
 8001fa0:	18fb      	adds	r3, r7, r3
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001fa6:	e009      	b.n	8001fbc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fac:	2210      	movs	r2, #16
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001fb4:	230f      	movs	r3, #15
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	2201      	movs	r2, #1
 8001fba:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fbc:	230f      	movs	r3, #15
 8001fbe:	18fb      	adds	r3, r7, r3
 8001fc0:	781b      	ldrb	r3, [r3, #0]
}
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b004      	add	sp, #16
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	fffffefd 	.word	0xfffffefd
 8001fd0:	fffe0219 	.word	0xfffe0219
 8001fd4:	833fffe7 	.word	0x833fffe7

08001fd8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe4:	2317      	movs	r3, #23
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d15e      	bne.n	80020b6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2234      	movs	r2, #52	; 0x34
 8001ffc:	5c9b      	ldrb	r3, [r3, r2]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_ADC_Start_DMA+0x2e>
 8002002:	2302      	movs	r3, #2
 8002004:	e05e      	b.n	80020c4 <HAL_ADC_Start_DMA+0xec>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2234      	movs	r2, #52	; 0x34
 800200a:	2101      	movs	r1, #1
 800200c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	7e5b      	ldrb	r3, [r3, #25]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d007      	beq.n	8002026 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002016:	2317      	movs	r3, #23
 8002018:	18fc      	adds	r4, r7, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	0018      	movs	r0, r3
 800201e:	f000 f983 	bl	8002328 <ADC_Enable>
 8002022:	0003      	movs	r3, r0
 8002024:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002026:	2317      	movs	r3, #23
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d146      	bne.n	80020be <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002034:	4a25      	ldr	r2, [pc, #148]	; (80020cc <HAL_ADC_Start_DMA+0xf4>)
 8002036:	4013      	ands	r3, r2
 8002038:	2280      	movs	r2, #128	; 0x80
 800203a:	0052      	lsls	r2, r2, #1
 800203c:	431a      	orrs	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2234      	movs	r2, #52	; 0x34
 800204c:	2100      	movs	r1, #0
 800204e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	4a1e      	ldr	r2, [pc, #120]	; (80020d0 <HAL_ADC_Start_DMA+0xf8>)
 8002056:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	4a1d      	ldr	r2, [pc, #116]	; (80020d4 <HAL_ADC_Start_DMA+0xfc>)
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002064:	4a1c      	ldr	r2, [pc, #112]	; (80020d8 <HAL_ADC_Start_DMA+0x100>)
 8002066:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	221c      	movs	r2, #28
 800206e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2110      	movs	r1, #16
 800207c:	430a      	orrs	r2, r1
 800207e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2101      	movs	r1, #1
 800208c:	430a      	orrs	r2, r1
 800208e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	3340      	adds	r3, #64	; 0x40
 800209a:	0019      	movs	r1, r3
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f000 fc0a 	bl	80028b8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2104      	movs	r1, #4
 80020b0:	430a      	orrs	r2, r1
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	e003      	b.n	80020be <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020b6:	2317      	movs	r3, #23
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	2202      	movs	r2, #2
 80020bc:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80020be:	2317      	movs	r3, #23
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	781b      	ldrb	r3, [r3, #0]
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b007      	add	sp, #28
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	fffff0fe 	.word	0xfffff0fe
 80020d0:	08002431 	.word	0x08002431
 80020d4:	080024e5 	.word	0x080024e5
 80020d8:	08002503 	.word	0x08002503

080020dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80020e4:	46c0      	nop			; (mov r8, r8)
 80020e6:	46bd      	mov	sp, r7
 80020e8:	b002      	add	sp, #8
 80020ea:	bd80      	pop	{r7, pc}

080020ec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80020f4:	46c0      	nop			; (mov r8, r8)
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b002      	add	sp, #8
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b002      	add	sp, #8
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002116:	230f      	movs	r3, #15
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	055b      	lsls	r3, r3, #21
 800212a:	429a      	cmp	r2, r3
 800212c:	d011      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x46>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002132:	2b01      	cmp	r3, #1
 8002134:	d00d      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x46>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213a:	2b02      	cmp	r3, #2
 800213c:	d009      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x46>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002142:	2b03      	cmp	r3, #3
 8002144:	d005      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x46>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214a:	2b04      	cmp	r3, #4
 800214c:	d001      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x46>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2234      	movs	r2, #52	; 0x34
 8002156:	5c9b      	ldrb	r3, [r3, r2]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d101      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x54>
 800215c:	2302      	movs	r3, #2
 800215e:	e0d0      	b.n	8002302 <HAL_ADC_ConfigChannel+0x1f6>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2234      	movs	r2, #52	; 0x34
 8002164:	2101      	movs	r1, #1
 8002166:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2204      	movs	r2, #4
 8002170:	4013      	ands	r3, r2
 8002172:	d000      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x6a>
 8002174:	e0b4      	b.n	80022e0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	4a64      	ldr	r2, [pc, #400]	; (800230c <HAL_ADC_ConfigChannel+0x200>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d100      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x76>
 8002180:	e082      	b.n	8002288 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	055b      	lsls	r3, r3, #21
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d037      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d033      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d02f      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d02b      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d027      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c8:	2b05      	cmp	r3, #5
 80021ca:	d023      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	2b06      	cmp	r3, #6
 80021d2:	d01f      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d8:	2b07      	cmp	r3, #7
 80021da:	d01b      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	2107      	movs	r1, #7
 80021e8:	400b      	ands	r3, r1
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d012      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2107      	movs	r1, #7
 80021fa:	438a      	bics	r2, r1
 80021fc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6959      	ldr	r1, [r3, #20]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2207      	movs	r2, #7
 800220a:	401a      	ands	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b10      	cmp	r3, #16
 800221a:	d007      	beq.n	800222c <HAL_ADC_ConfigChannel+0x120>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b11      	cmp	r3, #17
 8002222:	d003      	beq.n	800222c <HAL_ADC_ConfigChannel+0x120>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b12      	cmp	r3, #18
 800222a:	d163      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800222c:	4b38      	ldr	r3, [pc, #224]	; (8002310 <HAL_ADC_ConfigChannel+0x204>)
 800222e:	6819      	ldr	r1, [r3, #0]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b10      	cmp	r3, #16
 8002236:	d009      	beq.n	800224c <HAL_ADC_ConfigChannel+0x140>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b11      	cmp	r3, #17
 800223e:	d102      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x13a>
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	03db      	lsls	r3, r3, #15
 8002244:	e004      	b.n	8002250 <HAL_ADC_ConfigChannel+0x144>
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	045b      	lsls	r3, r3, #17
 800224a:	e001      	b.n	8002250 <HAL_ADC_ConfigChannel+0x144>
 800224c:	2380      	movs	r3, #128	; 0x80
 800224e:	041b      	lsls	r3, r3, #16
 8002250:	4a2f      	ldr	r2, [pc, #188]	; (8002310 <HAL_ADC_ConfigChannel+0x204>)
 8002252:	430b      	orrs	r3, r1
 8002254:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b10      	cmp	r3, #16
 800225c:	d14a      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800225e:	4b2d      	ldr	r3, [pc, #180]	; (8002314 <HAL_ADC_ConfigChannel+0x208>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	492d      	ldr	r1, [pc, #180]	; (8002318 <HAL_ADC_ConfigChannel+0x20c>)
 8002264:	0018      	movs	r0, r3
 8002266:	f7fd ff4f 	bl	8000108 <__udivsi3>
 800226a:	0003      	movs	r3, r0
 800226c:	001a      	movs	r2, r3
 800226e:	0013      	movs	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	189b      	adds	r3, r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002278:	e002      	b.n	8002280 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3b01      	subs	r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f9      	bne.n	800227a <HAL_ADC_ConfigChannel+0x16e>
 8002286:	e035      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2101      	movs	r1, #1
 8002294:	4099      	lsls	r1, r3
 8002296:	000b      	movs	r3, r1
 8002298:	43d9      	mvns	r1, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	400a      	ands	r2, r1
 80022a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b10      	cmp	r3, #16
 80022a8:	d007      	beq.n	80022ba <HAL_ADC_ConfigChannel+0x1ae>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b11      	cmp	r3, #17
 80022b0:	d003      	beq.n	80022ba <HAL_ADC_ConfigChannel+0x1ae>
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b12      	cmp	r3, #18
 80022b8:	d11c      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80022ba:	4b15      	ldr	r3, [pc, #84]	; (8002310 <HAL_ADC_ConfigChannel+0x204>)
 80022bc:	6819      	ldr	r1, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2b10      	cmp	r3, #16
 80022c4:	d007      	beq.n	80022d6 <HAL_ADC_ConfigChannel+0x1ca>
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2b11      	cmp	r3, #17
 80022cc:	d101      	bne.n	80022d2 <HAL_ADC_ConfigChannel+0x1c6>
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <HAL_ADC_ConfigChannel+0x210>)
 80022d0:	e002      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x1cc>
 80022d2:	4b13      	ldr	r3, [pc, #76]	; (8002320 <HAL_ADC_ConfigChannel+0x214>)
 80022d4:	e000      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x1cc>
 80022d6:	4b13      	ldr	r3, [pc, #76]	; (8002324 <HAL_ADC_ConfigChannel+0x218>)
 80022d8:	4a0d      	ldr	r2, [pc, #52]	; (8002310 <HAL_ADC_ConfigChannel+0x204>)
 80022da:	400b      	ands	r3, r1
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	e009      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e4:	2220      	movs	r2, #32
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80022ec:	230f      	movs	r3, #15
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2234      	movs	r2, #52	; 0x34
 80022f8:	2100      	movs	r1, #0
 80022fa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80022fc:	230f      	movs	r3, #15
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	781b      	ldrb	r3, [r3, #0]
}
 8002302:	0018      	movs	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	b004      	add	sp, #16
 8002308:	bd80      	pop	{r7, pc}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	00001001 	.word	0x00001001
 8002310:	40012708 	.word	0x40012708
 8002314:	2000001c 	.word	0x2000001c
 8002318:	000f4240 	.word	0x000f4240
 800231c:	ffbfffff 	.word	0xffbfffff
 8002320:	feffffff 	.word	0xfeffffff
 8002324:	ff7fffff 	.word	0xff7fffff

08002328 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2203      	movs	r2, #3
 8002340:	4013      	ands	r3, r2
 8002342:	2b01      	cmp	r3, #1
 8002344:	d112      	bne.n	800236c <ADC_Enable+0x44>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2201      	movs	r2, #1
 800234e:	4013      	ands	r3, r2
 8002350:	2b01      	cmp	r3, #1
 8002352:	d009      	beq.n	8002368 <ADC_Enable+0x40>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	401a      	ands	r2, r3
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	021b      	lsls	r3, r3, #8
 8002364:	429a      	cmp	r2, r3
 8002366:	d101      	bne.n	800236c <ADC_Enable+0x44>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <ADC_Enable+0x46>
 800236c:	2300      	movs	r3, #0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d152      	bne.n	8002418 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a2a      	ldr	r2, [pc, #168]	; (8002424 <ADC_Enable+0xfc>)
 800237a:	4013      	ands	r3, r2
 800237c:	d00d      	beq.n	800239a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002382:	2210      	movs	r2, #16
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238e:	2201      	movs	r2, #1
 8002390:	431a      	orrs	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e03f      	b.n	800241a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2101      	movs	r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023aa:	4b1f      	ldr	r3, [pc, #124]	; (8002428 <ADC_Enable+0x100>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	491f      	ldr	r1, [pc, #124]	; (800242c <ADC_Enable+0x104>)
 80023b0:	0018      	movs	r0, r3
 80023b2:	f7fd fea9 	bl	8000108 <__udivsi3>
 80023b6:	0003      	movs	r3, r0
 80023b8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023ba:	e002      	b.n	80023c2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	3b01      	subs	r3, #1
 80023c0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f9      	bne.n	80023bc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80023c8:	f7ff fcbc 	bl	8001d44 <HAL_GetTick>
 80023cc:	0003      	movs	r3, r0
 80023ce:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80023d0:	e01b      	b.n	800240a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023d2:	f7ff fcb7 	bl	8001d44 <HAL_GetTick>
 80023d6:	0002      	movs	r2, r0
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d914      	bls.n	800240a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2201      	movs	r2, #1
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d00d      	beq.n	800240a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f2:	2210      	movs	r2, #16
 80023f4:	431a      	orrs	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fe:	2201      	movs	r2, #1
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e007      	b.n	800241a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2201      	movs	r2, #1
 8002412:	4013      	ands	r3, r2
 8002414:	2b01      	cmp	r3, #1
 8002416:	d1dc      	bne.n	80023d2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	0018      	movs	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	b004      	add	sp, #16
 8002420:	bd80      	pop	{r7, pc}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	80000017 	.word	0x80000017
 8002428:	2000001c 	.word	0x2000001c
 800242c:	000f4240 	.word	0x000f4240

08002430 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002442:	2250      	movs	r2, #80	; 0x50
 8002444:	4013      	ands	r3, r2
 8002446:	d140      	bne.n	80024ca <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244c:	2280      	movs	r2, #128	; 0x80
 800244e:	0092      	lsls	r2, r2, #2
 8002450:	431a      	orrs	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	23c0      	movs	r3, #192	; 0xc0
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	4013      	ands	r3, r2
 8002462:	d12d      	bne.n	80024c0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002468:	2b00      	cmp	r3, #0
 800246a:	d129      	bne.n	80024c0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2208      	movs	r2, #8
 8002474:	4013      	ands	r3, r2
 8002476:	2b08      	cmp	r3, #8
 8002478:	d122      	bne.n	80024c0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2204      	movs	r2, #4
 8002482:	4013      	ands	r3, r2
 8002484:	d110      	bne.n	80024a8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	210c      	movs	r1, #12
 8002492:	438a      	bics	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249a:	4a11      	ldr	r2, [pc, #68]	; (80024e0 <ADC_DMAConvCplt+0xb0>)
 800249c:	4013      	ands	r3, r2
 800249e:	2201      	movs	r2, #1
 80024a0:	431a      	orrs	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	639a      	str	r2, [r3, #56]	; 0x38
 80024a6:	e00b      	b.n	80024c0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ac:	2220      	movs	r2, #32
 80024ae:	431a      	orrs	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b8:	2201      	movs	r2, #1
 80024ba:	431a      	orrs	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	0018      	movs	r0, r3
 80024c4:	f7ff fe0a 	bl	80020dc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80024c8:	e005      	b.n	80024d6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	0010      	movs	r0, r2
 80024d4:	4798      	blx	r3
}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	46bd      	mov	sp, r7
 80024da:	b004      	add	sp, #16
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	fffffefe 	.word	0xfffffefe

080024e4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7ff fdf9 	bl	80020ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	b004      	add	sp, #16
 8002500:	bd80      	pop	{r7, pc}

08002502 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002514:	2240      	movs	r2, #64	; 0x40
 8002516:	431a      	orrs	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002520:	2204      	movs	r2, #4
 8002522:	431a      	orrs	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	0018      	movs	r0, r3
 800252c:	f7ff fde6 	bl	80020fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002530:	46c0      	nop			; (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b004      	add	sp, #16
 8002536:	bd80      	pop	{r7, pc}

08002538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	0002      	movs	r2, r0
 8002540:	1dfb      	adds	r3, r7, #7
 8002542:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002544:	1dfb      	adds	r3, r7, #7
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b7f      	cmp	r3, #127	; 0x7f
 800254a:	d809      	bhi.n	8002560 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	001a      	movs	r2, r3
 8002552:	231f      	movs	r3, #31
 8002554:	401a      	ands	r2, r3
 8002556:	4b04      	ldr	r3, [pc, #16]	; (8002568 <__NVIC_EnableIRQ+0x30>)
 8002558:	2101      	movs	r1, #1
 800255a:	4091      	lsls	r1, r2
 800255c:	000a      	movs	r2, r1
 800255e:	601a      	str	r2, [r3, #0]
  }
}
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}
 8002568:	e000e100 	.word	0xe000e100

0800256c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	0002      	movs	r2, r0
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	1dfb      	adds	r3, r7, #7
 8002578:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800257a:	1dfb      	adds	r3, r7, #7
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2b7f      	cmp	r3, #127	; 0x7f
 8002580:	d828      	bhi.n	80025d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002582:	4a2f      	ldr	r2, [pc, #188]	; (8002640 <__NVIC_SetPriority+0xd4>)
 8002584:	1dfb      	adds	r3, r7, #7
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b25b      	sxtb	r3, r3
 800258a:	089b      	lsrs	r3, r3, #2
 800258c:	33c0      	adds	r3, #192	; 0xc0
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	589b      	ldr	r3, [r3, r2]
 8002592:	1dfa      	adds	r2, r7, #7
 8002594:	7812      	ldrb	r2, [r2, #0]
 8002596:	0011      	movs	r1, r2
 8002598:	2203      	movs	r2, #3
 800259a:	400a      	ands	r2, r1
 800259c:	00d2      	lsls	r2, r2, #3
 800259e:	21ff      	movs	r1, #255	; 0xff
 80025a0:	4091      	lsls	r1, r2
 80025a2:	000a      	movs	r2, r1
 80025a4:	43d2      	mvns	r2, r2
 80025a6:	401a      	ands	r2, r3
 80025a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	019b      	lsls	r3, r3, #6
 80025ae:	22ff      	movs	r2, #255	; 0xff
 80025b0:	401a      	ands	r2, r3
 80025b2:	1dfb      	adds	r3, r7, #7
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	0018      	movs	r0, r3
 80025b8:	2303      	movs	r3, #3
 80025ba:	4003      	ands	r3, r0
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025c0:	481f      	ldr	r0, [pc, #124]	; (8002640 <__NVIC_SetPriority+0xd4>)
 80025c2:	1dfb      	adds	r3, r7, #7
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	b25b      	sxtb	r3, r3
 80025c8:	089b      	lsrs	r3, r3, #2
 80025ca:	430a      	orrs	r2, r1
 80025cc:	33c0      	adds	r3, #192	; 0xc0
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80025d2:	e031      	b.n	8002638 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025d4:	4a1b      	ldr	r2, [pc, #108]	; (8002644 <__NVIC_SetPriority+0xd8>)
 80025d6:	1dfb      	adds	r3, r7, #7
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	0019      	movs	r1, r3
 80025dc:	230f      	movs	r3, #15
 80025de:	400b      	ands	r3, r1
 80025e0:	3b08      	subs	r3, #8
 80025e2:	089b      	lsrs	r3, r3, #2
 80025e4:	3306      	adds	r3, #6
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	18d3      	adds	r3, r2, r3
 80025ea:	3304      	adds	r3, #4
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	1dfa      	adds	r2, r7, #7
 80025f0:	7812      	ldrb	r2, [r2, #0]
 80025f2:	0011      	movs	r1, r2
 80025f4:	2203      	movs	r2, #3
 80025f6:	400a      	ands	r2, r1
 80025f8:	00d2      	lsls	r2, r2, #3
 80025fa:	21ff      	movs	r1, #255	; 0xff
 80025fc:	4091      	lsls	r1, r2
 80025fe:	000a      	movs	r2, r1
 8002600:	43d2      	mvns	r2, r2
 8002602:	401a      	ands	r2, r3
 8002604:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	019b      	lsls	r3, r3, #6
 800260a:	22ff      	movs	r2, #255	; 0xff
 800260c:	401a      	ands	r2, r3
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	0018      	movs	r0, r3
 8002614:	2303      	movs	r3, #3
 8002616:	4003      	ands	r3, r0
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261c:	4809      	ldr	r0, [pc, #36]	; (8002644 <__NVIC_SetPriority+0xd8>)
 800261e:	1dfb      	adds	r3, r7, #7
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	001c      	movs	r4, r3
 8002624:	230f      	movs	r3, #15
 8002626:	4023      	ands	r3, r4
 8002628:	3b08      	subs	r3, #8
 800262a:	089b      	lsrs	r3, r3, #2
 800262c:	430a      	orrs	r2, r1
 800262e:	3306      	adds	r3, #6
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	18c3      	adds	r3, r0, r3
 8002634:	3304      	adds	r3, #4
 8002636:	601a      	str	r2, [r3, #0]
}
 8002638:	46c0      	nop			; (mov r8, r8)
 800263a:	46bd      	mov	sp, r7
 800263c:	b003      	add	sp, #12
 800263e:	bd90      	pop	{r4, r7, pc}
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	1e5a      	subs	r2, r3, #1
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	045b      	lsls	r3, r3, #17
 8002658:	429a      	cmp	r2, r3
 800265a:	d301      	bcc.n	8002660 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265c:	2301      	movs	r3, #1
 800265e:	e010      	b.n	8002682 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002660:	4b0a      	ldr	r3, [pc, #40]	; (800268c <SysTick_Config+0x44>)
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	3a01      	subs	r2, #1
 8002666:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002668:	2301      	movs	r3, #1
 800266a:	425b      	negs	r3, r3
 800266c:	2103      	movs	r1, #3
 800266e:	0018      	movs	r0, r3
 8002670:	f7ff ff7c 	bl	800256c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002674:	4b05      	ldr	r3, [pc, #20]	; (800268c <SysTick_Config+0x44>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267a:	4b04      	ldr	r3, [pc, #16]	; (800268c <SysTick_Config+0x44>)
 800267c:	2207      	movs	r2, #7
 800267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002680:	2300      	movs	r3, #0
}
 8002682:	0018      	movs	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	b002      	add	sp, #8
 8002688:	bd80      	pop	{r7, pc}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	e000e010 	.word	0xe000e010

08002690 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	210f      	movs	r1, #15
 800269c:	187b      	adds	r3, r7, r1
 800269e:	1c02      	adds	r2, r0, #0
 80026a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	187b      	adds	r3, r7, r1
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	b25b      	sxtb	r3, r3
 80026aa:	0011      	movs	r1, r2
 80026ac:	0018      	movs	r0, r3
 80026ae:	f7ff ff5d 	bl	800256c <__NVIC_SetPriority>
}
 80026b2:	46c0      	nop			; (mov r8, r8)
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b004      	add	sp, #16
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	0002      	movs	r2, r0
 80026c2:	1dfb      	adds	r3, r7, #7
 80026c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c6:	1dfb      	adds	r3, r7, #7
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	b25b      	sxtb	r3, r3
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7ff ff33 	bl	8002538 <__NVIC_EnableIRQ>
}
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	46bd      	mov	sp, r7
 80026d6:	b002      	add	sp, #8
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	0018      	movs	r0, r3
 80026e6:	f7ff ffaf 	bl	8002648 <SysTick_Config>
 80026ea:	0003      	movs	r3, r0
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e015      	b.n	8002732 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	791b      	ldrb	r3, [r3, #4]
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d106      	bne.n	800271e <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	0018      	movs	r0, r3
 800271a:	f7ff f80b 	bl	8001734 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2202      	movs	r2, #2
 8002722:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	0018      	movs	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	b002      	add	sp, #8
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	2300      	movs	r3, #0
 800274c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	795b      	ldrb	r3, [r3, #5]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d101      	bne.n	800275a <HAL_DAC_ConfigChannel+0x20>
 8002756:	2302      	movs	r3, #2
 8002758:	e029      	b.n	80027ae <HAL_DAC_ConfigChannel+0x74>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2201      	movs	r2, #1
 800275e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2202      	movs	r2, #2
 8002764:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 800276e:	223e      	movs	r2, #62	; 0x3e
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	409a      	lsls	r2, r3
 8002774:	0013      	movs	r3, r2
 8002776:	43da      	mvns	r2, r3
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	4013      	ands	r3, r2
 800277c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	409a      	lsls	r2, r3
 8002790:	0013      	movs	r3, r2
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2201      	movs	r2, #1
 80027a4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	0018      	movs	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b006      	add	sp, #24
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	795b      	ldrb	r3, [r3, #5]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_DAC_Start+0x16>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e028      	b.n	800281e <HAL_DAC_Start+0x68>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2202      	movs	r2, #2
 80027d6:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6819      	ldr	r1, [r3, #0]
 80027de:	2201      	movs	r2, #1
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	409a      	lsls	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10e      	bne.n	8002810 <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	223c      	movs	r2, #60	; 0x3c
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b3c      	cmp	r3, #60	; 0x3c
 80027fe:	d107      	bne.n	8002810 <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2101      	movs	r1, #1
 800280c:	430a      	orrs	r2, r1
 800280e:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	0018      	movs	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	b002      	add	sp, #8
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e036      	b.n	80028ac <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2221      	movs	r2, #33	; 0x21
 8002842:	2102      	movs	r1, #2
 8002844:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a18      	ldr	r2, [pc, #96]	; (80028b4 <HAL_DMA_Init+0x8c>)
 8002852:	4013      	ands	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800285e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800286a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	69db      	ldr	r3, [r3, #28]
 800287c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	4313      	orrs	r3, r2
 8002882:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	0018      	movs	r0, r3
 8002890:	f000 f9c4 	bl	8002c1c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2221      	movs	r2, #33	; 0x21
 800289e:	2101      	movs	r1, #1
 80028a0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2220      	movs	r2, #32
 80028a6:	2100      	movs	r1, #0
 80028a8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}  
 80028ac:	0018      	movs	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b004      	add	sp, #16
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	ffffc00f 	.word	0xffffc00f

080028b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2317      	movs	r3, #23
 80028c8:	18fb      	adds	r3, r7, r3
 80028ca:	2200      	movs	r2, #0
 80028cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2220      	movs	r2, #32
 80028d2:	5c9b      	ldrb	r3, [r3, r2]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <HAL_DMA_Start_IT+0x24>
 80028d8:	2302      	movs	r3, #2
 80028da:	e04f      	b.n	800297c <HAL_DMA_Start_IT+0xc4>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	2101      	movs	r1, #1
 80028e2:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2221      	movs	r2, #33	; 0x21
 80028e8:	5c9b      	ldrb	r3, [r3, r2]
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d13a      	bne.n	8002966 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2221      	movs	r2, #33	; 0x21
 80028f4:	2102      	movs	r1, #2
 80028f6:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2101      	movs	r1, #1
 800290a:	438a      	bics	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	68b9      	ldr	r1, [r7, #8]
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f954 	bl	8002bc2 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291e:	2b00      	cmp	r3, #0
 8002920:	d008      	beq.n	8002934 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	210e      	movs	r1, #14
 800292e:	430a      	orrs	r2, r1
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	e00f      	b.n	8002954 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	210a      	movs	r1, #10
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2104      	movs	r1, #4
 8002950:	438a      	bics	r2, r1
 8002952:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2101      	movs	r1, #1
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	e007      	b.n	8002976 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2220      	movs	r2, #32
 800296a:	2100      	movs	r1, #0
 800296c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800296e:	2317      	movs	r3, #23
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	2202      	movs	r2, #2
 8002974:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002976:	2317      	movs	r3, #23
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	781b      	ldrb	r3, [r3, #0]
} 
 800297c:	0018      	movs	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	b006      	add	sp, #24
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2221      	movs	r2, #33	; 0x21
 8002990:	5c9b      	ldrb	r3, [r3, r2]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d008      	beq.n	80029aa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2204      	movs	r2, #4
 800299c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	2100      	movs	r1, #0
 80029a4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e020      	b.n	80029ec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	210e      	movs	r1, #14
 80029b6:	438a      	bics	r2, r1
 80029b8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2101      	movs	r1, #1
 80029c6:	438a      	bics	r2, r1
 80029c8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d2:	2101      	movs	r1, #1
 80029d4:	4091      	lsls	r1, r2
 80029d6:	000a      	movs	r2, r1
 80029d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2221      	movs	r2, #33	; 0x21
 80029de:	2101      	movs	r1, #1
 80029e0:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2220      	movs	r2, #32
 80029e6:	2100      	movs	r1, #0
 80029e8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	0018      	movs	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b002      	add	sp, #8
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029fc:	210f      	movs	r1, #15
 80029fe:	187b      	adds	r3, r7, r1
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2221      	movs	r2, #33	; 0x21
 8002a08:	5c9b      	ldrb	r3, [r3, r2]
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d006      	beq.n	8002a1e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2204      	movs	r2, #4
 8002a14:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	2201      	movs	r2, #1
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	e028      	b.n	8002a70 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	210e      	movs	r1, #14
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2101      	movs	r1, #1
 8002a3a:	438a      	bics	r2, r1
 8002a3c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a46:	2101      	movs	r1, #1
 8002a48:	4091      	lsls	r1, r2
 8002a4a:	000a      	movs	r2, r1
 8002a4c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2221      	movs	r2, #33	; 0x21
 8002a52:	2101      	movs	r1, #1
 8002a54:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d004      	beq.n	8002a70 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	0010      	movs	r0, r2
 8002a6e:	4798      	blx	r3
    } 
  }
  return status;
 8002a70:	230f      	movs	r3, #15
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	781b      	ldrb	r3, [r3, #0]
}
 8002a76:	0018      	movs	r0, r3
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	b004      	add	sp, #16
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	2204      	movs	r2, #4
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	0013      	movs	r3, r2
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d024      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x72>
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d020      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d107      	bne.n	8002aca <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2104      	movs	r1, #4
 8002ac6:	438a      	bics	r2, r1
 8002ac8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad2:	2104      	movs	r1, #4
 8002ad4:	4091      	lsls	r1, r2
 8002ad6:	000a      	movs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d100      	bne.n	8002ae4 <HAL_DMA_IRQHandler+0x66>
 8002ae2:	e06a      	b.n	8002bba <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	0010      	movs	r0, r2
 8002aec:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002aee:	e064      	b.n	8002bba <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	2202      	movs	r2, #2
 8002af6:	409a      	lsls	r2, r3
 8002af8:	0013      	movs	r3, r2
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	4013      	ands	r3, r2
 8002afe:	d02b      	beq.n	8002b58 <HAL_DMA_IRQHandler+0xda>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2202      	movs	r2, #2
 8002b04:	4013      	ands	r3, r2
 8002b06:	d027      	beq.n	8002b58 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	4013      	ands	r3, r2
 8002b12:	d10b      	bne.n	8002b2c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	210a      	movs	r1, #10
 8002b20:	438a      	bics	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2221      	movs	r2, #33	; 0x21
 8002b28:	2101      	movs	r1, #1
 8002b2a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b34:	2102      	movs	r1, #2
 8002b36:	4091      	lsls	r1, r2
 8002b38:	000a      	movs	r2, r1
 8002b3a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	2100      	movs	r1, #0
 8002b42:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d036      	beq.n	8002bba <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	0010      	movs	r0, r2
 8002b54:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002b56:	e030      	b.n	8002bba <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4013      	ands	r3, r2
 8002b66:	d028      	beq.n	8002bba <HAL_DMA_IRQHandler+0x13c>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2208      	movs	r2, #8
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d024      	beq.n	8002bba <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	210e      	movs	r1, #14
 8002b7c:	438a      	bics	r2, r1
 8002b7e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4091      	lsls	r1, r2
 8002b8c:	000a      	movs	r2, r1
 8002b8e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2221      	movs	r2, #33	; 0x21
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d005      	beq.n	8002bba <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	0010      	movs	r0, r2
 8002bb6:	4798      	blx	r3
    }
   }
}  
 8002bb8:	e7ff      	b.n	8002bba <HAL_DMA_IRQHandler+0x13c>
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b004      	add	sp, #16
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd8:	2101      	movs	r1, #1
 8002bda:	4091      	lsls	r1, r2
 8002bdc:	000a      	movs	r2, r1
 8002bde:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b10      	cmp	r3, #16
 8002bee:	d108      	bne.n	8002c02 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c00:	e007      	b.n	8002c12 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	60da      	str	r2, [r3, #12]
}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b004      	add	sp, #16
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a08      	ldr	r2, [pc, #32]	; (8002c4c <DMA_CalcBaseAndBitshift+0x30>)
 8002c2a:	4694      	mov	ip, r2
 8002c2c:	4463      	add	r3, ip
 8002c2e:	2114      	movs	r1, #20
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7fd fa69 	bl	8000108 <__udivsi3>
 8002c36:	0003      	movs	r3, r0
 8002c38:	009a      	lsls	r2, r3, #2
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a03      	ldr	r2, [pc, #12]	; (8002c50 <DMA_CalcBaseAndBitshift+0x34>)
 8002c42:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002c44:	46c0      	nop			; (mov r8, r8)
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b002      	add	sp, #8
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	bffdfff8 	.word	0xbffdfff8
 8002c50:	40020000 	.word	0x40020000

08002c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c62:	e14f      	b.n	8002f04 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2101      	movs	r1, #1
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4091      	lsls	r1, r2
 8002c6e:	000a      	movs	r2, r1
 8002c70:	4013      	ands	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d100      	bne.n	8002c7c <HAL_GPIO_Init+0x28>
 8002c7a:	e140      	b.n	8002efe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2203      	movs	r2, #3
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d005      	beq.n	8002c94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2203      	movs	r2, #3
 8002c8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d130      	bne.n	8002cf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	0013      	movs	r3, r2
 8002ca4:	43da      	mvns	r2, r3
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	0013      	movs	r3, r2
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cca:	2201      	movs	r2, #1
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	409a      	lsls	r2, r3
 8002cd0:	0013      	movs	r3, r2
 8002cd2:	43da      	mvns	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	091b      	lsrs	r3, r3, #4
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	401a      	ands	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	0013      	movs	r3, r2
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	d017      	beq.n	8002d32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	0013      	movs	r3, r2
 8002d12:	43da      	mvns	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	409a      	lsls	r2, r3
 8002d24:	0013      	movs	r3, r2
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2203      	movs	r2, #3
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d123      	bne.n	8002d86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	08da      	lsrs	r2, r3, #3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3208      	adds	r2, #8
 8002d46:	0092      	lsls	r2, r2, #2
 8002d48:	58d3      	ldr	r3, [r2, r3]
 8002d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2207      	movs	r2, #7
 8002d50:	4013      	ands	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	220f      	movs	r2, #15
 8002d56:	409a      	lsls	r2, r3
 8002d58:	0013      	movs	r3, r2
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	691a      	ldr	r2, [r3, #16]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2107      	movs	r1, #7
 8002d6a:	400b      	ands	r3, r1
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	0013      	movs	r3, r2
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	08da      	lsrs	r2, r3, #3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3208      	adds	r2, #8
 8002d80:	0092      	lsls	r2, r2, #2
 8002d82:	6939      	ldr	r1, [r7, #16]
 8002d84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	2203      	movs	r2, #3
 8002d92:	409a      	lsls	r2, r3
 8002d94:	0013      	movs	r3, r2
 8002d96:	43da      	mvns	r2, r3
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	2203      	movs	r2, #3
 8002da4:	401a      	ands	r2, r3
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	409a      	lsls	r2, r3
 8002dac:	0013      	movs	r3, r2
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	23c0      	movs	r3, #192	; 0xc0
 8002dc0:	029b      	lsls	r3, r3, #10
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d100      	bne.n	8002dc8 <HAL_GPIO_Init+0x174>
 8002dc6:	e09a      	b.n	8002efe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc8:	4b54      	ldr	r3, [pc, #336]	; (8002f1c <HAL_GPIO_Init+0x2c8>)
 8002dca:	699a      	ldr	r2, [r3, #24]
 8002dcc:	4b53      	ldr	r3, [pc, #332]	; (8002f1c <HAL_GPIO_Init+0x2c8>)
 8002dce:	2101      	movs	r1, #1
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	619a      	str	r2, [r3, #24]
 8002dd4:	4b51      	ldr	r3, [pc, #324]	; (8002f1c <HAL_GPIO_Init+0x2c8>)
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	4013      	ands	r3, r2
 8002ddc:	60bb      	str	r3, [r7, #8]
 8002dde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002de0:	4a4f      	ldr	r2, [pc, #316]	; (8002f20 <HAL_GPIO_Init+0x2cc>)
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	089b      	lsrs	r3, r3, #2
 8002de6:	3302      	adds	r3, #2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	589b      	ldr	r3, [r3, r2]
 8002dec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2203      	movs	r2, #3
 8002df2:	4013      	ands	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	220f      	movs	r2, #15
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	0013      	movs	r3, r2
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	2390      	movs	r3, #144	; 0x90
 8002e08:	05db      	lsls	r3, r3, #23
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d013      	beq.n	8002e36 <HAL_GPIO_Init+0x1e2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a44      	ldr	r2, [pc, #272]	; (8002f24 <HAL_GPIO_Init+0x2d0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d00d      	beq.n	8002e32 <HAL_GPIO_Init+0x1de>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a43      	ldr	r2, [pc, #268]	; (8002f28 <HAL_GPIO_Init+0x2d4>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d007      	beq.n	8002e2e <HAL_GPIO_Init+0x1da>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a42      	ldr	r2, [pc, #264]	; (8002f2c <HAL_GPIO_Init+0x2d8>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d101      	bne.n	8002e2a <HAL_GPIO_Init+0x1d6>
 8002e26:	2303      	movs	r3, #3
 8002e28:	e006      	b.n	8002e38 <HAL_GPIO_Init+0x1e4>
 8002e2a:	2305      	movs	r3, #5
 8002e2c:	e004      	b.n	8002e38 <HAL_GPIO_Init+0x1e4>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e002      	b.n	8002e38 <HAL_GPIO_Init+0x1e4>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <HAL_GPIO_Init+0x1e4>
 8002e36:	2300      	movs	r3, #0
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	2103      	movs	r1, #3
 8002e3c:	400a      	ands	r2, r1
 8002e3e:	0092      	lsls	r2, r2, #2
 8002e40:	4093      	lsls	r3, r2
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e48:	4935      	ldr	r1, [pc, #212]	; (8002f20 <HAL_GPIO_Init+0x2cc>)
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	089b      	lsrs	r3, r3, #2
 8002e4e:	3302      	adds	r3, #2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	43da      	mvns	r2, r3
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	4013      	ands	r3, r2
 8002e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	2380      	movs	r3, #128	; 0x80
 8002e6c:	025b      	lsls	r3, r3, #9
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d003      	beq.n	8002e7a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e7a:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002e80:	4b2b      	ldr	r3, [pc, #172]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	43da      	mvns	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	2380      	movs	r3, #128	; 0x80
 8002e96:	029b      	lsls	r3, r3, #10
 8002e98:	4013      	ands	r3, r2
 8002e9a:	d003      	beq.n	8002ea4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eaa:	4b21      	ldr	r3, [pc, #132]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	43da      	mvns	r2, r3
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	035b      	lsls	r3, r3, #13
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d003      	beq.n	8002ece <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ece:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002ed4:	4b16      	ldr	r3, [pc, #88]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	43da      	mvns	r2, r3
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	039b      	lsls	r3, r3, #14
 8002eec:	4013      	ands	r3, r2
 8002eee:	d003      	beq.n	8002ef8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ef8:	4b0d      	ldr	r3, [pc, #52]	; (8002f30 <HAL_GPIO_Init+0x2dc>)
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	3301      	adds	r3, #1
 8002f02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	40da      	lsrs	r2, r3
 8002f0c:	1e13      	subs	r3, r2, #0
 8002f0e:	d000      	beq.n	8002f12 <HAL_GPIO_Init+0x2be>
 8002f10:	e6a8      	b.n	8002c64 <HAL_GPIO_Init+0x10>
  } 
}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b006      	add	sp, #24
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	40010000 	.word	0x40010000
 8002f24:	48000400 	.word	0x48000400
 8002f28:	48000800 	.word	0x48000800
 8002f2c:	48000c00 	.word	0x48000c00
 8002f30:	40010400 	.word	0x40010400

08002f34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	000a      	movs	r2, r1
 8002f3e:	1cbb      	adds	r3, r7, #2
 8002f40:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	1cba      	adds	r2, r7, #2
 8002f48:	8812      	ldrh	r2, [r2, #0]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d004      	beq.n	8002f58 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002f4e:	230f      	movs	r3, #15
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
 8002f56:	e003      	b.n	8002f60 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f58:	230f      	movs	r3, #15
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002f60:	230f      	movs	r3, #15
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	781b      	ldrb	r3, [r3, #0]
  }
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b004      	add	sp, #16
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	0008      	movs	r0, r1
 8002f78:	0011      	movs	r1, r2
 8002f7a:	1cbb      	adds	r3, r7, #2
 8002f7c:	1c02      	adds	r2, r0, #0
 8002f7e:	801a      	strh	r2, [r3, #0]
 8002f80:	1c7b      	adds	r3, r7, #1
 8002f82:	1c0a      	adds	r2, r1, #0
 8002f84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f86:	1c7b      	adds	r3, r7, #1
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d004      	beq.n	8002f98 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f8e:	1cbb      	adds	r3, r7, #2
 8002f90:	881a      	ldrh	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f96:	e003      	b.n	8002fa0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f98:	1cbb      	adds	r3, r7, #2
 8002f9a:	881a      	ldrh	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fa0:	46c0      	nop			; (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b002      	add	sp, #8
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e082      	b.n	80030c0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2241      	movs	r2, #65	; 0x41
 8002fbe:	5c9b      	ldrb	r3, [r3, r2]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d107      	bne.n	8002fd6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2240      	movs	r2, #64	; 0x40
 8002fca:	2100      	movs	r1, #0
 8002fcc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f7fe fbf5 	bl	80017c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2241      	movs	r2, #65	; 0x41
 8002fda:	2124      	movs	r1, #36	; 0x24
 8002fdc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2101      	movs	r1, #1
 8002fea:	438a      	bics	r2, r1
 8002fec:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4934      	ldr	r1, [pc, #208]	; (80030c8 <HAL_I2C_Init+0x120>)
 8002ff8:	400a      	ands	r2, r1
 8002ffa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4931      	ldr	r1, [pc, #196]	; (80030cc <HAL_I2C_Init+0x124>)
 8003008:	400a      	ands	r2, r1
 800300a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d108      	bne.n	8003026 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2180      	movs	r1, #128	; 0x80
 800301e:	0209      	lsls	r1, r1, #8
 8003020:	430a      	orrs	r2, r1
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	e007      	b.n	8003036 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2184      	movs	r1, #132	; 0x84
 8003030:	0209      	lsls	r1, r1, #8
 8003032:	430a      	orrs	r2, r1
 8003034:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d104      	bne.n	8003048 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2280      	movs	r2, #128	; 0x80
 8003044:	0112      	lsls	r2, r2, #4
 8003046:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	491f      	ldr	r1, [pc, #124]	; (80030d0 <HAL_I2C_Init+0x128>)
 8003054:	430a      	orrs	r2, r1
 8003056:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	491a      	ldr	r1, [pc, #104]	; (80030cc <HAL_I2C_Init+0x124>)
 8003064:	400a      	ands	r2, r1
 8003066:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691a      	ldr	r2, [r3, #16]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	431a      	orrs	r2, r3
 8003072:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	69d9      	ldr	r1, [r3, #28]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a1a      	ldr	r2, [r3, #32]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2101      	movs	r1, #1
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2241      	movs	r2, #65	; 0x41
 80030ac:	2120      	movs	r1, #32
 80030ae:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2242      	movs	r2, #66	; 0x42
 80030ba:	2100      	movs	r1, #0
 80030bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	0018      	movs	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	f0ffffff 	.word	0xf0ffffff
 80030cc:	ffff7fff 	.word	0xffff7fff
 80030d0:	02008000 	.word	0x02008000

080030d4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80030d4:	b590      	push	{r4, r7, lr}
 80030d6:	b089      	sub	sp, #36	; 0x24
 80030d8:	af02      	add	r7, sp, #8
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	0008      	movs	r0, r1
 80030de:	607a      	str	r2, [r7, #4]
 80030e0:	0019      	movs	r1, r3
 80030e2:	230a      	movs	r3, #10
 80030e4:	18fb      	adds	r3, r7, r3
 80030e6:	1c02      	adds	r2, r0, #0
 80030e8:	801a      	strh	r2, [r3, #0]
 80030ea:	2308      	movs	r3, #8
 80030ec:	18fb      	adds	r3, r7, r3
 80030ee:	1c0a      	adds	r2, r1, #0
 80030f0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2241      	movs	r2, #65	; 0x41
 80030f6:	5c9b      	ldrb	r3, [r3, r2]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	d000      	beq.n	8003100 <HAL_I2C_Master_Transmit+0x2c>
 80030fe:	e0e7      	b.n	80032d0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2240      	movs	r2, #64	; 0x40
 8003104:	5c9b      	ldrb	r3, [r3, r2]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_I2C_Master_Transmit+0x3a>
 800310a:	2302      	movs	r3, #2
 800310c:	e0e1      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2240      	movs	r2, #64	; 0x40
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003116:	f7fe fe15 	bl	8001d44 <HAL_GetTick>
 800311a:	0003      	movs	r3, r0
 800311c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800311e:	2380      	movs	r3, #128	; 0x80
 8003120:	0219      	lsls	r1, r3, #8
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2319      	movs	r3, #25
 800312a:	2201      	movs	r2, #1
 800312c:	f000 fa04 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003130:	1e03      	subs	r3, r0, #0
 8003132:	d001      	beq.n	8003138 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e0cc      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2241      	movs	r2, #65	; 0x41
 800313c:	2121      	movs	r1, #33	; 0x21
 800313e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2242      	movs	r2, #66	; 0x42
 8003144:	2110      	movs	r1, #16
 8003146:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2208      	movs	r2, #8
 8003158:	18ba      	adds	r2, r7, r2
 800315a:	8812      	ldrh	r2, [r2, #0]
 800315c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003168:	b29b      	uxth	r3, r3
 800316a:	2bff      	cmp	r3, #255	; 0xff
 800316c:	d911      	bls.n	8003192 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	22ff      	movs	r2, #255	; 0xff
 8003172:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003178:	b2da      	uxtb	r2, r3
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	045c      	lsls	r4, r3, #17
 800317e:	230a      	movs	r3, #10
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	8819      	ldrh	r1, [r3, #0]
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	4b55      	ldr	r3, [pc, #340]	; (80032dc <HAL_I2C_Master_Transmit+0x208>)
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	0023      	movs	r3, r4
 800318c:	f000 fb74 	bl	8003878 <I2C_TransferConfig>
 8003190:	e075      	b.n	800327e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	2380      	movs	r3, #128	; 0x80
 80031a4:	049c      	lsls	r4, r3, #18
 80031a6:	230a      	movs	r3, #10
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	8819      	ldrh	r1, [r3, #0]
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	4b4b      	ldr	r3, [pc, #300]	; (80032dc <HAL_I2C_Master_Transmit+0x208>)
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	0023      	movs	r3, r4
 80031b4:	f000 fb60 	bl	8003878 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80031b8:	e061      	b.n	800327e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	0018      	movs	r0, r3
 80031c2:	f000 f9f8 	bl	80035b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80031c6:	1e03      	subs	r3, r0, #0
 80031c8:	d001      	beq.n	80031ce <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e081      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f6:	3b01      	subs	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003202:	b29b      	uxth	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d03a      	beq.n	800327e <HAL_I2C_Master_Transmit+0x1aa>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320c:	2b00      	cmp	r3, #0
 800320e:	d136      	bne.n	800327e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003210:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	0013      	movs	r3, r2
 800321a:	2200      	movs	r2, #0
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	f000 f98b 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003222:	1e03      	subs	r3, r0, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e053      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322e:	b29b      	uxth	r3, r3
 8003230:	2bff      	cmp	r3, #255	; 0xff
 8003232:	d911      	bls.n	8003258 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	22ff      	movs	r2, #255	; 0xff
 8003238:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323e:	b2da      	uxtb	r2, r3
 8003240:	2380      	movs	r3, #128	; 0x80
 8003242:	045c      	lsls	r4, r3, #17
 8003244:	230a      	movs	r3, #10
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	8819      	ldrh	r1, [r3, #0]
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	2300      	movs	r3, #0
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	0023      	movs	r3, r4
 8003252:	f000 fb11 	bl	8003878 <I2C_TransferConfig>
 8003256:	e012      	b.n	800327e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003266:	b2da      	uxtb	r2, r3
 8003268:	2380      	movs	r3, #128	; 0x80
 800326a:	049c      	lsls	r4, r3, #18
 800326c:	230a      	movs	r3, #10
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	8819      	ldrh	r1, [r3, #0]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	2300      	movs	r3, #0
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	0023      	movs	r3, r4
 800327a:	f000 fafd 	bl	8003878 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003282:	b29b      	uxth	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d198      	bne.n	80031ba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	0018      	movs	r0, r3
 8003290:	f000 f9d0 	bl	8003634 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003294:	1e03      	subs	r3, r0, #0
 8003296:	d001      	beq.n	800329c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e01a      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2220      	movs	r2, #32
 80032a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	490c      	ldr	r1, [pc, #48]	; (80032e0 <HAL_I2C_Master_Transmit+0x20c>)
 80032b0:	400a      	ands	r2, r1
 80032b2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2241      	movs	r2, #65	; 0x41
 80032b8:	2120      	movs	r1, #32
 80032ba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2242      	movs	r2, #66	; 0x42
 80032c0:	2100      	movs	r1, #0
 80032c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2240      	movs	r2, #64	; 0x40
 80032c8:	2100      	movs	r1, #0
 80032ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80032cc:	2300      	movs	r3, #0
 80032ce:	e000      	b.n	80032d2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80032d0:	2302      	movs	r3, #2
  }
}
 80032d2:	0018      	movs	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b007      	add	sp, #28
 80032d8:	bd90      	pop	{r4, r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	80002000 	.word	0x80002000
 80032e0:	fe00e800 	.word	0xfe00e800

080032e4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80032e4:	b590      	push	{r4, r7, lr}
 80032e6:	b089      	sub	sp, #36	; 0x24
 80032e8:	af02      	add	r7, sp, #8
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	0008      	movs	r0, r1
 80032ee:	607a      	str	r2, [r7, #4]
 80032f0:	0019      	movs	r1, r3
 80032f2:	230a      	movs	r3, #10
 80032f4:	18fb      	adds	r3, r7, r3
 80032f6:	1c02      	adds	r2, r0, #0
 80032f8:	801a      	strh	r2, [r3, #0]
 80032fa:	2308      	movs	r3, #8
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	1c0a      	adds	r2, r1, #0
 8003300:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2241      	movs	r2, #65	; 0x41
 8003306:	5c9b      	ldrb	r3, [r3, r2]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b20      	cmp	r3, #32
 800330c:	d000      	beq.n	8003310 <HAL_I2C_Master_Receive+0x2c>
 800330e:	e0e8      	b.n	80034e2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2240      	movs	r2, #64	; 0x40
 8003314:	5c9b      	ldrb	r3, [r3, r2]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d101      	bne.n	800331e <HAL_I2C_Master_Receive+0x3a>
 800331a:	2302      	movs	r3, #2
 800331c:	e0e2      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2240      	movs	r2, #64	; 0x40
 8003322:	2101      	movs	r1, #1
 8003324:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003326:	f7fe fd0d 	bl	8001d44 <HAL_GetTick>
 800332a:	0003      	movs	r3, r0
 800332c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	0219      	lsls	r1, r3, #8
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	2319      	movs	r3, #25
 800333a:	2201      	movs	r2, #1
 800333c:	f000 f8fc 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003340:	1e03      	subs	r3, r0, #0
 8003342:	d001      	beq.n	8003348 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e0cd      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2241      	movs	r2, #65	; 0x41
 800334c:	2122      	movs	r1, #34	; 0x22
 800334e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2242      	movs	r2, #66	; 0x42
 8003354:	2110      	movs	r1, #16
 8003356:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2208      	movs	r2, #8
 8003368:	18ba      	adds	r2, r7, r2
 800336a:	8812      	ldrh	r2, [r2, #0]
 800336c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003378:	b29b      	uxth	r3, r3
 800337a:	2bff      	cmp	r3, #255	; 0xff
 800337c:	d911      	bls.n	80033a2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	22ff      	movs	r2, #255	; 0xff
 8003382:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	b2da      	uxtb	r2, r3
 800338a:	2380      	movs	r3, #128	; 0x80
 800338c:	045c      	lsls	r4, r3, #17
 800338e:	230a      	movs	r3, #10
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	8819      	ldrh	r1, [r3, #0]
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	4b55      	ldr	r3, [pc, #340]	; (80034ec <HAL_I2C_Master_Receive+0x208>)
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	0023      	movs	r3, r4
 800339c:	f000 fa6c 	bl	8003878 <I2C_TransferConfig>
 80033a0:	e076      	b.n	8003490 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	2380      	movs	r3, #128	; 0x80
 80033b4:	049c      	lsls	r4, r3, #18
 80033b6:	230a      	movs	r3, #10
 80033b8:	18fb      	adds	r3, r7, r3
 80033ba:	8819      	ldrh	r1, [r3, #0]
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	4b4b      	ldr	r3, [pc, #300]	; (80034ec <HAL_I2C_Master_Receive+0x208>)
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	0023      	movs	r3, r4
 80033c4:	f000 fa58 	bl	8003878 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80033c8:	e062      	b.n	8003490 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	0018      	movs	r0, r3
 80033d2:	f000 f96b 	bl	80036ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80033d6:	1e03      	subs	r3, r0, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e082      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d03a      	beq.n	8003490 <HAL_I2C_Master_Receive+0x1ac>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341e:	2b00      	cmp	r3, #0
 8003420:	d136      	bne.n	8003490 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003422:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	0013      	movs	r3, r2
 800342c:	2200      	movs	r2, #0
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	f000 f882 	bl	8003538 <I2C_WaitOnFlagUntilTimeout>
 8003434:	1e03      	subs	r3, r0, #0
 8003436:	d001      	beq.n	800343c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e053      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2bff      	cmp	r3, #255	; 0xff
 8003444:	d911      	bls.n	800346a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	22ff      	movs	r2, #255	; 0xff
 800344a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003450:	b2da      	uxtb	r2, r3
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	045c      	lsls	r4, r3, #17
 8003456:	230a      	movs	r3, #10
 8003458:	18fb      	adds	r3, r7, r3
 800345a:	8819      	ldrh	r1, [r3, #0]
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	2300      	movs	r3, #0
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	0023      	movs	r3, r4
 8003464:	f000 fa08 	bl	8003878 <I2C_TransferConfig>
 8003468:	e012      	b.n	8003490 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	b2da      	uxtb	r2, r3
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	049c      	lsls	r4, r3, #18
 800347e:	230a      	movs	r3, #10
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	8819      	ldrh	r1, [r3, #0]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	2300      	movs	r3, #0
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	0023      	movs	r3, r4
 800348c:	f000 f9f4 	bl	8003878 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003494:	b29b      	uxth	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d197      	bne.n	80033ca <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	0018      	movs	r0, r3
 80034a2:	f000 f8c7 	bl	8003634 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034a6:	1e03      	subs	r3, r0, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e01a      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2220      	movs	r2, #32
 80034b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	490b      	ldr	r1, [pc, #44]	; (80034f0 <HAL_I2C_Master_Receive+0x20c>)
 80034c2:	400a      	ands	r2, r1
 80034c4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2241      	movs	r2, #65	; 0x41
 80034ca:	2120      	movs	r1, #32
 80034cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2242      	movs	r2, #66	; 0x42
 80034d2:	2100      	movs	r1, #0
 80034d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2240      	movs	r2, #64	; 0x40
 80034da:	2100      	movs	r1, #0
 80034dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e000      	b.n	80034e4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80034e2:	2302      	movs	r3, #2
  }
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b007      	add	sp, #28
 80034ea:	bd90      	pop	{r4, r7, pc}
 80034ec:	80002400 	.word	0x80002400
 80034f0:	fe00e800 	.word	0xfe00e800

080034f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	2202      	movs	r2, #2
 8003504:	4013      	ands	r3, r2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d103      	bne.n	8003512 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2200      	movs	r2, #0
 8003510:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2201      	movs	r2, #1
 800351a:	4013      	ands	r3, r2
 800351c:	2b01      	cmp	r3, #1
 800351e:	d007      	beq.n	8003530 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699a      	ldr	r2, [r3, #24]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2101      	movs	r1, #1
 800352c:	430a      	orrs	r2, r1
 800352e:	619a      	str	r2, [r3, #24]
  }
}
 8003530:	46c0      	nop			; (mov r8, r8)
 8003532:	46bd      	mov	sp, r7
 8003534:	b002      	add	sp, #8
 8003536:	bd80      	pop	{r7, pc}

08003538 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	1dfb      	adds	r3, r7, #7
 8003546:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003548:	e021      	b.n	800358e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	d01e      	beq.n	800358e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003550:	f7fe fbf8 	bl	8001d44 <HAL_GetTick>
 8003554:	0002      	movs	r2, r0
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d302      	bcc.n	8003566 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d113      	bne.n	800358e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356a:	2220      	movs	r2, #32
 800356c:	431a      	orrs	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2241      	movs	r2, #65	; 0x41
 8003576:	2120      	movs	r1, #32
 8003578:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2242      	movs	r2, #66	; 0x42
 800357e:	2100      	movs	r1, #0
 8003580:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2240      	movs	r2, #64	; 0x40
 8003586:	2100      	movs	r1, #0
 8003588:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e00f      	b.n	80035ae <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	4013      	ands	r3, r2
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	425a      	negs	r2, r3
 800359e:	4153      	adcs	r3, r2
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	001a      	movs	r2, r3
 80035a4:	1dfb      	adds	r3, r7, #7
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d0ce      	beq.n	800354a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	0018      	movs	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b004      	add	sp, #16
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	60f8      	str	r0, [r7, #12]
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035c2:	e02b      	b.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	68b9      	ldr	r1, [r7, #8]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	0018      	movs	r0, r3
 80035cc:	f000 f8da 	bl	8003784 <I2C_IsAcknowledgeFailed>
 80035d0:	1e03      	subs	r3, r0, #0
 80035d2:	d001      	beq.n	80035d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e029      	b.n	800362c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	3301      	adds	r3, #1
 80035dc:	d01e      	beq.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035de:	f7fe fbb1 	bl	8001d44 <HAL_GetTick>
 80035e2:	0002      	movs	r2, r0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d302      	bcc.n	80035f4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d113      	bne.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	2220      	movs	r2, #32
 80035fa:	431a      	orrs	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2241      	movs	r2, #65	; 0x41
 8003604:	2120      	movs	r1, #32
 8003606:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2242      	movs	r2, #66	; 0x42
 800360c:	2100      	movs	r1, #0
 800360e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2240      	movs	r2, #64	; 0x40
 8003614:	2100      	movs	r1, #0
 8003616:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e007      	b.n	800362c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	2202      	movs	r2, #2
 8003624:	4013      	ands	r3, r2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d1cc      	bne.n	80035c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	0018      	movs	r0, r3
 800362e:	46bd      	mov	sp, r7
 8003630:	b004      	add	sp, #16
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003640:	e028      	b.n	8003694 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	0018      	movs	r0, r3
 800364a:	f000 f89b 	bl	8003784 <I2C_IsAcknowledgeFailed>
 800364e:	1e03      	subs	r3, r0, #0
 8003650:	d001      	beq.n	8003656 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e026      	b.n	80036a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7fe fb75 	bl	8001d44 <HAL_GetTick>
 800365a:	0002      	movs	r2, r0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	429a      	cmp	r2, r3
 8003664:	d302      	bcc.n	800366c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d113      	bne.n	8003694 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003670:	2220      	movs	r2, #32
 8003672:	431a      	orrs	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2241      	movs	r2, #65	; 0x41
 800367c:	2120      	movs	r1, #32
 800367e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2242      	movs	r2, #66	; 0x42
 8003684:	2100      	movs	r1, #0
 8003686:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2240      	movs	r2, #64	; 0x40
 800368c:	2100      	movs	r1, #0
 800368e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e007      	b.n	80036a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2220      	movs	r2, #32
 800369c:	4013      	ands	r3, r2
 800369e:	2b20      	cmp	r3, #32
 80036a0:	d1cf      	bne.n	8003642 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	0018      	movs	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b004      	add	sp, #16
 80036aa:	bd80      	pop	{r7, pc}

080036ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036b8:	e055      	b.n	8003766 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	0018      	movs	r0, r3
 80036c2:	f000 f85f 	bl	8003784 <I2C_IsAcknowledgeFailed>
 80036c6:	1e03      	subs	r3, r0, #0
 80036c8:	d001      	beq.n	80036ce <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e053      	b.n	8003776 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	2220      	movs	r2, #32
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b20      	cmp	r3, #32
 80036da:	d129      	bne.n	8003730 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	2204      	movs	r2, #4
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d105      	bne.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e03f      	b.n	8003776 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2220      	movs	r2, #32
 80036fc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	491d      	ldr	r1, [pc, #116]	; (8003780 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800370a:	400a      	ands	r2, r1
 800370c:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2241      	movs	r2, #65	; 0x41
 8003718:	2120      	movs	r1, #32
 800371a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2242      	movs	r2, #66	; 0x42
 8003720:	2100      	movs	r1, #0
 8003722:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2240      	movs	r2, #64	; 0x40
 8003728:	2100      	movs	r1, #0
 800372a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e022      	b.n	8003776 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003730:	f7fe fb08 	bl	8001d44 <HAL_GetTick>
 8003734:	0002      	movs	r2, r0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	429a      	cmp	r2, r3
 800373e:	d302      	bcc.n	8003746 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10f      	bne.n	8003766 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	2220      	movs	r2, #32
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2241      	movs	r2, #65	; 0x41
 8003756:	2120      	movs	r1, #32
 8003758:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2240      	movs	r2, #64	; 0x40
 800375e:	2100      	movs	r1, #0
 8003760:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e007      	b.n	8003776 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	2204      	movs	r2, #4
 800376e:	4013      	ands	r3, r2
 8003770:	2b04      	cmp	r3, #4
 8003772:	d1a2      	bne.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	0018      	movs	r0, r3
 8003778:	46bd      	mov	sp, r7
 800377a:	b004      	add	sp, #16
 800377c:	bd80      	pop	{r7, pc}
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	fe00e800 	.word	0xfe00e800

08003784 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	2210      	movs	r2, #16
 8003798:	4013      	ands	r3, r2
 800379a:	2b10      	cmp	r3, #16
 800379c:	d164      	bne.n	8003868 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	2380      	movs	r3, #128	; 0x80
 80037a6:	049b      	lsls	r3, r3, #18
 80037a8:	401a      	ands	r2, r3
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	049b      	lsls	r3, r3, #18
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d02b      	beq.n	800380a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	685a      	ldr	r2, [r3, #4]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2180      	movs	r1, #128	; 0x80
 80037be:	01c9      	lsls	r1, r1, #7
 80037c0:	430a      	orrs	r2, r1
 80037c2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037c4:	e021      	b.n	800380a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	3301      	adds	r3, #1
 80037ca:	d01e      	beq.n	800380a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037cc:	f7fe faba 	bl	8001d44 <HAL_GetTick>
 80037d0:	0002      	movs	r2, r0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d302      	bcc.n	80037e2 <I2C_IsAcknowledgeFailed+0x5e>
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d113      	bne.n	800380a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e6:	2220      	movs	r2, #32
 80037e8:	431a      	orrs	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2241      	movs	r2, #65	; 0x41
 80037f2:	2120      	movs	r1, #32
 80037f4:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2242      	movs	r2, #66	; 0x42
 80037fa:	2100      	movs	r1, #0
 80037fc:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2240      	movs	r2, #64	; 0x40
 8003802:	2100      	movs	r1, #0
 8003804:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e02f      	b.n	800386a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	2220      	movs	r2, #32
 8003812:	4013      	ands	r3, r2
 8003814:	2b20      	cmp	r3, #32
 8003816:	d1d6      	bne.n	80037c6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2210      	movs	r2, #16
 800381e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2220      	movs	r2, #32
 8003826:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	0018      	movs	r0, r3
 800382c:	f7ff fe62 	bl	80034f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	490e      	ldr	r1, [pc, #56]	; (8003874 <I2C_IsAcknowledgeFailed+0xf0>)
 800383c:	400a      	ands	r2, r1
 800383e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003844:	2204      	movs	r2, #4
 8003846:	431a      	orrs	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2241      	movs	r2, #65	; 0x41
 8003850:	2120      	movs	r1, #32
 8003852:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2242      	movs	r2, #66	; 0x42
 8003858:	2100      	movs	r1, #0
 800385a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2240      	movs	r2, #64	; 0x40
 8003860:	2100      	movs	r1, #0
 8003862:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e000      	b.n	800386a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	0018      	movs	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	b004      	add	sp, #16
 8003870:	bd80      	pop	{r7, pc}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	fe00e800 	.word	0xfe00e800

08003878 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003878:	b590      	push	{r4, r7, lr}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	0008      	movs	r0, r1
 8003882:	0011      	movs	r1, r2
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	240a      	movs	r4, #10
 8003888:	193b      	adds	r3, r7, r4
 800388a:	1c02      	adds	r2, r0, #0
 800388c:	801a      	strh	r2, [r3, #0]
 800388e:	2009      	movs	r0, #9
 8003890:	183b      	adds	r3, r7, r0
 8003892:	1c0a      	adds	r2, r1, #0
 8003894:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	6a3a      	ldr	r2, [r7, #32]
 800389e:	0d51      	lsrs	r1, r2, #21
 80038a0:	2280      	movs	r2, #128	; 0x80
 80038a2:	00d2      	lsls	r2, r2, #3
 80038a4:	400a      	ands	r2, r1
 80038a6:	490e      	ldr	r1, [pc, #56]	; (80038e0 <I2C_TransferConfig+0x68>)
 80038a8:	430a      	orrs	r2, r1
 80038aa:	43d2      	mvns	r2, r2
 80038ac:	401a      	ands	r2, r3
 80038ae:	0011      	movs	r1, r2
 80038b0:	193b      	adds	r3, r7, r4
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	059b      	lsls	r3, r3, #22
 80038b6:	0d9a      	lsrs	r2, r3, #22
 80038b8:	183b      	adds	r3, r7, r0
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	0418      	lsls	r0, r3, #16
 80038be:	23ff      	movs	r3, #255	; 0xff
 80038c0:	041b      	lsls	r3, r3, #16
 80038c2:	4003      	ands	r3, r0
 80038c4:	431a      	orrs	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	431a      	orrs	r2, r3
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	431a      	orrs	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	46bd      	mov	sp, r7
 80038da:	b005      	add	sp, #20
 80038dc:	bd90      	pop	{r4, r7, pc}
 80038de:	46c0      	nop			; (mov r8, r8)
 80038e0:	03ff63ff 	.word	0x03ff63ff

080038e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2241      	movs	r2, #65	; 0x41
 80038f2:	5c9b      	ldrb	r3, [r3, r2]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d138      	bne.n	800396c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2240      	movs	r2, #64	; 0x40
 80038fe:	5c9b      	ldrb	r3, [r3, r2]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d101      	bne.n	8003908 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003904:	2302      	movs	r3, #2
 8003906:	e032      	b.n	800396e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2240      	movs	r2, #64	; 0x40
 800390c:	2101      	movs	r1, #1
 800390e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2241      	movs	r2, #65	; 0x41
 8003914:	2124      	movs	r1, #36	; 0x24
 8003916:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4911      	ldr	r1, [pc, #68]	; (8003978 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003934:	400a      	ands	r2, r1
 8003936:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6819      	ldr	r1, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2101      	movs	r1, #1
 8003954:	430a      	orrs	r2, r1
 8003956:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2241      	movs	r2, #65	; 0x41
 800395c:	2120      	movs	r1, #32
 800395e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2240      	movs	r2, #64	; 0x40
 8003964:	2100      	movs	r1, #0
 8003966:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003968:	2300      	movs	r3, #0
 800396a:	e000      	b.n	800396e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800396c:	2302      	movs	r3, #2
  }
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b002      	add	sp, #8
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	ffffefff 	.word	0xffffefff

0800397c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2241      	movs	r2, #65	; 0x41
 800398a:	5c9b      	ldrb	r3, [r3, r2]
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b20      	cmp	r3, #32
 8003990:	d139      	bne.n	8003a06 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2240      	movs	r2, #64	; 0x40
 8003996:	5c9b      	ldrb	r3, [r3, r2]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800399c:	2302      	movs	r3, #2
 800399e:	e033      	b.n	8003a08 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2240      	movs	r2, #64	; 0x40
 80039a4:	2101      	movs	r1, #1
 80039a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2241      	movs	r2, #65	; 0x41
 80039ac:	2124      	movs	r1, #36	; 0x24
 80039ae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2101      	movs	r1, #1
 80039bc:	438a      	bics	r2, r1
 80039be:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4a11      	ldr	r2, [pc, #68]	; (8003a10 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	021b      	lsls	r3, r3, #8
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2101      	movs	r1, #1
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2241      	movs	r2, #65	; 0x41
 80039f6:	2120      	movs	r1, #32
 80039f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2240      	movs	r2, #64	; 0x40
 80039fe:	2100      	movs	r1, #0
 8003a00:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	e000      	b.n	8003a08 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a06:	2302      	movs	r3, #2
  }
}
 8003a08:	0018      	movs	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b004      	add	sp, #16
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	fffff0ff 	.word	0xfffff0ff

08003a14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e301      	b.n	800402a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d100      	bne.n	8003a32 <HAL_RCC_OscConfig+0x1e>
 8003a30:	e08d      	b.n	8003b4e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003a32:	4bc3      	ldr	r3, [pc, #780]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	220c      	movs	r2, #12
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d00e      	beq.n	8003a5c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a3e:	4bc0      	ldr	r3, [pc, #768]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	220c      	movs	r2, #12
 8003a44:	4013      	ands	r3, r2
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d116      	bne.n	8003a78 <HAL_RCC_OscConfig+0x64>
 8003a4a:	4bbd      	ldr	r3, [pc, #756]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	025b      	lsls	r3, r3, #9
 8003a52:	401a      	ands	r2, r3
 8003a54:	2380      	movs	r3, #128	; 0x80
 8003a56:	025b      	lsls	r3, r3, #9
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d10d      	bne.n	8003a78 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a5c:	4bb8      	ldr	r3, [pc, #736]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	029b      	lsls	r3, r3, #10
 8003a64:	4013      	ands	r3, r2
 8003a66:	d100      	bne.n	8003a6a <HAL_RCC_OscConfig+0x56>
 8003a68:	e070      	b.n	8003b4c <HAL_RCC_OscConfig+0x138>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d000      	beq.n	8003a74 <HAL_RCC_OscConfig+0x60>
 8003a72:	e06b      	b.n	8003b4c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e2d8      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x7c>
 8003a80:	4baf      	ldr	r3, [pc, #700]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	4bae      	ldr	r3, [pc, #696]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a86:	2180      	movs	r1, #128	; 0x80
 8003a88:	0249      	lsls	r1, r1, #9
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e02f      	b.n	8003af0 <HAL_RCC_OscConfig+0xdc>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10c      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x9e>
 8003a98:	4ba9      	ldr	r3, [pc, #676]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	4ba8      	ldr	r3, [pc, #672]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003a9e:	49a9      	ldr	r1, [pc, #676]	; (8003d44 <HAL_RCC_OscConfig+0x330>)
 8003aa0:	400a      	ands	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	4ba6      	ldr	r3, [pc, #664]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	4ba5      	ldr	r3, [pc, #660]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003aaa:	49a7      	ldr	r1, [pc, #668]	; (8003d48 <HAL_RCC_OscConfig+0x334>)
 8003aac:	400a      	ands	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	e01e      	b.n	8003af0 <HAL_RCC_OscConfig+0xdc>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	d10e      	bne.n	8003ad8 <HAL_RCC_OscConfig+0xc4>
 8003aba:	4ba1      	ldr	r3, [pc, #644]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4ba0      	ldr	r3, [pc, #640]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ac0:	2180      	movs	r1, #128	; 0x80
 8003ac2:	02c9      	lsls	r1, r1, #11
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	4b9d      	ldr	r3, [pc, #628]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b9c      	ldr	r3, [pc, #624]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ace:	2180      	movs	r1, #128	; 0x80
 8003ad0:	0249      	lsls	r1, r1, #9
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	e00b      	b.n	8003af0 <HAL_RCC_OscConfig+0xdc>
 8003ad8:	4b99      	ldr	r3, [pc, #612]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4b98      	ldr	r3, [pc, #608]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ade:	4999      	ldr	r1, [pc, #612]	; (8003d44 <HAL_RCC_OscConfig+0x330>)
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	4b96      	ldr	r3, [pc, #600]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	4b95      	ldr	r3, [pc, #596]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003aea:	4997      	ldr	r1, [pc, #604]	; (8003d48 <HAL_RCC_OscConfig+0x334>)
 8003aec:	400a      	ands	r2, r1
 8003aee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d014      	beq.n	8003b22 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af8:	f7fe f924 	bl	8001d44 <HAL_GetTick>
 8003afc:	0003      	movs	r3, r0
 8003afe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b00:	e008      	b.n	8003b14 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b02:	f7fe f91f 	bl	8001d44 <HAL_GetTick>
 8003b06:	0002      	movs	r2, r0
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b64      	cmp	r3, #100	; 0x64
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e28a      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b14:	4b8a      	ldr	r3, [pc, #552]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	2380      	movs	r3, #128	; 0x80
 8003b1a:	029b      	lsls	r3, r3, #10
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	d0f0      	beq.n	8003b02 <HAL_RCC_OscConfig+0xee>
 8003b20:	e015      	b.n	8003b4e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7fe f90f 	bl	8001d44 <HAL_GetTick>
 8003b26:	0003      	movs	r3, r0
 8003b28:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b2c:	f7fe f90a 	bl	8001d44 <HAL_GetTick>
 8003b30:	0002      	movs	r2, r0
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b64      	cmp	r3, #100	; 0x64
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e275      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3e:	4b80      	ldr	r3, [pc, #512]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	2380      	movs	r3, #128	; 0x80
 8003b44:	029b      	lsls	r3, r3, #10
 8003b46:	4013      	ands	r3, r2
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x118>
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b4c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2202      	movs	r2, #2
 8003b54:	4013      	ands	r3, r2
 8003b56:	d100      	bne.n	8003b5a <HAL_RCC_OscConfig+0x146>
 8003b58:	e069      	b.n	8003c2e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b5a:	4b79      	ldr	r3, [pc, #484]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	220c      	movs	r2, #12
 8003b60:	4013      	ands	r3, r2
 8003b62:	d00b      	beq.n	8003b7c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b64:	4b76      	ldr	r3, [pc, #472]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	220c      	movs	r2, #12
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d11c      	bne.n	8003baa <HAL_RCC_OscConfig+0x196>
 8003b70:	4b73      	ldr	r3, [pc, #460]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	2380      	movs	r3, #128	; 0x80
 8003b76:	025b      	lsls	r3, r3, #9
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d116      	bne.n	8003baa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7c:	4b70      	ldr	r3, [pc, #448]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2202      	movs	r2, #2
 8003b82:	4013      	ands	r3, r2
 8003b84:	d005      	beq.n	8003b92 <HAL_RCC_OscConfig+0x17e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e24b      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b92:	4b6b      	ldr	r3, [pc, #428]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	22f8      	movs	r2, #248	; 0xf8
 8003b98:	4393      	bics	r3, r2
 8003b9a:	0019      	movs	r1, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	00da      	lsls	r2, r3, #3
 8003ba2:	4b67      	ldr	r3, [pc, #412]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba8:	e041      	b.n	8003c2e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d024      	beq.n	8003bfc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bb2:	4b63      	ldr	r3, [pc, #396]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	4b62      	ldr	r3, [pc, #392]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003bb8:	2101      	movs	r1, #1
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbe:	f7fe f8c1 	bl	8001d44 <HAL_GetTick>
 8003bc2:	0003      	movs	r3, r0
 8003bc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe f8bc 	bl	8001d44 <HAL_GetTick>
 8003bcc:	0002      	movs	r2, r0
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e227      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bda:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2202      	movs	r2, #2
 8003be0:	4013      	ands	r3, r2
 8003be2:	d0f1      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be4:	4b56      	ldr	r3, [pc, #344]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	22f8      	movs	r2, #248	; 0xf8
 8003bea:	4393      	bics	r3, r2
 8003bec:	0019      	movs	r1, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	00da      	lsls	r2, r3, #3
 8003bf4:	4b52      	ldr	r3, [pc, #328]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	e018      	b.n	8003c2e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bfc:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b4f      	ldr	r3, [pc, #316]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c02:	2101      	movs	r1, #1
 8003c04:	438a      	bics	r2, r1
 8003c06:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c08:	f7fe f89c 	bl	8001d44 <HAL_GetTick>
 8003c0c:	0003      	movs	r3, r0
 8003c0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c12:	f7fe f897 	bl	8001d44 <HAL_GetTick>
 8003c16:	0002      	movs	r2, r0
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e202      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c24:	4b46      	ldr	r3, [pc, #280]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	d1f1      	bne.n	8003c12 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2208      	movs	r2, #8
 8003c34:	4013      	ands	r3, r2
 8003c36:	d036      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d019      	beq.n	8003c74 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c40:	4b3f      	ldr	r3, [pc, #252]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c44:	4b3e      	ldr	r3, [pc, #248]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c46:	2101      	movs	r1, #1
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4c:	f7fe f87a 	bl	8001d44 <HAL_GetTick>
 8003c50:	0003      	movs	r3, r0
 8003c52:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c56:	f7fe f875 	bl	8001d44 <HAL_GetTick>
 8003c5a:	0002      	movs	r2, r0
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e1e0      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c68:	4b35      	ldr	r3, [pc, #212]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d0f1      	beq.n	8003c56 <HAL_RCC_OscConfig+0x242>
 8003c72:	e018      	b.n	8003ca6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c74:	4b32      	ldr	r3, [pc, #200]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c78:	4b31      	ldr	r3, [pc, #196]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c80:	f7fe f860 	bl	8001d44 <HAL_GetTick>
 8003c84:	0003      	movs	r3, r0
 8003c86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c8a:	f7fe f85b 	bl	8001d44 <HAL_GetTick>
 8003c8e:	0002      	movs	r2, r0
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e1c6      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c9c:	4b28      	ldr	r3, [pc, #160]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d1f1      	bne.n	8003c8a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2204      	movs	r2, #4
 8003cac:	4013      	ands	r3, r2
 8003cae:	d100      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x29e>
 8003cb0:	e0b4      	b.n	8003e1c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cb2:	201f      	movs	r0, #31
 8003cb4:	183b      	adds	r3, r7, r0
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cba:	4b21      	ldr	r3, [pc, #132]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	055b      	lsls	r3, r3, #21
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	d110      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	4b1d      	ldr	r3, [pc, #116]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003ccc:	2180      	movs	r1, #128	; 0x80
 8003cce:	0549      	lsls	r1, r1, #21
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	61da      	str	r2, [r3, #28]
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003cd6:	69da      	ldr	r2, [r3, #28]
 8003cd8:	2380      	movs	r3, #128	; 0x80
 8003cda:	055b      	lsls	r3, r3, #21
 8003cdc:	4013      	ands	r3, r2
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ce2:	183b      	adds	r3, r7, r0
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	4b18      	ldr	r3, [pc, #96]	; (8003d4c <HAL_RCC_OscConfig+0x338>)
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	2380      	movs	r3, #128	; 0x80
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d11a      	bne.n	8003d2a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf4:	4b15      	ldr	r3, [pc, #84]	; (8003d4c <HAL_RCC_OscConfig+0x338>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b14      	ldr	r3, [pc, #80]	; (8003d4c <HAL_RCC_OscConfig+0x338>)
 8003cfa:	2180      	movs	r1, #128	; 0x80
 8003cfc:	0049      	lsls	r1, r1, #1
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d02:	f7fe f81f 	bl	8001d44 <HAL_GetTick>
 8003d06:	0003      	movs	r3, r0
 8003d08:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d0c:	f7fe f81a 	bl	8001d44 <HAL_GetTick>
 8003d10:	0002      	movs	r2, r0
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b64      	cmp	r3, #100	; 0x64
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e185      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1e:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <HAL_RCC_OscConfig+0x338>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	2380      	movs	r3, #128	; 0x80
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	4013      	ands	r3, r2
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d10e      	bne.n	8003d50 <HAL_RCC_OscConfig+0x33c>
 8003d32:	4b03      	ldr	r3, [pc, #12]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003d34:	6a1a      	ldr	r2, [r3, #32]
 8003d36:	4b02      	ldr	r3, [pc, #8]	; (8003d40 <HAL_RCC_OscConfig+0x32c>)
 8003d38:	2101      	movs	r1, #1
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	621a      	str	r2, [r3, #32]
 8003d3e:	e035      	b.n	8003dac <HAL_RCC_OscConfig+0x398>
 8003d40:	40021000 	.word	0x40021000
 8003d44:	fffeffff 	.word	0xfffeffff
 8003d48:	fffbffff 	.word	0xfffbffff
 8003d4c:	40007000 	.word	0x40007000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10c      	bne.n	8003d72 <HAL_RCC_OscConfig+0x35e>
 8003d58:	4bb6      	ldr	r3, [pc, #728]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d5a:	6a1a      	ldr	r2, [r3, #32]
 8003d5c:	4bb5      	ldr	r3, [pc, #724]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d5e:	2101      	movs	r1, #1
 8003d60:	438a      	bics	r2, r1
 8003d62:	621a      	str	r2, [r3, #32]
 8003d64:	4bb3      	ldr	r3, [pc, #716]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d66:	6a1a      	ldr	r2, [r3, #32]
 8003d68:	4bb2      	ldr	r3, [pc, #712]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d6a:	2104      	movs	r1, #4
 8003d6c:	438a      	bics	r2, r1
 8003d6e:	621a      	str	r2, [r3, #32]
 8003d70:	e01c      	b.n	8003dac <HAL_RCC_OscConfig+0x398>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b05      	cmp	r3, #5
 8003d78:	d10c      	bne.n	8003d94 <HAL_RCC_OscConfig+0x380>
 8003d7a:	4bae      	ldr	r3, [pc, #696]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d7c:	6a1a      	ldr	r2, [r3, #32]
 8003d7e:	4bad      	ldr	r3, [pc, #692]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d80:	2104      	movs	r1, #4
 8003d82:	430a      	orrs	r2, r1
 8003d84:	621a      	str	r2, [r3, #32]
 8003d86:	4bab      	ldr	r3, [pc, #684]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d88:	6a1a      	ldr	r2, [r3, #32]
 8003d8a:	4baa      	ldr	r3, [pc, #680]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	621a      	str	r2, [r3, #32]
 8003d92:	e00b      	b.n	8003dac <HAL_RCC_OscConfig+0x398>
 8003d94:	4ba7      	ldr	r3, [pc, #668]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d96:	6a1a      	ldr	r2, [r3, #32]
 8003d98:	4ba6      	ldr	r3, [pc, #664]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	438a      	bics	r2, r1
 8003d9e:	621a      	str	r2, [r3, #32]
 8003da0:	4ba4      	ldr	r3, [pc, #656]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003da2:	6a1a      	ldr	r2, [r3, #32]
 8003da4:	4ba3      	ldr	r3, [pc, #652]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003da6:	2104      	movs	r1, #4
 8003da8:	438a      	bics	r2, r1
 8003daa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d014      	beq.n	8003dde <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db4:	f7fd ffc6 	bl	8001d44 <HAL_GetTick>
 8003db8:	0003      	movs	r3, r0
 8003dba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbc:	e009      	b.n	8003dd2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dbe:	f7fd ffc1 	bl	8001d44 <HAL_GetTick>
 8003dc2:	0002      	movs	r2, r0
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	4a9b      	ldr	r2, [pc, #620]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e12b      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd2:	4b98      	ldr	r3, [pc, #608]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCC_OscConfig+0x3aa>
 8003ddc:	e013      	b.n	8003e06 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dde:	f7fd ffb1 	bl	8001d44 <HAL_GetTick>
 8003de2:	0003      	movs	r3, r0
 8003de4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003de6:	e009      	b.n	8003dfc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003de8:	f7fd ffac 	bl	8001d44 <HAL_GetTick>
 8003dec:	0002      	movs	r2, r0
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	4a91      	ldr	r2, [pc, #580]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e116      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dfc:	4b8d      	ldr	r3, [pc, #564]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	2202      	movs	r2, #2
 8003e02:	4013      	ands	r3, r2
 8003e04:	d1f0      	bne.n	8003de8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e06:	231f      	movs	r3, #31
 8003e08:	18fb      	adds	r3, r7, r3
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d105      	bne.n	8003e1c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e10:	4b88      	ldr	r3, [pc, #544]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e12:	69da      	ldr	r2, [r3, #28]
 8003e14:	4b87      	ldr	r3, [pc, #540]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e16:	4989      	ldr	r1, [pc, #548]	; (800403c <HAL_RCC_OscConfig+0x628>)
 8003e18:	400a      	ands	r2, r1
 8003e1a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2210      	movs	r2, #16
 8003e22:	4013      	ands	r3, r2
 8003e24:	d063      	beq.n	8003eee <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d12a      	bne.n	8003e84 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003e2e:	4b81      	ldr	r3, [pc, #516]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e32:	4b80      	ldr	r3, [pc, #512]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e34:	2104      	movs	r1, #4
 8003e36:	430a      	orrs	r2, r1
 8003e38:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003e3a:	4b7e      	ldr	r3, [pc, #504]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e3e:	4b7d      	ldr	r3, [pc, #500]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e40:	2101      	movs	r1, #1
 8003e42:	430a      	orrs	r2, r1
 8003e44:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e46:	f7fd ff7d 	bl	8001d44 <HAL_GetTick>
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003e50:	f7fd ff78 	bl	8001d44 <HAL_GetTick>
 8003e54:	0002      	movs	r2, r0
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e0e3      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003e62:	4b74      	ldr	r3, [pc, #464]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e66:	2202      	movs	r2, #2
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d0f1      	beq.n	8003e50 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003e6c:	4b71      	ldr	r3, [pc, #452]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e70:	22f8      	movs	r2, #248	; 0xf8
 8003e72:	4393      	bics	r3, r2
 8003e74:	0019      	movs	r1, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	00da      	lsls	r2, r3, #3
 8003e7c:	4b6d      	ldr	r3, [pc, #436]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	635a      	str	r2, [r3, #52]	; 0x34
 8003e82:	e034      	b.n	8003eee <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	3305      	adds	r3, #5
 8003e8a:	d111      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003e8c:	4b69      	ldr	r3, [pc, #420]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e90:	4b68      	ldr	r3, [pc, #416]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e92:	2104      	movs	r1, #4
 8003e94:	438a      	bics	r2, r1
 8003e96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003e98:	4b66      	ldr	r3, [pc, #408]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9c:	22f8      	movs	r2, #248	; 0xf8
 8003e9e:	4393      	bics	r3, r2
 8003ea0:	0019      	movs	r1, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	00da      	lsls	r2, r3, #3
 8003ea8:	4b62      	ldr	r3, [pc, #392]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	635a      	str	r2, [r3, #52]	; 0x34
 8003eae:	e01e      	b.n	8003eee <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003eb0:	4b60      	ldr	r3, [pc, #384]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003eb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eb4:	4b5f      	ldr	r3, [pc, #380]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003eb6:	2104      	movs	r1, #4
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003ebc:	4b5d      	ldr	r3, [pc, #372]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ec0:	4b5c      	ldr	r3, [pc, #368]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	438a      	bics	r2, r1
 8003ec6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec8:	f7fd ff3c 	bl	8001d44 <HAL_GetTick>
 8003ecc:	0003      	movs	r3, r0
 8003ece:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ed2:	f7fd ff37 	bl	8001d44 <HAL_GetTick>
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e0a2      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ee4:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee8:	2202      	movs	r2, #2
 8003eea:	4013      	ands	r3, r2
 8003eec:	d1f1      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d100      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x4e4>
 8003ef6:	e097      	b.n	8004028 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ef8:	4b4e      	ldr	r3, [pc, #312]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	220c      	movs	r2, #12
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d100      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4f2>
 8003f04:	e06b      	b.n	8003fde <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d14c      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4b48      	ldr	r3, [pc, #288]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f14:	494a      	ldr	r1, [pc, #296]	; (8004040 <HAL_RCC_OscConfig+0x62c>)
 8003f16:	400a      	ands	r2, r1
 8003f18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1a:	f7fd ff13 	bl	8001d44 <HAL_GetTick>
 8003f1e:	0003      	movs	r3, r0
 8003f20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f24:	f7fd ff0e 	bl	8001d44 <HAL_GetTick>
 8003f28:	0002      	movs	r2, r0
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e079      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f36:	4b3f      	ldr	r3, [pc, #252]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	2380      	movs	r3, #128	; 0x80
 8003f3c:	049b      	lsls	r3, r3, #18
 8003f3e:	4013      	ands	r3, r2
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f42:	4b3c      	ldr	r3, [pc, #240]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f46:	220f      	movs	r2, #15
 8003f48:	4393      	bics	r3, r2
 8003f4a:	0019      	movs	r1, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f50:	4b38      	ldr	r3, [pc, #224]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f52:	430a      	orrs	r2, r1
 8003f54:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f56:	4b37      	ldr	r3, [pc, #220]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	4a3a      	ldr	r2, [pc, #232]	; (8004044 <HAL_RCC_OscConfig+0x630>)
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	0019      	movs	r1, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	4b32      	ldr	r3, [pc, #200]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f70:	4b30      	ldr	r3, [pc, #192]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	4b2f      	ldr	r3, [pc, #188]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f76:	2180      	movs	r1, #128	; 0x80
 8003f78:	0449      	lsls	r1, r1, #17
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7e:	f7fd fee1 	bl	8001d44 <HAL_GetTick>
 8003f82:	0003      	movs	r3, r0
 8003f84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f88:	f7fd fedc 	bl	8001d44 <HAL_GetTick>
 8003f8c:	0002      	movs	r2, r0
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e047      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f9a:	4b26      	ldr	r3, [pc, #152]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	2380      	movs	r3, #128	; 0x80
 8003fa0:	049b      	lsls	r3, r3, #18
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x574>
 8003fa6:	e03f      	b.n	8004028 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa8:	4b22      	ldr	r3, [pc, #136]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b21      	ldr	r3, [pc, #132]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003fae:	4924      	ldr	r1, [pc, #144]	; (8004040 <HAL_RCC_OscConfig+0x62c>)
 8003fb0:	400a      	ands	r2, r1
 8003fb2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb4:	f7fd fec6 	bl	8001d44 <HAL_GetTick>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fd fec1 	bl	8001d44 <HAL_GetTick>
 8003fc2:	0002      	movs	r2, r0
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e02c      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd0:	4b18      	ldr	r3, [pc, #96]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	049b      	lsls	r3, r3, #18
 8003fd8:	4013      	ands	r3, r2
 8003fda:	d1f0      	bne.n	8003fbe <HAL_RCC_OscConfig+0x5aa>
 8003fdc:	e024      	b.n	8004028 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e01f      	b.n	800402a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003fea:	4b12      	ldr	r3, [pc, #72]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003ff0:	4b10      	ldr	r3, [pc, #64]	; (8004034 <HAL_RCC_OscConfig+0x620>)
 8003ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	2380      	movs	r3, #128	; 0x80
 8003ffa:	025b      	lsls	r3, r3, #9
 8003ffc:	401a      	ands	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	429a      	cmp	r2, r3
 8004004:	d10e      	bne.n	8004024 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	220f      	movs	r2, #15
 800400a:	401a      	ands	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004010:	429a      	cmp	r2, r3
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	23f0      	movs	r3, #240	; 0xf0
 8004018:	039b      	lsls	r3, r3, #14
 800401a:	401a      	ands	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	0018      	movs	r0, r3
 800402c:	46bd      	mov	sp, r7
 800402e:	b008      	add	sp, #32
 8004030:	bd80      	pop	{r7, pc}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	40021000 	.word	0x40021000
 8004038:	00001388 	.word	0x00001388
 800403c:	efffffff 	.word	0xefffffff
 8004040:	feffffff 	.word	0xfeffffff
 8004044:	ffc2ffff 	.word	0xffc2ffff

08004048 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0b3      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800405c:	4b5b      	ldr	r3, [pc, #364]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2201      	movs	r2, #1
 8004062:	4013      	ands	r3, r2
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	429a      	cmp	r2, r3
 8004068:	d911      	bls.n	800408e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406a:	4b58      	ldr	r3, [pc, #352]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2201      	movs	r2, #1
 8004070:	4393      	bics	r3, r2
 8004072:	0019      	movs	r1, r3
 8004074:	4b55      	ldr	r3, [pc, #340]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800407c:	4b53      	ldr	r3, [pc, #332]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2201      	movs	r2, #1
 8004082:	4013      	ands	r3, r2
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d001      	beq.n	800408e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e09a      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2202      	movs	r2, #2
 8004094:	4013      	ands	r3, r2
 8004096:	d015      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2204      	movs	r2, #4
 800409e:	4013      	ands	r3, r2
 80040a0:	d006      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80040a2:	4b4b      	ldr	r3, [pc, #300]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	4b4a      	ldr	r3, [pc, #296]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040a8:	21e0      	movs	r1, #224	; 0xe0
 80040aa:	00c9      	lsls	r1, r1, #3
 80040ac:	430a      	orrs	r2, r1
 80040ae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b0:	4b47      	ldr	r3, [pc, #284]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	22f0      	movs	r2, #240	; 0xf0
 80040b6:	4393      	bics	r3, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689a      	ldr	r2, [r3, #8]
 80040be:	4b44      	ldr	r3, [pc, #272]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040c0:	430a      	orrs	r2, r1
 80040c2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2201      	movs	r2, #1
 80040ca:	4013      	ands	r3, r2
 80040cc:	d040      	beq.n	8004150 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d107      	bne.n	80040e6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	4b3e      	ldr	r3, [pc, #248]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	2380      	movs	r3, #128	; 0x80
 80040dc:	029b      	lsls	r3, r3, #10
 80040de:	4013      	ands	r3, r2
 80040e0:	d114      	bne.n	800410c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e06e      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d107      	bne.n	80040fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ee:	4b38      	ldr	r3, [pc, #224]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	049b      	lsls	r3, r3, #18
 80040f6:	4013      	ands	r3, r2
 80040f8:	d108      	bne.n	800410c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e062      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fe:	4b34      	ldr	r3, [pc, #208]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2202      	movs	r2, #2
 8004104:	4013      	ands	r3, r2
 8004106:	d101      	bne.n	800410c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e05b      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800410c:	4b30      	ldr	r3, [pc, #192]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	2203      	movs	r2, #3
 8004112:	4393      	bics	r3, r2
 8004114:	0019      	movs	r1, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	4b2d      	ldr	r3, [pc, #180]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 800411c:	430a      	orrs	r2, r1
 800411e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004120:	f7fd fe10 	bl	8001d44 <HAL_GetTick>
 8004124:	0003      	movs	r3, r0
 8004126:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004128:	e009      	b.n	800413e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800412a:	f7fd fe0b 	bl	8001d44 <HAL_GetTick>
 800412e:	0002      	movs	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	4a27      	ldr	r2, [pc, #156]	; (80041d4 <HAL_RCC_ClockConfig+0x18c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d901      	bls.n	800413e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e042      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800413e:	4b24      	ldr	r3, [pc, #144]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	220c      	movs	r2, #12
 8004144:	401a      	ands	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	429a      	cmp	r2, r3
 800414e:	d1ec      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004150:	4b1e      	ldr	r3, [pc, #120]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2201      	movs	r2, #1
 8004156:	4013      	ands	r3, r2
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d211      	bcs.n	8004182 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415e:	4b1b      	ldr	r3, [pc, #108]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2201      	movs	r2, #1
 8004164:	4393      	bics	r3, r2
 8004166:	0019      	movs	r1, r3
 8004168:	4b18      	ldr	r3, [pc, #96]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004170:	4b16      	ldr	r3, [pc, #88]	; (80041cc <HAL_RCC_ClockConfig+0x184>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2201      	movs	r2, #1
 8004176:	4013      	ands	r3, r2
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	429a      	cmp	r2, r3
 800417c:	d001      	beq.n	8004182 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e020      	b.n	80041c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2204      	movs	r2, #4
 8004188:	4013      	ands	r3, r2
 800418a:	d009      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800418c:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a11      	ldr	r2, [pc, #68]	; (80041d8 <HAL_RCC_ClockConfig+0x190>)
 8004192:	4013      	ands	r3, r2
 8004194:	0019      	movs	r1, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	4b0d      	ldr	r3, [pc, #52]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80041a0:	f000 f820 	bl	80041e4 <HAL_RCC_GetSysClockFreq>
 80041a4:	0001      	movs	r1, r0
 80041a6:	4b0a      	ldr	r3, [pc, #40]	; (80041d0 <HAL_RCC_ClockConfig+0x188>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	091b      	lsrs	r3, r3, #4
 80041ac:	220f      	movs	r2, #15
 80041ae:	4013      	ands	r3, r2
 80041b0:	4a0a      	ldr	r2, [pc, #40]	; (80041dc <HAL_RCC_ClockConfig+0x194>)
 80041b2:	5cd3      	ldrb	r3, [r2, r3]
 80041b4:	000a      	movs	r2, r1
 80041b6:	40da      	lsrs	r2, r3
 80041b8:	4b09      	ldr	r3, [pc, #36]	; (80041e0 <HAL_RCC_ClockConfig+0x198>)
 80041ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80041bc:	2003      	movs	r0, #3
 80041be:	f7fd fd7b 	bl	8001cb8 <HAL_InitTick>
  
  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b004      	add	sp, #16
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40022000 	.word	0x40022000
 80041d0:	40021000 	.word	0x40021000
 80041d4:	00001388 	.word	0x00001388
 80041d8:	fffff8ff 	.word	0xfffff8ff
 80041dc:	08007220 	.word	0x08007220
 80041e0:	2000001c 	.word	0x2000001c

080041e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041e4:	b590      	push	{r4, r7, lr}
 80041e6:	b08f      	sub	sp, #60	; 0x3c
 80041e8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80041ea:	2314      	movs	r3, #20
 80041ec:	18fb      	adds	r3, r7, r3
 80041ee:	4a2b      	ldr	r2, [pc, #172]	; (800429c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80041f2:	c313      	stmia	r3!, {r0, r1, r4}
 80041f4:	6812      	ldr	r2, [r2, #0]
 80041f6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80041f8:	1d3b      	adds	r3, r7, #4
 80041fa:	4a29      	ldr	r2, [pc, #164]	; (80042a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041fc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80041fe:	c313      	stmia	r3!, {r0, r1, r4}
 8004200:	6812      	ldr	r2, [r2, #0]
 8004202:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004208:	2300      	movs	r3, #0
 800420a:	62bb      	str	r3, [r7, #40]	; 0x28
 800420c:	2300      	movs	r3, #0
 800420e:	637b      	str	r3, [r7, #52]	; 0x34
 8004210:	2300      	movs	r3, #0
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004218:	4b22      	ldr	r3, [pc, #136]	; (80042a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800421e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004220:	220c      	movs	r2, #12
 8004222:	4013      	ands	r3, r2
 8004224:	2b04      	cmp	r3, #4
 8004226:	d002      	beq.n	800422e <HAL_RCC_GetSysClockFreq+0x4a>
 8004228:	2b08      	cmp	r3, #8
 800422a:	d003      	beq.n	8004234 <HAL_RCC_GetSysClockFreq+0x50>
 800422c:	e02d      	b.n	800428a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800422e:	4b1e      	ldr	r3, [pc, #120]	; (80042a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004230:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004232:	e02d      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004236:	0c9b      	lsrs	r3, r3, #18
 8004238:	220f      	movs	r2, #15
 800423a:	4013      	ands	r3, r2
 800423c:	2214      	movs	r2, #20
 800423e:	18ba      	adds	r2, r7, r2
 8004240:	5cd3      	ldrb	r3, [r2, r3]
 8004242:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004244:	4b17      	ldr	r3, [pc, #92]	; (80042a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004248:	220f      	movs	r2, #15
 800424a:	4013      	ands	r3, r2
 800424c:	1d3a      	adds	r2, r7, #4
 800424e:	5cd3      	ldrb	r3, [r2, r3]
 8004250:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004254:	2380      	movs	r3, #128	; 0x80
 8004256:	025b      	lsls	r3, r3, #9
 8004258:	4013      	ands	r3, r2
 800425a:	d009      	beq.n	8004270 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800425c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800425e:	4812      	ldr	r0, [pc, #72]	; (80042a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004260:	f7fb ff52 	bl	8000108 <__udivsi3>
 8004264:	0003      	movs	r3, r0
 8004266:	001a      	movs	r2, r3
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	4353      	muls	r3, r2
 800426c:	637b      	str	r3, [r7, #52]	; 0x34
 800426e:	e009      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004270:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004272:	000a      	movs	r2, r1
 8004274:	0152      	lsls	r2, r2, #5
 8004276:	1a52      	subs	r2, r2, r1
 8004278:	0193      	lsls	r3, r2, #6
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	185b      	adds	r3, r3, r1
 8004280:	021b      	lsls	r3, r3, #8
 8004282:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004286:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004288:	e002      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800428a:	4b07      	ldr	r3, [pc, #28]	; (80042a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800428c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800428e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004292:	0018      	movs	r0, r3
 8004294:	46bd      	mov	sp, r7
 8004296:	b00f      	add	sp, #60	; 0x3c
 8004298:	bd90      	pop	{r4, r7, pc}
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	080070dc 	.word	0x080070dc
 80042a0:	080070ec 	.word	0x080070ec
 80042a4:	40021000 	.word	0x40021000
 80042a8:	007a1200 	.word	0x007a1200

080042ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b0:	4b02      	ldr	r3, [pc, #8]	; (80042bc <HAL_RCC_GetHCLKFreq+0x10>)
 80042b2:	681b      	ldr	r3, [r3, #0]
}
 80042b4:	0018      	movs	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	2000001c 	.word	0x2000001c

080042c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80042c4:	f7ff fff2 	bl	80042ac <HAL_RCC_GetHCLKFreq>
 80042c8:	0001      	movs	r1, r0
 80042ca:	4b06      	ldr	r3, [pc, #24]	; (80042e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	0a1b      	lsrs	r3, r3, #8
 80042d0:	2207      	movs	r2, #7
 80042d2:	4013      	ands	r3, r2
 80042d4:	4a04      	ldr	r2, [pc, #16]	; (80042e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042d6:	5cd3      	ldrb	r3, [r2, r3]
 80042d8:	40d9      	lsrs	r1, r3
 80042da:	000b      	movs	r3, r1
}    
 80042dc:	0018      	movs	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	40021000 	.word	0x40021000
 80042e8:	08007230 	.word	0x08007230

080042ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	025b      	lsls	r3, r3, #9
 8004304:	4013      	ands	r3, r2
 8004306:	d100      	bne.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004308:	e08e      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800430a:	2017      	movs	r0, #23
 800430c:	183b      	adds	r3, r7, r0
 800430e:	2200      	movs	r2, #0
 8004310:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004312:	4b5f      	ldr	r3, [pc, #380]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	2380      	movs	r3, #128	; 0x80
 8004318:	055b      	lsls	r3, r3, #21
 800431a:	4013      	ands	r3, r2
 800431c:	d110      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800431e:	4b5c      	ldr	r3, [pc, #368]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004320:	69da      	ldr	r2, [r3, #28]
 8004322:	4b5b      	ldr	r3, [pc, #364]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004324:	2180      	movs	r1, #128	; 0x80
 8004326:	0549      	lsls	r1, r1, #21
 8004328:	430a      	orrs	r2, r1
 800432a:	61da      	str	r2, [r3, #28]
 800432c:	4b58      	ldr	r3, [pc, #352]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	055b      	lsls	r3, r3, #21
 8004334:	4013      	ands	r3, r2
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433a:	183b      	adds	r3, r7, r0
 800433c:	2201      	movs	r2, #1
 800433e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004340:	4b54      	ldr	r3, [pc, #336]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	4013      	ands	r3, r2
 800434a:	d11a      	bne.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800434c:	4b51      	ldr	r3, [pc, #324]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b50      	ldr	r3, [pc, #320]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004352:	2180      	movs	r1, #128	; 0x80
 8004354:	0049      	lsls	r1, r1, #1
 8004356:	430a      	orrs	r2, r1
 8004358:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435a:	f7fd fcf3 	bl	8001d44 <HAL_GetTick>
 800435e:	0003      	movs	r3, r0
 8004360:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004362:	e008      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004364:	f7fd fcee 	bl	8001d44 <HAL_GetTick>
 8004368:	0002      	movs	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e087      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004376:	4b47      	ldr	r3, [pc, #284]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	2380      	movs	r3, #128	; 0x80
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	4013      	ands	r3, r2
 8004380:	d0f0      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004382:	4b43      	ldr	r3, [pc, #268]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004384:	6a1a      	ldr	r2, [r3, #32]
 8004386:	23c0      	movs	r3, #192	; 0xc0
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4013      	ands	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d034      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	23c0      	movs	r3, #192	; 0xc0
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4013      	ands	r3, r2
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d02c      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043a4:	4b3a      	ldr	r3, [pc, #232]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	4a3b      	ldr	r2, [pc, #236]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043aa:	4013      	ands	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043ae:	4b38      	ldr	r3, [pc, #224]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043b0:	6a1a      	ldr	r2, [r3, #32]
 80043b2:	4b37      	ldr	r3, [pc, #220]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043b4:	2180      	movs	r1, #128	; 0x80
 80043b6:	0249      	lsls	r1, r1, #9
 80043b8:	430a      	orrs	r2, r1
 80043ba:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043bc:	4b34      	ldr	r3, [pc, #208]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043be:	6a1a      	ldr	r2, [r3, #32]
 80043c0:	4b33      	ldr	r3, [pc, #204]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043c2:	4936      	ldr	r1, [pc, #216]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80043c4:	400a      	ands	r2, r1
 80043c6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043c8:	4b31      	ldr	r3, [pc, #196]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	4013      	ands	r3, r2
 80043d4:	d013      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d6:	f7fd fcb5 	bl	8001d44 <HAL_GetTick>
 80043da:	0003      	movs	r3, r0
 80043dc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043de:	e009      	b.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e0:	f7fd fcb0 	bl	8001d44 <HAL_GetTick>
 80043e4:	0002      	movs	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	4a2d      	ldr	r2, [pc, #180]	; (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e048      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f4:	4b26      	ldr	r3, [pc, #152]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	2202      	movs	r2, #2
 80043fa:	4013      	ands	r3, r2
 80043fc:	d0f0      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043fe:	4b24      	ldr	r3, [pc, #144]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	4a25      	ldr	r2, [pc, #148]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004404:	4013      	ands	r3, r2
 8004406:	0019      	movs	r1, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	4b20      	ldr	r3, [pc, #128]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800440e:	430a      	orrs	r2, r1
 8004410:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004412:	2317      	movs	r3, #23
 8004414:	18fb      	adds	r3, r7, r3
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d105      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800441c:	4b1c      	ldr	r3, [pc, #112]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800441e:	69da      	ldr	r2, [r3, #28]
 8004420:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004422:	4920      	ldr	r1, [pc, #128]	; (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004424:	400a      	ands	r2, r1
 8004426:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2201      	movs	r2, #1
 800442e:	4013      	ands	r3, r2
 8004430:	d009      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004432:	4b17      	ldr	r3, [pc, #92]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004436:	2203      	movs	r2, #3
 8004438:	4393      	bics	r3, r2
 800443a:	0019      	movs	r1, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	4b13      	ldr	r3, [pc, #76]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004442:	430a      	orrs	r2, r1
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2220      	movs	r2, #32
 800444c:	4013      	ands	r3, r2
 800444e:	d009      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004450:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004454:	2210      	movs	r2, #16
 8004456:	4393      	bics	r3, r2
 8004458:	0019      	movs	r1, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004460:	430a      	orrs	r2, r1
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	2380      	movs	r3, #128	; 0x80
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4013      	ands	r3, r2
 800446e:	d009      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004470:	4b07      	ldr	r3, [pc, #28]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	2240      	movs	r2, #64	; 0x40
 8004476:	4393      	bics	r3, r2
 8004478:	0019      	movs	r1, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	4b04      	ldr	r3, [pc, #16]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004480:	430a      	orrs	r2, r1
 8004482:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	0018      	movs	r0, r3
 8004488:	46bd      	mov	sp, r7
 800448a:	b006      	add	sp, #24
 800448c:	bd80      	pop	{r7, pc}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	40021000 	.word	0x40021000
 8004494:	40007000 	.word	0x40007000
 8004498:	fffffcff 	.word	0xfffffcff
 800449c:	fffeffff 	.word	0xfffeffff
 80044a0:	00001388 	.word	0x00001388
 80044a4:	efffffff 	.word	0xefffffff

080044a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e0a8      	b.n	800460c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d109      	bne.n	80044d6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	2382      	movs	r3, #130	; 0x82
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d009      	beq.n	80044e2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	61da      	str	r2, [r3, #28]
 80044d4:	e005      	b.n	80044e2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	225d      	movs	r2, #93	; 0x5d
 80044ec:	5c9b      	ldrb	r3, [r3, r2]
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d107      	bne.n	8004504 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	225c      	movs	r2, #92	; 0x5c
 80044f8:	2100      	movs	r1, #0
 80044fa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	0018      	movs	r0, r3
 8004500:	f7fd f9ac 	bl	800185c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	225d      	movs	r2, #93	; 0x5d
 8004508:	2102      	movs	r1, #2
 800450a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2140      	movs	r1, #64	; 0x40
 8004518:	438a      	bics	r2, r1
 800451a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	23e0      	movs	r3, #224	; 0xe0
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	429a      	cmp	r2, r3
 8004526:	d902      	bls.n	800452e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004528:	2300      	movs	r3, #0
 800452a:	60fb      	str	r3, [r7, #12]
 800452c:	e002      	b.n	8004534 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	015b      	lsls	r3, r3, #5
 8004532:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	23f0      	movs	r3, #240	; 0xf0
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	429a      	cmp	r2, r3
 800453e:	d008      	beq.n	8004552 <HAL_SPI_Init+0xaa>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	23e0      	movs	r3, #224	; 0xe0
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	429a      	cmp	r2, r3
 800454a:	d002      	beq.n	8004552 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	2382      	movs	r3, #130	; 0x82
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	401a      	ands	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6899      	ldr	r1, [r3, #8]
 8004560:	2384      	movs	r3, #132	; 0x84
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	400b      	ands	r3, r1
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2102      	movs	r1, #2
 800456e:	400b      	ands	r3, r1
 8004570:	431a      	orrs	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	2101      	movs	r1, #1
 8004578:	400b      	ands	r3, r1
 800457a:	431a      	orrs	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6999      	ldr	r1, [r3, #24]
 8004580:	2380      	movs	r3, #128	; 0x80
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	400b      	ands	r3, r1
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	2138      	movs	r1, #56	; 0x38
 800458e:	400b      	ands	r3, r1
 8004590:	431a      	orrs	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	2180      	movs	r1, #128	; 0x80
 8004598:	400b      	ands	r3, r1
 800459a:	431a      	orrs	r2, r3
 800459c:	0011      	movs	r1, r2
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045a2:	2380      	movs	r3, #128	; 0x80
 80045a4:	019b      	lsls	r3, r3, #6
 80045a6:	401a      	ands	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	0c1b      	lsrs	r3, r3, #16
 80045b6:	2204      	movs	r2, #4
 80045b8:	401a      	ands	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045be:	2110      	movs	r1, #16
 80045c0:	400b      	ands	r3, r1
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c8:	2108      	movs	r1, #8
 80045ca:	400b      	ands	r3, r1
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68d9      	ldr	r1, [r3, #12]
 80045d2:	23f0      	movs	r3, #240	; 0xf0
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	400b      	ands	r3, r1
 80045d8:	431a      	orrs	r2, r3
 80045da:	0011      	movs	r1, r2
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	2380      	movs	r3, #128	; 0x80
 80045e0:	015b      	lsls	r3, r3, #5
 80045e2:	401a      	ands	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	69da      	ldr	r2, [r3, #28]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4907      	ldr	r1, [pc, #28]	; (8004614 <HAL_SPI_Init+0x16c>)
 80045f8:	400a      	ands	r2, r1
 80045fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	225d      	movs	r2, #93	; 0x5d
 8004606:	2101      	movs	r1, #1
 8004608:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	0018      	movs	r0, r3
 800460e:	46bd      	mov	sp, r7
 8004610:	b004      	add	sp, #16
 8004612:	bd80      	pop	{r7, pc}
 8004614:	fffff7ff 	.word	0xfffff7ff

08004618 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	603b      	str	r3, [r7, #0]
 8004624:	1dbb      	adds	r3, r7, #6
 8004626:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004628:	231f      	movs	r3, #31
 800462a:	18fb      	adds	r3, r7, r3
 800462c:	2200      	movs	r2, #0
 800462e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	225c      	movs	r2, #92	; 0x5c
 8004634:	5c9b      	ldrb	r3, [r3, r2]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d101      	bne.n	800463e <HAL_SPI_Transmit+0x26>
 800463a:	2302      	movs	r3, #2
 800463c:	e140      	b.n	80048c0 <HAL_SPI_Transmit+0x2a8>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	225c      	movs	r2, #92	; 0x5c
 8004642:	2101      	movs	r1, #1
 8004644:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004646:	f7fd fb7d 	bl	8001d44 <HAL_GetTick>
 800464a:	0003      	movs	r3, r0
 800464c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800464e:	2316      	movs	r3, #22
 8004650:	18fb      	adds	r3, r7, r3
 8004652:	1dba      	adds	r2, r7, #6
 8004654:	8812      	ldrh	r2, [r2, #0]
 8004656:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	225d      	movs	r2, #93	; 0x5d
 800465c:	5c9b      	ldrb	r3, [r3, r2]
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b01      	cmp	r3, #1
 8004662:	d004      	beq.n	800466e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004664:	231f      	movs	r3, #31
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	2202      	movs	r2, #2
 800466a:	701a      	strb	r2, [r3, #0]
    goto error;
 800466c:	e11d      	b.n	80048aa <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_SPI_Transmit+0x64>
 8004674:	1dbb      	adds	r3, r7, #6
 8004676:	881b      	ldrh	r3, [r3, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d104      	bne.n	8004686 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800467c:	231f      	movs	r3, #31
 800467e:	18fb      	adds	r3, r7, r3
 8004680:	2201      	movs	r2, #1
 8004682:	701a      	strb	r2, [r3, #0]
    goto error;
 8004684:	e111      	b.n	80048aa <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	225d      	movs	r2, #93	; 0x5d
 800468a:	2103      	movs	r1, #3
 800468c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	1dba      	adds	r2, r7, #6
 800469e:	8812      	ldrh	r2, [r2, #0]
 80046a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1dba      	adds	r2, r7, #6
 80046a6:	8812      	ldrh	r2, [r2, #0]
 80046a8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2244      	movs	r2, #68	; 0x44
 80046b4:	2100      	movs	r1, #0
 80046b6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2246      	movs	r2, #70	; 0x46
 80046bc:	2100      	movs	r1, #0
 80046be:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	2380      	movs	r3, #128	; 0x80
 80046d2:	021b      	lsls	r3, r3, #8
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d110      	bne.n	80046fa <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2140      	movs	r1, #64	; 0x40
 80046e4:	438a      	bics	r2, r1
 80046e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2180      	movs	r1, #128	; 0x80
 80046f4:	01c9      	lsls	r1, r1, #7
 80046f6:	430a      	orrs	r2, r1
 80046f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2240      	movs	r2, #64	; 0x40
 8004702:	4013      	ands	r3, r2
 8004704:	2b40      	cmp	r3, #64	; 0x40
 8004706:	d007      	beq.n	8004718 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2140      	movs	r1, #64	; 0x40
 8004714:	430a      	orrs	r2, r1
 8004716:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	23e0      	movs	r3, #224	; 0xe0
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	429a      	cmp	r2, r3
 8004722:	d94e      	bls.n	80047c2 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <HAL_SPI_Transmit+0x11e>
 800472c:	2316      	movs	r3, #22
 800472e:	18fb      	adds	r3, r7, r3
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d13f      	bne.n	80047b6 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473a:	881a      	ldrh	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	1c9a      	adds	r2, r3, #2
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800475a:	e02c      	b.n	80047b6 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	2202      	movs	r2, #2
 8004764:	4013      	ands	r3, r2
 8004766:	2b02      	cmp	r3, #2
 8004768:	d112      	bne.n	8004790 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476e:	881a      	ldrh	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	1c9a      	adds	r2, r3, #2
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004784:	b29b      	uxth	r3, r3
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800478e:	e012      	b.n	80047b6 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004790:	f7fd fad8 	bl	8001d44 <HAL_GetTick>
 8004794:	0002      	movs	r2, r0
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d802      	bhi.n	80047a6 <HAL_SPI_Transmit+0x18e>
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	3301      	adds	r3, #1
 80047a4:	d102      	bne.n	80047ac <HAL_SPI_Transmit+0x194>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d104      	bne.n	80047b6 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80047ac:	231f      	movs	r3, #31
 80047ae:	18fb      	adds	r3, r7, r3
 80047b0:	2203      	movs	r2, #3
 80047b2:	701a      	strb	r2, [r3, #0]
          goto error;
 80047b4:	e079      	b.n	80048aa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1cd      	bne.n	800475c <HAL_SPI_Transmit+0x144>
 80047c0:	e04f      	b.n	8004862 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d004      	beq.n	80047d4 <HAL_SPI_Transmit+0x1bc>
 80047ca:	2316      	movs	r3, #22
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	881b      	ldrh	r3, [r3, #0]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d141      	bne.n	8004858 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	330c      	adds	r3, #12
 80047de:	7812      	ldrb	r2, [r2, #0]
 80047e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b01      	subs	r3, #1
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80047fa:	e02d      	b.n	8004858 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2202      	movs	r2, #2
 8004804:	4013      	ands	r3, r2
 8004806:	2b02      	cmp	r3, #2
 8004808:	d113      	bne.n	8004832 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	330c      	adds	r3, #12
 8004814:	7812      	ldrb	r2, [r2, #0]
 8004816:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004826:	b29b      	uxth	r3, r3
 8004828:	3b01      	subs	r3, #1
 800482a:	b29a      	uxth	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004830:	e012      	b.n	8004858 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004832:	f7fd fa87 	bl	8001d44 <HAL_GetTick>
 8004836:	0002      	movs	r2, r0
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d802      	bhi.n	8004848 <HAL_SPI_Transmit+0x230>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	3301      	adds	r3, #1
 8004846:	d102      	bne.n	800484e <HAL_SPI_Transmit+0x236>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d104      	bne.n	8004858 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800484e:	231f      	movs	r3, #31
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	2203      	movs	r2, #3
 8004854:	701a      	strb	r2, [r3, #0]
          goto error;
 8004856:	e028      	b.n	80048aa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485c:	b29b      	uxth	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1cc      	bne.n	80047fc <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	6839      	ldr	r1, [r7, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	0018      	movs	r0, r3
 800486a:	f000 f95d 	bl	8004b28 <SPI_EndRxTxTransaction>
 800486e:	1e03      	subs	r3, r0, #0
 8004870:	d002      	beq.n	8004878 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2220      	movs	r2, #32
 8004876:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10a      	bne.n	8004896 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004880:	2300      	movs	r3, #0
 8004882:	613b      	str	r3, [r7, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	613b      	str	r3, [r7, #16]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	613b      	str	r3, [r7, #16]
 8004894:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800489a:	2b00      	cmp	r3, #0
 800489c:	d004      	beq.n	80048a8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800489e:	231f      	movs	r3, #31
 80048a0:	18fb      	adds	r3, r7, r3
 80048a2:	2201      	movs	r2, #1
 80048a4:	701a      	strb	r2, [r3, #0]
 80048a6:	e000      	b.n	80048aa <HAL_SPI_Transmit+0x292>
  }

error:
 80048a8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	225d      	movs	r2, #93	; 0x5d
 80048ae:	2101      	movs	r1, #1
 80048b0:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	225c      	movs	r2, #92	; 0x5c
 80048b6:	2100      	movs	r1, #0
 80048b8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80048ba:	231f      	movs	r3, #31
 80048bc:	18fb      	adds	r3, r7, r3
 80048be:	781b      	ldrb	r3, [r3, #0]
}
 80048c0:	0018      	movs	r0, r3
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b008      	add	sp, #32
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b088      	sub	sp, #32
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	603b      	str	r3, [r7, #0]
 80048d4:	1dfb      	adds	r3, r7, #7
 80048d6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80048d8:	f7fd fa34 	bl	8001d44 <HAL_GetTick>
 80048dc:	0002      	movs	r2, r0
 80048de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e0:	1a9b      	subs	r3, r3, r2
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	18d3      	adds	r3, r2, r3
 80048e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80048e8:	f7fd fa2c 	bl	8001d44 <HAL_GetTick>
 80048ec:	0003      	movs	r3, r0
 80048ee:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80048f0:	4b3a      	ldr	r3, [pc, #232]	; (80049dc <SPI_WaitFlagStateUntilTimeout+0x114>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	015b      	lsls	r3, r3, #5
 80048f6:	0d1b      	lsrs	r3, r3, #20
 80048f8:	69fa      	ldr	r2, [r7, #28]
 80048fa:	4353      	muls	r3, r2
 80048fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048fe:	e058      	b.n	80049b2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	3301      	adds	r3, #1
 8004904:	d055      	beq.n	80049b2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004906:	f7fd fa1d 	bl	8001d44 <HAL_GetTick>
 800490a:	0002      	movs	r2, r0
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	69fa      	ldr	r2, [r7, #28]
 8004912:	429a      	cmp	r2, r3
 8004914:	d902      	bls.n	800491c <SPI_WaitFlagStateUntilTimeout+0x54>
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d142      	bne.n	80049a2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	21e0      	movs	r1, #224	; 0xe0
 8004928:	438a      	bics	r2, r1
 800492a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	2382      	movs	r3, #130	; 0x82
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	429a      	cmp	r2, r3
 8004936:	d113      	bne.n	8004960 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	021b      	lsls	r3, r3, #8
 8004940:	429a      	cmp	r2, r3
 8004942:	d005      	beq.n	8004950 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	2380      	movs	r3, #128	; 0x80
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	429a      	cmp	r2, r3
 800494e:	d107      	bne.n	8004960 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2140      	movs	r1, #64	; 0x40
 800495c:	438a      	bics	r2, r1
 800495e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004964:	2380      	movs	r3, #128	; 0x80
 8004966:	019b      	lsls	r3, r3, #6
 8004968:	429a      	cmp	r2, r3
 800496a:	d110      	bne.n	800498e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	491a      	ldr	r1, [pc, #104]	; (80049e0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004978:	400a      	ands	r2, r1
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2180      	movs	r1, #128	; 0x80
 8004988:	0189      	lsls	r1, r1, #6
 800498a:	430a      	orrs	r2, r1
 800498c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	225d      	movs	r2, #93	; 0x5d
 8004992:	2101      	movs	r1, #1
 8004994:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	225c      	movs	r2, #92	; 0x5c
 800499a:	2100      	movs	r1, #0
 800499c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e017      	b.n	80049d2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80049a8:	2300      	movs	r3, #0
 80049aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	3b01      	subs	r3, #1
 80049b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	4013      	ands	r3, r2
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	425a      	negs	r2, r3
 80049c2:	4153      	adcs	r3, r2
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	001a      	movs	r2, r3
 80049c8:	1dfb      	adds	r3, r7, #7
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d197      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	0018      	movs	r0, r3
 80049d4:	46bd      	mov	sp, r7
 80049d6:	b008      	add	sp, #32
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	2000001c 	.word	0x2000001c
 80049e0:	ffffdfff 	.word	0xffffdfff

080049e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b08a      	sub	sp, #40	; 0x28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
 80049f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80049f2:	2317      	movs	r3, #23
 80049f4:	18fb      	adds	r3, r7, r3
 80049f6:	2200      	movs	r2, #0
 80049f8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80049fa:	f7fd f9a3 	bl	8001d44 <HAL_GetTick>
 80049fe:	0002      	movs	r2, r0
 8004a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a02:	1a9b      	subs	r3, r3, r2
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	18d3      	adds	r3, r2, r3
 8004a08:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004a0a:	f7fd f99b 	bl	8001d44 <HAL_GetTick>
 8004a0e:	0003      	movs	r3, r0
 8004a10:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004a1a:	4b41      	ldr	r3, [pc, #260]	; (8004b20 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	0013      	movs	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	00da      	lsls	r2, r3, #3
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	0d1b      	lsrs	r3, r3, #20
 8004a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a2c:	4353      	muls	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004a30:	e068      	b.n	8004b04 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004a32:	68ba      	ldr	r2, [r7, #8]
 8004a34:	23c0      	movs	r3, #192	; 0xc0
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d10a      	bne.n	8004a52 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d107      	bne.n	8004a52 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	2117      	movs	r1, #23
 8004a4a:	187b      	adds	r3, r7, r1
 8004a4c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004a4e:	187b      	adds	r3, r7, r1
 8004a50:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	3301      	adds	r3, #1
 8004a56:	d055      	beq.n	8004b04 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a58:	f7fd f974 	bl	8001d44 <HAL_GetTick>
 8004a5c:	0002      	movs	r2, r0
 8004a5e:	6a3b      	ldr	r3, [r7, #32]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d902      	bls.n	8004a6e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d142      	bne.n	8004af4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	21e0      	movs	r1, #224	; 0xe0
 8004a7a:	438a      	bics	r2, r1
 8004a7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	2382      	movs	r3, #130	; 0x82
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d113      	bne.n	8004ab2 <SPI_WaitFifoStateUntilTimeout+0xce>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	689a      	ldr	r2, [r3, #8]
 8004a8e:	2380      	movs	r3, #128	; 0x80
 8004a90:	021b      	lsls	r3, r3, #8
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d005      	beq.n	8004aa2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	2380      	movs	r3, #128	; 0x80
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d107      	bne.n	8004ab2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2140      	movs	r1, #64	; 0x40
 8004aae:	438a      	bics	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ab6:	2380      	movs	r3, #128	; 0x80
 8004ab8:	019b      	lsls	r3, r3, #6
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d110      	bne.n	8004ae0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4916      	ldr	r1, [pc, #88]	; (8004b24 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004aca:	400a      	ands	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2180      	movs	r1, #128	; 0x80
 8004ada:	0189      	lsls	r1, r1, #6
 8004adc:	430a      	orrs	r2, r1
 8004ade:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	225d      	movs	r2, #93	; 0x5d
 8004ae4:	2101      	movs	r1, #1
 8004ae6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	225c      	movs	r2, #92	; 0x5c
 8004aec:	2100      	movs	r1, #0
 8004aee:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e010      	b.n	8004b16 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004afa:	2300      	movs	r3, #0
 8004afc:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	3b01      	subs	r3, #1
 8004b02:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d18e      	bne.n	8004a32 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	0018      	movs	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b00a      	add	sp, #40	; 0x28
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	2000001c 	.word	0x2000001c
 8004b24:	ffffdfff 	.word	0xffffdfff

08004b28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	23c0      	movs	r3, #192	; 0xc0
 8004b38:	0159      	lsls	r1, r3, #5
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	0013      	movs	r3, r2
 8004b42:	2200      	movs	r2, #0
 8004b44:	f7ff ff4e 	bl	80049e4 <SPI_WaitFifoStateUntilTimeout>
 8004b48:	1e03      	subs	r3, r0, #0
 8004b4a:	d007      	beq.n	8004b5c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b50:	2220      	movs	r2, #32
 8004b52:	431a      	orrs	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e027      	b.n	8004bac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	0013      	movs	r3, r2
 8004b66:	2200      	movs	r2, #0
 8004b68:	2180      	movs	r1, #128	; 0x80
 8004b6a:	f7ff fead 	bl	80048c8 <SPI_WaitFlagStateUntilTimeout>
 8004b6e:	1e03      	subs	r3, r0, #0
 8004b70:	d007      	beq.n	8004b82 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b76:	2220      	movs	r2, #32
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e014      	b.n	8004bac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	23c0      	movs	r3, #192	; 0xc0
 8004b86:	00d9      	lsls	r1, r3, #3
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	0013      	movs	r3, r2
 8004b90:	2200      	movs	r2, #0
 8004b92:	f7ff ff27 	bl	80049e4 <SPI_WaitFifoStateUntilTimeout>
 8004b96:	1e03      	subs	r3, r0, #0
 8004b98:	d007      	beq.n	8004baa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e000      	b.n	8004bac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004baa:	2300      	movs	r3, #0
}
 8004bac:	0018      	movs	r0, r3
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	b004      	add	sp, #16
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e042      	b.n	8004c4c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	223d      	movs	r2, #61	; 0x3d
 8004bca:	5c9b      	ldrb	r3, [r3, r2]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d107      	bne.n	8004be2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	223c      	movs	r2, #60	; 0x3c
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f7fc fec5 	bl	800196c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	223d      	movs	r2, #61	; 0x3d
 8004be6:	2102      	movs	r1, #2
 8004be8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	0010      	movs	r0, r2
 8004bf6:	f000 fbe7 	bl	80053c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2246      	movs	r2, #70	; 0x46
 8004bfe:	2101      	movs	r1, #1
 8004c00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	223e      	movs	r2, #62	; 0x3e
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	223f      	movs	r2, #63	; 0x3f
 8004c0e:	2101      	movs	r1, #1
 8004c10:	5499      	strb	r1, [r3, r2]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2240      	movs	r2, #64	; 0x40
 8004c16:	2101      	movs	r1, #1
 8004c18:	5499      	strb	r1, [r3, r2]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2241      	movs	r2, #65	; 0x41
 8004c1e:	2101      	movs	r1, #1
 8004c20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2242      	movs	r2, #66	; 0x42
 8004c26:	2101      	movs	r1, #1
 8004c28:	5499      	strb	r1, [r3, r2]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2243      	movs	r2, #67	; 0x43
 8004c2e:	2101      	movs	r1, #1
 8004c30:	5499      	strb	r1, [r3, r2]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2244      	movs	r2, #68	; 0x44
 8004c36:	2101      	movs	r1, #1
 8004c38:	5499      	strb	r1, [r3, r2]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2245      	movs	r2, #69	; 0x45
 8004c3e:	2101      	movs	r1, #1
 8004c40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	223d      	movs	r2, #61	; 0x3d
 8004c46:	2101      	movs	r1, #1
 8004c48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b002      	add	sp, #8
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e042      	b.n	8004cec <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	223d      	movs	r2, #61	; 0x3d
 8004c6a:	5c9b      	ldrb	r3, [r3, r2]
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d107      	bne.n	8004c82 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	223c      	movs	r2, #60	; 0x3c
 8004c76:	2100      	movs	r1, #0
 8004c78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f000 f839 	bl	8004cf4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	223d      	movs	r2, #61	; 0x3d
 8004c86:	2102      	movs	r1, #2
 8004c88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	3304      	adds	r3, #4
 8004c92:	0019      	movs	r1, r3
 8004c94:	0010      	movs	r0, r2
 8004c96:	f000 fb97 	bl	80053c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2246      	movs	r2, #70	; 0x46
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	223e      	movs	r2, #62	; 0x3e
 8004ca6:	2101      	movs	r1, #1
 8004ca8:	5499      	strb	r1, [r3, r2]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	223f      	movs	r2, #63	; 0x3f
 8004cae:	2101      	movs	r1, #1
 8004cb0:	5499      	strb	r1, [r3, r2]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2240      	movs	r2, #64	; 0x40
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	5499      	strb	r1, [r3, r2]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2241      	movs	r2, #65	; 0x41
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2242      	movs	r2, #66	; 0x42
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	5499      	strb	r1, [r3, r2]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2243      	movs	r2, #67	; 0x43
 8004cce:	2101      	movs	r1, #1
 8004cd0:	5499      	strb	r1, [r3, r2]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2244      	movs	r2, #68	; 0x44
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	5499      	strb	r1, [r3, r2]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2245      	movs	r2, #69	; 0x45
 8004cde:	2101      	movs	r1, #1
 8004ce0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	223d      	movs	r2, #61	; 0x3d
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	0018      	movs	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	b002      	add	sp, #8
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004cfc:	46c0      	nop			; (mov r8, r8)
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	b002      	add	sp, #8
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d0e:	230f      	movs	r3, #15
 8004d10:	18fb      	adds	r3, r7, r3
 8004d12:	2200      	movs	r2, #0
 8004d14:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d108      	bne.n	8004d2e <HAL_TIM_OC_Start_IT+0x2a>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	223e      	movs	r2, #62	; 0x3e
 8004d20:	5c9b      	ldrb	r3, [r3, r2]
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	1e5a      	subs	r2, r3, #1
 8004d28:	4193      	sbcs	r3, r2
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	e01f      	b.n	8004d6e <HAL_TIM_OC_Start_IT+0x6a>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d108      	bne.n	8004d46 <HAL_TIM_OC_Start_IT+0x42>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	223f      	movs	r2, #63	; 0x3f
 8004d38:	5c9b      	ldrb	r3, [r3, r2]
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	1e5a      	subs	r2, r3, #1
 8004d40:	4193      	sbcs	r3, r2
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	e013      	b.n	8004d6e <HAL_TIM_OC_Start_IT+0x6a>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d108      	bne.n	8004d5e <HAL_TIM_OC_Start_IT+0x5a>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2240      	movs	r2, #64	; 0x40
 8004d50:	5c9b      	ldrb	r3, [r3, r2]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	1e5a      	subs	r2, r3, #1
 8004d58:	4193      	sbcs	r3, r2
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	e007      	b.n	8004d6e <HAL_TIM_OC_Start_IT+0x6a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2241      	movs	r2, #65	; 0x41
 8004d62:	5c9b      	ldrb	r3, [r3, r2]
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	3b01      	subs	r3, #1
 8004d68:	1e5a      	subs	r2, r3, #1
 8004d6a:	4193      	sbcs	r3, r2
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e0b7      	b.n	8004ee6 <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d104      	bne.n	8004d86 <HAL_TIM_OC_Start_IT+0x82>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	223e      	movs	r2, #62	; 0x3e
 8004d80:	2102      	movs	r1, #2
 8004d82:	5499      	strb	r1, [r3, r2]
 8004d84:	e013      	b.n	8004dae <HAL_TIM_OC_Start_IT+0xaa>
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d104      	bne.n	8004d96 <HAL_TIM_OC_Start_IT+0x92>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	223f      	movs	r2, #63	; 0x3f
 8004d90:	2102      	movs	r1, #2
 8004d92:	5499      	strb	r1, [r3, r2]
 8004d94:	e00b      	b.n	8004dae <HAL_TIM_OC_Start_IT+0xaa>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d104      	bne.n	8004da6 <HAL_TIM_OC_Start_IT+0xa2>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2240      	movs	r2, #64	; 0x40
 8004da0:	2102      	movs	r1, #2
 8004da2:	5499      	strb	r1, [r3, r2]
 8004da4:	e003      	b.n	8004dae <HAL_TIM_OC_Start_IT+0xaa>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2241      	movs	r2, #65	; 0x41
 8004daa:	2102      	movs	r1, #2
 8004dac:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b0c      	cmp	r3, #12
 8004db2:	d02a      	beq.n	8004e0a <HAL_TIM_OC_Start_IT+0x106>
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	2b0c      	cmp	r3, #12
 8004db8:	d830      	bhi.n	8004e1c <HAL_TIM_OC_Start_IT+0x118>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d01b      	beq.n	8004df8 <HAL_TIM_OC_Start_IT+0xf4>
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d82a      	bhi.n	8004e1c <HAL_TIM_OC_Start_IT+0x118>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <HAL_TIM_OC_Start_IT+0xd0>
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d009      	beq.n	8004de6 <HAL_TIM_OC_Start_IT+0xe2>
 8004dd2:	e023      	b.n	8004e1c <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2102      	movs	r1, #2
 8004de0:	430a      	orrs	r2, r1
 8004de2:	60da      	str	r2, [r3, #12]
      break;
 8004de4:	e01f      	b.n	8004e26 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2104      	movs	r1, #4
 8004df2:	430a      	orrs	r2, r1
 8004df4:	60da      	str	r2, [r3, #12]
      break;
 8004df6:	e016      	b.n	8004e26 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2108      	movs	r1, #8
 8004e04:	430a      	orrs	r2, r1
 8004e06:	60da      	str	r2, [r3, #12]
      break;
 8004e08:	e00d      	b.n	8004e26 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2110      	movs	r1, #16
 8004e16:	430a      	orrs	r2, r1
 8004e18:	60da      	str	r2, [r3, #12]
      break;
 8004e1a:	e004      	b.n	8004e26 <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8004e1c:	230f      	movs	r3, #15
 8004e1e:	18fb      	adds	r3, r7, r3
 8004e20:	2201      	movs	r2, #1
 8004e22:	701a      	strb	r2, [r3, #0]
      break;
 8004e24:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004e26:	230f      	movs	r3, #15
 8004e28:	18fb      	adds	r3, r7, r3
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d157      	bne.n	8004ee0 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6839      	ldr	r1, [r7, #0]
 8004e36:	2201      	movs	r2, #1
 8004e38:	0018      	movs	r0, r3
 8004e3a:	f000 fddb 	bl	80059f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a2b      	ldr	r2, [pc, #172]	; (8004ef0 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00e      	beq.n	8004e66 <HAL_TIM_OC_Start_IT+0x162>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a29      	ldr	r2, [pc, #164]	; (8004ef4 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d009      	beq.n	8004e66 <HAL_TIM_OC_Start_IT+0x162>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a28      	ldr	r2, [pc, #160]	; (8004ef8 <HAL_TIM_OC_Start_IT+0x1f4>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d004      	beq.n	8004e66 <HAL_TIM_OC_Start_IT+0x162>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a26      	ldr	r2, [pc, #152]	; (8004efc <HAL_TIM_OC_Start_IT+0x1f8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d101      	bne.n	8004e6a <HAL_TIM_OC_Start_IT+0x166>
 8004e66:	2301      	movs	r3, #1
 8004e68:	e000      	b.n	8004e6c <HAL_TIM_OC_Start_IT+0x168>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2180      	movs	r1, #128	; 0x80
 8004e7c:	0209      	lsls	r1, r1, #8
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a1a      	ldr	r2, [pc, #104]	; (8004ef0 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d00f      	beq.n	8004eac <HAL_TIM_OC_Start_IT+0x1a8>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	2380      	movs	r3, #128	; 0x80
 8004e92:	05db      	lsls	r3, r3, #23
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d009      	beq.n	8004eac <HAL_TIM_OC_Start_IT+0x1a8>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a18      	ldr	r2, [pc, #96]	; (8004f00 <HAL_TIM_OC_Start_IT+0x1fc>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d004      	beq.n	8004eac <HAL_TIM_OC_Start_IT+0x1a8>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a13      	ldr	r2, [pc, #76]	; (8004ef4 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d111      	bne.n	8004ed0 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	2207      	movs	r2, #7
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b06      	cmp	r3, #6
 8004ebc:	d010      	beq.n	8004ee0 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2101      	movs	r1, #1
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ece:	e007      	b.n	8004ee0 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2101      	movs	r1, #1
 8004edc:	430a      	orrs	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ee0:	230f      	movs	r3, #15
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	781b      	ldrb	r3, [r3, #0]
}
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	b004      	add	sp, #16
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	40012c00 	.word	0x40012c00
 8004ef4:	40014000 	.word	0x40014000
 8004ef8:	40014400 	.word	0x40014400
 8004efc:	40014800 	.word	0x40014800
 8004f00:	40000400 	.word	0x40000400

08004f04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	2202      	movs	r2, #2
 8004f14:	4013      	ands	r3, r2
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d124      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	2202      	movs	r2, #2
 8004f22:	4013      	ands	r3, r2
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d11d      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2203      	movs	r2, #3
 8004f2e:	4252      	negs	r2, r2
 8004f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	2203      	movs	r2, #3
 8004f40:	4013      	ands	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	0018      	movs	r0, r3
 8004f48:	f000 fa26 	bl	8005398 <HAL_TIM_IC_CaptureCallback>
 8004f4c:	e007      	b.n	8004f5e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	0018      	movs	r0, r3
 8004f52:	f7fb f965 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f000 fa25 	bl	80053a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b04      	cmp	r3, #4
 8004f70:	d125      	bne.n	8004fbe <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	2204      	movs	r2, #4
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d11e      	bne.n	8004fbe <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2205      	movs	r2, #5
 8004f86:	4252      	negs	r2, r2
 8004f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	23c0      	movs	r3, #192	; 0xc0
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d004      	beq.n	8004fa8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	f000 f9f9 	bl	8005398 <HAL_TIM_IC_CaptureCallback>
 8004fa6:	e007      	b.n	8004fb8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	0018      	movs	r0, r3
 8004fac:	f7fb f938 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f000 f9f8 	bl	80053a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	2208      	movs	r2, #8
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2b08      	cmp	r3, #8
 8004fca:	d124      	bne.n	8005016 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	2208      	movs	r2, #8
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d11d      	bne.n	8005016 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2209      	movs	r2, #9
 8004fe0:	4252      	negs	r2, r2
 8004fe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2204      	movs	r2, #4
 8004fe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	2203      	movs	r2, #3
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	d004      	beq.n	8005000 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f000 f9cd 	bl	8005398 <HAL_TIM_IC_CaptureCallback>
 8004ffe:	e007      	b.n	8005010 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	0018      	movs	r0, r3
 8005004:	f7fb f90c 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	0018      	movs	r0, r3
 800500c:	f000 f9cc 	bl	80053a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	2210      	movs	r2, #16
 800501e:	4013      	ands	r3, r2
 8005020:	2b10      	cmp	r3, #16
 8005022:	d125      	bne.n	8005070 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	2210      	movs	r2, #16
 800502c:	4013      	ands	r3, r2
 800502e:	2b10      	cmp	r3, #16
 8005030:	d11e      	bne.n	8005070 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2211      	movs	r2, #17
 8005038:	4252      	negs	r2, r2
 800503a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2208      	movs	r2, #8
 8005040:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	23c0      	movs	r3, #192	; 0xc0
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4013      	ands	r3, r2
 800504e:	d004      	beq.n	800505a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f9a0 	bl	8005398 <HAL_TIM_IC_CaptureCallback>
 8005058:	e007      	b.n	800506a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	0018      	movs	r0, r3
 800505e:	f7fb f8df 	bl	8000220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	0018      	movs	r0, r3
 8005066:	f000 f99f 	bl	80053a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2201      	movs	r2, #1
 8005078:	4013      	ands	r3, r2
 800507a:	2b01      	cmp	r3, #1
 800507c:	d10f      	bne.n	800509e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	2201      	movs	r2, #1
 8005086:	4013      	ands	r3, r2
 8005088:	2b01      	cmp	r3, #1
 800508a:	d108      	bne.n	800509e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2202      	movs	r2, #2
 8005092:	4252      	negs	r2, r2
 8005094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	0018      	movs	r0, r3
 800509a:	f000 f975 	bl	8005388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	2280      	movs	r2, #128	; 0x80
 80050a6:	4013      	ands	r3, r2
 80050a8:	2b80      	cmp	r3, #128	; 0x80
 80050aa:	d10f      	bne.n	80050cc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	2280      	movs	r2, #128	; 0x80
 80050b4:	4013      	ands	r3, r2
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d108      	bne.n	80050cc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2281      	movs	r2, #129	; 0x81
 80050c0:	4252      	negs	r2, r2
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	0018      	movs	r0, r3
 80050c8:	f000 fd7c 	bl	8005bc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	2240      	movs	r2, #64	; 0x40
 80050d4:	4013      	ands	r3, r2
 80050d6:	2b40      	cmp	r3, #64	; 0x40
 80050d8:	d10f      	bne.n	80050fa <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2240      	movs	r2, #64	; 0x40
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b40      	cmp	r3, #64	; 0x40
 80050e6:	d108      	bne.n	80050fa <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2241      	movs	r2, #65	; 0x41
 80050ee:	4252      	negs	r2, r2
 80050f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	0018      	movs	r0, r3
 80050f6:	f000 f95f 	bl	80053b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	2220      	movs	r2, #32
 8005102:	4013      	ands	r3, r2
 8005104:	2b20      	cmp	r3, #32
 8005106:	d10f      	bne.n	8005128 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	4013      	ands	r3, r2
 8005112:	2b20      	cmp	r3, #32
 8005114:	d108      	bne.n	8005128 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2221      	movs	r2, #33	; 0x21
 800511c:	4252      	negs	r2, r2
 800511e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	0018      	movs	r0, r3
 8005124:	f000 fd46 	bl	8005bb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005128:	46c0      	nop			; (mov r8, r8)
 800512a:	46bd      	mov	sp, r7
 800512c:	b002      	add	sp, #8
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800513c:	2317      	movs	r3, #23
 800513e:	18fb      	adds	r3, r7, r3
 8005140:	2200      	movs	r2, #0
 8005142:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	223c      	movs	r2, #60	; 0x3c
 8005148:	5c9b      	ldrb	r3, [r3, r2]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <HAL_TIM_OC_ConfigChannel+0x22>
 800514e:	2302      	movs	r3, #2
 8005150:	e042      	b.n	80051d8 <HAL_TIM_OC_ConfigChannel+0xa8>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	223c      	movs	r2, #60	; 0x3c
 8005156:	2101      	movs	r1, #1
 8005158:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b0c      	cmp	r3, #12
 800515e:	d027      	beq.n	80051b0 <HAL_TIM_OC_ConfigChannel+0x80>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b0c      	cmp	r3, #12
 8005164:	d82c      	bhi.n	80051c0 <HAL_TIM_OC_ConfigChannel+0x90>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b08      	cmp	r3, #8
 800516a:	d019      	beq.n	80051a0 <HAL_TIM_OC_ConfigChannel+0x70>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b08      	cmp	r3, #8
 8005170:	d826      	bhi.n	80051c0 <HAL_TIM_OC_ConfigChannel+0x90>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_TIM_OC_ConfigChannel+0x50>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b04      	cmp	r3, #4
 800517c:	d008      	beq.n	8005190 <HAL_TIM_OC_ConfigChannel+0x60>
 800517e:	e01f      	b.n	80051c0 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	0011      	movs	r1, r2
 8005188:	0018      	movs	r0, r3
 800518a:	f000 f99d 	bl	80054c8 <TIM_OC1_SetConfig>
      break;
 800518e:	e01c      	b.n	80051ca <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	0011      	movs	r1, r2
 8005198:	0018      	movs	r0, r3
 800519a:	f000 fa1d 	bl	80055d8 <TIM_OC2_SetConfig>
      break;
 800519e:	e014      	b.n	80051ca <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	0011      	movs	r1, r2
 80051a8:	0018      	movs	r0, r3
 80051aa:	f000 fa99 	bl	80056e0 <TIM_OC3_SetConfig>
      break;
 80051ae:	e00c      	b.n	80051ca <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	0011      	movs	r1, r2
 80051b8:	0018      	movs	r0, r3
 80051ba:	f000 fb17 	bl	80057ec <TIM_OC4_SetConfig>
      break;
 80051be:	e004      	b.n	80051ca <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 80051c0:	2317      	movs	r3, #23
 80051c2:	18fb      	adds	r3, r7, r3
 80051c4:	2201      	movs	r2, #1
 80051c6:	701a      	strb	r2, [r3, #0]
      break;
 80051c8:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	223c      	movs	r2, #60	; 0x3c
 80051ce:	2100      	movs	r1, #0
 80051d0:	5499      	strb	r1, [r3, r2]

  return status;
 80051d2:	2317      	movs	r3, #23
 80051d4:	18fb      	adds	r3, r7, r3
 80051d6:	781b      	ldrb	r3, [r3, #0]
}
 80051d8:	0018      	movs	r0, r3
 80051da:	46bd      	mov	sp, r7
 80051dc:	b006      	add	sp, #24
 80051de:	bd80      	pop	{r7, pc}

080051e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051ea:	230f      	movs	r3, #15
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	2200      	movs	r2, #0
 80051f0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	223c      	movs	r2, #60	; 0x3c
 80051f6:	5c9b      	ldrb	r3, [r3, r2]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_TIM_ConfigClockSource+0x20>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e0bc      	b.n	800537a <HAL_TIM_ConfigClockSource+0x19a>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	223c      	movs	r2, #60	; 0x3c
 8005204:	2101      	movs	r1, #1
 8005206:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	223d      	movs	r2, #61	; 0x3d
 800520c:	2102      	movs	r1, #2
 800520e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	2277      	movs	r2, #119	; 0x77
 800521c:	4393      	bics	r3, r2
 800521e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	4a58      	ldr	r2, [pc, #352]	; (8005384 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005224:	4013      	ands	r3, r2
 8005226:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2280      	movs	r2, #128	; 0x80
 8005236:	0192      	lsls	r2, r2, #6
 8005238:	4293      	cmp	r3, r2
 800523a:	d040      	beq.n	80052be <HAL_TIM_ConfigClockSource+0xde>
 800523c:	2280      	movs	r2, #128	; 0x80
 800523e:	0192      	lsls	r2, r2, #6
 8005240:	4293      	cmp	r3, r2
 8005242:	d900      	bls.n	8005246 <HAL_TIM_ConfigClockSource+0x66>
 8005244:	e088      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 8005246:	2280      	movs	r2, #128	; 0x80
 8005248:	0152      	lsls	r2, r2, #5
 800524a:	4293      	cmp	r3, r2
 800524c:	d100      	bne.n	8005250 <HAL_TIM_ConfigClockSource+0x70>
 800524e:	e088      	b.n	8005362 <HAL_TIM_ConfigClockSource+0x182>
 8005250:	2280      	movs	r2, #128	; 0x80
 8005252:	0152      	lsls	r2, r2, #5
 8005254:	4293      	cmp	r3, r2
 8005256:	d900      	bls.n	800525a <HAL_TIM_ConfigClockSource+0x7a>
 8005258:	e07e      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 800525a:	2b70      	cmp	r3, #112	; 0x70
 800525c:	d018      	beq.n	8005290 <HAL_TIM_ConfigClockSource+0xb0>
 800525e:	d900      	bls.n	8005262 <HAL_TIM_ConfigClockSource+0x82>
 8005260:	e07a      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 8005262:	2b60      	cmp	r3, #96	; 0x60
 8005264:	d04f      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x126>
 8005266:	d900      	bls.n	800526a <HAL_TIM_ConfigClockSource+0x8a>
 8005268:	e076      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 800526a:	2b50      	cmp	r3, #80	; 0x50
 800526c:	d03b      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x106>
 800526e:	d900      	bls.n	8005272 <HAL_TIM_ConfigClockSource+0x92>
 8005270:	e072      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 8005272:	2b40      	cmp	r3, #64	; 0x40
 8005274:	d057      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x146>
 8005276:	d900      	bls.n	800527a <HAL_TIM_ConfigClockSource+0x9a>
 8005278:	e06e      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 800527a:	2b30      	cmp	r3, #48	; 0x30
 800527c:	d063      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x166>
 800527e:	d86b      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 8005280:	2b20      	cmp	r3, #32
 8005282:	d060      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x166>
 8005284:	d868      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
 8005286:	2b00      	cmp	r3, #0
 8005288:	d05d      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x166>
 800528a:	2b10      	cmp	r3, #16
 800528c:	d05b      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x166>
 800528e:	e063      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6818      	ldr	r0, [r3, #0]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	6899      	ldr	r1, [r3, #8]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	f000 fb88 	bl	80059b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2277      	movs	r2, #119	; 0x77
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	609a      	str	r2, [r3, #8]
      break;
 80052bc:	e052      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6818      	ldr	r0, [r3, #0]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	6899      	ldr	r1, [r3, #8]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685a      	ldr	r2, [r3, #4]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f000 fb71 	bl	80059b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689a      	ldr	r2, [r3, #8]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2180      	movs	r1, #128	; 0x80
 80052de:	01c9      	lsls	r1, r1, #7
 80052e0:	430a      	orrs	r2, r1
 80052e2:	609a      	str	r2, [r3, #8]
      break;
 80052e4:	e03e      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	001a      	movs	r2, r3
 80052f4:	f000 fae4 	bl	80058c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2150      	movs	r1, #80	; 0x50
 80052fe:	0018      	movs	r0, r3
 8005300:	f000 fb3e 	bl	8005980 <TIM_ITRx_SetConfig>
      break;
 8005304:	e02e      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6818      	ldr	r0, [r3, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6859      	ldr	r1, [r3, #4]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	001a      	movs	r2, r3
 8005314:	f000 fb02 	bl	800591c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2160      	movs	r1, #96	; 0x60
 800531e:	0018      	movs	r0, r3
 8005320:	f000 fb2e 	bl	8005980 <TIM_ITRx_SetConfig>
      break;
 8005324:	e01e      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	6859      	ldr	r1, [r3, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	001a      	movs	r2, r3
 8005334:	f000 fac4 	bl	80058c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2140      	movs	r1, #64	; 0x40
 800533e:	0018      	movs	r0, r3
 8005340:	f000 fb1e 	bl	8005980 <TIM_ITRx_SetConfig>
      break;
 8005344:	e00e      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	0019      	movs	r1, r3
 8005350:	0010      	movs	r0, r2
 8005352:	f000 fb15 	bl	8005980 <TIM_ITRx_SetConfig>
      break;
 8005356:	e005      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005358:	230f      	movs	r3, #15
 800535a:	18fb      	adds	r3, r7, r3
 800535c:	2201      	movs	r2, #1
 800535e:	701a      	strb	r2, [r3, #0]
      break;
 8005360:	e000      	b.n	8005364 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005362:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	223d      	movs	r2, #61	; 0x3d
 8005368:	2101      	movs	r1, #1
 800536a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	223c      	movs	r2, #60	; 0x3c
 8005370:	2100      	movs	r1, #0
 8005372:	5499      	strb	r1, [r3, r2]

  return status;
 8005374:	230f      	movs	r3, #15
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	781b      	ldrb	r3, [r3, #0]
}
 800537a:	0018      	movs	r0, r3
 800537c:	46bd      	mov	sp, r7
 800537e:	b004      	add	sp, #16
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	ffff00ff 	.word	0xffff00ff

08005388 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005390:	46c0      	nop			; (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b002      	add	sp, #8
 8005396:	bd80      	pop	{r7, pc}

08005398 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053a0:	46c0      	nop			; (mov r8, r8)
 80053a2:	46bd      	mov	sp, r7
 80053a4:	b002      	add	sp, #8
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053b0:	46c0      	nop			; (mov r8, r8)
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b002      	add	sp, #8
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053c0:	46c0      	nop			; (mov r8, r8)
 80053c2:	46bd      	mov	sp, r7
 80053c4:	b002      	add	sp, #8
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a34      	ldr	r2, [pc, #208]	; (80054ac <TIM_Base_SetConfig+0xe4>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d008      	beq.n	80053f2 <TIM_Base_SetConfig+0x2a>
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	2380      	movs	r3, #128	; 0x80
 80053e4:	05db      	lsls	r3, r3, #23
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d003      	beq.n	80053f2 <TIM_Base_SetConfig+0x2a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a30      	ldr	r2, [pc, #192]	; (80054b0 <TIM_Base_SetConfig+0xe8>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d108      	bne.n	8005404 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2270      	movs	r2, #112	; 0x70
 80053f6:	4393      	bics	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	4313      	orrs	r3, r2
 8005402:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a29      	ldr	r2, [pc, #164]	; (80054ac <TIM_Base_SetConfig+0xe4>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d018      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	2380      	movs	r3, #128	; 0x80
 8005410:	05db      	lsls	r3, r3, #23
 8005412:	429a      	cmp	r2, r3
 8005414:	d013      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a25      	ldr	r2, [pc, #148]	; (80054b0 <TIM_Base_SetConfig+0xe8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d00f      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a24      	ldr	r2, [pc, #144]	; (80054b4 <TIM_Base_SetConfig+0xec>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d00b      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a23      	ldr	r2, [pc, #140]	; (80054b8 <TIM_Base_SetConfig+0xf0>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d007      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a22      	ldr	r2, [pc, #136]	; (80054bc <TIM_Base_SetConfig+0xf4>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d003      	beq.n	800543e <TIM_Base_SetConfig+0x76>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a21      	ldr	r2, [pc, #132]	; (80054c0 <TIM_Base_SetConfig+0xf8>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d108      	bne.n	8005450 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a20      	ldr	r2, [pc, #128]	; (80054c4 <TIM_Base_SetConfig+0xfc>)
 8005442:	4013      	ands	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4313      	orrs	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2280      	movs	r2, #128	; 0x80
 8005454:	4393      	bics	r3, r2
 8005456:	001a      	movs	r2, r3
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a0c      	ldr	r2, [pc, #48]	; (80054ac <TIM_Base_SetConfig+0xe4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_Base_SetConfig+0xce>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a0d      	ldr	r2, [pc, #52]	; (80054b8 <TIM_Base_SetConfig+0xf0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_Base_SetConfig+0xce>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a0c      	ldr	r2, [pc, #48]	; (80054bc <TIM_Base_SetConfig+0xf4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_Base_SetConfig+0xce>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a0b      	ldr	r2, [pc, #44]	; (80054c0 <TIM_Base_SetConfig+0xf8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d103      	bne.n	800549e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	691a      	ldr	r2, [r3, #16]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	615a      	str	r2, [r3, #20]
}
 80054a4:	46c0      	nop			; (mov r8, r8)
 80054a6:	46bd      	mov	sp, r7
 80054a8:	b004      	add	sp, #16
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	40012c00 	.word	0x40012c00
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40002000 	.word	0x40002000
 80054b8:	40014000 	.word	0x40014000
 80054bc:	40014400 	.word	0x40014400
 80054c0:	40014800 	.word	0x40014800
 80054c4:	fffffcff 	.word	0xfffffcff

080054c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	2201      	movs	r2, #1
 80054d8:	4393      	bics	r3, r2
 80054da:	001a      	movs	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2270      	movs	r2, #112	; 0x70
 80054f6:	4393      	bics	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2203      	movs	r2, #3
 80054fe:	4393      	bics	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	4313      	orrs	r3, r2
 800550a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2202      	movs	r2, #2
 8005510:	4393      	bics	r3, r2
 8005512:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	4313      	orrs	r3, r2
 800551c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a27      	ldr	r2, [pc, #156]	; (80055c0 <TIM_OC1_SetConfig+0xf8>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d00b      	beq.n	800553e <TIM_OC1_SetConfig+0x76>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a26      	ldr	r2, [pc, #152]	; (80055c4 <TIM_OC1_SetConfig+0xfc>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d007      	beq.n	800553e <TIM_OC1_SetConfig+0x76>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a25      	ldr	r2, [pc, #148]	; (80055c8 <TIM_OC1_SetConfig+0x100>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d003      	beq.n	800553e <TIM_OC1_SetConfig+0x76>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a24      	ldr	r2, [pc, #144]	; (80055cc <TIM_OC1_SetConfig+0x104>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d10c      	bne.n	8005558 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2208      	movs	r2, #8
 8005542:	4393      	bics	r3, r2
 8005544:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	4313      	orrs	r3, r2
 800554e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2204      	movs	r2, #4
 8005554:	4393      	bics	r3, r2
 8005556:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a19      	ldr	r2, [pc, #100]	; (80055c0 <TIM_OC1_SetConfig+0xf8>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00b      	beq.n	8005578 <TIM_OC1_SetConfig+0xb0>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a18      	ldr	r2, [pc, #96]	; (80055c4 <TIM_OC1_SetConfig+0xfc>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d007      	beq.n	8005578 <TIM_OC1_SetConfig+0xb0>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a17      	ldr	r2, [pc, #92]	; (80055c8 <TIM_OC1_SetConfig+0x100>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d003      	beq.n	8005578 <TIM_OC1_SetConfig+0xb0>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a16      	ldr	r2, [pc, #88]	; (80055cc <TIM_OC1_SetConfig+0x104>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d111      	bne.n	800559c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	4a15      	ldr	r2, [pc, #84]	; (80055d0 <TIM_OC1_SetConfig+0x108>)
 800557c:	4013      	ands	r3, r2
 800557e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	4a14      	ldr	r2, [pc, #80]	; (80055d4 <TIM_OC1_SetConfig+0x10c>)
 8005584:	4013      	ands	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	46bd      	mov	sp, r7
 80055ba:	b006      	add	sp, #24
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	46c0      	nop			; (mov r8, r8)
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40014000 	.word	0x40014000
 80055c8:	40014400 	.word	0x40014400
 80055cc:	40014800 	.word	0x40014800
 80055d0:	fffffeff 	.word	0xfffffeff
 80055d4:	fffffdff 	.word	0xfffffdff

080055d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	2210      	movs	r2, #16
 80055e8:	4393      	bics	r3, r2
 80055ea:	001a      	movs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	699b      	ldr	r3, [r3, #24]
 8005600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	4a2e      	ldr	r2, [pc, #184]	; (80056c0 <TIM_OC2_SetConfig+0xe8>)
 8005606:	4013      	ands	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	4a2d      	ldr	r2, [pc, #180]	; (80056c4 <TIM_OC2_SetConfig+0xec>)
 800560e:	4013      	ands	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2220      	movs	r2, #32
 8005622:	4393      	bics	r3, r2
 8005624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a24      	ldr	r2, [pc, #144]	; (80056c8 <TIM_OC2_SetConfig+0xf0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d10d      	bne.n	8005656 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2280      	movs	r2, #128	; 0x80
 800563e:	4393      	bics	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	011b      	lsls	r3, r3, #4
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2240      	movs	r2, #64	; 0x40
 8005652:	4393      	bics	r3, r2
 8005654:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a1b      	ldr	r2, [pc, #108]	; (80056c8 <TIM_OC2_SetConfig+0xf0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d00b      	beq.n	8005676 <TIM_OC2_SetConfig+0x9e>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a1a      	ldr	r2, [pc, #104]	; (80056cc <TIM_OC2_SetConfig+0xf4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d007      	beq.n	8005676 <TIM_OC2_SetConfig+0x9e>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a19      	ldr	r2, [pc, #100]	; (80056d0 <TIM_OC2_SetConfig+0xf8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d003      	beq.n	8005676 <TIM_OC2_SetConfig+0x9e>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a18      	ldr	r2, [pc, #96]	; (80056d4 <TIM_OC2_SetConfig+0xfc>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d113      	bne.n	800569e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	4a17      	ldr	r2, [pc, #92]	; (80056d8 <TIM_OC2_SetConfig+0x100>)
 800567a:	4013      	ands	r3, r2
 800567c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	4a16      	ldr	r2, [pc, #88]	; (80056dc <TIM_OC2_SetConfig+0x104>)
 8005682:	4013      	ands	r3, r2
 8005684:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	4313      	orrs	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	4313      	orrs	r3, r2
 800569c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	621a      	str	r2, [r3, #32]
}
 80056b8:	46c0      	nop			; (mov r8, r8)
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b006      	add	sp, #24
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	ffff8fff 	.word	0xffff8fff
 80056c4:	fffffcff 	.word	0xfffffcff
 80056c8:	40012c00 	.word	0x40012c00
 80056cc:	40014000 	.word	0x40014000
 80056d0:	40014400 	.word	0x40014400
 80056d4:	40014800 	.word	0x40014800
 80056d8:	fffffbff 	.word	0xfffffbff
 80056dc:	fffff7ff 	.word	0xfffff7ff

080056e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	4a35      	ldr	r2, [pc, #212]	; (80057c4 <TIM_OC3_SetConfig+0xe4>)
 80056f0:	401a      	ands	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2270      	movs	r2, #112	; 0x70
 800570c:	4393      	bics	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2203      	movs	r2, #3
 8005714:	4393      	bics	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	4313      	orrs	r3, r2
 8005720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	4a28      	ldr	r2, [pc, #160]	; (80057c8 <TIM_OC3_SetConfig+0xe8>)
 8005726:	4013      	ands	r3, r2
 8005728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	021b      	lsls	r3, r3, #8
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a24      	ldr	r2, [pc, #144]	; (80057cc <TIM_OC3_SetConfig+0xec>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d10d      	bne.n	800575a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	4a23      	ldr	r2, [pc, #140]	; (80057d0 <TIM_OC3_SetConfig+0xf0>)
 8005742:	4013      	ands	r3, r2
 8005744:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	4a1f      	ldr	r2, [pc, #124]	; (80057d4 <TIM_OC3_SetConfig+0xf4>)
 8005756:	4013      	ands	r3, r2
 8005758:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a1b      	ldr	r2, [pc, #108]	; (80057cc <TIM_OC3_SetConfig+0xec>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d00b      	beq.n	800577a <TIM_OC3_SetConfig+0x9a>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a1c      	ldr	r2, [pc, #112]	; (80057d8 <TIM_OC3_SetConfig+0xf8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d007      	beq.n	800577a <TIM_OC3_SetConfig+0x9a>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a1b      	ldr	r2, [pc, #108]	; (80057dc <TIM_OC3_SetConfig+0xfc>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d003      	beq.n	800577a <TIM_OC3_SetConfig+0x9a>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a1a      	ldr	r2, [pc, #104]	; (80057e0 <TIM_OC3_SetConfig+0x100>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d113      	bne.n	80057a2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	4a19      	ldr	r2, [pc, #100]	; (80057e4 <TIM_OC3_SetConfig+0x104>)
 800577e:	4013      	ands	r3, r2
 8005780:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	4a18      	ldr	r2, [pc, #96]	; (80057e8 <TIM_OC3_SetConfig+0x108>)
 8005786:	4013      	ands	r3, r2
 8005788:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	4313      	orrs	r3, r2
 8005794:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	4313      	orrs	r3, r2
 80057a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	621a      	str	r2, [r3, #32]
}
 80057bc:	46c0      	nop			; (mov r8, r8)
 80057be:	46bd      	mov	sp, r7
 80057c0:	b006      	add	sp, #24
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	fffffeff 	.word	0xfffffeff
 80057c8:	fffffdff 	.word	0xfffffdff
 80057cc:	40012c00 	.word	0x40012c00
 80057d0:	fffff7ff 	.word	0xfffff7ff
 80057d4:	fffffbff 	.word	0xfffffbff
 80057d8:	40014000 	.word	0x40014000
 80057dc:	40014400 	.word	0x40014400
 80057e0:	40014800 	.word	0x40014800
 80057e4:	ffffefff 	.word	0xffffefff
 80057e8:	ffffdfff 	.word	0xffffdfff

080057ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	4a28      	ldr	r2, [pc, #160]	; (800589c <TIM_OC4_SetConfig+0xb0>)
 80057fc:	401a      	ands	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4a22      	ldr	r2, [pc, #136]	; (80058a0 <TIM_OC4_SetConfig+0xb4>)
 8005818:	4013      	ands	r3, r2
 800581a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	4a21      	ldr	r2, [pc, #132]	; (80058a4 <TIM_OC4_SetConfig+0xb8>)
 8005820:	4013      	ands	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	021b      	lsls	r3, r3, #8
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	4a1d      	ldr	r2, [pc, #116]	; (80058a8 <TIM_OC4_SetConfig+0xbc>)
 8005834:	4013      	ands	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	031b      	lsls	r3, r3, #12
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	4313      	orrs	r3, r2
 8005842:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a19      	ldr	r2, [pc, #100]	; (80058ac <TIM_OC4_SetConfig+0xc0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00b      	beq.n	8005864 <TIM_OC4_SetConfig+0x78>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a18      	ldr	r2, [pc, #96]	; (80058b0 <TIM_OC4_SetConfig+0xc4>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d007      	beq.n	8005864 <TIM_OC4_SetConfig+0x78>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a17      	ldr	r2, [pc, #92]	; (80058b4 <TIM_OC4_SetConfig+0xc8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d003      	beq.n	8005864 <TIM_OC4_SetConfig+0x78>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a16      	ldr	r2, [pc, #88]	; (80058b8 <TIM_OC4_SetConfig+0xcc>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d109      	bne.n	8005878 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	4a15      	ldr	r2, [pc, #84]	; (80058bc <TIM_OC4_SetConfig+0xd0>)
 8005868:	4013      	ands	r3, r2
 800586a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	019b      	lsls	r3, r3, #6
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	621a      	str	r2, [r3, #32]
}
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	46bd      	mov	sp, r7
 8005896:	b006      	add	sp, #24
 8005898:	bd80      	pop	{r7, pc}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	ffffefff 	.word	0xffffefff
 80058a0:	ffff8fff 	.word	0xffff8fff
 80058a4:	fffffcff 	.word	0xfffffcff
 80058a8:	ffffdfff 	.word	0xffffdfff
 80058ac:	40012c00 	.word	0x40012c00
 80058b0:	40014000 	.word	0x40014000
 80058b4:	40014400 	.word	0x40014400
 80058b8:	40014800 	.word	0x40014800
 80058bc:	ffffbfff 	.word	0xffffbfff

080058c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	2201      	movs	r2, #1
 80058d8:	4393      	bics	r3, r2
 80058da:	001a      	movs	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	22f0      	movs	r2, #240	; 0xf0
 80058ea:	4393      	bics	r3, r2
 80058ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	220a      	movs	r2, #10
 80058fc:	4393      	bics	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	4313      	orrs	r3, r2
 8005906:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	621a      	str	r2, [r3, #32]
}
 8005914:	46c0      	nop			; (mov r8, r8)
 8005916:	46bd      	mov	sp, r7
 8005918:	b006      	add	sp, #24
 800591a:	bd80      	pop	{r7, pc}

0800591c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	2210      	movs	r2, #16
 800592e:	4393      	bics	r3, r2
 8005930:	001a      	movs	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	4a0d      	ldr	r2, [pc, #52]	; (800597c <TIM_TI2_ConfigInputStage+0x60>)
 8005946:	4013      	ands	r3, r2
 8005948:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	031b      	lsls	r3, r3, #12
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	22a0      	movs	r2, #160	; 0xa0
 8005958:	4393      	bics	r3, r2
 800595a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	697a      	ldr	r2, [r7, #20]
 800596a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	46c0      	nop			; (mov r8, r8)
 8005974:	46bd      	mov	sp, r7
 8005976:	b006      	add	sp, #24
 8005978:	bd80      	pop	{r7, pc}
 800597a:	46c0      	nop			; (mov r8, r8)
 800597c:	ffff0fff 	.word	0xffff0fff

08005980 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2270      	movs	r2, #112	; 0x70
 8005994:	4393      	bics	r3, r2
 8005996:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005998:	683a      	ldr	r2, [r7, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	4313      	orrs	r3, r2
 800599e:	2207      	movs	r2, #7
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	609a      	str	r2, [r3, #8]
}
 80059aa:	46c0      	nop			; (mov r8, r8)
 80059ac:	46bd      	mov	sp, r7
 80059ae:	b004      	add	sp, #16
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	4a09      	ldr	r2, [pc, #36]	; (80059f0 <TIM_ETR_SetConfig+0x3c>)
 80059cc:	4013      	ands	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	021a      	lsls	r2, r3, #8
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	431a      	orrs	r2, r3
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4313      	orrs	r3, r2
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	4313      	orrs	r3, r2
 80059e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	609a      	str	r2, [r3, #8]
}
 80059e8:	46c0      	nop			; (mov r8, r8)
 80059ea:	46bd      	mov	sp, r7
 80059ec:	b006      	add	sp, #24
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	ffff00ff 	.word	0xffff00ff

080059f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	221f      	movs	r2, #31
 8005a04:	4013      	ands	r3, r2
 8005a06:	2201      	movs	r2, #1
 8005a08:	409a      	lsls	r2, r3
 8005a0a:	0013      	movs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	43d2      	mvns	r2, r2
 8005a16:	401a      	ands	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6a1a      	ldr	r2, [r3, #32]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	211f      	movs	r1, #31
 8005a24:	400b      	ands	r3, r1
 8005a26:	6879      	ldr	r1, [r7, #4]
 8005a28:	4099      	lsls	r1, r3
 8005a2a:	000b      	movs	r3, r1
 8005a2c:	431a      	orrs	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	621a      	str	r2, [r3, #32]
}
 8005a32:	46c0      	nop			; (mov r8, r8)
 8005a34:	46bd      	mov	sp, r7
 8005a36:	b006      	add	sp, #24
 8005a38:	bd80      	pop	{r7, pc}
	...

08005a3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	223c      	movs	r2, #60	; 0x3c
 8005a4a:	5c9b      	ldrb	r3, [r3, r2]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d101      	bne.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a50:	2302      	movs	r3, #2
 8005a52:	e047      	b.n	8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	223c      	movs	r2, #60	; 0x3c
 8005a58:	2101      	movs	r1, #1
 8005a5a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	223d      	movs	r2, #61	; 0x3d
 8005a60:	2102      	movs	r1, #2
 8005a62:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2270      	movs	r2, #112	; 0x70
 8005a78:	4393      	bics	r3, r2
 8005a7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a16      	ldr	r2, [pc, #88]	; (8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00f      	beq.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	2380      	movs	r3, #128	; 0x80
 8005a9e:	05db      	lsls	r3, r3, #23
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d009      	beq.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a11      	ldr	r2, [pc, #68]	; (8005af0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d004      	beq.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a10      	ldr	r2, [pc, #64]	; (8005af4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d10c      	bne.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2280      	movs	r2, #128	; 0x80
 8005abc:	4393      	bics	r3, r2
 8005abe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	223d      	movs	r2, #61	; 0x3d
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	223c      	movs	r2, #60	; 0x3c
 8005ade:	2100      	movs	r1, #0
 8005ae0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	b004      	add	sp, #16
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40000400 	.word	0x40000400
 8005af4:	40014000 	.word	0x40014000

08005af8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	223c      	movs	r2, #60	; 0x3c
 8005b0a:	5c9b      	ldrb	r3, [r3, r2]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e03e      	b.n	8005b92 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	223c      	movs	r2, #60	; 0x3c
 8005b18:	2101      	movs	r1, #1
 8005b1a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	22ff      	movs	r2, #255	; 0xff
 8005b20:	4393      	bics	r3, r2
 8005b22:	001a      	movs	r2, r3
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4a1b      	ldr	r2, [pc, #108]	; (8005b9c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005b30:	401a      	ands	r2, r3
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a18      	ldr	r2, [pc, #96]	; (8005ba0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005b3e:	401a      	ands	r2, r3
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4a16      	ldr	r2, [pc, #88]	; (8005ba4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005b4c:	401a      	ands	r2, r3
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4a13      	ldr	r2, [pc, #76]	; (8005ba8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005b5a:	401a      	ands	r2, r3
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	4a11      	ldr	r2, [pc, #68]	; (8005bac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005b68:	401a      	ands	r2, r3
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4a0e      	ldr	r2, [pc, #56]	; (8005bb0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8005b76:	401a      	ands	r2, r3
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	223c      	movs	r2, #60	; 0x3c
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	0018      	movs	r0, r3
 8005b94:	46bd      	mov	sp, r7
 8005b96:	b004      	add	sp, #16
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	46c0      	nop			; (mov r8, r8)
 8005b9c:	fffffcff 	.word	0xfffffcff
 8005ba0:	fffffbff 	.word	0xfffffbff
 8005ba4:	fffff7ff 	.word	0xfffff7ff
 8005ba8:	ffffefff 	.word	0xffffefff
 8005bac:	ffffdfff 	.word	0xffffdfff
 8005bb0:	ffffbfff 	.word	0xffffbfff

08005bb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bbc:	46c0      	nop			; (mov r8, r8)
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	b002      	add	sp, #8
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bcc:	46c0      	nop			; (mov r8, r8)
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	b002      	add	sp, #8
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e044      	b.n	8005c70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d107      	bne.n	8005bfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2274      	movs	r2, #116	; 0x74
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f7fb ff6f 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2224      	movs	r2, #36	; 0x24
 8005c02:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2101      	movs	r1, #1
 8005c10:	438a      	bics	r2, r1
 8005c12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	0018      	movs	r0, r3
 8005c18:	f000 fc2e 	bl	8006478 <UART_SetConfig>
 8005c1c:	0003      	movs	r3, r0
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d101      	bne.n	8005c26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e024      	b.n	8005c70 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	0018      	movs	r0, r3
 8005c32:	f000 fd61 	bl	80066f8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	685a      	ldr	r2, [r3, #4]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	490d      	ldr	r1, [pc, #52]	; (8005c78 <HAL_UART_Init+0xa4>)
 8005c42:	400a      	ands	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	212a      	movs	r1, #42	; 0x2a
 8005c52:	438a      	bics	r2, r1
 8005c54:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2101      	movs	r1, #1
 8005c62:	430a      	orrs	r2, r1
 8005c64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	0018      	movs	r0, r3
 8005c6a:	f000 fdf9 	bl	8006860 <UART_CheckIdleState>
 8005c6e:	0003      	movs	r3, r0
}
 8005c70:	0018      	movs	r0, r3
 8005c72:	46bd      	mov	sp, r7
 8005c74:	b002      	add	sp, #8
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	ffffb7ff 	.word	0xffffb7ff

08005c7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b08a      	sub	sp, #40	; 0x28
 8005c80:	af02      	add	r7, sp, #8
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	603b      	str	r3, [r7, #0]
 8005c88:	1dbb      	adds	r3, r7, #6
 8005c8a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d000      	beq.n	8005c96 <HAL_UART_Transmit+0x1a>
 8005c94:	e096      	b.n	8005dc4 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_UART_Transmit+0x28>
 8005c9c:	1dbb      	adds	r3, r7, #6
 8005c9e:	881b      	ldrh	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e08e      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	2380      	movs	r3, #128	; 0x80
 8005cae:	015b      	lsls	r3, r3, #5
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d109      	bne.n	8005cc8 <HAL_UART_Transmit+0x4c>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d105      	bne.n	8005cc8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	d001      	beq.n	8005cc8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e07e      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2274      	movs	r2, #116	; 0x74
 8005ccc:	5c9b      	ldrb	r3, [r3, r2]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d101      	bne.n	8005cd6 <HAL_UART_Transmit+0x5a>
 8005cd2:	2302      	movs	r3, #2
 8005cd4:	e077      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2274      	movs	r2, #116	; 0x74
 8005cda:	2101      	movs	r1, #1
 8005cdc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2280      	movs	r2, #128	; 0x80
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2221      	movs	r2, #33	; 0x21
 8005cea:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cec:	f7fc f82a 	bl	8001d44 <HAL_GetTick>
 8005cf0:	0003      	movs	r3, r0
 8005cf2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	1dba      	adds	r2, r7, #6
 8005cf8:	2150      	movs	r1, #80	; 0x50
 8005cfa:	8812      	ldrh	r2, [r2, #0]
 8005cfc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	1dba      	adds	r2, r7, #6
 8005d02:	2152      	movs	r1, #82	; 0x52
 8005d04:	8812      	ldrh	r2, [r2, #0]
 8005d06:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	689a      	ldr	r2, [r3, #8]
 8005d0c:	2380      	movs	r3, #128	; 0x80
 8005d0e:	015b      	lsls	r3, r3, #5
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d108      	bne.n	8005d26 <HAL_UART_Transmit+0xaa>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d104      	bne.n	8005d26 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	61bb      	str	r3, [r7, #24]
 8005d24:	e003      	b.n	8005d2e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2274      	movs	r2, #116	; 0x74
 8005d32:	2100      	movs	r1, #0
 8005d34:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005d36:	e02d      	b.n	8005d94 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	0013      	movs	r3, r2
 8005d42:	2200      	movs	r2, #0
 8005d44:	2180      	movs	r1, #128	; 0x80
 8005d46:	f000 fdd3 	bl	80068f0 <UART_WaitOnFlagUntilTimeout>
 8005d4a:	1e03      	subs	r3, r0, #0
 8005d4c:	d001      	beq.n	8005d52 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e039      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10b      	bne.n	8005d70 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	881a      	ldrh	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	05d2      	lsls	r2, r2, #23
 8005d62:	0dd2      	lsrs	r2, r2, #23
 8005d64:	b292      	uxth	r2, r2
 8005d66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	3302      	adds	r3, #2
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	e008      	b.n	8005d82 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	781a      	ldrb	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	b292      	uxth	r2, r2
 8005d7a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2252      	movs	r2, #82	; 0x52
 8005d86:	5a9b      	ldrh	r3, [r3, r2]
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	b299      	uxth	r1, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2252      	movs	r2, #82	; 0x52
 8005d92:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2252      	movs	r2, #82	; 0x52
 8005d98:	5a9b      	ldrh	r3, [r3, r2]
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1cb      	bne.n	8005d38 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	9300      	str	r3, [sp, #0]
 8005da8:	0013      	movs	r3, r2
 8005daa:	2200      	movs	r2, #0
 8005dac:	2140      	movs	r1, #64	; 0x40
 8005dae:	f000 fd9f 	bl	80068f0 <UART_WaitOnFlagUntilTimeout>
 8005db2:	1e03      	subs	r3, r0, #0
 8005db4:	d001      	beq.n	8005dba <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e005      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	e000      	b.n	8005dc6 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005dc4:	2302      	movs	r3, #2
  }
}
 8005dc6:	0018      	movs	r0, r3
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	b008      	add	sp, #32
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b088      	sub	sp, #32
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	1dbb      	adds	r3, r7, #6
 8005dda:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005de0:	2b20      	cmp	r3, #32
 8005de2:	d150      	bne.n	8005e86 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_UART_Receive_IT+0x24>
 8005dea:	1dbb      	adds	r3, r7, #6
 8005dec:	881b      	ldrh	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e048      	b.n	8005e88 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	2380      	movs	r3, #128	; 0x80
 8005dfc:	015b      	lsls	r3, r3, #5
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d109      	bne.n	8005e16 <HAL_UART_Receive_IT+0x48>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d105      	bne.n	8005e16 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4013      	ands	r3, r2
 8005e10:	d001      	beq.n	8005e16 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e038      	b.n	8005e88 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2274      	movs	r2, #116	; 0x74
 8005e1a:	5c9b      	ldrb	r3, [r3, r2]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d101      	bne.n	8005e24 <HAL_UART_Receive_IT+0x56>
 8005e20:	2302      	movs	r3, #2
 8005e22:	e031      	b.n	8005e88 <HAL_UART_Receive_IT+0xba>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2274      	movs	r2, #116	; 0x74
 8005e28:	2101      	movs	r1, #1
 8005e2a:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	2380      	movs	r3, #128	; 0x80
 8005e3a:	041b      	lsls	r3, r3, #16
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	d019      	beq.n	8005e74 <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e40:	f3ef 8310 	mrs	r3, PRIMASK
 8005e44:	613b      	str	r3, [r7, #16]
  return(result);
 8005e46:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e48:	61fb      	str	r3, [r7, #28]
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f383 8810 	msr	PRIMASK, r3
}
 8005e54:	46c0      	nop			; (mov r8, r8)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2180      	movs	r1, #128	; 0x80
 8005e62:	04c9      	lsls	r1, r1, #19
 8005e64:	430a      	orrs	r2, r1
 8005e66:	601a      	str	r2, [r3, #0]
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	f383 8810 	msr	PRIMASK, r3
}
 8005e72:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005e74:	1dbb      	adds	r3, r7, #6
 8005e76:	881a      	ldrh	r2, [r3, #0]
 8005e78:	68b9      	ldr	r1, [r7, #8]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	0018      	movs	r0, r3
 8005e7e:	f000 fdfb 	bl	8006a78 <UART_Start_Receive_IT>
 8005e82:	0003      	movs	r3, r0
 8005e84:	e000      	b.n	8005e88 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8005e86:	2302      	movs	r3, #2
  }
}
 8005e88:	0018      	movs	r0, r3
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b008      	add	sp, #32
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e90:	b590      	push	{r4, r7, lr}
 8005e92:	b0ab      	sub	sp, #172	; 0xac
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	22a4      	movs	r2, #164	; 0xa4
 8005ea0:	18b9      	adds	r1, r7, r2
 8005ea2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	20a0      	movs	r0, #160	; 0xa0
 8005eac:	1839      	adds	r1, r7, r0
 8005eae:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	219c      	movs	r1, #156	; 0x9c
 8005eb8:	1879      	adds	r1, r7, r1
 8005eba:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ebc:	0011      	movs	r1, r2
 8005ebe:	18bb      	adds	r3, r7, r2
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a99      	ldr	r2, [pc, #612]	; (8006128 <HAL_UART_IRQHandler+0x298>)
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	2298      	movs	r2, #152	; 0x98
 8005ec8:	18bc      	adds	r4, r7, r2
 8005eca:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005ecc:	18bb      	adds	r3, r7, r2
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d114      	bne.n	8005efe <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ed4:	187b      	adds	r3, r7, r1
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2220      	movs	r2, #32
 8005eda:	4013      	ands	r3, r2
 8005edc:	d00f      	beq.n	8005efe <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ede:	183b      	adds	r3, r7, r0
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	d00a      	beq.n	8005efe <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d100      	bne.n	8005ef2 <HAL_UART_IRQHandler+0x62>
 8005ef0:	e296      	b.n	8006420 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	0010      	movs	r0, r2
 8005efa:	4798      	blx	r3
      }
      return;
 8005efc:	e290      	b.n	8006420 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005efe:	2398      	movs	r3, #152	; 0x98
 8005f00:	18fb      	adds	r3, r7, r3
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d100      	bne.n	8005f0a <HAL_UART_IRQHandler+0x7a>
 8005f08:	e114      	b.n	8006134 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f0a:	239c      	movs	r3, #156	; 0x9c
 8005f0c:	18fb      	adds	r3, r7, r3
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2201      	movs	r2, #1
 8005f12:	4013      	ands	r3, r2
 8005f14:	d106      	bne.n	8005f24 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f16:	23a0      	movs	r3, #160	; 0xa0
 8005f18:	18fb      	adds	r3, r7, r3
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a83      	ldr	r2, [pc, #524]	; (800612c <HAL_UART_IRQHandler+0x29c>)
 8005f1e:	4013      	ands	r3, r2
 8005f20:	d100      	bne.n	8005f24 <HAL_UART_IRQHandler+0x94>
 8005f22:	e107      	b.n	8006134 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f24:	23a4      	movs	r3, #164	; 0xa4
 8005f26:	18fb      	adds	r3, r7, r3
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	d012      	beq.n	8005f56 <HAL_UART_IRQHandler+0xc6>
 8005f30:	23a0      	movs	r3, #160	; 0xa0
 8005f32:	18fb      	adds	r3, r7, r3
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	2380      	movs	r3, #128	; 0x80
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	d00b      	beq.n	8005f56 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2201      	movs	r2, #1
 8005f44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2280      	movs	r2, #128	; 0x80
 8005f4a:	589b      	ldr	r3, [r3, r2]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2180      	movs	r1, #128	; 0x80
 8005f54:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f56:	23a4      	movs	r3, #164	; 0xa4
 8005f58:	18fb      	adds	r3, r7, r3
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	4013      	ands	r3, r2
 8005f60:	d011      	beq.n	8005f86 <HAL_UART_IRQHandler+0xf6>
 8005f62:	239c      	movs	r3, #156	; 0x9c
 8005f64:	18fb      	adds	r3, r7, r3
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	d00b      	beq.n	8005f86 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2202      	movs	r2, #2
 8005f74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2280      	movs	r2, #128	; 0x80
 8005f7a:	589b      	ldr	r3, [r3, r2]
 8005f7c:	2204      	movs	r2, #4
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2180      	movs	r1, #128	; 0x80
 8005f84:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f86:	23a4      	movs	r3, #164	; 0xa4
 8005f88:	18fb      	adds	r3, r7, r3
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2204      	movs	r2, #4
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d011      	beq.n	8005fb6 <HAL_UART_IRQHandler+0x126>
 8005f92:	239c      	movs	r3, #156	; 0x9c
 8005f94:	18fb      	adds	r3, r7, r3
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d00b      	beq.n	8005fb6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2204      	movs	r2, #4
 8005fa4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2280      	movs	r2, #128	; 0x80
 8005faa:	589b      	ldr	r3, [r3, r2]
 8005fac:	2202      	movs	r2, #2
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2180      	movs	r1, #128	; 0x80
 8005fb4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005fb6:	23a4      	movs	r3, #164	; 0xa4
 8005fb8:	18fb      	adds	r3, r7, r3
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2208      	movs	r2, #8
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d017      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005fc2:	23a0      	movs	r3, #160	; 0xa0
 8005fc4:	18fb      	adds	r3, r7, r3
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	4013      	ands	r3, r2
 8005fcc:	d105      	bne.n	8005fda <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005fce:	239c      	movs	r3, #156	; 0x9c
 8005fd0:	18fb      	adds	r3, r7, r3
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005fd8:	d00b      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2208      	movs	r2, #8
 8005fe0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2280      	movs	r2, #128	; 0x80
 8005fe6:	589b      	ldr	r3, [r3, r2]
 8005fe8:	2208      	movs	r2, #8
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2180      	movs	r1, #128	; 0x80
 8005ff0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ff2:	23a4      	movs	r3, #164	; 0xa4
 8005ff4:	18fb      	adds	r3, r7, r3
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	2380      	movs	r3, #128	; 0x80
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	d013      	beq.n	8006028 <HAL_UART_IRQHandler+0x198>
 8006000:	23a0      	movs	r3, #160	; 0xa0
 8006002:	18fb      	adds	r3, r7, r3
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	2380      	movs	r3, #128	; 0x80
 8006008:	04db      	lsls	r3, r3, #19
 800600a:	4013      	ands	r3, r2
 800600c:	d00c      	beq.n	8006028 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2280      	movs	r2, #128	; 0x80
 8006014:	0112      	lsls	r2, r2, #4
 8006016:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2280      	movs	r2, #128	; 0x80
 800601c:	589b      	ldr	r3, [r3, r2]
 800601e:	2220      	movs	r2, #32
 8006020:	431a      	orrs	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2180      	movs	r1, #128	; 0x80
 8006026:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2280      	movs	r2, #128	; 0x80
 800602c:	589b      	ldr	r3, [r3, r2]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d100      	bne.n	8006034 <HAL_UART_IRQHandler+0x1a4>
 8006032:	e1f7      	b.n	8006424 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006034:	23a4      	movs	r3, #164	; 0xa4
 8006036:	18fb      	adds	r3, r7, r3
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2220      	movs	r2, #32
 800603c:	4013      	ands	r3, r2
 800603e:	d00e      	beq.n	800605e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006040:	23a0      	movs	r3, #160	; 0xa0
 8006042:	18fb      	adds	r3, r7, r3
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2220      	movs	r2, #32
 8006048:	4013      	ands	r3, r2
 800604a:	d008      	beq.n	800605e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006050:	2b00      	cmp	r3, #0
 8006052:	d004      	beq.n	800605e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	0010      	movs	r0, r2
 800605c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2280      	movs	r2, #128	; 0x80
 8006062:	589b      	ldr	r3, [r3, r2]
 8006064:	2194      	movs	r1, #148	; 0x94
 8006066:	187a      	adds	r2, r7, r1
 8006068:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2240      	movs	r2, #64	; 0x40
 8006072:	4013      	ands	r3, r2
 8006074:	2b40      	cmp	r3, #64	; 0x40
 8006076:	d004      	beq.n	8006082 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006078:	187b      	adds	r3, r7, r1
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2228      	movs	r2, #40	; 0x28
 800607e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006080:	d047      	beq.n	8006112 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	0018      	movs	r0, r3
 8006086:	f000 fd93 	bl	8006bb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	2240      	movs	r2, #64	; 0x40
 8006092:	4013      	ands	r3, r2
 8006094:	2b40      	cmp	r3, #64	; 0x40
 8006096:	d137      	bne.n	8006108 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006098:	f3ef 8310 	mrs	r3, PRIMASK
 800609c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800609e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060a0:	2090      	movs	r0, #144	; 0x90
 80060a2:	183a      	adds	r2, r7, r0
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	2301      	movs	r3, #1
 80060a8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060ac:	f383 8810 	msr	PRIMASK, r3
}
 80060b0:	46c0      	nop			; (mov r8, r8)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2140      	movs	r1, #64	; 0x40
 80060be:	438a      	bics	r2, r1
 80060c0:	609a      	str	r2, [r3, #8]
 80060c2:	183b      	adds	r3, r7, r0
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80060ca:	f383 8810 	msr	PRIMASK, r3
}
 80060ce:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d012      	beq.n	80060fe <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060dc:	4a14      	ldr	r2, [pc, #80]	; (8006130 <HAL_UART_IRQHandler+0x2a0>)
 80060de:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e4:	0018      	movs	r0, r3
 80060e6:	f7fc fc85 	bl	80029f4 <HAL_DMA_Abort_IT>
 80060ea:	1e03      	subs	r3, r0, #0
 80060ec:	d01a      	beq.n	8006124 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f8:	0018      	movs	r0, r3
 80060fa:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060fc:	e012      	b.n	8006124 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	0018      	movs	r0, r3
 8006102:	f000 f9a5 	bl	8006450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006106:	e00d      	b.n	8006124 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	0018      	movs	r0, r3
 800610c:	f000 f9a0 	bl	8006450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006110:	e008      	b.n	8006124 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	0018      	movs	r0, r3
 8006116:	f000 f99b 	bl	8006450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2280      	movs	r2, #128	; 0x80
 800611e:	2100      	movs	r1, #0
 8006120:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006122:	e17f      	b.n	8006424 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006124:	46c0      	nop			; (mov r8, r8)
    return;
 8006126:	e17d      	b.n	8006424 <HAL_UART_IRQHandler+0x594>
 8006128:	0000080f 	.word	0x0000080f
 800612c:	04000120 	.word	0x04000120
 8006130:	08006c75 	.word	0x08006c75

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006138:	2b01      	cmp	r3, #1
 800613a:	d000      	beq.n	800613e <HAL_UART_IRQHandler+0x2ae>
 800613c:	e131      	b.n	80063a2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800613e:	23a4      	movs	r3, #164	; 0xa4
 8006140:	18fb      	adds	r3, r7, r3
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2210      	movs	r2, #16
 8006146:	4013      	ands	r3, r2
 8006148:	d100      	bne.n	800614c <HAL_UART_IRQHandler+0x2bc>
 800614a:	e12a      	b.n	80063a2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800614c:	23a0      	movs	r3, #160	; 0xa0
 800614e:	18fb      	adds	r3, r7, r3
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2210      	movs	r2, #16
 8006154:	4013      	ands	r3, r2
 8006156:	d100      	bne.n	800615a <HAL_UART_IRQHandler+0x2ca>
 8006158:	e123      	b.n	80063a2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2210      	movs	r2, #16
 8006160:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	2240      	movs	r2, #64	; 0x40
 800616a:	4013      	ands	r3, r2
 800616c:	2b40      	cmp	r3, #64	; 0x40
 800616e:	d000      	beq.n	8006172 <HAL_UART_IRQHandler+0x2e2>
 8006170:	e09b      	b.n	80062aa <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	217e      	movs	r1, #126	; 0x7e
 800617c:	187b      	adds	r3, r7, r1
 800617e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006180:	187b      	adds	r3, r7, r1
 8006182:	881b      	ldrh	r3, [r3, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d100      	bne.n	800618a <HAL_UART_IRQHandler+0x2fa>
 8006188:	e14e      	b.n	8006428 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2258      	movs	r2, #88	; 0x58
 800618e:	5a9b      	ldrh	r3, [r3, r2]
 8006190:	187a      	adds	r2, r7, r1
 8006192:	8812      	ldrh	r2, [r2, #0]
 8006194:	429a      	cmp	r2, r3
 8006196:	d300      	bcc.n	800619a <HAL_UART_IRQHandler+0x30a>
 8006198:	e146      	b.n	8006428 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	187a      	adds	r2, r7, r1
 800619e:	215a      	movs	r1, #90	; 0x5a
 80061a0:	8812      	ldrh	r2, [r2, #0]
 80061a2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2b20      	cmp	r3, #32
 80061ac:	d06e      	beq.n	800628c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061ae:	f3ef 8310 	mrs	r3, PRIMASK
 80061b2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80061b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80061b8:	2301      	movs	r3, #1
 80061ba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061be:	f383 8810 	msr	PRIMASK, r3
}
 80061c2:	46c0      	nop			; (mov r8, r8)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	499a      	ldr	r1, [pc, #616]	; (8006438 <HAL_UART_IRQHandler+0x5a8>)
 80061d0:	400a      	ands	r2, r1
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061da:	f383 8810 	msr	PRIMASK, r3
}
 80061de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061e0:	f3ef 8310 	mrs	r3, PRIMASK
 80061e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80061e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e8:	677b      	str	r3, [r7, #116]	; 0x74
 80061ea:	2301      	movs	r3, #1
 80061ec:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061f0:	f383 8810 	msr	PRIMASK, r3
}
 80061f4:	46c0      	nop			; (mov r8, r8)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2101      	movs	r1, #1
 8006202:	438a      	bics	r2, r1
 8006204:	609a      	str	r2, [r3, #8]
 8006206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006208:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800620a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800620c:	f383 8810 	msr	PRIMASK, r3
}
 8006210:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006212:	f3ef 8310 	mrs	r3, PRIMASK
 8006216:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006218:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800621a:	673b      	str	r3, [r7, #112]	; 0x70
 800621c:	2301      	movs	r3, #1
 800621e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006222:	f383 8810 	msr	PRIMASK, r3
}
 8006226:	46c0      	nop			; (mov r8, r8)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2140      	movs	r1, #64	; 0x40
 8006234:	438a      	bics	r2, r1
 8006236:	609a      	str	r2, [r3, #8]
 8006238:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800623a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800623e:	f383 8810 	msr	PRIMASK, r3
}
 8006242:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2220      	movs	r2, #32
 8006248:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006250:	f3ef 8310 	mrs	r3, PRIMASK
 8006254:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006256:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006258:	66fb      	str	r3, [r7, #108]	; 0x6c
 800625a:	2301      	movs	r3, #1
 800625c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006260:	f383 8810 	msr	PRIMASK, r3
}
 8006264:	46c0      	nop			; (mov r8, r8)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2110      	movs	r1, #16
 8006272:	438a      	bics	r2, r1
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006278:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800627a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800627c:	f383 8810 	msr	PRIMASK, r3
}
 8006280:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006286:	0018      	movs	r0, r3
 8006288:	f7fc fb7c 	bl	8002984 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2258      	movs	r2, #88	; 0x58
 8006290:	5a9a      	ldrh	r2, [r3, r2]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	215a      	movs	r1, #90	; 0x5a
 8006296:	5a5b      	ldrh	r3, [r3, r1]
 8006298:	b29b      	uxth	r3, r3
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	b29a      	uxth	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	0011      	movs	r1, r2
 80062a2:	0018      	movs	r0, r3
 80062a4:	f000 f8dc 	bl	8006460 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80062a8:	e0be      	b.n	8006428 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2258      	movs	r2, #88	; 0x58
 80062ae:	5a99      	ldrh	r1, [r3, r2]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	225a      	movs	r2, #90	; 0x5a
 80062b4:	5a9b      	ldrh	r3, [r3, r2]
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	208e      	movs	r0, #142	; 0x8e
 80062ba:	183b      	adds	r3, r7, r0
 80062bc:	1a8a      	subs	r2, r1, r2
 80062be:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	225a      	movs	r2, #90	; 0x5a
 80062c4:	5a9b      	ldrh	r3, [r3, r2]
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d100      	bne.n	80062ce <HAL_UART_IRQHandler+0x43e>
 80062cc:	e0ae      	b.n	800642c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80062ce:	183b      	adds	r3, r7, r0
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d100      	bne.n	80062d8 <HAL_UART_IRQHandler+0x448>
 80062d6:	e0a9      	b.n	800642c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062d8:	f3ef 8310 	mrs	r3, PRIMASK
 80062dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80062de:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062e0:	2488      	movs	r4, #136	; 0x88
 80062e2:	193a      	adds	r2, r7, r4
 80062e4:	6013      	str	r3, [r2, #0]
 80062e6:	2301      	movs	r3, #1
 80062e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f383 8810 	msr	PRIMASK, r3
}
 80062f0:	46c0      	nop			; (mov r8, r8)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	494f      	ldr	r1, [pc, #316]	; (800643c <HAL_UART_IRQHandler+0x5ac>)
 80062fe:	400a      	ands	r2, r1
 8006300:	601a      	str	r2, [r3, #0]
 8006302:	193b      	adds	r3, r7, r4
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f383 8810 	msr	PRIMASK, r3
}
 800630e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006310:	f3ef 8310 	mrs	r3, PRIMASK
 8006314:	61bb      	str	r3, [r7, #24]
  return(result);
 8006316:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006318:	2484      	movs	r4, #132	; 0x84
 800631a:	193a      	adds	r2, r7, r4
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	2301      	movs	r3, #1
 8006320:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	f383 8810 	msr	PRIMASK, r3
}
 8006328:	46c0      	nop			; (mov r8, r8)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2101      	movs	r1, #1
 8006336:	438a      	bics	r2, r1
 8006338:	609a      	str	r2, [r3, #8]
 800633a:	193b      	adds	r3, r7, r4
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	f383 8810 	msr	PRIMASK, r3
}
 8006346:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2220      	movs	r2, #32
 800634c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800635a:	f3ef 8310 	mrs	r3, PRIMASK
 800635e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006362:	2480      	movs	r4, #128	; 0x80
 8006364:	193a      	adds	r2, r7, r4
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	2301      	movs	r3, #1
 800636a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800636c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636e:	f383 8810 	msr	PRIMASK, r3
}
 8006372:	46c0      	nop			; (mov r8, r8)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2110      	movs	r1, #16
 8006380:	438a      	bics	r2, r1
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	193b      	adds	r3, r7, r4
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800638a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638c:	f383 8810 	msr	PRIMASK, r3
}
 8006390:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006392:	183b      	adds	r3, r7, r0
 8006394:	881a      	ldrh	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	0011      	movs	r1, r2
 800639a:	0018      	movs	r0, r3
 800639c:	f000 f860 	bl	8006460 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80063a0:	e044      	b.n	800642c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80063a2:	23a4      	movs	r3, #164	; 0xa4
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	2380      	movs	r3, #128	; 0x80
 80063aa:	035b      	lsls	r3, r3, #13
 80063ac:	4013      	ands	r3, r2
 80063ae:	d010      	beq.n	80063d2 <HAL_UART_IRQHandler+0x542>
 80063b0:	239c      	movs	r3, #156	; 0x9c
 80063b2:	18fb      	adds	r3, r7, r3
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	2380      	movs	r3, #128	; 0x80
 80063b8:	03db      	lsls	r3, r3, #15
 80063ba:	4013      	ands	r3, r2
 80063bc:	d009      	beq.n	80063d2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2280      	movs	r2, #128	; 0x80
 80063c4:	0352      	lsls	r2, r2, #13
 80063c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	0018      	movs	r0, r3
 80063cc:	f000 fdfc 	bl	8006fc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063d0:	e02f      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80063d2:	23a4      	movs	r3, #164	; 0xa4
 80063d4:	18fb      	adds	r3, r7, r3
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2280      	movs	r2, #128	; 0x80
 80063da:	4013      	ands	r3, r2
 80063dc:	d00f      	beq.n	80063fe <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80063de:	23a0      	movs	r3, #160	; 0xa0
 80063e0:	18fb      	adds	r3, r7, r3
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2280      	movs	r2, #128	; 0x80
 80063e6:	4013      	ands	r3, r2
 80063e8:	d009      	beq.n	80063fe <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d01e      	beq.n	8006430 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	0010      	movs	r0, r2
 80063fa:	4798      	blx	r3
    }
    return;
 80063fc:	e018      	b.n	8006430 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80063fe:	23a4      	movs	r3, #164	; 0xa4
 8006400:	18fb      	adds	r3, r7, r3
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2240      	movs	r2, #64	; 0x40
 8006406:	4013      	ands	r3, r2
 8006408:	d013      	beq.n	8006432 <HAL_UART_IRQHandler+0x5a2>
 800640a:	23a0      	movs	r3, #160	; 0xa0
 800640c:	18fb      	adds	r3, r7, r3
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2240      	movs	r2, #64	; 0x40
 8006412:	4013      	ands	r3, r2
 8006414:	d00d      	beq.n	8006432 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	0018      	movs	r0, r3
 800641a:	f000 fc42 	bl	8006ca2 <UART_EndTransmit_IT>
    return;
 800641e:	e008      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006420:	46c0      	nop			; (mov r8, r8)
 8006422:	e006      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006424:	46c0      	nop			; (mov r8, r8)
 8006426:	e004      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006428:	46c0      	nop			; (mov r8, r8)
 800642a:	e002      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
      return;
 800642c:	46c0      	nop			; (mov r8, r8)
 800642e:	e000      	b.n	8006432 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006430:	46c0      	nop			; (mov r8, r8)
  }

}
 8006432:	46bd      	mov	sp, r7
 8006434:	b02b      	add	sp, #172	; 0xac
 8006436:	bd90      	pop	{r4, r7, pc}
 8006438:	fffffeff 	.word	0xfffffeff
 800643c:	fffffedf 	.word	0xfffffedf

08006440 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006448:	46c0      	nop			; (mov r8, r8)
 800644a:	46bd      	mov	sp, r7
 800644c:	b002      	add	sp, #8
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006458:	46c0      	nop			; (mov r8, r8)
 800645a:	46bd      	mov	sp, r7
 800645c:	b002      	add	sp, #8
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	000a      	movs	r2, r1
 800646a:	1cbb      	adds	r3, r7, #2
 800646c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800646e:	46c0      	nop			; (mov r8, r8)
 8006470:	46bd      	mov	sp, r7
 8006472:	b002      	add	sp, #8
 8006474:	bd80      	pop	{r7, pc}
	...

08006478 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b088      	sub	sp, #32
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006480:	231e      	movs	r3, #30
 8006482:	18fb      	adds	r3, r7, r3
 8006484:	2200      	movs	r2, #0
 8006486:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	431a      	orrs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	431a      	orrs	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	4313      	orrs	r3, r2
 800649e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a8d      	ldr	r2, [pc, #564]	; (80066dc <UART_SetConfig+0x264>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	0019      	movs	r1, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	4a88      	ldr	r2, [pc, #544]	; (80066e0 <UART_SetConfig+0x268>)
 80064be:	4013      	ands	r3, r2
 80064c0:	0019      	movs	r1, r3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	430a      	orrs	r2, r1
 80064cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	4a7f      	ldr	r2, [pc, #508]	; (80066e4 <UART_SetConfig+0x26c>)
 80064e6:	4013      	ands	r3, r2
 80064e8:	0019      	movs	r1, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a7b      	ldr	r2, [pc, #492]	; (80066e8 <UART_SetConfig+0x270>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d127      	bne.n	800654e <UART_SetConfig+0xd6>
 80064fe:	4b7b      	ldr	r3, [pc, #492]	; (80066ec <UART_SetConfig+0x274>)
 8006500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006502:	2203      	movs	r2, #3
 8006504:	4013      	ands	r3, r2
 8006506:	2b03      	cmp	r3, #3
 8006508:	d00d      	beq.n	8006526 <UART_SetConfig+0xae>
 800650a:	d81b      	bhi.n	8006544 <UART_SetConfig+0xcc>
 800650c:	2b02      	cmp	r3, #2
 800650e:	d014      	beq.n	800653a <UART_SetConfig+0xc2>
 8006510:	d818      	bhi.n	8006544 <UART_SetConfig+0xcc>
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <UART_SetConfig+0xa4>
 8006516:	2b01      	cmp	r3, #1
 8006518:	d00a      	beq.n	8006530 <UART_SetConfig+0xb8>
 800651a:	e013      	b.n	8006544 <UART_SetConfig+0xcc>
 800651c:	231f      	movs	r3, #31
 800651e:	18fb      	adds	r3, r7, r3
 8006520:	2200      	movs	r2, #0
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	e021      	b.n	800656a <UART_SetConfig+0xf2>
 8006526:	231f      	movs	r3, #31
 8006528:	18fb      	adds	r3, r7, r3
 800652a:	2202      	movs	r2, #2
 800652c:	701a      	strb	r2, [r3, #0]
 800652e:	e01c      	b.n	800656a <UART_SetConfig+0xf2>
 8006530:	231f      	movs	r3, #31
 8006532:	18fb      	adds	r3, r7, r3
 8006534:	2204      	movs	r2, #4
 8006536:	701a      	strb	r2, [r3, #0]
 8006538:	e017      	b.n	800656a <UART_SetConfig+0xf2>
 800653a:	231f      	movs	r3, #31
 800653c:	18fb      	adds	r3, r7, r3
 800653e:	2208      	movs	r2, #8
 8006540:	701a      	strb	r2, [r3, #0]
 8006542:	e012      	b.n	800656a <UART_SetConfig+0xf2>
 8006544:	231f      	movs	r3, #31
 8006546:	18fb      	adds	r3, r7, r3
 8006548:	2210      	movs	r2, #16
 800654a:	701a      	strb	r2, [r3, #0]
 800654c:	e00d      	b.n	800656a <UART_SetConfig+0xf2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a67      	ldr	r2, [pc, #412]	; (80066f0 <UART_SetConfig+0x278>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d104      	bne.n	8006562 <UART_SetConfig+0xea>
 8006558:	231f      	movs	r3, #31
 800655a:	18fb      	adds	r3, r7, r3
 800655c:	2200      	movs	r2, #0
 800655e:	701a      	strb	r2, [r3, #0]
 8006560:	e003      	b.n	800656a <UART_SetConfig+0xf2>
 8006562:	231f      	movs	r3, #31
 8006564:	18fb      	adds	r3, r7, r3
 8006566:	2210      	movs	r2, #16
 8006568:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	69da      	ldr	r2, [r3, #28]
 800656e:	2380      	movs	r3, #128	; 0x80
 8006570:	021b      	lsls	r3, r3, #8
 8006572:	429a      	cmp	r2, r3
 8006574:	d15d      	bne.n	8006632 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8006576:	231f      	movs	r3, #31
 8006578:	18fb      	adds	r3, r7, r3
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d015      	beq.n	80065ac <UART_SetConfig+0x134>
 8006580:	dc18      	bgt.n	80065b4 <UART_SetConfig+0x13c>
 8006582:	2b04      	cmp	r3, #4
 8006584:	d00d      	beq.n	80065a2 <UART_SetConfig+0x12a>
 8006586:	dc15      	bgt.n	80065b4 <UART_SetConfig+0x13c>
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <UART_SetConfig+0x11a>
 800658c:	2b02      	cmp	r3, #2
 800658e:	d005      	beq.n	800659c <UART_SetConfig+0x124>
 8006590:	e010      	b.n	80065b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006592:	f7fd fe95 	bl	80042c0 <HAL_RCC_GetPCLK1Freq>
 8006596:	0003      	movs	r3, r0
 8006598:	61bb      	str	r3, [r7, #24]
        break;
 800659a:	e012      	b.n	80065c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800659c:	4b55      	ldr	r3, [pc, #340]	; (80066f4 <UART_SetConfig+0x27c>)
 800659e:	61bb      	str	r3, [r7, #24]
        break;
 80065a0:	e00f      	b.n	80065c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065a2:	f7fd fe1f 	bl	80041e4 <HAL_RCC_GetSysClockFreq>
 80065a6:	0003      	movs	r3, r0
 80065a8:	61bb      	str	r3, [r7, #24]
        break;
 80065aa:	e00a      	b.n	80065c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ac:	2380      	movs	r3, #128	; 0x80
 80065ae:	021b      	lsls	r3, r3, #8
 80065b0:	61bb      	str	r3, [r7, #24]
        break;
 80065b2:	e006      	b.n	80065c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80065b4:	2300      	movs	r3, #0
 80065b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065b8:	231e      	movs	r3, #30
 80065ba:	18fb      	adds	r3, r7, r3
 80065bc:	2201      	movs	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
        break;
 80065c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d100      	bne.n	80065ca <UART_SetConfig+0x152>
 80065c8:	e07b      	b.n	80066c2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	005a      	lsls	r2, r3, #1
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	085b      	lsrs	r3, r3, #1
 80065d4:	18d2      	adds	r2, r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	0019      	movs	r1, r3
 80065dc:	0010      	movs	r0, r2
 80065de:	f7f9 fd93 	bl	8000108 <__udivsi3>
 80065e2:	0003      	movs	r3, r0
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	2b0f      	cmp	r3, #15
 80065ec:	d91c      	bls.n	8006628 <UART_SetConfig+0x1b0>
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	2380      	movs	r3, #128	; 0x80
 80065f2:	025b      	lsls	r3, r3, #9
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d217      	bcs.n	8006628 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	200e      	movs	r0, #14
 80065fe:	183b      	adds	r3, r7, r0
 8006600:	210f      	movs	r1, #15
 8006602:	438a      	bics	r2, r1
 8006604:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	085b      	lsrs	r3, r3, #1
 800660a:	b29b      	uxth	r3, r3
 800660c:	2207      	movs	r2, #7
 800660e:	4013      	ands	r3, r2
 8006610:	b299      	uxth	r1, r3
 8006612:	183b      	adds	r3, r7, r0
 8006614:	183a      	adds	r2, r7, r0
 8006616:	8812      	ldrh	r2, [r2, #0]
 8006618:	430a      	orrs	r2, r1
 800661a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	183a      	adds	r2, r7, r0
 8006622:	8812      	ldrh	r2, [r2, #0]
 8006624:	60da      	str	r2, [r3, #12]
 8006626:	e04c      	b.n	80066c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8006628:	231e      	movs	r3, #30
 800662a:	18fb      	adds	r3, r7, r3
 800662c:	2201      	movs	r2, #1
 800662e:	701a      	strb	r2, [r3, #0]
 8006630:	e047      	b.n	80066c2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006632:	231f      	movs	r3, #31
 8006634:	18fb      	adds	r3, r7, r3
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	2b08      	cmp	r3, #8
 800663a:	d015      	beq.n	8006668 <UART_SetConfig+0x1f0>
 800663c:	dc18      	bgt.n	8006670 <UART_SetConfig+0x1f8>
 800663e:	2b04      	cmp	r3, #4
 8006640:	d00d      	beq.n	800665e <UART_SetConfig+0x1e6>
 8006642:	dc15      	bgt.n	8006670 <UART_SetConfig+0x1f8>
 8006644:	2b00      	cmp	r3, #0
 8006646:	d002      	beq.n	800664e <UART_SetConfig+0x1d6>
 8006648:	2b02      	cmp	r3, #2
 800664a:	d005      	beq.n	8006658 <UART_SetConfig+0x1e0>
 800664c:	e010      	b.n	8006670 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800664e:	f7fd fe37 	bl	80042c0 <HAL_RCC_GetPCLK1Freq>
 8006652:	0003      	movs	r3, r0
 8006654:	61bb      	str	r3, [r7, #24]
        break;
 8006656:	e012      	b.n	800667e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006658:	4b26      	ldr	r3, [pc, #152]	; (80066f4 <UART_SetConfig+0x27c>)
 800665a:	61bb      	str	r3, [r7, #24]
        break;
 800665c:	e00f      	b.n	800667e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800665e:	f7fd fdc1 	bl	80041e4 <HAL_RCC_GetSysClockFreq>
 8006662:	0003      	movs	r3, r0
 8006664:	61bb      	str	r3, [r7, #24]
        break;
 8006666:	e00a      	b.n	800667e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006668:	2380      	movs	r3, #128	; 0x80
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	61bb      	str	r3, [r7, #24]
        break;
 800666e:	e006      	b.n	800667e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006674:	231e      	movs	r3, #30
 8006676:	18fb      	adds	r3, r7, r3
 8006678:	2201      	movs	r2, #1
 800667a:	701a      	strb	r2, [r3, #0]
        break;
 800667c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d01e      	beq.n	80066c2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	085a      	lsrs	r2, r3, #1
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	18d2      	adds	r2, r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	0019      	movs	r1, r3
 8006694:	0010      	movs	r0, r2
 8006696:	f7f9 fd37 	bl	8000108 <__udivsi3>
 800669a:	0003      	movs	r3, r0
 800669c:	b29b      	uxth	r3, r3
 800669e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	2b0f      	cmp	r3, #15
 80066a4:	d909      	bls.n	80066ba <UART_SetConfig+0x242>
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	2380      	movs	r3, #128	; 0x80
 80066aa:	025b      	lsls	r3, r3, #9
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d204      	bcs.n	80066ba <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	60da      	str	r2, [r3, #12]
 80066b8:	e003      	b.n	80066c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80066ba:	231e      	movs	r3, #30
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	2201      	movs	r2, #1
 80066c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80066ce:	231e      	movs	r3, #30
 80066d0:	18fb      	adds	r3, r7, r3
 80066d2:	781b      	ldrb	r3, [r3, #0]
}
 80066d4:	0018      	movs	r0, r3
 80066d6:	46bd      	mov	sp, r7
 80066d8:	b008      	add	sp, #32
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	ffff69f3 	.word	0xffff69f3
 80066e0:	ffffcfff 	.word	0xffffcfff
 80066e4:	fffff4ff 	.word	0xfffff4ff
 80066e8:	40013800 	.word	0x40013800
 80066ec:	40021000 	.word	0x40021000
 80066f0:	40004400 	.word	0x40004400
 80066f4:	007a1200 	.word	0x007a1200

080066f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006704:	2201      	movs	r2, #1
 8006706:	4013      	ands	r3, r2
 8006708:	d00b      	beq.n	8006722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	4a4a      	ldr	r2, [pc, #296]	; (800683c <UART_AdvFeatureConfig+0x144>)
 8006712:	4013      	ands	r3, r2
 8006714:	0019      	movs	r1, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	430a      	orrs	r2, r1
 8006720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	2202      	movs	r2, #2
 8006728:	4013      	ands	r3, r2
 800672a:	d00b      	beq.n	8006744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4a43      	ldr	r2, [pc, #268]	; (8006840 <UART_AdvFeatureConfig+0x148>)
 8006734:	4013      	ands	r3, r2
 8006736:	0019      	movs	r1, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	430a      	orrs	r2, r1
 8006742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006748:	2204      	movs	r2, #4
 800674a:	4013      	ands	r3, r2
 800674c:	d00b      	beq.n	8006766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	4a3b      	ldr	r2, [pc, #236]	; (8006844 <UART_AdvFeatureConfig+0x14c>)
 8006756:	4013      	ands	r3, r2
 8006758:	0019      	movs	r1, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	430a      	orrs	r2, r1
 8006764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676a:	2208      	movs	r2, #8
 800676c:	4013      	ands	r3, r2
 800676e:	d00b      	beq.n	8006788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	4a34      	ldr	r2, [pc, #208]	; (8006848 <UART_AdvFeatureConfig+0x150>)
 8006778:	4013      	ands	r3, r2
 800677a:	0019      	movs	r1, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	430a      	orrs	r2, r1
 8006786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678c:	2210      	movs	r2, #16
 800678e:	4013      	ands	r3, r2
 8006790:	d00b      	beq.n	80067aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	4a2c      	ldr	r2, [pc, #176]	; (800684c <UART_AdvFeatureConfig+0x154>)
 800679a:	4013      	ands	r3, r2
 800679c:	0019      	movs	r1, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ae:	2220      	movs	r2, #32
 80067b0:	4013      	ands	r3, r2
 80067b2:	d00b      	beq.n	80067cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	4a25      	ldr	r2, [pc, #148]	; (8006850 <UART_AdvFeatureConfig+0x158>)
 80067bc:	4013      	ands	r3, r2
 80067be:	0019      	movs	r1, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	430a      	orrs	r2, r1
 80067ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d0:	2240      	movs	r2, #64	; 0x40
 80067d2:	4013      	ands	r3, r2
 80067d4:	d01d      	beq.n	8006812 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	4a1d      	ldr	r2, [pc, #116]	; (8006854 <UART_AdvFeatureConfig+0x15c>)
 80067de:	4013      	ands	r3, r2
 80067e0:	0019      	movs	r1, r3
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	430a      	orrs	r2, r1
 80067ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067f2:	2380      	movs	r3, #128	; 0x80
 80067f4:	035b      	lsls	r3, r3, #13
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d10b      	bne.n	8006812 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4a15      	ldr	r2, [pc, #84]	; (8006858 <UART_AdvFeatureConfig+0x160>)
 8006802:	4013      	ands	r3, r2
 8006804:	0019      	movs	r1, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	2280      	movs	r2, #128	; 0x80
 8006818:	4013      	ands	r3, r2
 800681a:	d00b      	beq.n	8006834 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	4a0e      	ldr	r2, [pc, #56]	; (800685c <UART_AdvFeatureConfig+0x164>)
 8006824:	4013      	ands	r3, r2
 8006826:	0019      	movs	r1, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	605a      	str	r2, [r3, #4]
  }
}
 8006834:	46c0      	nop			; (mov r8, r8)
 8006836:	46bd      	mov	sp, r7
 8006838:	b002      	add	sp, #8
 800683a:	bd80      	pop	{r7, pc}
 800683c:	fffdffff 	.word	0xfffdffff
 8006840:	fffeffff 	.word	0xfffeffff
 8006844:	fffbffff 	.word	0xfffbffff
 8006848:	ffff7fff 	.word	0xffff7fff
 800684c:	ffffefff 	.word	0xffffefff
 8006850:	ffffdfff 	.word	0xffffdfff
 8006854:	ffefffff 	.word	0xffefffff
 8006858:	ff9fffff 	.word	0xff9fffff
 800685c:	fff7ffff 	.word	0xfff7ffff

08006860 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b086      	sub	sp, #24
 8006864:	af02      	add	r7, sp, #8
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2280      	movs	r2, #128	; 0x80
 800686c:	2100      	movs	r1, #0
 800686e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006870:	f7fb fa68 	bl	8001d44 <HAL_GetTick>
 8006874:	0003      	movs	r3, r0
 8006876:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2208      	movs	r2, #8
 8006880:	4013      	ands	r3, r2
 8006882:	2b08      	cmp	r3, #8
 8006884:	d10c      	bne.n	80068a0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2280      	movs	r2, #128	; 0x80
 800688a:	0391      	lsls	r1, r2, #14
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	4a17      	ldr	r2, [pc, #92]	; (80068ec <UART_CheckIdleState+0x8c>)
 8006890:	9200      	str	r2, [sp, #0]
 8006892:	2200      	movs	r2, #0
 8006894:	f000 f82c 	bl	80068f0 <UART_WaitOnFlagUntilTimeout>
 8006898:	1e03      	subs	r3, r0, #0
 800689a:	d001      	beq.n	80068a0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e021      	b.n	80068e4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2204      	movs	r2, #4
 80068a8:	4013      	ands	r3, r2
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	d10c      	bne.n	80068c8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2280      	movs	r2, #128	; 0x80
 80068b2:	03d1      	lsls	r1, r2, #15
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	4a0d      	ldr	r2, [pc, #52]	; (80068ec <UART_CheckIdleState+0x8c>)
 80068b8:	9200      	str	r2, [sp, #0]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f000 f818 	bl	80068f0 <UART_WaitOnFlagUntilTimeout>
 80068c0:	1e03      	subs	r3, r0, #0
 80068c2:	d001      	beq.n	80068c8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e00d      	b.n	80068e4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2220      	movs	r2, #32
 80068cc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2274      	movs	r2, #116	; 0x74
 80068de:	2100      	movs	r1, #0
 80068e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	0018      	movs	r0, r3
 80068e6:	46bd      	mov	sp, r7
 80068e8:	b004      	add	sp, #16
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	01ffffff 	.word	0x01ffffff

080068f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b094      	sub	sp, #80	; 0x50
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	603b      	str	r3, [r7, #0]
 80068fc:	1dfb      	adds	r3, r7, #7
 80068fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006900:	e0a3      	b.n	8006a4a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006904:	3301      	adds	r3, #1
 8006906:	d100      	bne.n	800690a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006908:	e09f      	b.n	8006a4a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800690a:	f7fb fa1b 	bl	8001d44 <HAL_GetTick>
 800690e:	0002      	movs	r2, r0
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006916:	429a      	cmp	r2, r3
 8006918:	d302      	bcc.n	8006920 <UART_WaitOnFlagUntilTimeout+0x30>
 800691a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800691c:	2b00      	cmp	r3, #0
 800691e:	d13d      	bne.n	800699c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006920:	f3ef 8310 	mrs	r3, PRIMASK
 8006924:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006926:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006928:	647b      	str	r3, [r7, #68]	; 0x44
 800692a:	2301      	movs	r3, #1
 800692c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800692e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006930:	f383 8810 	msr	PRIMASK, r3
}
 8006934:	46c0      	nop			; (mov r8, r8)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	494c      	ldr	r1, [pc, #304]	; (8006a74 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006942:	400a      	ands	r2, r1
 8006944:	601a      	str	r2, [r3, #0]
 8006946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006948:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800694a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694c:	f383 8810 	msr	PRIMASK, r3
}
 8006950:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006952:	f3ef 8310 	mrs	r3, PRIMASK
 8006956:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800695a:	643b      	str	r3, [r7, #64]	; 0x40
 800695c:	2301      	movs	r3, #1
 800695e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006962:	f383 8810 	msr	PRIMASK, r3
}
 8006966:	46c0      	nop			; (mov r8, r8)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	689a      	ldr	r2, [r3, #8]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2101      	movs	r1, #1
 8006974:	438a      	bics	r2, r1
 8006976:	609a      	str	r2, [r3, #8]
 8006978:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800697a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800697e:	f383 8810 	msr	PRIMASK, r3
}
 8006982:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2220      	movs	r2, #32
 8006988:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2220      	movs	r2, #32
 800698e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2274      	movs	r2, #116	; 0x74
 8006994:	2100      	movs	r1, #0
 8006996:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e067      	b.n	8006a6c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2204      	movs	r2, #4
 80069a4:	4013      	ands	r3, r2
 80069a6:	d050      	beq.n	8006a4a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	69da      	ldr	r2, [r3, #28]
 80069ae:	2380      	movs	r3, #128	; 0x80
 80069b0:	011b      	lsls	r3, r3, #4
 80069b2:	401a      	ands	r2, r3
 80069b4:	2380      	movs	r3, #128	; 0x80
 80069b6:	011b      	lsls	r3, r3, #4
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d146      	bne.n	8006a4a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2280      	movs	r2, #128	; 0x80
 80069c2:	0112      	lsls	r2, r2, #4
 80069c4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069c6:	f3ef 8310 	mrs	r3, PRIMASK
 80069ca:	613b      	str	r3, [r7, #16]
  return(result);
 80069cc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069d0:	2301      	movs	r3, #1
 80069d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f383 8810 	msr	PRIMASK, r3
}
 80069da:	46c0      	nop			; (mov r8, r8)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4923      	ldr	r1, [pc, #140]	; (8006a74 <UART_WaitOnFlagUntilTimeout+0x184>)
 80069e8:	400a      	ands	r2, r1
 80069ea:	601a      	str	r2, [r3, #0]
 80069ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	f383 8810 	msr	PRIMASK, r3
}
 80069f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069f8:	f3ef 8310 	mrs	r3, PRIMASK
 80069fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80069fe:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a00:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a02:	2301      	movs	r3, #1
 8006a04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	f383 8810 	msr	PRIMASK, r3
}
 8006a0c:	46c0      	nop			; (mov r8, r8)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689a      	ldr	r2, [r3, #8]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2101      	movs	r1, #1
 8006a1a:	438a      	bics	r2, r1
 8006a1c:	609a      	str	r2, [r3, #8]
 8006a1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a20:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a24:	f383 8810 	msr	PRIMASK, r3
}
 8006a28:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2220      	movs	r2, #32
 8006a34:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2280      	movs	r2, #128	; 0x80
 8006a3a:	2120      	movs	r1, #32
 8006a3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2274      	movs	r2, #116	; 0x74
 8006a42:	2100      	movs	r1, #0
 8006a44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e010      	b.n	8006a6c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	4013      	ands	r3, r2
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	425a      	negs	r2, r3
 8006a5a:	4153      	adcs	r3, r2
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	001a      	movs	r2, r3
 8006a60:	1dfb      	adds	r3, r7, #7
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d100      	bne.n	8006a6a <UART_WaitOnFlagUntilTimeout+0x17a>
 8006a68:	e74b      	b.n	8006902 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	0018      	movs	r0, r3
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	b014      	add	sp, #80	; 0x50
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	fffffe5f 	.word	0xfffffe5f

08006a78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08c      	sub	sp, #48	; 0x30
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	1dbb      	adds	r3, r7, #6
 8006a84:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	68ba      	ldr	r2, [r7, #8]
 8006a8a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	1dba      	adds	r2, r7, #6
 8006a90:	2158      	movs	r1, #88	; 0x58
 8006a92:	8812      	ldrh	r2, [r2, #0]
 8006a94:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	1dba      	adds	r2, r7, #6
 8006a9a:	215a      	movs	r1, #90	; 0x5a
 8006a9c:	8812      	ldrh	r2, [r2, #0]
 8006a9e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	689a      	ldr	r2, [r3, #8]
 8006aaa:	2380      	movs	r3, #128	; 0x80
 8006aac:	015b      	lsls	r3, r3, #5
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d10d      	bne.n	8006ace <UART_Start_Receive_IT+0x56>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d104      	bne.n	8006ac4 <UART_Start_Receive_IT+0x4c>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	225c      	movs	r2, #92	; 0x5c
 8006abe:	4939      	ldr	r1, [pc, #228]	; (8006ba4 <UART_Start_Receive_IT+0x12c>)
 8006ac0:	5299      	strh	r1, [r3, r2]
 8006ac2:	e01a      	b.n	8006afa <UART_Start_Receive_IT+0x82>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	225c      	movs	r2, #92	; 0x5c
 8006ac8:	21ff      	movs	r1, #255	; 0xff
 8006aca:	5299      	strh	r1, [r3, r2]
 8006acc:	e015      	b.n	8006afa <UART_Start_Receive_IT+0x82>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10d      	bne.n	8006af2 <UART_Start_Receive_IT+0x7a>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d104      	bne.n	8006ae8 <UART_Start_Receive_IT+0x70>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	225c      	movs	r2, #92	; 0x5c
 8006ae2:	21ff      	movs	r1, #255	; 0xff
 8006ae4:	5299      	strh	r1, [r3, r2]
 8006ae6:	e008      	b.n	8006afa <UART_Start_Receive_IT+0x82>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	225c      	movs	r2, #92	; 0x5c
 8006aec:	217f      	movs	r1, #127	; 0x7f
 8006aee:	5299      	strh	r1, [r3, r2]
 8006af0:	e003      	b.n	8006afa <UART_Start_Receive_IT+0x82>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	225c      	movs	r2, #92	; 0x5c
 8006af6:	2100      	movs	r1, #0
 8006af8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2280      	movs	r2, #128	; 0x80
 8006afe:	2100      	movs	r1, #0
 8006b00:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2222      	movs	r2, #34	; 0x22
 8006b06:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b08:	f3ef 8310 	mrs	r3, PRIMASK
 8006b0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8006b0e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b12:	2301      	movs	r3, #1
 8006b14:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	f383 8810 	msr	PRIMASK, r3
}
 8006b1c:	46c0      	nop			; (mov r8, r8)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689a      	ldr	r2, [r3, #8]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2101      	movs	r1, #1
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	609a      	str	r2, [r3, #8]
 8006b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b34:	f383 8810 	msr	PRIMASK, r3
}
 8006b38:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	689a      	ldr	r2, [r3, #8]
 8006b3e:	2380      	movs	r3, #128	; 0x80
 8006b40:	015b      	lsls	r3, r3, #5
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d107      	bne.n	8006b56 <UART_Start_Receive_IT+0xde>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d103      	bne.n	8006b56 <UART_Start_Receive_IT+0xde>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	4a15      	ldr	r2, [pc, #84]	; (8006ba8 <UART_Start_Receive_IT+0x130>)
 8006b52:	665a      	str	r2, [r3, #100]	; 0x64
 8006b54:	e002      	b.n	8006b5c <UART_Start_Receive_IT+0xe4>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	4a14      	ldr	r2, [pc, #80]	; (8006bac <UART_Start_Receive_IT+0x134>)
 8006b5a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2274      	movs	r2, #116	; 0x74
 8006b60:	2100      	movs	r1, #0
 8006b62:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b64:	f3ef 8310 	mrs	r3, PRIMASK
 8006b68:	613b      	str	r3, [r7, #16]
  return(result);
 8006b6a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006b6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b6e:	2301      	movs	r3, #1
 8006b70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f383 8810 	msr	PRIMASK, r3
}
 8006b78:	46c0      	nop			; (mov r8, r8)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2190      	movs	r1, #144	; 0x90
 8006b86:	0049      	lsls	r1, r1, #1
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	f383 8810 	msr	PRIMASK, r3
}
 8006b96:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	b00c      	add	sp, #48	; 0x30
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	000001ff 	.word	0x000001ff
 8006ba8:	08006e61 	.word	0x08006e61
 8006bac:	08006cf9 	.word	0x08006cf9

08006bb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08e      	sub	sp, #56	; 0x38
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bb8:	f3ef 8310 	mrs	r3, PRIMASK
 8006bbc:	617b      	str	r3, [r7, #20]
  return(result);
 8006bbe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bc0:	637b      	str	r3, [r7, #52]	; 0x34
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	f383 8810 	msr	PRIMASK, r3
}
 8006bcc:	46c0      	nop			; (mov r8, r8)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4925      	ldr	r1, [pc, #148]	; (8006c70 <UART_EndRxTransfer+0xc0>)
 8006bda:	400a      	ands	r2, r1
 8006bdc:	601a      	str	r2, [r3, #0]
 8006bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006be0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	f383 8810 	msr	PRIMASK, r3
}
 8006be8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bea:	f3ef 8310 	mrs	r3, PRIMASK
 8006bee:	623b      	str	r3, [r7, #32]
  return(result);
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf2:	633b      	str	r3, [r7, #48]	; 0x30
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	f383 8810 	msr	PRIMASK, r3
}
 8006bfe:	46c0      	nop			; (mov r8, r8)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	689a      	ldr	r2, [r3, #8]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2101      	movs	r1, #1
 8006c0c:	438a      	bics	r2, r1
 8006c0e:	609a      	str	r2, [r3, #8]
 8006c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c12:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c16:	f383 8810 	msr	PRIMASK, r3
}
 8006c1a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d118      	bne.n	8006c56 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c24:	f3ef 8310 	mrs	r3, PRIMASK
 8006c28:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c2a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c2e:	2301      	movs	r3, #1
 8006c30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f383 8810 	msr	PRIMASK, r3
}
 8006c38:	46c0      	nop			; (mov r8, r8)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2110      	movs	r1, #16
 8006c46:	438a      	bics	r2, r1
 8006c48:	601a      	str	r2, [r3, #0]
 8006c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	f383 8810 	msr	PRIMASK, r3
}
 8006c54:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006c68:	46c0      	nop			; (mov r8, r8)
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	b00e      	add	sp, #56	; 0x38
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	fffffedf 	.word	0xfffffedf

08006c74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	225a      	movs	r2, #90	; 0x5a
 8006c86:	2100      	movs	r1, #0
 8006c88:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2252      	movs	r2, #82	; 0x52
 8006c8e:	2100      	movs	r1, #0
 8006c90:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	0018      	movs	r0, r3
 8006c96:	f7ff fbdb 	bl	8006450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c9a:	46c0      	nop			; (mov r8, r8)
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	b004      	add	sp, #16
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b086      	sub	sp, #24
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006caa:	f3ef 8310 	mrs	r3, PRIMASK
 8006cae:	60bb      	str	r3, [r7, #8]
  return(result);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006cb2:	617b      	str	r3, [r7, #20]
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f383 8810 	msr	PRIMASK, r3
}
 8006cbe:	46c0      	nop			; (mov r8, r8)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2140      	movs	r1, #64	; 0x40
 8006ccc:	438a      	bics	r2, r1
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f383 8810 	msr	PRIMASK, r3
}
 8006cda:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	0018      	movs	r0, r3
 8006cec:	f7ff fba8 	bl	8006440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cf0:	46c0      	nop			; (mov r8, r8)
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	b006      	add	sp, #24
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b090      	sub	sp, #64	; 0x40
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006d00:	203e      	movs	r0, #62	; 0x3e
 8006d02:	183b      	adds	r3, r7, r0
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	215c      	movs	r1, #92	; 0x5c
 8006d08:	5a52      	ldrh	r2, [r2, r1]
 8006d0a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d10:	2b22      	cmp	r3, #34	; 0x22
 8006d12:	d000      	beq.n	8006d16 <UART_RxISR_8BIT+0x1e>
 8006d14:	e095      	b.n	8006e42 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	213c      	movs	r1, #60	; 0x3c
 8006d1c:	187b      	adds	r3, r7, r1
 8006d1e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8006d20:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006d22:	187b      	adds	r3, r7, r1
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	183b      	adds	r3, r7, r0
 8006d2a:	881b      	ldrh	r3, [r3, #0]
 8006d2c:	b2d9      	uxtb	r1, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d32:	400a      	ands	r2, r1
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3c:	1c5a      	adds	r2, r3, #1
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	225a      	movs	r2, #90	; 0x5a
 8006d46:	5a9b      	ldrh	r3, [r3, r2]
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b299      	uxth	r1, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	225a      	movs	r2, #90	; 0x5a
 8006d52:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	225a      	movs	r2, #90	; 0x5a
 8006d58:	5a9b      	ldrh	r3, [r3, r2]
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d178      	bne.n	8006e52 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d60:	f3ef 8310 	mrs	r3, PRIMASK
 8006d64:	61bb      	str	r3, [r7, #24]
  return(result);
 8006d66:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d68:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	f383 8810 	msr	PRIMASK, r3
}
 8006d74:	46c0      	nop			; (mov r8, r8)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4936      	ldr	r1, [pc, #216]	; (8006e5c <UART_RxISR_8BIT+0x164>)
 8006d82:	400a      	ands	r2, r1
 8006d84:	601a      	str	r2, [r3, #0]
 8006d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d88:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d8a:	6a3b      	ldr	r3, [r7, #32]
 8006d8c:	f383 8810 	msr	PRIMASK, r3
}
 8006d90:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d92:	f3ef 8310 	mrs	r3, PRIMASK
 8006d96:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da2:	f383 8810 	msr	PRIMASK, r3
}
 8006da6:	46c0      	nop			; (mov r8, r8)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689a      	ldr	r2, [r3, #8]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2101      	movs	r1, #1
 8006db4:	438a      	bics	r2, r1
 8006db6:	609a      	str	r2, [r3, #8]
 8006db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dbe:	f383 8810 	msr	PRIMASK, r3
}
 8006dc2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d12f      	bne.n	8006e38 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dde:	f3ef 8310 	mrs	r3, PRIMASK
 8006de2:	60fb      	str	r3, [r7, #12]
  return(result);
 8006de4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006de6:	633b      	str	r3, [r7, #48]	; 0x30
 8006de8:	2301      	movs	r3, #1
 8006dea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	f383 8810 	msr	PRIMASK, r3
}
 8006df2:	46c0      	nop			; (mov r8, r8)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2110      	movs	r1, #16
 8006e00:	438a      	bics	r2, r1
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f383 8810 	msr	PRIMASK, r3
}
 8006e0e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	2210      	movs	r2, #16
 8006e18:	4013      	ands	r3, r2
 8006e1a:	2b10      	cmp	r3, #16
 8006e1c:	d103      	bne.n	8006e26 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2210      	movs	r2, #16
 8006e24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2258      	movs	r2, #88	; 0x58
 8006e2a:	5a9a      	ldrh	r2, [r3, r2]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	0011      	movs	r1, r2
 8006e30:	0018      	movs	r0, r3
 8006e32:	f7ff fb15 	bl	8006460 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e36:	e00c      	b.n	8006e52 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	0018      	movs	r0, r3
 8006e3c:	f7f9 fdca 	bl	80009d4 <HAL_UART_RxCpltCallback>
}
 8006e40:	e007      	b.n	8006e52 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	699a      	ldr	r2, [r3, #24]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2108      	movs	r1, #8
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	619a      	str	r2, [r3, #24]
}
 8006e52:	46c0      	nop			; (mov r8, r8)
 8006e54:	46bd      	mov	sp, r7
 8006e56:	b010      	add	sp, #64	; 0x40
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	46c0      	nop			; (mov r8, r8)
 8006e5c:	fffffedf 	.word	0xfffffedf

08006e60 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b090      	sub	sp, #64	; 0x40
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006e68:	203e      	movs	r0, #62	; 0x3e
 8006e6a:	183b      	adds	r3, r7, r0
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	215c      	movs	r1, #92	; 0x5c
 8006e70:	5a52      	ldrh	r2, [r2, r1]
 8006e72:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e78:	2b22      	cmp	r3, #34	; 0x22
 8006e7a:	d000      	beq.n	8006e7e <UART_RxISR_16BIT+0x1e>
 8006e7c:	e095      	b.n	8006faa <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	213c      	movs	r1, #60	; 0x3c
 8006e84:	187b      	adds	r3, r7, r1
 8006e86:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8006e88:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e8e:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8006e90:	187b      	adds	r3, r7, r1
 8006e92:	183a      	adds	r2, r7, r0
 8006e94:	881b      	ldrh	r3, [r3, #0]
 8006e96:	8812      	ldrh	r2, [r2, #0]
 8006e98:	4013      	ands	r3, r2
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea4:	1c9a      	adds	r2, r3, #2
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	225a      	movs	r2, #90	; 0x5a
 8006eae:	5a9b      	ldrh	r3, [r3, r2]
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	b299      	uxth	r1, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	225a      	movs	r2, #90	; 0x5a
 8006eba:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	225a      	movs	r2, #90	; 0x5a
 8006ec0:	5a9b      	ldrh	r3, [r3, r2]
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d178      	bne.n	8006fba <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ec8:	f3ef 8310 	mrs	r3, PRIMASK
 8006ecc:	617b      	str	r3, [r7, #20]
  return(result);
 8006ece:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ed0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	f383 8810 	msr	PRIMASK, r3
}
 8006edc:	46c0      	nop			; (mov r8, r8)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4936      	ldr	r1, [pc, #216]	; (8006fc4 <UART_RxISR_16BIT+0x164>)
 8006eea:	400a      	ands	r2, r1
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	f383 8810 	msr	PRIMASK, r3
}
 8006ef8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006efa:	f3ef 8310 	mrs	r3, PRIMASK
 8006efe:	623b      	str	r3, [r7, #32]
  return(result);
 8006f00:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	633b      	str	r3, [r7, #48]	; 0x30
 8006f04:	2301      	movs	r3, #1
 8006f06:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0a:	f383 8810 	msr	PRIMASK, r3
}
 8006f0e:	46c0      	nop			; (mov r8, r8)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689a      	ldr	r2, [r3, #8]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	438a      	bics	r2, r1
 8006f1e:	609a      	str	r2, [r3, #8]
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f26:	f383 8810 	msr	PRIMASK, r3
}
 8006f2a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d12f      	bne.n	8006fa0 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f46:	f3ef 8310 	mrs	r3, PRIMASK
 8006f4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f4c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f50:	2301      	movs	r3, #1
 8006f52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f383 8810 	msr	PRIMASK, r3
}
 8006f5a:	46c0      	nop			; (mov r8, r8)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2110      	movs	r1, #16
 8006f68:	438a      	bics	r2, r1
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f383 8810 	msr	PRIMASK, r3
}
 8006f76:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	2210      	movs	r2, #16
 8006f80:	4013      	ands	r3, r2
 8006f82:	2b10      	cmp	r3, #16
 8006f84:	d103      	bne.n	8006f8e <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2210      	movs	r2, #16
 8006f8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2258      	movs	r2, #88	; 0x58
 8006f92:	5a9a      	ldrh	r2, [r3, r2]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	0011      	movs	r1, r2
 8006f98:	0018      	movs	r0, r3
 8006f9a:	f7ff fa61 	bl	8006460 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f9e:	e00c      	b.n	8006fba <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	0018      	movs	r0, r3
 8006fa4:	f7f9 fd16 	bl	80009d4 <HAL_UART_RxCpltCallback>
}
 8006fa8:	e007      	b.n	8006fba <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	699a      	ldr	r2, [r3, #24]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2108      	movs	r1, #8
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	619a      	str	r2, [r3, #24]
}
 8006fba:	46c0      	nop			; (mov r8, r8)
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	b010      	add	sp, #64	; 0x40
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	46c0      	nop			; (mov r8, r8)
 8006fc4:	fffffedf 	.word	0xfffffedf

08006fc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fd0:	46c0      	nop			; (mov r8, r8)
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	b002      	add	sp, #8
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <__libc_init_array>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	2600      	movs	r6, #0
 8006fdc:	4d0c      	ldr	r5, [pc, #48]	; (8007010 <__libc_init_array+0x38>)
 8006fde:	4c0d      	ldr	r4, [pc, #52]	; (8007014 <__libc_init_array+0x3c>)
 8006fe0:	1b64      	subs	r4, r4, r5
 8006fe2:	10a4      	asrs	r4, r4, #2
 8006fe4:	42a6      	cmp	r6, r4
 8006fe6:	d109      	bne.n	8006ffc <__libc_init_array+0x24>
 8006fe8:	2600      	movs	r6, #0
 8006fea:	f000 f821 	bl	8007030 <_init>
 8006fee:	4d0a      	ldr	r5, [pc, #40]	; (8007018 <__libc_init_array+0x40>)
 8006ff0:	4c0a      	ldr	r4, [pc, #40]	; (800701c <__libc_init_array+0x44>)
 8006ff2:	1b64      	subs	r4, r4, r5
 8006ff4:	10a4      	asrs	r4, r4, #2
 8006ff6:	42a6      	cmp	r6, r4
 8006ff8:	d105      	bne.n	8007006 <__libc_init_array+0x2e>
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}
 8006ffc:	00b3      	lsls	r3, r6, #2
 8006ffe:	58eb      	ldr	r3, [r5, r3]
 8007000:	4798      	blx	r3
 8007002:	3601      	adds	r6, #1
 8007004:	e7ee      	b.n	8006fe4 <__libc_init_array+0xc>
 8007006:	00b3      	lsls	r3, r6, #2
 8007008:	58eb      	ldr	r3, [r5, r3]
 800700a:	4798      	blx	r3
 800700c:	3601      	adds	r6, #1
 800700e:	e7f2      	b.n	8006ff6 <__libc_init_array+0x1e>
 8007010:	08007238 	.word	0x08007238
 8007014:	08007238 	.word	0x08007238
 8007018:	08007238 	.word	0x08007238
 800701c:	0800723c 	.word	0x0800723c

08007020 <memset>:
 8007020:	0003      	movs	r3, r0
 8007022:	1882      	adds	r2, r0, r2
 8007024:	4293      	cmp	r3, r2
 8007026:	d100      	bne.n	800702a <memset+0xa>
 8007028:	4770      	bx	lr
 800702a:	7019      	strb	r1, [r3, #0]
 800702c:	3301      	adds	r3, #1
 800702e:	e7f9      	b.n	8007024 <memset+0x4>

08007030 <_init>:
 8007030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007032:	46c0      	nop			; (mov r8, r8)
 8007034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007036:	bc08      	pop	{r3}
 8007038:	469e      	mov	lr, r3
 800703a:	4770      	bx	lr

0800703c <_fini>:
 800703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800703e:	46c0      	nop			; (mov r8, r8)
 8007040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007042:	bc08      	pop	{r3}
 8007044:	469e      	mov	lr, r3
 8007046:	4770      	bx	lr
