{
  "main": {
    "id": "89a67462639adf2f",
    "type": "split",
    "children": [
      {
        "id": "1f6307917fed3b5e",
        "type": "tabs",
        "children": [
          {
            "id": "72d048a4e61e24a8",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Design Journal.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "b169ecd8e648159e",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "V2/Architecture V2/Power Architecture V2.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "699b69e02f63563d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "V2/Architecture V2/Power Architecture V2.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "d86e64140a743239",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "V2/Electrical Design V2/Current Mirror Power Analysis.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "cdf87e0bf2134e6a",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "V2/Architecture V2/Power Architecture V2.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "2287e273ad285a54",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "High Level Scope.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "f9e22d1b8c51a1ae",
    "type": "split",
    "children": [
      {
        "id": "2acaef185ace7aad",
        "type": "tabs",
        "children": [
          {
            "id": "f089b815cf9f1b5d",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "a898353be06adde6",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "fbaa37a955c64558",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 251
  },
  "right": {
    "id": "2fed89ef0af1c0fb",
    "type": "split",
    "children": [
      {
        "id": "41c8139232fdcaf3",
        "type": "tabs",
        "children": [
          {
            "id": "65abbff9c2ad511b",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Design Journal.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": false
              }
            }
          },
          {
            "id": "8f50fe4c8388fad1",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "48d550c7af973520",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "markdown-importer:Open format converter": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false
    }
  },
  "active": "72d048a4e61e24a8",
  "lastOpenFiles": [
    "V2/Architecture V2/Power Architecture V2.md",
    "V3/Electrical Design V3/FPGA/Attachments/Pasted image 20221022230642.png",
    "V3/Electrical Design V3/FPGA/Attachments/Pasted image 20221022230442.png",
    "V3/Electrical Design V3/FPGA/Attachments/Pasted image 20210714174230.png",
    "V3/Electrical Design V3/FPGA/SPI to FPGA Connection.md",
    "V3/Electrical Design V3/FPGA/SPI Memory.md",
    "V3/Electrical Design V3/FPGA/Motherboard to FPGA Connection.md",
    "V3/Electrical Design V3/FPGA/FPGA Clock.md",
    "V3/Electrical Design V3/FPGA/FPGA Board.md",
    "V3/Electrical Design V3/FPGA/FPGA AC7A200T-1SBG484C Pinout.md",
    "V3/Electrical Design V3/FPGA/DDR3 to FPGA connection.md",
    "V3/Electrical Design V3/FPGA/Corsair DDR3L.md",
    "V3/Electrical Design V3/FPGA/Attachments",
    "V3/Electrical Design V3/FPGA",
    "V2/Electrical Design V2/BOM V2 Rev 1 Electronics.md",
    "V1/Electrical Design V1/LED + Driver.md",
    "V2/Electrical Design V2/Current Mirror Power Analysis.md",
    "V2/Electrical Design V2/LED Driver Board Design Journal.md",
    "V2/Electrical Design V2/Untitled 1.md",
    "V3/Electrical Design V3/LED + Driver.md",
    "V3/Electrical Design V3/LCD Display.md",
    "V3/Electrical Design V3/Top Level Electrical.md",
    "V3/Electrical Design V3/Motherboard.md",
    "V3/Electrical Design V3",
    "V3/Electrical Design V3/Power Subcircuit.md",
    "V3/Architecture V3/Battery Circuit.md",
    "V3/Architecture V3/Endpoints.md",
    "V3/Architecture V3/Architecture Overview.md",
    "V3/Electrical Design V3/Boot SPI to FPGA connection.md",
    "Design Journal.md",
    "To Buy.md",
    "V3",
    "V1",
    "V2",
    "Attachments/Pasted image 20230327185237.png",
    "V2/Electrical Design V2/Attachments/Pasted image 20230315141529.png",
    "Attachments/Pasted image 20230314152145.png",
    "Attachments/Pasted image 20230314151508.png",
    "Attachments/Pasted image 20230314145947.png",
    "Attachments/Pasted image 20230314145436.png",
    "Attachments/Pasted image 20230314145236.png",
    "Untitled.canvas"
  ]
}