

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_find_minmax'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_minmax  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    292|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    123|    -|
|Register         |        -|    -|     328|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     328|    435|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U29  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |sparsemux_9_2_32_1_1_U30         |sparsemux_9_2_32_1_1         |        0|   0|  0|  20|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|  20|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_235_p2     |         +|   0|  0|  38|          31|           1|
    |and_ln241_1_fu_381_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln241_fu_376_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln247_1_fu_329_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln247_fu_323_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_184_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln241_1_fu_364_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln241_fu_358_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln247_1_fu_293_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln247_2_fu_305_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln247_3_fu_311_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln247_fu_287_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln241_fu_370_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln247_1_fu_317_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_299_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_fu_387_p3       |    select|   0|  0|  32|           1|          32|
    |min_val_fu_335_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 292|         166|         115|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3               |   9|          2|   31|         62|
    |ap_sig_allocacmp_max_val_2_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_min_val_2_load_1  |   9|          2|   32|         64|
    |grp_fu_158_opcode                  |  14|          3|    5|         15|
    |grp_fu_158_p0                      |  14|          3|   32|         96|
    |i_fu_76                            |   9|          2|   31|         62|
    |max_val_2_fu_68                    |   9|          2|   32|         64|
    |min_val_2_fu_72                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 123|         27|  231|        500|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_3_reg_432                       |  31|   0|   31|          0|
    |i_fu_76                           |  31|   0|   31|          0|
    |icmp_ln116_reg_438                |   1|   0|    1|          0|
    |icmp_ln116_reg_438_pp0_iter1_reg  |   1|   0|    1|          0|
    |max_val_2_fu_68                   |  32|   0|   32|          0|
    |max_val_2_load_1_reg_477          |  32|   0|   32|          0|
    |max_val_reg_494                   |  32|   0|   32|          0|
    |min_val_2_fu_72                   |  32|   0|   32|          0|
    |min_val_2_load_1_reg_470          |  32|   0|   32|          0|
    |min_val_reg_489                   |  32|   0|   32|          0|
    |or_ln247_1_reg_484                |   1|   0|    1|          0|
    |y_assign_reg_462                  |  32|   0|   32|          0|
    |y_assign_reg_462_pp0_iter1_reg    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 328|   0|  328|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|min_val_3             |   in|   32|     ap_none|                                  min_val_3|        scalar|
|n                     |   in|   32|     ap_none|                                          n|        scalar|
|data_address0         |  out|    8|   ap_memory|                                       data|         array|
|data_ce0              |  out|    1|   ap_memory|                                       data|         array|
|data_q0               |   in|   32|   ap_memory|                                       data|         array|
|data_1_address0       |  out|    8|   ap_memory|                                     data_1|         array|
|data_1_ce0            |  out|    1|   ap_memory|                                     data_1|         array|
|data_1_q0             |   in|   32|   ap_memory|                                     data_1|         array|
|data_2_address0       |  out|    8|   ap_memory|                                     data_2|         array|
|data_2_ce0            |  out|    1|   ap_memory|                                     data_2|         array|
|data_2_q0             |   in|   32|   ap_memory|                                     data_2|         array|
|data_3_address0       |  out|    8|   ap_memory|                                     data_3|         array|
|data_3_ce0            |  out|    1|   ap_memory|                                     data_3|         array|
|data_3_q0             |   in|   32|   ap_memory|                                     data_3|         array|
|min_val_2_out         |  out|   32|      ap_vld|                              min_val_2_out|       pointer|
|min_val_2_out_ap_vld  |  out|    1|      ap_vld|                              min_val_2_out|       pointer|
|max_val_2_out         |  out|   32|      ap_vld|                              max_val_2_out|       pointer|
|max_val_2_out_ap_vld  |  out|    1|      ap_vld|                              max_val_2_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

