#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  6 21:10:38 2022
# Process ID: 39644
# Current directory: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46440 D:\FHH\study\bachelor\数字电路\prj\project\project_3_FSM\project_3_FSM.xpr
# Log file: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/vivado.log
# Journal file: D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_FSM.tcl
close_sim
close_project
create_project project_3_addition D:/FHH/study/bachelor/prj/project/project_3_addition -part xc7vx485tffg1157-1
file mkdir D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new
close [ open D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v w ]
add_files D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sources_1/new/FSM_addition.v
update_compile_order -fileset sources_1
file mkdir D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v w ]
add_files -fileset sim_1 D:/FHH/study/bachelor/prj/project/project_3_addition/project_3_addition.srcs/sim_1/new/test_FSM_addition.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source test_FSM_addition.tcl
close_sim
