

================================================================
== Vitis HLS Report for 'argmax_Pipeline_digit_loop'
================================================================
* Date:           Sun Nov 10 15:49:35 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- digit_loop  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|      110|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_107_p2           |         +|   0|  0|  12|           4|           1|
    |icmp_ln1081_fu_128_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln189_fu_96_p2     |      icmp|   0|  0|   9|           4|           4|
    |max_V_1_fu_141_p3       |    select|   0|  0|  16|           1|          16|
    |select_ln190_fu_134_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  56|          27|          43|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_44                  |   9|          2|    4|          8|
    |max_V_fu_36              |   9|          2|   16|         32|
    |max_id_V_fu_40           |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_reg_185              |   4|   0|    4|          0|
    |i_fu_44                  |   4|   0|    4|          0|
    |max_V_fu_36              |  16|   0|   16|          0|
    |max_id_V_fu_40           |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  argmax_Pipeline_digit_loop|  return value|
|sext_ln187           |   in|   10|     ap_none|                  sext_ln187|        scalar|
|input_r_address0     |  out|    4|   ap_memory|                     input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                     input_r|         array|
|input_r_q0           |   in|   10|   ap_memory|                     input_r|         array|
|max_id_V_out         |  out|    4|      ap_vld|                max_id_V_out|       pointer|
|max_id_V_out_ap_vld  |  out|    1|      ap_vld|                max_id_V_out|       pointer|
+---------------------+-----+-----+------------+----------------------------+--------------+

