# Contador-de-pulsos
The implementation involves  a product counter with reset and hold options. This design incorporates debounce, memory, and seven-segment display multiplexing. It was developed in Verilog for deployment on an FPGA or CPLD.
