
;; Function armpmu_get_pmu_id (armpmu_get_pmu_id)[0:1305]


;; Generating RTL for gimple basic block 2

;; armpmu.312 = armpmu;

(insn 5 4 6 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 0 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 134 [ armpmu.312 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.312 != 0B)

(insn 7 6 8 arch/arm/kernel/perf_event.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.312 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:100 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 3

;; id = -19;

(insn 10 9 0 arch/arm/kernel/perf_event.c:98 (set (reg/v:SI 133 [ id ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 2 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)

;; id = (int) armpmu.312->id;

(insn 15 14 0 arch/arm/kernel/perf_event.c:101 (set (reg/v:SI 133 [ id ])
        (mem/s/j:SI (reg/f:SI 134 [ armpmu.312 ]) [0 <variable>.id+0 S4 A64])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 16 15 17 3 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)

;; return (arm_perf_pmu_ids) id;

(insn 18 17 19 arch/arm/kernel/perf_event.c:104 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ id ])) -1 (nil))

(jump_insn 19 18 20 arch/arm/kernel/perf_event.c:104 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 20 19 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:100 (set (reg/f:SI 134 [ armpmu.312 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.312 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:100 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [89.9%] 
;; Succ edge  4 [10.1%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [10.1%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:98 (set (reg/v:SI 133 [ id ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

(jump_insn 11 10 12 4 arch/arm/kernel/perf_event.c:98 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 12 11 13)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [89.9%] 
(code_label 13 12 14 5 2 "" [1 uses])

(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/perf_event.c:101 (set (reg/v:SI 133 [ id ])
        (mem/s/j:SI (reg/f:SI 134 [ armpmu.312 ]) [0 <variable>.id+0 S4 A64])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 16 15 17 6 3 "" [1 uses])

(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 6 arch/arm/kernel/perf_event.c:104 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ id ])) -1 (nil))

(jump_insn 19 18 20 6 arch/arm/kernel/perf_event.c:104 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 20 19 29)

;; Start of basic block () -> 7
(note 29 20 23 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 23 29 24 7 arch/arm/kernel/perf_event.c:104 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 24 23 25 7 arch/arm/kernel/perf_event.c:104 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 25 24 26 7 arch/arm/kernel/perf_event.c:104 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 26 25 21)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 21 26 30 8 1 "" [1 uses])

(note 30 21 22 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 22 30 27 8 arch/arm/kernel/perf_event.c:104 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 27 22 31 9 4 "" [1 uses])

(note 31 27 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 28 31 0 9 arch/arm/kernel/perf_event.c:104 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_get_max_events (armpmu_get_max_events)[0:1306]


;; Generating RTL for gimple basic block 2

;; armpmu.313 = armpmu;

(insn 5 4 6 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 0 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 134 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.313 != 0B)

(insn 7 6 8 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.313 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 3

;; max_events = 0;

(insn 10 9 0 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 133 [ max_events ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 8 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)

;; max_events = armpmu.313->num_events;

(insn 15 14 0 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 133 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 16 15 17 9 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)

;; return max_events;

(insn 18 17 19 arch/arm/kernel/perf_event.c:116 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ max_events ])) -1 (nil))

(jump_insn 19 18 20 arch/arm/kernel/perf_event.c:116 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 20 19 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 134 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.313 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [89.9%] 
;; Succ edge  4 [10.1%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [10.1%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 133 [ max_events ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 11 10 12 4 arch/arm/kernel/perf_event.c:110 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 12 11 13)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [89.9%] 
(code_label 13 12 14 5 8 "" [1 uses])

(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 133 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 16 15 17 6 9 "" [1 uses])

(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 6 arch/arm/kernel/perf_event.c:116 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 133 [ max_events ])) -1 (nil))

(jump_insn 19 18 20 6 arch/arm/kernel/perf_event.c:116 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 20 19 29)

;; Start of basic block () -> 7
(note 29 20 23 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 23 29 24 7 arch/arm/kernel/perf_event.c:116 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 24 23 25 7 arch/arm/kernel/perf_event.c:116 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 25 24 26 7 arch/arm/kernel/perf_event.c:116 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 26 25 21)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 21 26 30 8 7 "" [1 uses])

(note 30 21 22 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 22 30 27 8 arch/arm/kernel/perf_event.c:116 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 27 22 31 9 10 "" [1 uses])

(note 31 27 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 28 31 0 9 arch/arm/kernel/perf_event.c:116 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_num_counters (perf_num_counters)[0:1307]


;; Generating RTL for gimple basic block 2

;; armpmu.313 = armpmu;

(insn 5 4 6 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 0 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 133 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.313 != 0B)

(insn 7 6 8 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.313 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 3

;; max_events = 0;

(insn 10 9 0 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 134 [ max_events ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 14 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)

;; max_events = armpmu.313->num_events;

(insn 15 14 0 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 134 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 16 15 17 15 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)

;; return max_events;

(insn 18 17 19 arch/arm/kernel/perf_event.c:122 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 134 [ max_events ])) -1 (nil))

(jump_insn 19 18 20 arch/arm/kernel/perf_event.c:122 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 20 19 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:112 (set (reg/f:SI 133 [ armpmu.313 ])
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:112 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.313 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:112 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [89.9%] 
;; Succ edge  4 [10.1%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [10.1%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:110 (set (reg/v:SI 134 [ max_events ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 11 10 12 4 arch/arm/kernel/perf_event.c:110 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 12 11 13)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [89.9%] 
(code_label 13 12 14 5 14 "" [1 uses])

(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/perf_event.c:113 (set (reg/v:SI 134 [ max_events ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ armpmu.313 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 16 15 17 6 15 "" [1 uses])

(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 6 arch/arm/kernel/perf_event.c:122 (set (reg:SI 135 [ <result> ])
        (reg/v:SI 134 [ max_events ])) -1 (nil))

(jump_insn 19 18 20 6 arch/arm/kernel/perf_event.c:122 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 20 19 29)

;; Start of basic block () -> 7
(note 29 20 23 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 23 29 24 7 arch/arm/kernel/perf_event.c:122 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 24 23 25 7 arch/arm/kernel/perf_event.c:122 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 25 24 26 7 arch/arm/kernel/perf_event.c:122 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 26 25 21)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 21 26 30 8 13 "" [1 uses])

(note 30 21 22 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 22 30 27 8 arch/arm/kernel/perf_event.c:122 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 27 22 31 9 16 "" [1 uses])

(note 31 27 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 28 31 0 9 arch/arm/kernel/perf_event.c:122 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_update (armpmu_event_update)[0:1312]


;; Generating RTL for gimple basic block 2

;; again:

(code_label 8 6 9 20 ("again") [0 uses])

(note 9 8 0 NOTE_INSN_BASIC_BLOCK)

;; D.25228 = &hwc->prev_count.a;

(insn 10 9 0 arch/arm/kernel/perf_event.c:213 (set (reg/f:SI 149 [ D.25228 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))

;; D.26321 = &hwc->prev_count.a.counter;

(insn 11 10 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 143 [ D.26321 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))

;; Generating RTL for gimple basic block 3

;; __asm__ __volatile__("@ atomic64_read
	ldrexd	%0, %H0, [%1]" : "=&r" prev_raw_count.501 : "r" D.26321, "Qo" D.25228->counter : "Qo" D.25228->counter);

(insn 13 12 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 133 [ prev_raw_count.501 ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 143 [ D.26321 ])
                (mem/s/j:DI (reg/f:SI 149 [ D.25228 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

;; D.25232 = armpmu->read_counter (idx);

(insn 14 13 15 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 15 14 16 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 156)
        (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 16 15 17 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 157)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 24 [0x18])) [0 <variable>.read_counter+0 S4 A64])) -1 (nil))

(insn 17 16 18 arch/arm/kernel/perf_event.c:214 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ idx ])) -1 (nil))

(call_insn 18 17 19 arch/arm/kernel/perf_event.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 157) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 0 arch/arm/kernel/perf_event.c:214 (set (reg:SI 148 [ D.25232 ])
        (reg:SI 0 r0)) -1 (nil))

;; new_raw_count = (u64) D.25232;

(insn 20 19 0 arch/arm/kernel/perf_event.c:214 (set (reg/v:DI 144 [ new_raw_count ])
        (zero_extend:DI (reg:SI 148 [ D.25232 ]))) -1 (nil))

;; __asm__ __volatile__("dmb" : "memory");

(insn 21 20 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:356 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2641905)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 4

;; __asm__ __volatile__("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]" : "=&r" res, "=&r" oldval, "=Qo" *D.26321, "=&r" oldval, "=Qo" *D.26321, "=Qo" *D.26321 : "r" D.26321, "r" prev_raw_count.501, "r" new_raw_count, "Qo" *D.26321 : "r" prev_raw_count.501, "r" new_raw_count, "Qo" *D.26321 : "r" new_raw_count, "Qo" *D.26321 : "Qo" *D.26321 : "cc");

(insn 23 22 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:359 (parallel [
            (set (reg/v:SI 142 [ res ])
                (asm_operands/v:SI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 0 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (reg/v:DI 141 [ oldval ])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 1 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=Qo") 2 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (res != 0)

(insn 25 23 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ res ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 26 25 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))

;; Generating RTL for gimple basic block 5

;; __asm__ __volatile__("dmb" : "memory");

(insn 28 27 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:370 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2643697)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
Failed to add probability note

;; if (oldval != prev_raw_count.501)

(insn 30 28 31 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 0)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 0))) -1 (nil))

(jump_insn 31 30 32 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (nil))

(insn 32 31 33 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 4)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 4))) -1 (nil))

(jump_insn 33 32 0 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; D.25235 = armpmu->max_period;

(insn 35 34 36 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 159)
        (mem/f/c/i:SI (reg/f:SI 158) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 37 36 0 arch/arm/kernel/perf_event.c:220 (set (reg:DI 147 [ D.25235 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 159)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

;; new_raw_count.500 = new_raw_count & D.25235;

(insn 38 37 0 arch/arm/kernel/perf_event.c:220 (set (reg/v:DI 134 [ new_raw_count.500 ])
        (and:DI (reg/v:DI 144 [ new_raw_count ])
            (reg:DI 147 [ D.25235 ]))) -1 (nil))

;; prev_raw_count = oldval & D.25235;

(insn 39 38 0 arch/arm/kernel/perf_event.c:221 (set (reg/v:DI 145 [ prev_raw_count ])
        (and:DI (reg/v:DI 141 [ oldval ])
            (reg:DI 147 [ D.25235 ]))) -1 (nil))

;; if (overflow != 0)

(insn 40 39 41 arch/arm/kernel/perf_event.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ overflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/kernel/perf_event.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 7

;; delta = ((D.25235 + 1) + new_raw_count.500) - prev_raw_count;

(insn 43 42 44 arch/arm/kernel/perf_event.c:224 (set (reg:DI 161)
        (const_int 1 [0x1])) -1 (nil))

(insn 44 43 45 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 160)
                (plus:DI (reg:DI 147 [ D.25235 ])
                    (reg:DI 161)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 162)
                (plus:DI (reg:DI 160)
                    (reg/v:DI 134 [ new_raw_count.500 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 46 45 0 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg:DI 162)
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 49 48 50 23 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; delta = new_raw_count.500 - prev_raw_count;

(insn 51 50 0 arch/arm/kernel/perf_event.c:226 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg/v:DI 134 [ new_raw_count.500 ])
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 52 51 53 24 "" [0 uses])

(note 53 52 0 NOTE_INSN_BASIC_BLOCK)

;; D.26333 = &event->count.a.counter;

(insn 54 53 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:284 (set (reg/f:SI 138 [ D.26333 ])
        (plus:SI (reg/v/f:SI 151 [ event ])
            (const_int 56 [0x38]))) -1 (nil))

;; __asm__ __volatile__("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b" : "=&r" result, "=&r" tmp, "=Qo" *D.26333, "=&r" tmp, "=Qo" *D.26333, "=Qo" *D.26333 : "r" D.26333, "r" delta, "Qo" *D.26333 : "r" delta, "Qo" *D.26333 : "Qo" *D.26333 : "cc");

(insn 55 54 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:276 (parallel [
            (set (reg/v:DI 139 [ result ])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (reg/v:SI 140 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; D.26338 = &hwc->period_left.a.counter;

(insn 56 55 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:324 (set (reg/f:SI 135 [ D.26338 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

;; __asm__ __volatile__("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b" : "=&r" result, "=&r" tmp, "=Qo" *D.26338, "=&r" tmp, "=Qo" *D.26338, "=Qo" *D.26338 : "r" D.26338, "r" delta, "Qo" *D.26338 : "r" delta, "Qo" *D.26338 : "Qo" *D.26338 : "cc");

(insn 57 56 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:316 (parallel [
            (set (reg/v:DI 136 [ result ])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (reg/v:SI 137 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; return new_raw_count.500;

(insn 58 57 59 arch/arm/kernel/perf_event.c:232 (set (reg:DI 150 [ <result> ])
        (reg/v:DI 134 [ new_raw_count.500 ])) -1 (nil))

(jump_insn 59 58 60 arch/arm/kernel/perf_event.c:232 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 60 59 0)
Predictions for insn 31 bb 5
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 33 bb 12
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 151 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:209 (set (reg/v/f:SI 152 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 153 [ idx ])
        (reg:SI 2 r2 [ idx ])) -1 (nil))

(insn 5 4 6 2 arch/arm/kernel/perf_event.c:209 (set (reg/v:SI 154 [ overflow ])
        (reg:SI 3 r3 [ overflow ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 8 6 9 3 20 ("again") [0 uses])

(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:213 (set (reg/f:SI 149 [ D.25228 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 11 10 29 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 143 [ D.26321 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 7 6) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [71.0%]  (dfs_back)
;; Pred edge  6 [71.0%] 
(code_label 29 11 12 4 22 "" [2 uses])

(note 12 29 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 133 [ prev_raw_count.501 ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 143 [ D.26321 ])
                (mem/s/j:DI (reg/f:SI 149 [ D.25228 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 156)
        (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:214 (set (reg/f:SI 157)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 24 [0x18])) [0 <variable>.read_counter+0 S4 A64])) -1 (nil))

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:214 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ idx ])) -1 (nil))

(call_insn 18 17 19 4 arch/arm/kernel/perf_event.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 157) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 20 4 arch/arm/kernel/perf_event.c:214 (set (reg:SI 148 [ D.25232 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:214 (set (reg/v:DI 144 [ new_raw_count ])
        (zero_extend:DI (reg:SI 148 [ D.25232 ]))) -1 (nil))

(insn 21 20 24 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:356 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2641905)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [86.0%]  (dfs_back)
(code_label 24 21 22 5 21 "" [1 uses])

(note 22 24 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 25 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:359 (parallel [
            (set (reg/v:SI 142 [ res ])
                (asm_operands/v:SI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 0 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (reg/v:DI 141 [ oldval ])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=&r") 1 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (set (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_cmpxchg
ldrexd		%1, %H1, [%3]
mov		%0, #0
teq		%1, %4
teqeq		%H1, %H4
strexdeq	%0, %5, %H5, [%3]") ("=Qo") 2 [
                        (reg/f:SI 143 [ D.26321 ])
                        (reg/v:DI 133 [ prev_raw_count.501 ])
                        (reg/v:DI 144 [ new_raw_count ])
                        (mem:DI (reg/f:SI 143 [ D.26321 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2642290))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 25 23 26 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ res ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 26 25 27 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:368 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 5 -> ( 5 6)

;; Succ edge  5 [86.0%]  (dfs_back)
;; Succ edge  6 [14.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [14.0%]  (fallthru)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 30 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:370 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2643697)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 30 28 31 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 0)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 0))) -1 (nil))

(jump_insn 31 30 70 6 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 4 7)

;; Succ edge  4 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 70 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 70 33 7 arch/arm/kernel/perf_event.c:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ oldval ]) 4)
            (subreg:SI (reg/v:DI 133 [ prev_raw_count.501 ]) 4))) -1 (nil))

(jump_insn 33 32 34 7 arch/arm/kernel/perf_event.c:216 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 7 -> ( 4 8)

;; Succ edge  4 [71.0%]  (dfs_back)
;; Succ edge  8 [29.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [29.0%]  (fallthru)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 8 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 8 arch/arm/kernel/perf_event.c:220 (set (reg/f:SI 159)
        (mem/f/c/i:SI (reg/f:SI 158) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 37 36 38 8 arch/arm/kernel/perf_event.c:220 (set (reg:DI 147 [ D.25235 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 159)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

(insn 38 37 39 8 arch/arm/kernel/perf_event.c:220 (set (reg/v:DI 134 [ new_raw_count.500 ])
        (and:DI (reg/v:DI 144 [ new_raw_count ])
            (reg:DI 147 [ D.25235 ]))) -1 (nil))

(insn 39 38 40 8 arch/arm/kernel/perf_event.c:221 (set (reg/v:DI 145 [ prev_raw_count ])
        (and:DI (reg/v:DI 141 [ oldval ])
            (reg:DI 147 [ D.25235 ]))) -1 (nil))

(insn 40 39 41 8 arch/arm/kernel/perf_event.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ overflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 8 arch/arm/kernel/perf_event.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [39.0%]  (fallthru)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 9 arch/arm/kernel/perf_event.c:224 (set (reg:DI 161)
        (const_int 1 [0x1])) -1 (nil))

(insn 44 43 45 9 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 160)
                (plus:DI (reg:DI 147 [ D.25235 ])
                    (reg:DI 161)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 45 44 46 9 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg:DI 162)
                (plus:DI (reg:DI 160)
                    (reg/v:DI 134 [ new_raw_count.500 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 46 45 47 9 arch/arm/kernel/perf_event.c:224 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg:DI 162)
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(jump_insn 47 46 48 9 arch/arm/kernel/perf_event.c:224 (set (pc)
        (label_ref 52)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 48 47 49)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [61.0%] 
(code_label 49 48 50 10 23 "" [1 uses])

(note 50 49 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 10 arch/arm/kernel/perf_event.c:226 (parallel [
            (set (reg/v:DI 146 [ delta ])
                (minus:DI (reg/v:DI 134 [ new_raw_count.500 ])
                    (reg/v:DI 145 [ prev_raw_count ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 52 51 53 11 24 "" [1 uses])

(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:284 (set (reg/f:SI 138 [ D.26333 ])
        (plus:SI (reg/v/f:SI 151 [ event ])
            (const_int 56 [0x38]))) -1 (nil))

(insn 55 54 56 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:276 (parallel [
            (set (reg/v:DI 139 [ result ])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (reg/v:SI 140 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (set (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_add
1:	ldrexd	%0, %H0, [%3]
	adds	%0, %0, %4
	adc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 138 [ D.26333 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 138 [ D.26333 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2631665))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 56 55 57 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:324 (set (reg/f:SI 135 [ D.26338 ])
        (plus:SI (reg/v/f:SI 152 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 57 56 58 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:316 (parallel [
            (set (reg/v:DI 136 [ result ])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (reg/v:SI 137 [ tmp ])
                (asm_operands/v:SI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (set (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_sub
1:	ldrexd	%0, %H0, [%3]
	subs	%0, %0, %4
	sbc	%H0, %H0, %H4
	strexd	%1, %0, %H0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg/f:SI 135 [ D.26338 ])
                        (reg/v:DI 146 [ delta ])
                        (mem:DI (reg/f:SI 135 [ D.26338 ]) [0 S8 A64])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("Qo") 0)
                    ] 2636785))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 58 57 59 11 arch/arm/kernel/perf_event.c:232 (set (reg:DI 150 [ <result> ])
        (reg/v:DI 134 [ new_raw_count.500 ])) -1 (nil))

(jump_insn 59 58 60 11 arch/arm/kernel/perf_event.c:232 (set (pc)
        (label_ref 61)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 60 59 69)

;; Start of basic block () -> 12
(note 69 60 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 69 64 12 arch/arm/kernel/perf_event.c:232 (clobber (reg/i:DI 0 r0)) -1 (nil))

(insn 64 63 65 12 arch/arm/kernel/perf_event.c:232 (clobber (reg:DI 150 [ <result> ])) -1 (nil))

(jump_insn 65 64 66 12 arch/arm/kernel/perf_event.c:232 (set (pc)
        (label_ref 67)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 66 65 61)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [100.0%] 
(code_label 61 66 71 13 19 "" [1 uses])

(note 71 61 62 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 62 71 67 13 arch/arm/kernel/perf_event.c:232 (set (reg/i:DI 0 r0)
        (reg:DI 150 [ <result> ])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 67 62 72 14 25 "" [1 uses])

(note 72 67 68 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 68 72 0 14 arch/arm/kernel/perf_event.c:232 (use (reg/i:DI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_read (armpmu_read)[0:1313]


;; Generating RTL for gimple basic block 2

;; D.25248 = event->hw.D.23168.D.23159.idx;

(insn 6 5 0 arch/arm/kernel/perf_event.c:240 (set (reg:SI 133 [ D.25248 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

;; if (D.25248 < 0)

(insn 7 6 8 arch/arm/kernel/perf_event.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.25248 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:240 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))

;; Generating RTL for gimple basic block 3

;; armpmu_event_update (event, &event->hw, D.25248, 0); [tail call]

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 135)
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 1 r1)
        (reg:SI 135)) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.25248 ])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:243 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/j 15 14 16 3 arch/arm/kernel/perf_event.c:243 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 16 15 0)

;; Generating RTL for gimple basic block 4

;; 

(code_label 17 16 18 35 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:236 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:240 (set (reg:SI 133 [ D.25248 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.25248 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:240 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [36.7%] 
;; Succ edge  4 [63.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [63.3%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:243 (set (reg:SI 135)
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 11 10 12 4 arch/arm/kernel/perf_event.c:243 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) -1 (nil))

(insn 12 11 13 4 arch/arm/kernel/perf_event.c:243 (set (reg:SI 1 r1)
        (reg:SI 135)) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/perf_event.c:243 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.25248 ])) -1 (nil))

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:243 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/j 15 14 16 4 arch/arm/kernel/perf_event.c:243 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 16 15 17)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [36.7%] 
(code_label 17 16 18 5 35 "" [1 uses])

(note 18 17 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 23 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 20 23 21 6 arch/arm/kernel/perf_event.c:244 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 21 20 19)

;; Start of basic block () -> 7
(code_label 19 21 24 7 34 "" [0 uses])

(note 24 19 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 22 24 25 8 36 "" [1 uses])

(note 25 22 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_stop (armpmu_stop)[0:1314]


;; Generating RTL for gimple basic block 2

;; armpmu.327 = armpmu;

(insn 7 6 8 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 134 [ armpmu.327 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.327 == 0B)

(insn 9 8 10 arch/arm/kernel/perf_event.c:251 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.327 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 0 arch/arm/kernel/perf_event.c:251 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (event->hw.state & 1 == 0)

(insn 12 11 13 arch/arm/kernel/perf_event.c:249 (set (reg:SI 139)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:249 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int 1 [0x1]))) -1 (nil))

(insn 14 13 15 arch/arm/kernel/perf_event.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/kernel/perf_event.c:249 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 4

;; hwc = &event->hw;

(insn 17 16 0 arch/arm/kernel/perf_event.c:249 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 135 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

;; armpmu.327->disable (hwc, event->hw.D.23168.D.23159.idx);

(insn 18 17 19 arch/arm/kernel/perf_event.c:259 (set (reg/f:SI 140)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ armpmu.327 ])
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event.c:259 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 20 19 21 arch/arm/kernel/perf_event.c:259 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 21 20 0 arch/arm/kernel/perf_event.c:259 (parallel [
            (call (mem:SI (reg/f:SI 140) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; __asm__ __volatile__("" : "memory");

(insn 22 21 0 arch/arm/kernel/perf_event.c:260 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8564613)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; armpmu_event_update (event, hwc, event->hw.D.23168.D.23159.idx, 0);

(insn 23 22 24 arch/arm/kernel/perf_event.c:261 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ event ])) -1 (nil))

(insn 24 23 25 arch/arm/kernel/perf_event.c:261 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:261 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:261 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 27 26 0 arch/arm/kernel/perf_event.c:261 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; event->hw.state = [bit_ior_expr] event->hw.state | 3;

(insn 28 27 29 arch/arm/kernel/perf_event.c:262 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 29 28 30 arch/arm/kernel/perf_event.c:262 (set (reg:SI 142)
        (ior:SI (reg:SI 141)
            (const_int 3 [0x3]))) -1 (nil))

(insn 30 29 0 arch/arm/kernel/perf_event.c:262 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 142)) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 31 30 32 38 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:248 (set (reg/v/f:SI 135 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:248 (set (reg/v:SI 136 [ flags ])
        (reg:SI 1 r1 [ flags ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:251 (set (reg/f:SI 134 [ armpmu.327 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:251 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ armpmu.327 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/perf_event.c:251 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 3 -> ( 6 4)

;; Succ edge  6 [10.1%] 
;; Succ edge  4 [89.9%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [89.9%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/perf_event.c:249 (set (reg:SI 139)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/perf_event.c:249 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int 1 [0x1]))) -1 (nil))

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 16 4 arch/arm/kernel/perf_event.c:249 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [39.0%]  (fallthru)
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/perf_event.c:249 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 135 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 18 17 19 5 arch/arm/kernel/perf_event.c:259 (set (reg/f:SI 140)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ armpmu.327 ])
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event.c:259 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 20 19 21 5 arch/arm/kernel/perf_event.c:259 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 21 20 22 5 arch/arm/kernel/perf_event.c:259 (parallel [
            (call (mem:SI (reg/f:SI 140) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 23 5 arch/arm/kernel/perf_event.c:260 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8564613)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 23 22 24 5 arch/arm/kernel/perf_event.c:261 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ event ])) -1 (nil))

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:261 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:261 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:261 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 27 26 28 5 arch/arm/kernel/perf_event.c:261 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:262 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 29 28 30 5 arch/arm/kernel/perf_event.c:262 (set (reg:SI 142)
        (ior:SI (reg:SI 141)
            (const_int 3 [0x3]))) -1 (nil))

(insn 30 29 31 5 arch/arm/kernel/perf_event.c:262 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 142)) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5) -> 6
;; Pred edge  3 [10.1%] 
;; Pred edge  4 [61.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 31 30 32 6 38 "" [2 uses])

(note 32 31 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 37 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 34 37 35 7 arch/arm/kernel/perf_event.c:264 (set (pc)
        (label_ref 36)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 35 34 33)

;; Start of basic block () -> 8
(code_label 33 35 38 8 37 "" [0 uses])

(note 38 33 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 36 38 39 9 39 "" [1 uses])

(note 39 36 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function validate_event (validate_event)[0:1318]

Partition 0: size 136 align 8
	fake_event, offset 0

;; Generating RTL for gimple basic block 2

;; fake_event = event->hw;

(insn 7 6 8 arch/arm/kernel/perf_event.c:354 (set (reg:SI 138)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -136 [0xffffffffffffff78]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event.c:354 (set (reg:SI 139)
        (plus:SI (reg/v/f:SI 137 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:354 (set (reg:SI 140)
        (const_int 136 [0x88])) -1 (nil))

(insn 10 9 11 arch/arm/kernel/perf_event.c:354 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:354 (set (reg:SI 1 r1)
        (reg:SI 139)) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:354 (set (reg:SI 2 r2)
        (reg:SI 140)) -1 (nil))

(call_insn 13 12 14 arch/arm/kernel/perf_event.c:354 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x11574200 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 14 13 0 arch/arm/kernel/perf_event.c:354 (set (reg:SI 141)
        (reg:SI 0 r0)) -1 (nil))

;; if (event->pmu != &pmu)

(insn 15 14 16 arch/arm/kernel/perf_event.c:356 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 16 15 17 arch/arm/kernel/perf_event.c:356 (set (reg:SI 143)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(insn 17 16 18 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (reg/f:SI 142))) -1 (nil))

(jump_insn 18 17 0 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (event->state < 0)

(insn 20 19 21 arch/arm/kernel/perf_event.c:356 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 48 [0x30])) [0 <variable>.state+0 S4 A64])) -1 (nil))

(insn 21 20 22 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))

;; Generating RTL for gimple basic block 4

;; D.25370 = armpmu->get_event_idx (cpuc, &fake_event);

(insn 24 23 25 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:359 (set (reg:SI 147)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -136 [0xffffffffffffff78]))) -1 (nil))

(insn 27 26 28 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 148)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) -1 (nil))

(insn 28 27 29 arch/arm/kernel/perf_event.c:359 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ cpuc ])) -1 (nil))

(insn 29 28 30 arch/arm/kernel/perf_event.c:359 (set (reg:SI 1 r1)
        (reg:SI 147)) -1 (nil))

(call_insn 30 29 31 arch/arm/kernel/perf_event.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 148) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 0 arch/arm/kernel/perf_event.c:359 (set (reg:SI 133 [ D.25370 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.25367 = D.25370 >= 0;

(insn 32 31 33 arch/arm/kernel/perf_event.c:359 (set (reg:SI 149)
        (not:SI (reg:SI 133 [ D.25370 ]))) -1 (nil))

(insn 33 32 0 arch/arm/kernel/perf_event.c:359 (set (reg:SI 134 [ D.25367 ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 31 [0x1f]))) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 36 35 37 43 "" [0 uses])

(note 37 36 0 NOTE_INSN_BASIC_BLOCK)

;; D.25367 = 1;

(insn 38 37 0 arch/arm/kernel/perf_event.c:357 (set (reg:SI 134 [ D.25367 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 39 38 40 44 "" [0 uses])

(note 40 39 0 NOTE_INSN_BASIC_BLOCK)

;; return D.25367;

(insn 41 40 42 arch/arm/kernel/perf_event.c:360 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.25367 ])) -1 (nil))

(jump_insn 42 41 43 arch/arm/kernel/perf_event.c:360 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 43 42 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 136 [ cpuc ])
        (reg:SI 0 r0 [ cpuc ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:353 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 1 r1 [ event ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 138)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -136 [0xffffffffffffff78]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 139)
        (plus:SI (reg/v/f:SI 137 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 140)
        (const_int 136 [0x88])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 1 r1)
        (reg:SI 139)) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 2 r2)
        (reg:SI 140)) -1 (nil))

(call_insn 13 12 14 3 arch/arm/kernel/perf_event.c:354 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x11574200 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:354 (set (reg:SI 141)
        (reg:SI 0 r0)) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:356 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:356 (set (reg:SI 143)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (reg/f:SI 142))) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))
;; End of basic block 3 -> ( 6 4)

;; Succ edge  6 [78.4%] 
;; Succ edge  4 [21.6%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [21.6%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:356 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 48 [0x30])) [0 <variable>.state+0 S4 A64])) -1 (nil))

(insn 21 20 22 4 arch/arm/kernel/perf_event.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 23 4 arch/arm/kernel/perf_event.c:356 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3667 [0xe53])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [36.7%] 
;; Succ edge  5 [63.3%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [63.3%]  (fallthru)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 147)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -136 [0xffffffffffffff78]))) -1 (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event.c:359 (set (reg/f:SI 148)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) -1 (nil))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ cpuc ])) -1 (nil))

(insn 29 28 30 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 1 r1)
        (reg:SI 147)) -1 (nil))

(call_insn 30 29 31 5 arch/arm/kernel/perf_event.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 148) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 32 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 133 [ D.25370 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 32 31 33 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 149)
        (not:SI (reg:SI 133 [ D.25370 ]))) -1 (nil))

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:359 (set (reg:SI 134 [ D.25367 ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 34 33 35 5 arch/arm/kernel/perf_event.c:359 (set (pc)
        (label_ref 39)) -1 (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 35 34 36)

;; Start of basic block ( 4 3) -> 6
;; Pred edge  4 [36.7%] 
;; Pred edge  3 [78.4%] 
(code_label 36 35 37 6 43 "" [2 uses])

(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/kernel/perf_event.c:357 (set (reg:SI 134 [ D.25367 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 39 38 40 7 44 "" [1 uses])

(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 7 arch/arm/kernel/perf_event.c:360 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.25367 ])) -1 (nil))

(jump_insn 42 41 43 7 arch/arm/kernel/perf_event.c:360 (set (pc)
        (label_ref 44)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 43 42 52)

;; Start of basic block () -> 8
(note 52 43 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 52 47 8 arch/arm/kernel/perf_event.c:360 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 47 46 48 8 arch/arm/kernel/perf_event.c:360 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 48 47 49 8 arch/arm/kernel/perf_event.c:360 (set (pc)
        (label_ref 50)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 49 48 44)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [100.0%] 
(code_label 44 49 53 9 42 "" [1 uses])

(note 53 44 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 53 50 9 arch/arm/kernel/perf_event.c:360 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 50 45 54 10 45 "" [1 uses])

(note 54 50 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 51 54 0 10 arch/arm/kernel/perf_event.c:360 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_platform_irq (armpmu_platform_irq)[0:1320]


;; Generating RTL for gimple basic block 2

;; D.25412 = ((struct arm_pmu_platdata *) pmu_device->dev.platform_data)->handle_irq (irq, dev, armpmu->handle_irq); [tail call]

(insn 7 6 8 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 138)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 139)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138)
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) -1 (nil))

(insn 10 9 11 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 142)
        (mem/s/f/j:SI (reg/f:SI 139) [0 <variable>.handle_irq+0 S4 A32])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:388 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ irq ])) -1 (nil))

(insn 14 13 15 arch/arm/kernel/perf_event.c:388 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ dev ])) -1 (nil))

(insn 15 14 16 arch/arm/kernel/perf_event.c:388 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) -1 (nil))

(call_insn 16 15 17 arch/arm/kernel/perf_event.c:388 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 142) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 17 16 0 arch/arm/kernel/perf_event.c:388 (set (reg:SI 133 [ D.25412 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.25412;

(insn 18 17 19 arch/arm/kernel/perf_event.c:389 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.25412 ])) -1 (nil))

(jump_insn 19 18 20 arch/arm/kernel/perf_event.c:389 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 20 19 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:385 (set (reg/v:SI 135 [ irq ])
        (reg:SI 0 r0 [ irq ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:385 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 1 r1 [ dev ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 138)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 139)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138)
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:388 (set (reg/f:SI 142)
        (mem/s/f/j:SI (reg/f:SI 139) [0 <variable>.handle_irq+0 S4 A32])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:388 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ irq ])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:388 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ dev ])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:388 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) -1 (nil))

(call_insn 16 15 17 3 arch/arm/kernel/perf_event.c:388 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 142) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:388 (set (reg:SI 133 [ D.25412 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 18 17 19 3 arch/arm/kernel/perf_event.c:389 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.25412 ])) -1 (nil))

(jump_insn 19 18 20 3 arch/arm/kernel/perf_event.c:389 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 20 19 29)

;; Start of basic block () -> 4
(note 29 20 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 29 24 4 arch/arm/kernel/perf_event.c:389 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 24 23 25 4 arch/arm/kernel/perf_event.c:389 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 25 24 26 4 arch/arm/kernel/perf_event.c:389 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 26 25 21)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 21 26 30 5 48 "" [1 uses])

(note 30 21 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 30 27 5 arch/arm/kernel/perf_event.c:389 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 27 22 31 6 49 "" [1 uses])

(note 31 27 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 31 0 6 arch/arm/kernel/perf_event.c:389 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_enable (armpmu_enable)[0:1326]


;; Generating RTL for gimple basic block 2

;; __asm__("" : "=r" __ptr : "0" &cpu_hw_events);

(insn 35 34 36 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 36 35 0 arch/arm/kernel/perf_event.c:587 (set (reg/v:SI 165 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8606498)) -1 (nil))

;; sp.81 = sp;

(insn 37 36 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; cpuc = (struct cpu_hw_events *) (__ptr + __per_cpu_offset[((struct thread_info *) (sp.81 & 4294959104))->cpu]);

(insn 38 37 39 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 39 38 40 arch/arm/kernel/perf_event.c:587 (set (reg:SI 173)
        (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 40 39 41 arch/arm/kernel/perf_event.c:587 (set (reg:SI 172)
        (and:SI (reg:SI 173)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 41 40 42 arch/arm/kernel/perf_event.c:587 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg:SI 172)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 42 41 43 arch/arm/kernel/perf_event.c:587 (set (reg:SI 175)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174)
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 43 42 0 arch/arm/kernel/perf_event.c:587 (set (reg/v/f:SI 166 [ cpuc ])
        (plus:SI (reg/v:SI 165 [ __ptr ])
            (reg:SI 175))) -1 (nil))

;; if (armpmu == 0B)

(insn 44 43 45 arch/arm/kernel/perf_event.c:589 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event.c:589 (set (reg:SI 177)
        (mem/f/c/i:SI (reg/f:SI 176) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 46 45 47 arch/arm/kernel/perf_event.c:589 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 0 arch/arm/kernel/perf_event.c:589 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; enabled = 0;

(insn 49 48 0 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 167 [ enabled ])
        (const_int 0 [0x0])) -1 (nil))

;; idx = 0;

(insn 50 49 0 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 168 [ idx ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; event = MEM[base: cpuc, index: (unsigned int) idx * 4];

(insn 54 53 55 arch/arm/kernel/perf_event.c:593 (set (reg:SI 178)
        (ashift:SI (reg/v:SI 168 [ idx ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 55 54 0 arch/arm/kernel/perf_event.c:593 (set (reg/v/f:SI 164 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ cpuc ])
                (reg:SI 178)) [0 <variable>.events S4 A32])) -1 (nil))

;; if (event == 0B)

(insn 56 55 57 arch/arm/kernel/perf_event.c:595 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ event ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 0 arch/arm/kernel/perf_event.c:595 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))

;; Generating RTL for gimple basic block 5

;; armpmu.626->enable (&event->hw, idx);

(insn 59 58 60 arch/arm/kernel/perf_event.c:598 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 164 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 60 59 61 arch/arm/kernel/perf_event.c:598 (set (reg/f:SI 180)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) -1 (nil))

(insn 61 60 62 arch/arm/kernel/perf_event.c:598 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 62 61 63 arch/arm/kernel/perf_event.c:598 (set (reg:SI 1 r1)
        (reg/v:SI 168 [ idx ])) -1 (nil))

(call_insn 63 62 0 arch/arm/kernel/perf_event.c:598 (parallel [
            (call (mem:SI (reg/f:SI 180) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; enabled = 1;

(insn 64 63 0 arch/arm/kernel/perf_event.c:599 (set (reg/v:SI 167 [ enabled ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 65 64 66 55 "" [0 uses])

(note 66 65 0 NOTE_INSN_BASIC_BLOCK)

;; idx = idx + 1;

(insn 67 66 0 arch/arm/kernel/perf_event.c:592 (set (reg/v:SI 168 [ idx ])
        (plus:SI (reg/v:SI 168 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 68 67 69 54 "" [0 uses])

(note 69 68 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu.626 = armpmu;

(insn 70 69 71 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 71 70 0 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 162 [ armpmu.626 ])
        (mem/f/c/i:SI (reg/f:SI 181) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (idx <= armpmu.626->num_events)

(insn 73 71 74 arch/arm/kernel/perf_event.c:592 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 74 73 75 arch/arm/kernel/perf_event.c:592 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ idx ])
            (reg:SI 182))) -1 (nil))

(jump_insn 75 74 0 arch/arm/kernel/perf_event.c:592 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))

;; Generating RTL for gimple basic block 8

;; if (enabled != 0)

(insn 77 76 78 arch/arm/kernel/perf_event.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ enabled ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 0 arch/arm/kernel/perf_event.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 9

;; armpmu.626->start (); [tail call]

(insn 80 79 81 arch/arm/kernel/perf_event.c:603 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 32 [0x20])) [0 <variable>.start+0 S4 A64])) -1 (nil))

(call_insn 81 80 0 arch/arm/kernel/perf_event.c:603 (parallel [
            (call (mem:SI (reg/f:SI 183) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 82 81 83 53 "" [0 uses])

(note 83 82 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 30 0 33 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 33 30 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 31 33 32 2 arch/arm/kernel/perf_event.c:584 (set (reg/v/f:SI 169 [ pmu ])
        (reg:SI 0 r0 [ pmu ])) -1 (nil))

(note 32 31 34 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 34 32 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 3 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 36 35 37 3 arch/arm/kernel/perf_event.c:587 (set (reg/v:SI 165 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 170)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8606498)) -1 (nil))

(insn 37 36 38 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 38 37 39 3 arch/arm/kernel/perf_event.c:587 (set (reg/f:SI 171)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 39 38 40 3 arch/arm/kernel/perf_event.c:587 (set (reg:SI 173)
        (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 40 39 41 3 arch/arm/kernel/perf_event.c:587 (set (reg:SI 172)
        (and:SI (reg:SI 173)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 41 40 42 3 arch/arm/kernel/perf_event.c:587 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg:SI 172)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 42 41 43 3 arch/arm/kernel/perf_event.c:587 (set (reg:SI 175)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174)
                    (const_int 4 [0x4]))
                (reg/f:SI 171)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 43 42 44 3 arch/arm/kernel/perf_event.c:587 (set (reg/v/f:SI 166 [ cpuc ])
        (plus:SI (reg/v:SI 165 [ __ptr ])
            (reg:SI 175))) -1 (nil))

(insn 44 43 45 3 arch/arm/kernel/perf_event.c:589 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 45 44 46 3 arch/arm/kernel/perf_event.c:589 (set (reg:SI 177)
        (mem/f/c/i:SI (reg/f:SI 176) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 46 45 47 3 arch/arm/kernel/perf_event.c:589 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 48 3 arch/arm/kernel/perf_event.c:589 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 3 -> ( 11 4)

;; Succ edge  11 [10.1%] 
;; Succ edge  4 [89.9%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [89.9%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 167 [ enabled ])
        (const_int 0 [0x0])) -1 (nil))

(insn 50 49 51 4 arch/arm/kernel/perf_event.c:589 (set (reg/v:SI 168 [ idx ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 51 50 52 4 arch/arm/kernel/perf_event.c:589 (set (pc)
        (label_ref 68)) -1 (nil))
;; End of basic block 4 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 52 51 72)

;; Start of basic block ( 8) -> 5
;; Pred edge  8 [97.1%] 
(code_label 72 52 53 5 56 "" [1 uses])

(note 53 72 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 5 arch/arm/kernel/perf_event.c:593 (set (reg:SI 178)
        (ashift:SI (reg/v:SI 168 [ idx ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 55 54 56 5 arch/arm/kernel/perf_event.c:593 (set (reg/v/f:SI 164 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ cpuc ])
                (reg:SI 178)) [0 <variable>.events S4 A32])) -1 (nil))

(insn 56 55 57 5 arch/arm/kernel/perf_event.c:595 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ event ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 58 5 arch/arm/kernel/perf_event.c:595 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [30.2%] 
;; Succ edge  6 [69.8%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [69.8%]  (fallthru)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 6 arch/arm/kernel/perf_event.c:598 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 164 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 60 59 61 6 arch/arm/kernel/perf_event.c:598 (set (reg/f:SI 180)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) -1 (nil))

(insn 61 60 62 6 arch/arm/kernel/perf_event.c:598 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 62 61 63 6 arch/arm/kernel/perf_event.c:598 (set (reg:SI 1 r1)
        (reg/v:SI 168 [ idx ])) -1 (nil))

(call_insn 63 62 64 6 arch/arm/kernel/perf_event.c:598 (parallel [
            (call (mem:SI (reg/f:SI 180) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 64 63 65 6 arch/arm/kernel/perf_event.c:599 (set (reg/v:SI 167 [ enabled ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [30.2%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 65 64 66 7 55 "" [1 uses])

(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 7 arch/arm/kernel/perf_event.c:592 (set (reg/v:SI 168 [ idx ])
        (plus:SI (reg/v:SI 168 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7) -> 8
;; Pred edge  4 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 68 67 69 8 54 "" [1 uses])

(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 8 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 71 70 73 8 arch/arm/kernel/perf_event.c:592 discrim 1 (set (reg/f:SI 162 [ armpmu.626 ])
        (mem/f/c/i:SI (reg/f:SI 181) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 73 71 74 8 arch/arm/kernel/perf_event.c:592 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 74 73 75 8 arch/arm/kernel/perf_event.c:592 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ idx ])
            (reg:SI 182))) -1 (nil))

(jump_insn 75 74 76 8 arch/arm/kernel/perf_event.c:592 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))
;; End of basic block 8 -> ( 5 9)

;; Succ edge  5 [97.1%] 
;; Succ edge  9 [2.9%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [2.9%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 9 arch/arm/kernel/perf_event.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ enabled ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 79 9 arch/arm/kernel/perf_event.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [39.0%]  (fallthru)
;; Succ edge  11 [61.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [39.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 arch/arm/kernel/perf_event.c:603 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ armpmu.626 ])
                (const_int 32 [0x20])) [0 <variable>.start+0 S4 A64])) -1 (nil))

(call_insn 81 80 82 10 arch/arm/kernel/perf_event.c:603 (parallel [
            (call (mem:SI (reg/f:SI 183) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 3 9 10) -> 11
;; Pred edge  3 [10.1%] 
;; Pred edge  9 [61.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 82 81 83 11 53 "" [2 uses])

(note 83 82 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
(note 88 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 85 88 86 12 arch/arm/kernel/perf_event.c:604 (set (pc)
        (label_ref 87)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 86 85 84)

;; Start of basic block () -> 13
(code_label 84 86 89 13 52 "" [0 uses])

(note 89 84 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 87 89 90 14 57 "" [1 uses])

(note 90 87 0 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_disable (armpmu_disable)[0:1327]


;; Generating RTL for gimple basic block 2

;; armpmu.367 = armpmu;

(insn 6 5 7 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 0 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 133 [ armpmu.367 ])
        (mem/f/c/i:SI (reg/f:SI 135) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.367 != 0B)

(insn 8 7 9 arch/arm/kernel/perf_event.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.367 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 9 8 0 arch/arm/kernel/perf_event.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))

;; Generating RTL for gimple basic block 3

;; armpmu.367->stop (); [tail call]

(insn 11 10 12 arch/arm/kernel/perf_event.c:609 (set (reg/f:SI 136)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ armpmu.367 ])
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) -1 (nil))

(call_insn 12 11 0 arch/arm/kernel/perf_event.c:609 (parallel [
            (call (mem:SI (reg/f:SI 136) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 61 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:607 (set (reg/v/f:SI 134 [ pmu ])
        (reg:SI 0 r0 [ pmu ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:608 (set (reg/f:SI 133 [ armpmu.367 ])
        (mem/f/c/i:SI (reg/f:SI 135) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ armpmu.367 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/kernel/perf_event.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [78.3%]  (fallthru)
;; Succ edge  5 [21.6%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [78.3%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 arch/arm/kernel/perf_event.c:609 (set (reg/f:SI 136)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ armpmu.367 ])
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) -1 (nil))

(call_insn 12 11 13 4 arch/arm/kernel/perf_event.c:609 (parallel [
            (call (mem:SI (reg/f:SI 136) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [21.6%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 13 12 14 5 61 "" [1 uses])

(note 14 13 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 19 14 16 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 16 19 17 6 arch/arm/kernel/perf_event.c:610 (set (pc)
        (label_ref 18)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 17 16 15)

;; Start of basic block () -> 7
(code_label 15 17 20 7 60 "" [0 uses])

(note 20 15 18 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 18 20 21 8 62 "" [1 uses])

(note 21 18 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function callchain_trace (callchain_trace)[0:1361]


;; Generating RTL for gimple basic block 2

;; entry = (struct perf_callchain_entry *) data;

(insn 7 6 0 arch/arm/kernel/perf_event.c:766 (set (reg/v/f:SI 134 [ entry ])
        (reg/v/f:SI 138 [ data ])) -1 (nil))

;; D.26217 = fr->pc;

(insn 8 7 0 arch/arm/kernel/perf_event.c:767 (set (reg:SI 135 [ D.26217 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fr ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) -1 (nil))

;; D.26372 = entry->nr;

(insn 9 8 0 include/linux/perf_event.h:1096 (set (reg:DI 133 [ D.26372 ])
        (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])) -1 (nil))
Failed to add probability note

;; if (D.26372 <= 254)

(insn 10 9 11 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 12 11 13 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 14 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (nil))

(insn 14 13 15 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 15 14 16 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 16 15 17 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 17 16 18 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (nil))

(jump_insn 18 17 19 include/linux/perf_event.h:1096 (set (pc)
        (label_ref 20)) -1 (nil))

(barrier 19 18 20)

(code_label 20 19 0 67 "" [0 uses])

;; Generating RTL for gimple basic block 3

;; entry->ip[D.26372] = (__u64) (u64) D.26217;

(insn 22 21 23 include/linux/perf_event.h:1097 (set (reg:SI 139)
        (plus:SI (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 23 22 24 include/linux/perf_event.h:1097 (set (reg:SI 140)
        (ashift:SI (reg:SI 139)
            (const_int 3 [0x3]))) -1 (nil))

(insn 24 23 25 include/linux/perf_event.h:1097 (set (reg/f:SI 141)
        (plus:SI (reg/v/f:SI 134 [ entry ])
            (reg:SI 140))) -1 (nil))

(insn 25 24 26 include/linux/perf_event.h:1097 (set (reg:DI 142)
        (zero_extend:DI (reg:SI 135 [ D.26217 ]))) -1 (nil))

(insn 26 25 0 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/f:SI 141) [0 <variable>.ip S8 A64])
        (reg:DI 142)) -1 (nil))

;; entry->nr = [plus_expr] D.26372 + 1;

(insn 27 26 28 include/linux/perf_event.h:1097 (set (reg:DI 143)
        (const_int 1 [0x1])) -1 (nil))

(insn 28 27 29 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg:DI 133 [ D.26372 ])
                    (reg:DI 143)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 29 28 0 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 144)) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 30 29 31 66 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; return 0;

(insn 32 31 33 arch/arm/kernel/perf_event.c:769 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 33 32 34 arch/arm/kernel/perf_event.c:769 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 34 33 0)
Purged non-fallthru edges from bb 11
Predictions for insn 11 bb 2
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 13 bb 7
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 15 bb 8
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 17 bb 9
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:765 (set (reg/v/f:SI 137 [ fr ])
        (reg:SI 0 r0 [ fr ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:765 (set (reg/v/f:SI 138 [ data ])
        (reg:SI 1 r1 [ data ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:766 (set (reg/v/f:SI 134 [ entry ])
        (reg/v/f:SI 138 [ data ])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:767 (set (reg:SI 135 [ D.26217 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fr ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 include/linux/perf_event.h:1096 (set (reg:DI 133 [ D.26372 ])
        (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])) -1 (nil))

(insn 10 9 11 3 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 44 3 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 10 4)

;; Succ edge  10 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 44 11 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 44 13 4 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 45 4 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 8 5)

;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 45 13 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 14 45 15 5 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 15 14 46 5 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 10 6)

;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 46 15 16 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 16 46 17 6 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 17 16 47 6 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 47 17 18 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 18 47 19 7 include/linux/perf_event.h:1096 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 19 18 20)

;; Start of basic block ( 4 6 7) -> 8
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%] 
(code_label 20 19 48 8 67 "" [3 uses])

(note 48 20 21 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
(note 21 48 22 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 9 include/linux/perf_event.h:1097 (set (reg:SI 139)
        (plus:SI (subreg:SI (reg:DI 133 [ D.26372 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 23 22 24 9 include/linux/perf_event.h:1097 (set (reg:SI 140)
        (ashift:SI (reg:SI 139)
            (const_int 3 [0x3]))) -1 (nil))

(insn 24 23 25 9 include/linux/perf_event.h:1097 (set (reg/f:SI 141)
        (plus:SI (reg/v/f:SI 134 [ entry ])
            (reg:SI 140))) -1 (nil))

(insn 25 24 26 9 include/linux/perf_event.h:1097 (set (reg:DI 142)
        (zero_extend:DI (reg:SI 135 [ D.26217 ]))) -1 (nil))

(insn 26 25 27 9 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/f:SI 141) [0 <variable>.ip S8 A64])
        (reg:DI 142)) -1 (nil))

(insn 27 26 28 9 include/linux/perf_event.h:1097 (set (reg:DI 143)
        (const_int 1 [0x1])) -1 (nil))

(insn 28 27 29 9 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg:DI 133 [ D.26372 ])
                    (reg:DI 143)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 29 28 30 9 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 134 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 144)) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 3 5) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  3 [50.0%] 
;; Pred edge  5 [50.0%] 
(code_label 30 29 31 10 66 "" [2 uses])

(note 31 30 32 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 10 arch/arm/kernel/perf_event.c:769 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 33 32 34 10 arch/arm/kernel/perf_event.c:769 (set (pc)
        (label_ref 35)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 34 33 43)

;; Start of basic block () -> 11
(note 43 34 37 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 37 43 38 11 arch/arm/kernel/perf_event.c:769 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 38 37 39 11 arch/arm/kernel/perf_event.c:769 (clobber (reg:SI 136 [ <result> ])) -1 (nil))

(jump_insn 39 38 40 11 arch/arm/kernel/perf_event.c:769 (set (pc)
        (label_ref 41)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 40 39 35)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [100.0%] 
(code_label 35 40 49 12 65 "" [1 uses])

(note 49 35 36 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 36 49 41 12 arch/arm/kernel/perf_event.c:769 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) -1 (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 41 36 50 13 68 "" [1 uses])

(note 50 41 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 42 50 0 13 arch/arm/kernel/perf_event.c:769 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_reset (armpmu_reset)[0:1357] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; armpmu.394 = armpmu;

(insn 5 4 6 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 0 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 135 [ armpmu.394 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.394 != 0B)

(insn 7 6 8 arch/arm/kernel/perf_event.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ armpmu.394 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.26120 = armpmu.394->reset;

(insn 10 9 0 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg/f:SI 134 [ D.26120 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 135 [ armpmu.394 ])
                (const_int 40 [0x28])) [0 <variable>.reset+0 S4 A64])) -1 (nil))

;; if (D.26120 != 0B)

(insn 11 10 12 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.26120 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 12 11 0 arch/arm/kernel/perf_event.c:635 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))

;; Generating RTL for gimple basic block 4

;; D.26123 = on_each_cpu (D.26120, 0B, 1); [tail call]

(insn 14 13 15 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.26120 ])) -1 (nil))

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:636 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) -1 (nil))

(call_insn/j 17 16 18 4 arch/arm/kernel/perf_event.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b3a780 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(barrier 18 17 0)

;; Generating RTL for gimple basic block 5

;; 

(code_label 20 18 21 71 "" [0 uses])

(note 21 20 0 NOTE_INSN_BASIC_BLOCK)

;; D.26123 = 0;

(insn 22 21 0 arch/arm/kernel/perf_event.c:637 (set (reg:SI 133 [ D.26123 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; return D.26123;

(insn 24 23 25 arch/arm/kernel/perf_event.c:638 (set (reg:SI 136 [ <result> ])
        (reg:SI 133 [ D.26123 ])) -1 (nil))

(jump_insn 25 24 26 arch/arm/kernel/perf_event.c:638 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 26 25 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:635 (set (reg/f:SI 135 [ armpmu.394 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ armpmu.394 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 3 -> ( 4 6)

;; Succ edge  4 [89.9%]  (fallthru)
;; Succ edge  6 [10.1%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [89.9%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg/f:SI 134 [ D.26120 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 135 [ armpmu.394 ])
                (const_int 40 [0x28])) [0 <variable>.reset+0 S4 A64])) -1 (nil))

(insn 11 10 12 4 arch/arm/kernel/perf_event.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.26120 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 12 11 13 4 arch/arm/kernel/perf_event.c:635 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [78.3%]  (fallthru)
;; Succ edge  6 [21.6%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [78.3%]  (fallthru)
(note 13 12 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 5 arch/arm/kernel/perf_event.c:636 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.26120 ])) -1 (nil))

(insn 15 14 16 5 arch/arm/kernel/perf_event.c:636 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 5 arch/arm/kernel/perf_event.c:636 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) -1 (nil))

(call_insn/j 17 16 18 5 arch/arm/kernel/perf_event.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b3a780 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 18 17 20)

;; Start of basic block ( 3 4) -> 6
;; Pred edge  3 [10.1%] 
;; Pred edge  4 [21.6%] 
(code_label 20 18 21 6 71 "" [2 uses])

(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 6 arch/arm/kernel/perf_event.c:637 (set (reg:SI 133 [ D.26123 ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 7 arch/arm/kernel/perf_event.c:638 (set (reg:SI 136 [ <result> ])
        (reg:SI 133 [ D.26123 ])) -1 (nil))

(jump_insn 25 24 26 7 arch/arm/kernel/perf_event.c:638 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 26 25 35)

;; Start of basic block () -> 8
(note 35 26 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 29 35 30 8 arch/arm/kernel/perf_event.c:638 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 30 29 31 8 arch/arm/kernel/perf_event.c:638 (clobber (reg:SI 136 [ <result> ])) -1 (nil))

(jump_insn 31 30 32 8 arch/arm/kernel/perf_event.c:638 (set (pc)
        (label_ref 33)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 32 31 27)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [100.0%] 
(code_label 27 32 36 9 70 "" [1 uses])

(note 36 27 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 28 36 33 9 arch/arm/kernel/perf_event.c:638 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 33 28 37 10 72 "" [1 uses])

(note 37 33 34 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 34 37 0 10 arch/arm/kernel/perf_event.c:638 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_write_counter (armv7pmu_write_counter)[0:1338]


;; Generating RTL for gimple basic block 2

;; if (idx == 1)

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:832 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event_v7.c:832 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))

;; Generating RTL for gimple basic block 3

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c13, 0" : "r" value);

(insn 10 9 0 arch/arm/kernel/perf_event_v7.c:833 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 0") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912595) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 76 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx > 1)

(insn 15 14 16 arch/arm/kernel/perf_event_v7.c:834 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 16 15 0 arch/arm/kernel/perf_event_v7.c:834 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; D.25836 = armpmu->num_events + 1;

(insn 18 17 19 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 140)
        (mem/f/c/i:SI (reg/f:SI 139) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 20 19 21 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/f:SI 140)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 21 20 0 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 136 [ D.25836 ])
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) -1 (nil))

;; if (idx <= D.25836)

(insn 22 21 23 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 136 [ D.25836 ]))) -1 (nil))

(jump_insn 23 22 0 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 6

;; idx.374 = (unsigned int) idx;

(insn 25 24 0 arch/arm/kernel/perf_event_v7.c:835 (set (reg:SI 135 [ idx.374 ])
        (reg/v:SI 137 [ idx ])) -1 (nil))

;; if (idx.374 <= 1)

(insn 26 25 27 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 7

;; if (idx.374 > (unsigned int) D.25836)

(insn 29 28 30 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (reg:SI 136 [ D.25836 ]))) -1 (nil))

(jump_insn 30 29 0 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 8

;; 

(code_label 31 30 32 79 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 33 32 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u selecting wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx.374); [tail call]

(insn 34 33 35 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 142)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 35 34 36 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 36 35 37 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 37 36 38 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 142)) -1 (nil))

(insn 38 37 39 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 39 38 40 8 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 135 [ idx.374 ])) -1 (nil))

(call_insn/j 40 39 41 8 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(barrier 41 40 0)

;; Generating RTL for gimple basic block 9

;; 

(code_label 42 41 43 80 "" [0 uses])

(note 43 42 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 5" : "r" idx.374 + 4294967294 & 31);

(insn 44 43 45 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 145)
        (plus:SI (reg:SI 135 [ idx.374 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (and:SI (reg:SI 145)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 46 45 0 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 146)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

;; __asm__ __volatile__("isb" : "memory");

(insn 47 46 0 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c13, 2" : "r" value);

(insn 48 47 0 arch/arm/kernel/perf_event_v7.c:836 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 2") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912980) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 51 50 52 78 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 53 52 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u writing wrong counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx); [tail call]

(insn 54 53 55 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x115c5a00>)) -1 (nil))

(insn 55 54 56 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 149)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 56 55 57 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 57 56 58 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 58 57 59 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 59 58 60 10 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn/j 60 59 61 10 arch/arm/kernel/perf_event_v7.c:839 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(barrier 61 60 0)

;; Generating RTL for gimple basic block 11

;; 

(code_label 62 61 63 77 "" [0 uses])

(note 63 62 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 137 [ idx ])
        (reg:SI 0 r0 [ idx ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:831 (set (reg/v:SI 138 [ value ])
        (reg:SI 1 r1 [ value ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:832 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:832 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [19.9%]  (fallthru)
;; Succ edge  5 [80.1%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [19.9%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event_v7.c:833 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 0") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912595) -1 (nil))

(jump_insn 11 10 12 4 arch/arm/kernel/perf_event_v7.c:833 (set (pc)
        (label_ref 62)) -1 (nil))
;; End of basic block 4 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 12 11 13)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [80.1%] 
(code_label 13 12 14 5 76 "" [1 uses])

(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/perf_event_v7.c:834 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 16 15 17 5 arch/arm/kernel/perf_event_v7.c:834 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 19 18 20 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg/f:SI 140)
        (mem/f/c/i:SI (reg/f:SI 139) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 20 19 21 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/f:SI 140)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 21 20 22 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:SI 136 [ D.25836 ])
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) -1 (nil))

(insn 22 21 23 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 136 [ D.25836 ]))) -1 (nil))

(jump_insn 23 22 24 6 arch/arm/kernel/perf_event_v7.c:834 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 6 -> ( 7 11)

;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 7 arch/arm/kernel/perf_event_v7.c:835 (set (reg:SI 135 [ idx.374 ])
        (reg/v:SI 137 [ idx ])) -1 (nil))

(insn 26 25 27 7 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 27 26 28 7 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 7 -> ( 9 8)

;; Succ edge  9 [0.0%] 
;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
(note 28 27 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 8 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ idx.374 ])
            (reg:SI 136 [ D.25836 ]))) -1 (nil))

(jump_insn 30 29 31 8 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [0.0%] 
;; Pred edge  8 [0.0%]  (fallthru)
(code_label 31 30 32 9 79 "" [1 uses])

(note 32 31 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 34 33 35 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 142)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 35 34 36 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 36 35 37 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 37 36 38 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 142)) -1 (nil))

(insn 38 37 39 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 39 38 40 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 135 [ idx.374 ])) -1 (nil))

(call_insn/j 40 39 41 9 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 41 40 42)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [100.0%] 
(code_label 42 41 43 10 80 "" [1 uses])

(note 43 42 44 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 10 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 145)
        (plus:SI (reg:SI 135 [ idx.374 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 10 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (and:SI (reg:SI 145)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 46 45 47 10 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 146)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 47 46 48 10 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 48 47 49 10 arch/arm/kernel/perf_event_v7.c:836 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 2") ("") 0 [
            (reg/v:SI 138 [ value ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8912980) -1 (nil))

(jump_insn 49 48 50 10 arch/arm/kernel/perf_event_v7.c:836 (set (pc)
        (label_ref 62)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 50 49 51)

;; Start of basic block ( 6 5) -> 11
;; Pred edge  6 [0.0%] 
;; Pred edge  5 [0.0%] 
(code_label 51 50 52 11 78 "" [2 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 54 53 55 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x115c5a00>)) -1 (nil))

(insn 55 54 56 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 149)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 56 55 57 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 57 56 58 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 58 57 59 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 59 58 60 11 arch/arm/kernel/perf_event_v7.c:839 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn/j 60 59 61 11 arch/arm/kernel/perf_event_v7.c:839 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 61 60 62)

;; Start of basic block ( 4 10) -> 12
;; Pred edge  4 [100.0%] 
;; Pred edge  10 [100.0%] 
(code_label 62 61 63 12 77 "" [2 uses])

(note 63 62 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [100.0%]  (fallthru)
(note 68 63 65 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 65 68 66 13 arch/arm/kernel/perf_event_v7.c:841 (set (pc)
        (label_ref 67)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 66 65 64)

;; Start of basic block () -> 14
(code_label 64 66 69 14 75 "" [0 uses])

(note 69 64 67 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 67 69 70 15 81 "" [1 uses])

(note 70 67 0 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 15 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_read_counter (armv7pmu_read_counter)[0:1337]


;; Generating RTL for gimple basic block 2

;; if (idx == 1)

(insn 6 5 7 arch/arm/kernel/perf_event_v7.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 7 6 0 arch/arm/kernel/perf_event_v7.c:817 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))

;; Generating RTL for gimple basic block 3

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c13, 0" : "=r" value);

(insn 9 8 0 arch/arm/kernel/perf_event_v7.c:818 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 0") ("=r") 0 []
             [] 8910675)) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 12 11 13 86 "" [0 uses])

(note 13 12 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx > 1)

(insn 14 13 15 arch/arm/kernel/perf_event_v7.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/kernel/perf_event_v7.c:819 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; D.25815 = armpmu->num_events + 1;

(insn 17 16 18 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 142)
        (mem/s/j:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 20 19 0 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 137 [ D.25815 ])
        (plus:SI (reg:SI 142)
            (const_int 1 [0x1]))) -1 (nil))

;; if (idx <= D.25815)

(insn 21 20 22 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (reg:SI 137 [ D.25815 ]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 6

;; idx.372 = (unsigned int) idx;

(insn 24 23 0 arch/arm/kernel/perf_event_v7.c:820 (set (reg:SI 136 [ idx.372 ])
        (reg/v:SI 139 [ idx ])) -1 (nil))

;; if (idx.372 <= 1)

(insn 25 24 26 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 26 25 0 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 7

;; if (idx.372 > (unsigned int) D.25815)

(insn 28 27 29 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (reg:SI 137 [ D.25815 ]))) -1 (nil))

(jump_insn 29 28 0 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 8

;; 

(code_label 30 29 31 89 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 32 31 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u selecting wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx.372);

(insn 33 32 34 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 34 33 35 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 145)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 143)) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 136 [ idx.372 ])) -1 (nil))

(call_insn 39 38 0 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; value = 0;

(insn 40 39 0 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 43 42 44 90 "" [0 uses])

(note 44 43 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 5" : "r" idx.372 + 4294967294 & 31);

(insn 45 44 46 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (plus:SI (reg:SI 136 [ idx.372 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 46 45 47 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 47 46 0 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 147)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

;; __asm__ __volatile__("isb" : "memory");

(insn 48 47 0 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c13, 2" : "=r" value);

(insn 49 48 0 arch/arm/kernel/perf_event_v7.c:821 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 2") ("=r") 0 []
             [] 8911060)) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 52 51 53 88 "" [0 uses])

(note 53 52 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 54 53 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u reading wrong counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 55 54 56 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c5a50>)) -1 (nil))

(insn 56 55 57 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 150)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 57 56 58 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 58 57 59 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 0 r0)
        (reg:SI 148)) -1 (nil))

(insn 59 58 60 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 60 59 61 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ idx ])) -1 (nil))

(call_insn 61 60 0 arch/arm/kernel/perf_event_v7.c:824 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; value = 0;

(insn 62 61 0 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 63 62 64 87 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; return value;

(insn 65 64 66 arch/arm/kernel/perf_event_v7.c:828 (set (reg:SI 138 [ <result> ])
        (reg/v:SI 135 [ value ])) -1 (nil))

(jump_insn 66 65 67 arch/arm/kernel/perf_event_v7.c:828 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 67 66 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event_v7.c:814 (set (reg/v:SI 139 [ idx ])
        (reg:SI 0 r0 [ idx ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event_v7.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:817 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 12)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [19.9%]  (fallthru)
;; Succ edge  5 [80.1%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [19.9%]  (fallthru)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 4 arch/arm/kernel/perf_event_v7.c:818 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 0") ("=r") 0 []
             [] 8910675)) -1 (nil))

(jump_insn 10 9 11 4 arch/arm/kernel/perf_event_v7.c:818 (set (pc)
        (label_ref 63)) -1 (nil))
;; End of basic block 4 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 11 10 12)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [80.1%] 
(code_label 12 11 13 5 86 "" [1 uses])

(note 13 12 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 5 arch/arm/kernel/perf_event_v7.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 15 14 16 5 arch/arm/kernel/perf_event_v7.c:819 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 16 15 17 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 18 17 19 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg/f:SI 141)
        (mem/f/c/i:SI (reg/f:SI 140) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 19 18 20 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 142)
        (mem/s/j:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 20 19 21 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:SI 137 [ D.25815 ])
        (plus:SI (reg:SI 142)
            (const_int 1 [0x1]))) -1 (nil))

(insn 21 20 22 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ idx ])
            (reg:SI 137 [ D.25815 ]))) -1 (nil))

(jump_insn 22 21 23 6 arch/arm/kernel/perf_event_v7.c:819 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 6 -> ( 7 11)

;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 7 arch/arm/kernel/perf_event_v7.c:820 (set (reg:SI 136 [ idx.372 ])
        (reg/v:SI 139 [ idx ])) -1 (nil))

(insn 25 24 26 7 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 26 25 27 7 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 7 -> ( 9 8)

;; Succ edge  9 [0.0%] 
;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
(note 27 26 28 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 8 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ idx.372 ])
            (reg:SI 137 [ D.25815 ]))) -1 (nil))

(jump_insn 29 28 30 8 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [0.0%] 
;; Pred edge  8 [0.0%]  (fallthru)
(code_label 30 29 31 9 89 "" [1 uses])

(note 31 30 32 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 33 32 34 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 143)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 34 33 35 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 145)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 143)) -1 (nil))

(insn 37 36 38 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 9 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg:SI 136 [ idx.372 ])) -1 (nil))

(call_insn 39 38 40 9 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 40 39 41 9 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 41 40 42 9 arch/arm/kernel/perf_event_v7.c:815 (set (pc)
        (label_ref 63)) -1 (nil))
;; End of basic block 9 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 42 41 43)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [100.0%] 
(code_label 43 42 44 10 90 "" [1 uses])

(note 44 43 45 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 10 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 146)
        (plus:SI (reg:SI 136 [ idx.372 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 46 45 47 10 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 47 46 48 10 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 147)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 48 47 49 10 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 49 48 50 10 arch/arm/kernel/perf_event_v7.c:821 (set (reg/v:SI 135 [ value ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c13, 2") ("=r") 0 []
             [] 8911060)) -1 (nil))

(jump_insn 50 49 51 10 arch/arm/kernel/perf_event_v7.c:821 (set (pc)
        (label_ref 63)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 51 50 52)

;; Start of basic block ( 6 5) -> 11
;; Pred edge  6 [0.0%] 
;; Pred edge  5 [0.0%] 
(code_label 52 51 53 11 88 "" [2 uses])

(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 55 54 56 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x115c5a50>)) -1 (nil))

(insn 56 55 57 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 150)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 57 56 58 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 58 57 59 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 0 r0)
        (reg:SI 148)) -1 (nil))

(insn 59 58 60 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 60 59 61 11 arch/arm/kernel/perf_event_v7.c:824 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ idx ])) -1 (nil))

(call_insn 61 60 62 11 arch/arm/kernel/perf_event_v7.c:824 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 61 63 11 arch/arm/kernel/perf_event_v7.c:815 (set (reg/v:SI 135 [ value ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4 10 11 9) -> 12
;; Pred edge  4 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 63 62 64 12 87 "" [3 uses])

(note 64 63 65 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 12 arch/arm/kernel/perf_event_v7.c:828 (set (reg:SI 138 [ <result> ])
        (reg/v:SI 135 [ value ])) -1 (nil))

(jump_insn 66 65 67 12 arch/arm/kernel/perf_event_v7.c:828 (set (pc)
        (label_ref 68)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 67 66 76)

;; Start of basic block () -> 13
(note 76 67 70 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 70 76 71 13 arch/arm/kernel/perf_event_v7.c:828 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 71 70 72 13 arch/arm/kernel/perf_event_v7.c:828 (clobber (reg:SI 138 [ <result> ])) -1 (nil))

(jump_insn 72 71 73 13 arch/arm/kernel/perf_event_v7.c:828 (set (pc)
        (label_ref 74)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 73 72 68)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [100.0%] 
(code_label 68 73 77 14 85 "" [1 uses])

(note 77 68 69 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 69 77 74 14 arch/arm/kernel/perf_event_v7.c:828 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ <result> ])) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 74 69 78 15 91 "" [1 uses])

(note 78 74 75 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 75 78 0 15 arch/arm/kernel/perf_event_v7.c:828 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_hw_perf_events (init_hw_perf_events)[0:1358] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; __asm__("mrc	p15, 0, %0, c0, c0, 0" : "=r" cpuid : "cc");

(insn 5 4 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 138 [ cpuid ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8511357))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; implementor = cpuid >> 24;

(insn 6 5 0 arch/arm/kernel/perf_event.c:645 (set (reg/v:SI 137 [ implementor ])
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 24 [0x18]))) -1 (nil))

;; if (implementor == 65)

(insn 7 6 8 arch/arm/kernel/perf_event.c:649 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 65 [0x41]))) -1 (nil))

(jump_insn 8 7 0 arch/arm/kernel/perf_event.c:649 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; switch (cpuid & 65520;) <default: <L15>, case 45088: <L4>, case 45920: <L1>, case 46432: <L1>, case 46944: <L1>, case 49232: <L7>, case 49280: <L5>, case 49296: <L6>, case 49392: <L8>>

(insn 10 9 11 arch/arm/kernel/perf_event.c:650 (set (reg:SI 142)
        (const_int 65520 [0xfff0])) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:650 (set (reg:SI 141)
        (and:SI (reg/v:SI 138 [ cpuid ])
            (reg:SI 142))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 138 [ cpuid ])
            (const_int 65520 [0xfff0]))
        (nil)))

(insn 12 11 13 arch/arm/kernel/perf_event.c:650 (set (reg:SI 143)
        (const_int 46944 [0xb760])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 143))) -1 (nil))

(jump_insn 14 13 15 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 15 14 16 arch/arm/kernel/perf_event.c:650 (set (reg:SI 144)
        (const_int 46944 [0xb760])) -1 (nil))

(insn 16 15 17 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 144))) -1 (nil))

(jump_insn 17 16 18 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event.c:650 (set (reg:SI 145)
        (const_int 45920 [0xb360])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 145))) -1 (nil))

(jump_insn 20 19 21 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 21 20 22 arch/arm/kernel/perf_event.c:650 (set (reg:SI 146)
        (const_int 46432 [0xb560])) -1 (nil))

(insn 22 21 23 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 146))) -1 (nil))

(jump_insn 23 22 24 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 24 23 25 arch/arm/kernel/perf_event.c:650 (set (reg:SI 147)
        (const_int 45088 [0xb020])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 147))) -1 (nil))

(jump_insn 26 25 27 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 27 26 28 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 28 27 29)

(code_label 29 28 30 103 "" [0 uses])

(insn 30 29 31 arch/arm/kernel/perf_event.c:650 (set (reg:SI 148)
        (const_int 49280 [0xc080])) -1 (nil))

(insn 31 30 32 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 148))) -1 (nil))

(jump_insn 32 31 33 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 33 32 34 arch/arm/kernel/perf_event.c:650 (set (reg:SI 149)
        (const_int 49280 [0xc080])) -1 (nil))

(insn 34 33 35 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 149))) -1 (nil))

(jump_insn 35 34 36 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) -1 (nil))

(insn 36 35 37 arch/arm/kernel/perf_event.c:650 (set (reg:SI 150)
        (const_int 49232 [0xc050])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 150))) -1 (nil))

(jump_insn 38 37 39 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 39 38 40 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 40 39 41)

(code_label 41 40 42 104 "" [0 uses])

(insn 42 41 43 arch/arm/kernel/perf_event.c:650 (set (reg:SI 151)
        (const_int 49296 [0xc090])) -1 (nil))

(insn 43 42 44 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 151))) -1 (nil))

(jump_insn 44 43 45 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event.c:650 (set (reg:SI 152)
        (const_int 49392 [0xc0f0])) -1 (nil))

(insn 46 45 47 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 152))) -1 (nil))

(jump_insn 47 46 48 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 48 47 49 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 49 48 0)

;; Generating RTL for gimple basic block 4

;; <L1>:

(code_label 50 49 51 98 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu = 0B;

(insn 52 51 53 arch/arm/kernel/perf_event.c:654 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 53 52 54 arch/arm/kernel/perf_event.c:654 (set (reg:SI 154)
        (const_int 0 [0x0])) -1 (nil))

(insn 54 53 0 arch/arm/kernel/perf_event.c:654 (set (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])
        (reg:SI 154)) -1 (nil))

;; Generating RTL for gimple basic block 5

;; <L4>:

(code_label 57 56 58 97 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu = 0B;

(insn 59 58 60 arch/arm/kernel/perf_event.c:657 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 arch/arm/kernel/perf_event.c:657 (set (reg:SI 156)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 0 arch/arm/kernel/perf_event.c:657 (set (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])
        (reg:SI 156)) -1 (nil))

;; Generating RTL for gimple basic block 6

;; <L5>:

(code_label 64 63 65 100 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; armv7pmu.id = 4;

(insn 66 65 67 arch/arm/kernel/perf_event_v7.c:1193 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 67 66 68 arch/arm/kernel/perf_event_v7.c:1193 (set (reg:SI 158)
        (const_int 4 [0x4])) -1 (nil))

(insn 68 67 0 arch/arm/kernel/perf_event_v7.c:1193 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 158)) -1 (nil))

;; armv7pmu.name = &"ARMv7 Cortex-A8"[0];

(insn 69 68 70 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 70 69 71 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 160)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1163c4b0>)) -1 (nil))

(insn 71 70 0 arch/arm/kernel/perf_event_v7.c:1194 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 160)) -1 (nil))

;; armv7pmu.cache_map = &armv7_a8_perf_cache_map;

(insn 72 71 73 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 73 72 74 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 74 73 0 arch/arm/kernel/perf_event_v7.c:1195 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 162)) -1 (nil))

;; armv7pmu.event_map = &armv7_a8_perf_map;

(insn 75 74 76 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 76 75 77 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 77 76 78 arch/arm/kernel/perf_event_v7.c:1196 (set (reg:SI 165)
        (plus:SI (reg/f:SI 164)
            (const_int 168 [0xa8]))) -1 (nil))

(insn 78 77 0 arch/arm/kernel/perf_event_v7.c:1196 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 163)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 165)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 79 78 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 136 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; armv7pmu.num_events = (int) (int) ((val >> 11 & 31) + 1);

(insn 80 79 81 arch/arm/kernel/perf_event_v7.c:1197 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 81 80 82 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 167)
        (lshiftrt:SI (reg/v:SI 136 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 82 81 83 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 168)
        (and:SI (reg:SI 167)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 83 82 84 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 169)
        (plus:SI (reg:SI 168)
            (const_int 1 [0x1]))) -1 (nil))

(insn 84 83 0 arch/arm/kernel/perf_event_v7.c:1197 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 166)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 169)) -1 (nil))

;; armpmu = &armv7pmu;

(insn 85 84 86 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 86 85 87 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 87 86 88 arch/arm/kernel/perf_event.c:660 (set (reg:SI 172)
        (plus:SI (reg/f:SI 171)
            (const_int 80 [0x50]))) -1 (nil))

(insn 88 87 0 arch/arm/kernel/perf_event.c:660 (set (mem/f/c/i:SI (reg/f:SI 170) [0 armpmu+0 S4 A32])
        (reg:SI 172)) -1 (nil))

;; Generating RTL for gimple basic block 7

;; <L6>:

(code_label 91 90 92 101 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; armv7pmu.id = 5;

(insn 93 92 94 arch/arm/kernel/perf_event_v7.c:1203 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 94 93 95 arch/arm/kernel/perf_event_v7.c:1203 (set (reg:SI 174)
        (const_int 5 [0x5])) -1 (nil))

(insn 95 94 0 arch/arm/kernel/perf_event_v7.c:1203 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 174)) -1 (nil))

;; armv7pmu.name = &"ARMv7 Cortex-A9"[0];

(insn 96 95 97 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 97 96 98 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 176)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1163cae0>)) -1 (nil))

(insn 98 97 0 arch/arm/kernel/perf_event_v7.c:1204 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 175)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 176)) -1 (nil))

;; armv7pmu.cache_map = &armv7_a9_perf_cache_map;

(insn 99 98 100 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 100 99 101 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 101 100 102 arch/arm/kernel/perf_event_v7.c:1205 (set (reg:SI 179)
        (plus:SI (reg/f:SI 178)
            (const_int 204 [0xcc]))) -1 (nil))

(insn 102 101 0 arch/arm/kernel/perf_event_v7.c:1205 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 179)) -1 (nil))

;; armv7pmu.event_map = &armv7_a9_perf_map;

(insn 103 102 104 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 104 103 105 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 105 104 106 arch/arm/kernel/perf_event_v7.c:1206 (set (reg:SI 182)
        (plus:SI (reg/f:SI 181)
            (const_int 372 [0x174]))) -1 (nil))

(insn 106 105 0 arch/arm/kernel/perf_event_v7.c:1206 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 180)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 182)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 107 106 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 135 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; armv7pmu.num_events = (int) (int) ((val >> 11 & 31) + 1);

(insn 108 107 109 arch/arm/kernel/perf_event_v7.c:1207 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 109 108 110 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 184)
        (lshiftrt:SI (reg/v:SI 135 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 110 109 111 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 185)
        (and:SI (reg:SI 184)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 111 110 112 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1 [0x1]))) -1 (nil))

(insn 112 111 0 arch/arm/kernel/perf_event_v7.c:1207 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 186)) -1 (nil))

;; armpmu = &armv7pmu;

(insn 113 112 114 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 114 113 115 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 115 114 116 arch/arm/kernel/perf_event.c:663 (set (reg:SI 189)
        (plus:SI (reg/f:SI 188)
            (const_int 80 [0x50]))) -1 (nil))

(insn 116 115 0 arch/arm/kernel/perf_event.c:663 (set (mem/f/c/i:SI (reg/f:SI 187) [0 armpmu+0 S4 A32])
        (reg:SI 189)) -1 (nil))

;; Generating RTL for gimple basic block 8

;; <L7>:

(code_label 119 118 120 99 "" [0 uses])

(note 120 119 0 NOTE_INSN_BASIC_BLOCK)

;; armv7pmu.id = 6;

(insn 121 120 122 arch/arm/kernel/perf_event_v7.c:1213 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 122 121 123 arch/arm/kernel/perf_event_v7.c:1213 (set (reg:SI 191)
        (const_int 6 [0x6])) -1 (nil))

(insn 123 122 0 arch/arm/kernel/perf_event_v7.c:1213 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 191)) -1 (nil))

;; armv7pmu.name = &"ARMv7 Cortex-A5"[0];

(insn 124 123 125 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 125 124 126 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 193)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1163c870>)) -1 (nil))

(insn 126 125 0 arch/arm/kernel/perf_event_v7.c:1214 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 193)) -1 (nil))

;; armv7pmu.cache_map = &armv7_a5_perf_cache_map;

(insn 127 126 128 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 128 127 129 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 195)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 129 128 130 arch/arm/kernel/perf_event_v7.c:1215 (set (reg:SI 196)
        (plus:SI (reg/f:SI 195)
            (const_int 408 [0x198]))) -1 (nil))

(insn 130 129 0 arch/arm/kernel/perf_event_v7.c:1215 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 194)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 196)) -1 (nil))

;; armv7pmu.event_map = &armv7_a5_perf_map;

(insn 131 130 132 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 132 131 133 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 133 132 134 arch/arm/kernel/perf_event_v7.c:1216 (set (reg:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 576 [0x240]))) -1 (nil))

(insn 134 133 0 arch/arm/kernel/perf_event_v7.c:1216 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 197)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 199)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 135 134 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 134 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; armv7pmu.num_events = (int) (int) ((val >> 11 & 31) + 1);

(insn 136 135 137 arch/arm/kernel/perf_event_v7.c:1217 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 137 136 138 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 201)
        (lshiftrt:SI (reg/v:SI 134 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 138 137 139 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 202)
        (and:SI (reg:SI 201)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 139 138 140 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 203)
        (plus:SI (reg:SI 202)
            (const_int 1 [0x1]))) -1 (nil))

(insn 140 139 0 arch/arm/kernel/perf_event_v7.c:1217 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 200)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 203)) -1 (nil))

;; armpmu = &armv7pmu;

(insn 141 140 142 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 204)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 142 141 143 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 205)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 143 142 144 arch/arm/kernel/perf_event.c:666 (set (reg:SI 206)
        (plus:SI (reg/f:SI 205)
            (const_int 80 [0x50]))) -1 (nil))

(insn 144 143 0 arch/arm/kernel/perf_event.c:666 (set (mem/f/c/i:SI (reg/f:SI 204) [0 armpmu+0 S4 A32])
        (reg:SI 206)) -1 (nil))

;; Generating RTL for gimple basic block 9

;; <L8>:

(code_label 147 146 148 102 "" [0 uses])

(note 148 147 0 NOTE_INSN_BASIC_BLOCK)

;; armv7pmu.id = 7;

(insn 149 148 150 arch/arm/kernel/perf_event_v7.c:1223 (set (reg/f:SI 207)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 150 149 151 arch/arm/kernel/perf_event_v7.c:1223 (set (reg:SI 208)
        (const_int 7 [0x7])) -1 (nil))

(insn 151 150 0 arch/arm/kernel/perf_event_v7.c:1223 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 208)) -1 (nil))

;; armv7pmu.name = &"ARMv7 Cortex-A15"[0];

(insn 152 151 153 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 153 152 154 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1163e4b0>)) -1 (nil))

(insn 154 153 0 arch/arm/kernel/perf_event_v7.c:1224 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 209)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 210)) -1 (nil))

;; armv7pmu.cache_map = &armv7_a15_perf_cache_map;

(insn 155 154 156 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 211)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 156 155 157 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 212)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 157 156 158 arch/arm/kernel/perf_event_v7.c:1225 (set (reg:SI 213)
        (plus:SI (reg/f:SI 212)
            (const_int 612 [0x264]))) -1 (nil))

(insn 158 157 0 arch/arm/kernel/perf_event_v7.c:1225 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 211)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 213)) -1 (nil))

;; armv7pmu.event_map = &armv7_a15_perf_map;

(insn 159 158 160 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 214)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 160 159 161 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 215)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 161 160 162 arch/arm/kernel/perf_event_v7.c:1226 (set (reg:SI 216)
        (plus:SI (reg/f:SI 215)
            (const_int 780 [0x30c]))) -1 (nil))

(insn 162 161 0 arch/arm/kernel/perf_event_v7.c:1226 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 214)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 216)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 163 162 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; armv7pmu.num_events = (int) (int) ((val >> 11 & 31) + 1);

(insn 164 163 165 arch/arm/kernel/perf_event_v7.c:1227 (set (reg/f:SI 217)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 165 164 166 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 218)
        (lshiftrt:SI (reg/v:SI 133 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 166 165 167 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 219)
        (and:SI (reg:SI 218)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 167 166 168 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (const_int 1 [0x1]))) -1 (nil))

(insn 168 167 0 arch/arm/kernel/perf_event_v7.c:1227 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 217)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 220)) -1 (nil))

;; armpmu = &armv7pmu;

(insn 169 168 170 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 170 169 171 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 171 170 172 arch/arm/kernel/perf_event.c:669 (set (reg:SI 223)
        (plus:SI (reg/f:SI 222)
            (const_int 80 [0x50]))) -1 (nil))

(insn 172 171 0 arch/arm/kernel/perf_event.c:669 (set (mem/f/c/i:SI (reg/f:SI 221) [0 armpmu+0 S4 A32])
        (reg:SI 223)) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 175 174 176 95 "" [0 uses])

(note 176 175 0 NOTE_INSN_BASIC_BLOCK)

;; if (implementor == 105)

(insn 177 176 178 arch/arm/kernel/perf_event.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 105 [0x69]))) -1 (nil))

(jump_insn 178 177 0 arch/arm/kernel/perf_event.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 11

;; switch (cpuid >> 13 & 7;) <default: <L15>, case 1: <L13>, case 2: <L14>>

(insn 180 179 181 arch/arm/kernel/perf_event.c:675 (set (reg:SI 224)
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 13 [0xd]))) -1 (nil))

(insn 181 180 182 arch/arm/kernel/perf_event.c:675 (set (reg:SI 225)
        (and:SI (reg:SI 224)
            (const_int 7 [0x7]))) -1 (nil))

(insn 182 181 183 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 183 182 184 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 184 183 185 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 185 184 186 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 186 185 187 arch/arm/kernel/perf_event.c:675 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 187 186 0)

;; Generating RTL for gimple basic block 12

;; <L13>:

(code_label 188 187 189 105 "" [0 uses])

(note 189 188 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu = 0B;

(insn 190 189 191 arch/arm/kernel/perf_event.c:677 (set (reg/f:SI 226)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 191 190 192 arch/arm/kernel/perf_event.c:677 (set (reg:SI 227)
        (const_int 0 [0x0])) -1 (nil))

(insn 192 191 0 arch/arm/kernel/perf_event.c:677 (set (mem/f/c/i:SI (reg/f:SI 226) [0 armpmu+0 S4 A32])
        (reg:SI 227)) -1 (nil))

;; Generating RTL for gimple basic block 13

;; <L14>:

(code_label 195 194 196 106 "" [0 uses])

(note 196 195 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu = 0B;

(insn 197 196 198 arch/arm/kernel/perf_event.c:680 (set (reg/f:SI 228)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 198 197 199 arch/arm/kernel/perf_event.c:680 (set (reg:SI 229)
        (const_int 0 [0x0])) -1 (nil))

(insn 199 198 0 arch/arm/kernel/perf_event.c:680 (set (mem/f/c/i:SI (reg/f:SI 228) [0 armpmu+0 S4 A32])
        (reg:SI 229)) -1 (nil))

;; Generating RTL for gimple basic block 14

;; <L15>:

(code_label 200 199 201 96 "" [0 uses])

(note 201 200 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu.403 = armpmu;

(insn 202 201 203 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 203 202 0 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 139 [ armpmu.403 ])
        (mem/f/c/i:SI (reg/f:SI 230) [0 armpmu+0 S4 A32])) -1 (nil))

;; if (armpmu.403 != 0B)

(insn 204 203 205 arch/arm/kernel/perf_event.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 139 [ armpmu.403 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 205 204 0 arch/arm/kernel/perf_event.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))

;; Generating RTL for gimple basic block 15

;; printk (&"<6>hw perfevents: enabled with %s PMU driver, %d counters available\n"[0], armpmu.403->name, armpmu.403->num_events);

(insn 207 206 208 arch/arm/kernel/perf_event.c:686 (set (reg:SI 231)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11223cc0>)) -1 (nil))

(insn 208 207 209 arch/arm/kernel/perf_event.c:686 (set (reg:SI 0 r0)
        (reg:SI 231)) -1 (nil))

(insn 209 208 210 arch/arm/kernel/perf_event.c:686 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) -1 (nil))

(insn 210 209 211 arch/arm/kernel/perf_event.c:686 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(call_insn 211 210 0 arch/arm/kernel/perf_event.c:686 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 16

;; 

(code_label 214 213 215 107 "" [0 uses])

(note 215 214 0 NOTE_INSN_BASIC_BLOCK)

;; printk (&"<6>hw perfevents: no hardware support available\n"[0]);

(insn 216 215 217 arch/arm/kernel/perf_event.c:689 (set (reg:SI 232)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x115c5be0>)) -1 (nil))

(insn 217 216 218 arch/arm/kernel/perf_event.c:689 (set (reg:SI 0 r0)
        (reg:SI 232)) -1 (nil))

(call_insn 218 217 0 arch/arm/kernel/perf_event.c:689 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 17

;; 

(code_label 219 218 220 108 "" [0 uses])

(note 220 219 0 NOTE_INSN_BASIC_BLOCK)

;; perf_pmu_register (&pmu, &"cpu"[0], 4);

(insn 221 220 222 arch/arm/kernel/perf_event.c:692 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 222 221 223 arch/arm/kernel/perf_event.c:692 (set (reg:SI 234)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116407a0>)) -1 (nil))

(insn 223 222 224 arch/arm/kernel/perf_event.c:692 (set (reg:SI 0 r0)
        (reg/f:SI 233)) -1 (nil))

(insn 224 223 225 arch/arm/kernel/perf_event.c:692 (set (reg:SI 1 r1)
        (reg:SI 234)) -1 (nil))

(insn 225 224 226 arch/arm/kernel/perf_event.c:692 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 226 225 0 arch/arm/kernel/perf_event.c:692 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_pmu_register") [flags 0x41] <function_decl 0x113ba880 perf_pmu_register>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; return 0;

(insn 227 226 228 arch/arm/kernel/perf_event.c:695 (set (reg:SI 140 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 228 227 229 arch/arm/kernel/perf_event.c:695 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 229 228 0)
Purged edges from bb 31
Purged edges from bb 33
Predictions for insn 14 bb 3
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 17 bb 20
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 20 bb 21
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 23 bb 22
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 26 bb 23
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 32 bb 25
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 35 bb 26
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 38 bb 27
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 44 bb 29
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 47 bb 30
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 183 bb 11
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 185 bb 32
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 138 [ cpuid ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8511357))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:645 (set (reg/v:SI 137 [ implementor ])
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:649 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 65 [0x41]))) -1 (nil))

(jump_insn 8 7 9 3 arch/arm/kernel/perf_event.c:649 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 175)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 23)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:650 (set (reg:SI 142)
        (const_int 65520 [0xfff0])) -1 (nil))

(insn 11 10 12 4 arch/arm/kernel/perf_event.c:650 (set (reg:SI 141)
        (and:SI (reg/v:SI 138 [ cpuid ])
            (reg:SI 142))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 138 [ cpuid ])
            (const_int 65520 [0xfff0]))
        (nil)))

(insn 12 11 13 4 arch/arm/kernel/perf_event.c:650 (set (reg:SI 143)
        (const_int 46944 [0xb760])) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 143))) -1 (nil))

(jump_insn 14 13 239 4 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 17 5)

;; Succ edge  17 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [71.0%]  (fallthru)
(note 239 14 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 239 16 5 arch/arm/kernel/perf_event.c:650 (set (reg:SI 144)
        (const_int 46944 [0xb760])) -1 (nil))

(insn 16 15 17 5 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 144))) -1 (nil))

(jump_insn 17 16 240 5 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 10 6)

;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 240 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 240 19 6 arch/arm/kernel/perf_event.c:650 (set (reg:SI 145)
        (const_int 45920 [0xb360])) -1 (nil))

(insn 19 18 20 6 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 145))) -1 (nil))

(jump_insn 20 19 241 6 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 6 -> ( 17 7)

;; Succ edge  17 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [71.0%]  (fallthru)
(note 241 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 21 241 22 7 arch/arm/kernel/perf_event.c:650 (set (reg:SI 146)
        (const_int 46432 [0xb560])) -1 (nil))

(insn 22 21 23 7 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 146))) -1 (nil))

(jump_insn 23 22 242 7 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 7 -> ( 17 8)

;; Succ edge  17 [29.0%] 
;; Succ edge  8 [71.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [71.0%]  (fallthru)
(note 242 23 24 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 24 242 25 8 arch/arm/kernel/perf_event.c:650 (set (reg:SI 147)
        (const_int 45088 [0xb020])) -1 (nil))

(insn 25 24 26 8 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 147))) -1 (nil))

(jump_insn 26 25 243 8 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 8 -> ( 18 9)

;; Succ edge  18 [29.0%] 
;; Succ edge  9 [71.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [71.0%]  (fallthru)
(note 243 26 27 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(jump_insn 27 243 28 9 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 9 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 28 27 29)

;; Start of basic block ( 5) -> 10
;; Pred edge  5 [50.0%] 
(code_label 29 28 244 10 103 "" [1 uses])

(note 244 29 30 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 30 244 31 10 arch/arm/kernel/perf_event.c:650 (set (reg:SI 148)
        (const_int 49280 [0xc080])) -1 (nil))

(insn 31 30 32 10 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 148))) -1 (nil))

(jump_insn 32 31 245 10 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 10 -> ( 19 11)

;; Succ edge  19 [29.0%] 
;; Succ edge  11 [71.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [71.0%]  (fallthru)
(note 245 32 33 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 33 245 34 11 arch/arm/kernel/perf_event.c:650 (set (reg:SI 149)
        (const_int 49280 [0xc080])) -1 (nil))

(insn 34 33 35 11 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 149))) -1 (nil))

(jump_insn 35 34 246 11 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 14 12)

;; Succ edge  14 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 246 35 36 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 36 246 37 12 arch/arm/kernel/perf_event.c:650 (set (reg:SI 150)
        (const_int 49232 [0xc050])) -1 (nil))

(insn 37 36 38 12 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 150))) -1 (nil))

(jump_insn 38 37 247 12 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 12 -> ( 21 13)

;; Succ edge  21 [29.0%] 
;; Succ edge  13 [71.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [71.0%]  (fallthru)
(note 247 38 39 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 39 247 40 13 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 13 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 40 39 41)

;; Start of basic block ( 11) -> 14
;; Pred edge  11 [50.0%] 
(code_label 41 40 248 14 104 "" [1 uses])

(note 248 41 42 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 42 248 43 14 arch/arm/kernel/perf_event.c:650 (set (reg:SI 151)
        (const_int 49296 [0xc090])) -1 (nil))

(insn 43 42 44 14 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 151))) -1 (nil))

(jump_insn 44 43 249 14 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 14 -> ( 20 15)

;; Succ edge  20 [29.0%] 
;; Succ edge  15 [71.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [71.0%]  (fallthru)
(note 249 44 45 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 45 249 46 15 arch/arm/kernel/perf_event.c:650 (set (reg:SI 152)
        (const_int 49392 [0xc0f0])) -1 (nil))

(insn 46 45 47 15 arch/arm/kernel/perf_event.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (reg:SI 152))) -1 (nil))

(jump_insn 47 46 250 15 arch/arm/kernel/perf_event.c:650 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 15 -> ( 22 16)

;; Succ edge  22 [29.0%] 
;; Succ edge  16 [71.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [71.0%]  (fallthru)
(note 250 47 48 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(jump_insn 48 250 49 16 arch/arm/kernel/perf_event.c:650 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 16 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 49 48 50)

;; Start of basic block ( 4 6 7) -> 17
;; Pred edge  4 [29.0%] 
;; Pred edge  6 [29.0%] 
;; Pred edge  7 [29.0%] 
(code_label 50 49 51 17 98 "" [3 uses])

(note 51 50 52 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 17 arch/arm/kernel/perf_event.c:654 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 53 52 54 17 arch/arm/kernel/perf_event.c:654 (set (reg:SI 154)
        (const_int 0 [0x0])) -1 (nil))

(insn 54 53 55 17 arch/arm/kernel/perf_event.c:654 (set (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])
        (reg:SI 154)) -1 (nil))

(jump_insn 55 54 56 17 arch/arm/kernel/perf_event.c:655 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 17 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 56 55 57)

;; Start of basic block ( 8) -> 18
;; Pred edge  8 [29.0%] 
(code_label 57 56 58 18 97 "" [1 uses])

(note 58 57 59 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 18 arch/arm/kernel/perf_event.c:657 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 18 arch/arm/kernel/perf_event.c:657 (set (reg:SI 156)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 62 18 arch/arm/kernel/perf_event.c:657 (set (mem/f/c/i:SI (reg/f:SI 155) [0 armpmu+0 S4 A32])
        (reg:SI 156)) -1 (nil))

(jump_insn 62 61 63 18 arch/arm/kernel/perf_event.c:658 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 18 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 63 62 64)

;; Start of basic block ( 10) -> 19
;; Pred edge  10 [29.0%] 
(code_label 64 63 65 19 100 "" [1 uses])

(note 65 64 66 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 19 arch/arm/kernel/perf_event_v7.c:1193 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 67 66 68 19 arch/arm/kernel/perf_event_v7.c:1193 (set (reg:SI 158)
        (const_int 4 [0x4])) -1 (nil))

(insn 68 67 69 19 arch/arm/kernel/perf_event_v7.c:1193 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 157)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 158)) -1 (nil))

(insn 69 68 70 19 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 70 69 71 19 arch/arm/kernel/perf_event_v7.c:1194 (set (reg/f:SI 160)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1163c4b0>)) -1 (nil))

(insn 71 70 72 19 arch/arm/kernel/perf_event_v7.c:1194 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 160)) -1 (nil))

(insn 72 71 73 19 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 73 72 74 19 arch/arm/kernel/perf_event_v7.c:1195 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 74 73 75 19 arch/arm/kernel/perf_event_v7.c:1195 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg/f:SI 162)) -1 (nil))

(insn 75 74 76 19 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 76 75 77 19 arch/arm/kernel/perf_event_v7.c:1196 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 77 76 78 19 arch/arm/kernel/perf_event_v7.c:1196 (set (reg:SI 165)
        (plus:SI (reg/f:SI 164)
            (const_int 168 [0xa8]))) -1 (nil))

(insn 78 77 79 19 arch/arm/kernel/perf_event_v7.c:1196 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 163)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 165)) -1 (nil))

(insn 79 78 80 19 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 136 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 80 79 81 19 arch/arm/kernel/perf_event_v7.c:1197 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 81 80 82 19 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 167)
        (lshiftrt:SI (reg/v:SI 136 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 82 81 83 19 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 168)
        (and:SI (reg:SI 167)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 83 82 84 19 arch/arm/kernel/perf_event_v7.c:1197 (set (reg:SI 169)
        (plus:SI (reg:SI 168)
            (const_int 1 [0x1]))) -1 (nil))

(insn 84 83 85 19 arch/arm/kernel/perf_event_v7.c:1197 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 166)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 169)) -1 (nil))

(insn 85 84 86 19 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 86 85 87 19 arch/arm/kernel/perf_event.c:660 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 87 86 88 19 arch/arm/kernel/perf_event.c:660 (set (reg:SI 172)
        (plus:SI (reg/f:SI 171)
            (const_int 80 [0x50]))) -1 (nil))

(insn 88 87 89 19 arch/arm/kernel/perf_event.c:660 (set (mem/f/c/i:SI (reg/f:SI 170) [0 armpmu+0 S4 A32])
        (reg:SI 172)) -1 (nil))

(jump_insn 89 88 90 19 arch/arm/kernel/perf_event.c:661 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 19 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 90 89 91)

;; Start of basic block ( 14) -> 20
;; Pred edge  14 [29.0%] 
(code_label 91 90 92 20 101 "" [1 uses])

(note 92 91 93 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 20 arch/arm/kernel/perf_event_v7.c:1203 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 94 93 95 20 arch/arm/kernel/perf_event_v7.c:1203 (set (reg:SI 174)
        (const_int 5 [0x5])) -1 (nil))

(insn 95 94 96 20 arch/arm/kernel/perf_event_v7.c:1203 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 174)) -1 (nil))

(insn 96 95 97 20 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 97 96 98 20 arch/arm/kernel/perf_event_v7.c:1204 (set (reg/f:SI 176)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1163cae0>)) -1 (nil))

(insn 98 97 99 20 arch/arm/kernel/perf_event_v7.c:1204 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 175)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 176)) -1 (nil))

(insn 99 98 100 20 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 100 99 101 20 arch/arm/kernel/perf_event_v7.c:1205 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 101 100 102 20 arch/arm/kernel/perf_event_v7.c:1205 (set (reg:SI 179)
        (plus:SI (reg/f:SI 178)
            (const_int 204 [0xcc]))) -1 (nil))

(insn 102 101 103 20 arch/arm/kernel/perf_event_v7.c:1205 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 179)) -1 (nil))

(insn 103 102 104 20 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 104 103 105 20 arch/arm/kernel/perf_event_v7.c:1206 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 105 104 106 20 arch/arm/kernel/perf_event_v7.c:1206 (set (reg:SI 182)
        (plus:SI (reg/f:SI 181)
            (const_int 372 [0x174]))) -1 (nil))

(insn 106 105 107 20 arch/arm/kernel/perf_event_v7.c:1206 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 180)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 182)) -1 (nil))

(insn 107 106 108 20 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 135 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 108 107 109 20 arch/arm/kernel/perf_event_v7.c:1207 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 109 108 110 20 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 184)
        (lshiftrt:SI (reg/v:SI 135 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 110 109 111 20 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 185)
        (and:SI (reg:SI 184)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 111 110 112 20 arch/arm/kernel/perf_event_v7.c:1207 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1 [0x1]))) -1 (nil))

(insn 112 111 113 20 arch/arm/kernel/perf_event_v7.c:1207 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 186)) -1 (nil))

(insn 113 112 114 20 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 114 113 115 20 arch/arm/kernel/perf_event.c:663 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 115 114 116 20 arch/arm/kernel/perf_event.c:663 (set (reg:SI 189)
        (plus:SI (reg/f:SI 188)
            (const_int 80 [0x50]))) -1 (nil))

(insn 116 115 117 20 arch/arm/kernel/perf_event.c:663 (set (mem/f/c/i:SI (reg/f:SI 187) [0 armpmu+0 S4 A32])
        (reg:SI 189)) -1 (nil))

(jump_insn 117 116 118 20 arch/arm/kernel/perf_event.c:664 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 20 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 118 117 119)

;; Start of basic block ( 12) -> 21
;; Pred edge  12 [29.0%] 
(code_label 119 118 120 21 99 "" [1 uses])

(note 120 119 121 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 21 arch/arm/kernel/perf_event_v7.c:1213 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 122 121 123 21 arch/arm/kernel/perf_event_v7.c:1213 (set (reg:SI 191)
        (const_int 6 [0x6])) -1 (nil))

(insn 123 122 124 21 arch/arm/kernel/perf_event_v7.c:1213 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 190)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 191)) -1 (nil))

(insn 124 123 125 21 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 125 124 126 21 arch/arm/kernel/perf_event_v7.c:1214 (set (reg/f:SI 193)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1163c870>)) -1 (nil))

(insn 126 125 127 21 arch/arm/kernel/perf_event_v7.c:1214 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 193)) -1 (nil))

(insn 127 126 128 21 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 128 127 129 21 arch/arm/kernel/perf_event_v7.c:1215 (set (reg/f:SI 195)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 129 128 130 21 arch/arm/kernel/perf_event_v7.c:1215 (set (reg:SI 196)
        (plus:SI (reg/f:SI 195)
            (const_int 408 [0x198]))) -1 (nil))

(insn 130 129 131 21 arch/arm/kernel/perf_event_v7.c:1215 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 194)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 196)) -1 (nil))

(insn 131 130 132 21 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 132 131 133 21 arch/arm/kernel/perf_event_v7.c:1216 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 133 132 134 21 arch/arm/kernel/perf_event_v7.c:1216 (set (reg:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 576 [0x240]))) -1 (nil))

(insn 134 133 135 21 arch/arm/kernel/perf_event_v7.c:1216 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 197)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 199)) -1 (nil))

(insn 135 134 136 21 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 134 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 136 135 137 21 arch/arm/kernel/perf_event_v7.c:1217 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 137 136 138 21 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 201)
        (lshiftrt:SI (reg/v:SI 134 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 138 137 139 21 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 202)
        (and:SI (reg:SI 201)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 139 138 140 21 arch/arm/kernel/perf_event_v7.c:1217 (set (reg:SI 203)
        (plus:SI (reg:SI 202)
            (const_int 1 [0x1]))) -1 (nil))

(insn 140 139 141 21 arch/arm/kernel/perf_event_v7.c:1217 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 200)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 203)) -1 (nil))

(insn 141 140 142 21 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 204)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 142 141 143 21 arch/arm/kernel/perf_event.c:666 (set (reg/f:SI 205)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 143 142 144 21 arch/arm/kernel/perf_event.c:666 (set (reg:SI 206)
        (plus:SI (reg/f:SI 205)
            (const_int 80 [0x50]))) -1 (nil))

(insn 144 143 145 21 arch/arm/kernel/perf_event.c:666 (set (mem/f/c/i:SI (reg/f:SI 204) [0 armpmu+0 S4 A32])
        (reg:SI 206)) -1 (nil))

(jump_insn 145 144 146 21 arch/arm/kernel/perf_event.c:667 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 21 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 146 145 147)

;; Start of basic block ( 15) -> 22
;; Pred edge  15 [29.0%] 
(code_label 147 146 148 22 102 "" [1 uses])

(note 148 147 149 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 22 arch/arm/kernel/perf_event_v7.c:1223 (set (reg/f:SI 207)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 150 149 151 22 arch/arm/kernel/perf_event_v7.c:1223 (set (reg:SI 208)
        (const_int 7 [0x7])) -1 (nil))

(insn 151 150 152 22 arch/arm/kernel/perf_event_v7.c:1223 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 207)
                (const_int 80 [0x50])) [0 armv7pmu.id+0 S4 A64])
        (reg:SI 208)) -1 (nil))

(insn 152 151 153 22 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 153 152 154 22 arch/arm/kernel/perf_event_v7.c:1224 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1163e4b0>)) -1 (nil))

(insn 154 153 155 22 arch/arm/kernel/perf_event_v7.c:1224 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 209)
                (const_int 84 [0x54])) [0 armv7pmu.name+0 S4 A32])
        (reg/f:SI 210)) -1 (nil))

(insn 155 154 156 22 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 211)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 156 155 157 22 arch/arm/kernel/perf_event_v7.c:1225 (set (reg/f:SI 212)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 157 156 158 22 arch/arm/kernel/perf_event_v7.c:1225 (set (reg:SI 213)
        (plus:SI (reg/f:SI 212)
            (const_int 612 [0x264]))) -1 (nil))

(insn 158 157 159 22 arch/arm/kernel/perf_event_v7.c:1225 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 211)
                (const_int 124 [0x7c])) [0 armv7pmu.cache_map+0 S4 A32])
        (reg:SI 213)) -1 (nil))

(insn 159 158 160 22 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 214)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 160 159 161 22 arch/arm/kernel/perf_event_v7.c:1226 (set (reg/f:SI 215)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(insn 161 160 162 22 arch/arm/kernel/perf_event_v7.c:1226 (set (reg:SI 216)
        (plus:SI (reg/f:SI 215)
            (const_int 780 [0x30c]))) -1 (nil))

(insn 162 161 163 22 arch/arm/kernel/perf_event_v7.c:1226 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 214)
                (const_int 128 [0x80])) [0 armv7pmu.event_map+0 S4 A64])
        (reg:SI 216)) -1 (nil))

(insn 163 162 164 22 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 164 163 165 22 arch/arm/kernel/perf_event_v7.c:1227 (set (reg/f:SI 217)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 165 164 166 22 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 218)
        (lshiftrt:SI (reg/v:SI 133 [ val ])
            (const_int 11 [0xb]))) -1 (nil))

(insn 166 165 167 22 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 219)
        (and:SI (reg:SI 218)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 167 166 168 22 arch/arm/kernel/perf_event_v7.c:1227 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (const_int 1 [0x1]))) -1 (nil))

(insn 168 167 169 22 arch/arm/kernel/perf_event_v7.c:1227 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 217)
                (const_int 136 [0x88])) [0 armv7pmu.num_events+0 S4 A64])
        (reg:SI 220)) -1 (nil))

(insn 169 168 170 22 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 170 169 171 22 arch/arm/kernel/perf_event.c:669 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 171 170 172 22 arch/arm/kernel/perf_event.c:669 (set (reg:SI 223)
        (plus:SI (reg/f:SI 222)
            (const_int 80 [0x50]))) -1 (nil))

(insn 172 171 173 22 arch/arm/kernel/perf_event.c:669 (set (mem/f/c/i:SI (reg/f:SI 221) [0 armpmu+0 S4 A32])
        (reg:SI 223)) -1 (nil))

(jump_insn 173 172 174 22 arch/arm/kernel/perf_event.c:669 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 22 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 174 173 175)

;; Start of basic block ( 3) -> 23
;; Pred edge  3 [72.0%] 
(code_label 175 174 176 23 95 "" [1 uses])

(note 176 175 177 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 23 arch/arm/kernel/perf_event.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ implementor ])
            (const_int 105 [0x69]))) -1 (nil))

(jump_insn 178 177 179 23 arch/arm/kernel/perf_event.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 23 -> ( 24 29)

;; Succ edge  24 [28.0%]  (fallthru)
;; Succ edge  29 [72.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [28.0%]  (fallthru)
(note 179 178 180 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 180 179 181 24 arch/arm/kernel/perf_event.c:675 (set (reg:SI 224)
        (lshiftrt:SI (reg/v:SI 138 [ cpuid ])
            (const_int 13 [0xd]))) -1 (nil))

(insn 181 180 182 24 arch/arm/kernel/perf_event.c:675 (set (reg:SI 225)
        (and:SI (reg:SI 224)
            (const_int 7 [0x7]))) -1 (nil))

(insn 182 181 183 24 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 183 182 251 24 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 24 -> ( 27 25)

;; Succ edge  27 [29.0%] 
;; Succ edge  25 [71.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [71.0%]  (fallthru)
(note 251 183 184 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 184 251 185 25 arch/arm/kernel/perf_event.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 185 184 252 25 arch/arm/kernel/perf_event.c:675 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 195)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 25 -> ( 28 26)

;; Succ edge  28 [29.0%] 
;; Succ edge  26 [71.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [71.0%]  (fallthru)
(note 252 185 186 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 186 252 187 26 arch/arm/kernel/perf_event.c:675 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 26 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 187 186 188)

;; Start of basic block ( 24) -> 27
;; Pred edge  24 [29.0%] 
(code_label 188 187 189 27 105 "" [1 uses])

(note 189 188 190 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 27 arch/arm/kernel/perf_event.c:677 (set (reg/f:SI 226)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 191 190 192 27 arch/arm/kernel/perf_event.c:677 (set (reg:SI 227)
        (const_int 0 [0x0])) -1 (nil))

(insn 192 191 193 27 arch/arm/kernel/perf_event.c:677 (set (mem/f/c/i:SI (reg/f:SI 226) [0 armpmu+0 S4 A32])
        (reg:SI 227)) -1 (nil))

(jump_insn 193 192 194 27 arch/arm/kernel/perf_event.c:678 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 194 193 195)

;; Start of basic block ( 25) -> 28
;; Pred edge  25 [29.0%] 
(code_label 195 194 196 28 106 "" [1 uses])

(note 196 195 197 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 28 arch/arm/kernel/perf_event.c:680 (set (reg/f:SI 228)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 198 197 199 28 arch/arm/kernel/perf_event.c:680 (set (reg:SI 229)
        (const_int 0 [0x0])) -1 (nil))

(insn 199 198 200 28 arch/arm/kernel/perf_event.c:680 (set (mem/f/c/i:SI (reg/f:SI 228) [0 armpmu+0 S4 A32])
        (reg:SI 229)) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 17 23 26 27 28 16 22 21 20 19 18 9 13) -> 29
;; Pred edge  17 [100.0%] 
;; Pred edge  23 [72.0%] 
;; Pred edge  26 [100.0%] 
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  20 [100.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  13 [100.0%] 
(code_label 200 199 201 29 96 "" [12 uses])

(note 201 200 202 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 29 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 203 202 204 29 arch/arm/kernel/perf_event.c:685 (set (reg/f:SI 139 [ armpmu.403 ])
        (mem/f/c/i:SI (reg/f:SI 230) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 204 203 205 29 arch/arm/kernel/perf_event.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 139 [ armpmu.403 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 205 204 206 29 arch/arm/kernel/perf_event.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 214)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 29 -> ( 30 31)

;; Succ edge  30 [80.0%]  (fallthru)
;; Succ edge  31 [20.0%] 

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [80.0%]  (fallthru)
(note 206 205 207 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 30 arch/arm/kernel/perf_event.c:686 (set (reg:SI 231)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11223cc0>)) -1 (nil))

(insn 208 207 209 30 arch/arm/kernel/perf_event.c:686 (set (reg:SI 0 r0)
        (reg:SI 231)) -1 (nil))

(insn 209 208 210 30 arch/arm/kernel/perf_event.c:686 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) -1 (nil))

(insn 210 209 211 30 arch/arm/kernel/perf_event.c:686 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ armpmu.403 ])
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(call_insn 211 210 212 30 arch/arm/kernel/perf_event.c:686 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 212 211 213 30 arch/arm/kernel/perf_event.c:686 (set (pc)
        (label_ref 219)) -1 (nil))
;; End of basic block 30 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 213 212 214)

;; Start of basic block ( 29) -> 31
;; Pred edge  29 [20.0%] 
(code_label 214 213 215 31 107 "" [1 uses])

(note 215 214 216 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 31 arch/arm/kernel/perf_event.c:689 (set (reg:SI 232)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x115c5be0>)) -1 (nil))

(insn 217 216 218 31 arch/arm/kernel/perf_event.c:689 (set (reg:SI 0 r0)
        (reg:SI 232)) -1 (nil))

(call_insn 218 217 219 31 arch/arm/kernel/perf_event.c:689 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; Pred edge  30 [100.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 219 218 220 32 108 "" [1 uses])

(note 220 219 221 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 32 arch/arm/kernel/perf_event.c:692 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 222 221 223 32 arch/arm/kernel/perf_event.c:692 (set (reg:SI 234)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116407a0>)) -1 (nil))

(insn 223 222 224 32 arch/arm/kernel/perf_event.c:692 (set (reg:SI 0 r0)
        (reg/f:SI 233)) -1 (nil))

(insn 224 223 225 32 arch/arm/kernel/perf_event.c:692 (set (reg:SI 1 r1)
        (reg:SI 234)) -1 (nil))

(insn 225 224 226 32 arch/arm/kernel/perf_event.c:692 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 226 225 227 32 arch/arm/kernel/perf_event.c:692 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_pmu_register") [flags 0x41] <function_decl 0x113ba880 perf_pmu_register>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 227 226 228 32 arch/arm/kernel/perf_event.c:695 (set (reg:SI 140 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 228 227 229 32 arch/arm/kernel/perf_event.c:695 (set (pc)
        (label_ref 230)) -1 (nil))
;; End of basic block 32 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 229 228 238)

;; Start of basic block () -> 33
(note 238 229 232 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 232 238 233 33 arch/arm/kernel/perf_event.c:695 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 233 232 234 33 arch/arm/kernel/perf_event.c:695 (clobber (reg:SI 140 [ <result> ])) -1 (nil))

(jump_insn 234 233 235 33 arch/arm/kernel/perf_event.c:695 (set (pc)
        (label_ref 236)) -1 (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 235 234 230)

;; Start of basic block ( 32) -> 34
;; Pred edge  32 [100.0%] 
(code_label 230 235 253 34 94 "" [1 uses])

(note 253 230 231 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 231 253 236 34 arch/arm/kernel/perf_event.c:695 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ <result> ])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; Pred edge  33 [100.0%] 
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 236 231 254 35 109 "" [1 uses])

(note 254 236 237 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 237 254 0 35 arch/arm/kernel/perf_event.c:695 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 35 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_set_period (armpmu_event_set_period)[0:1311]


;; Generating RTL for gimple basic block 2

;; D.25191 = &hwc->period_left.a;

(insn 8 7 0 arch/arm/kernel/perf_event.c:175 (set (reg/f:SI 144 [ D.25191 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

;; D.26488 = &hwc->period_left.a.counter;

(insn 9 8 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 137 [ D.26488 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

;; __asm__ __volatile__("@ atomic64_read
	ldrexd	%0, %H0, [%1]" : "=&r" result : "r" D.26488, "Qo" D.25191->counter : "Qo" D.25191->counter);

(insn 10 9 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 138 [ result ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 137 [ D.26488 ])
                (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

;; left = (s64) result;

(insn 11 10 0 arch/arm/kernel/perf_event.c:175 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 138 [ result ])) -1 (nil))

;; D.25193 = hwc->sample_period;

(insn 12 11 0 arch/arm/kernel/perf_event.c:176 (set (reg:DI 143 [ D.25193 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 88 [0x58])) [0 <variable>.sample_period+0 S8 A64])) -1 (nil))

;; period = (s64) D.25193;

(insn 13 12 0 arch/arm/kernel/perf_event.c:176 (set (reg/v:DI 140 [ period ])
        (reg:DI 143 [ D.25193 ])) -1 (nil))
Failed to add probability note

;; if (left <= -period)

(insn 14 13 15 arch/arm/kernel/perf_event.c:179 (parallel [
            (set (reg:DI 149)
                (neg:DI (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 15 14 16 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(jump_insn 16 15 17 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) -1 (nil))

(insn 17 16 18 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(jump_insn 18 17 19 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) -1 (nil))

(jump_insn 20 19 21 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) -1 (nil))

(insn 21 20 22 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) -1 (nil))

(jump_insn 22 21 23 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 23 22 24 arch/arm/kernel/perf_event.c:179 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 24 23 25)

(code_label 25 24 0 121 "" [0 uses])

;; Generating RTL for gimple basic block 3

;; ret = 0;

(insn 27 26 0 arch/arm/kernel/perf_event.c:177 (set (reg/v:SI 139 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 30 29 31 120 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b" : "=&r" tmp, "=Qo" D.25191->counter, "=Qo" D.25191->counter : "r" D.26488, "r" D.25193 : "r" D.25193 : "cc");

(insn 32 31 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 136 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; hwc->last_period = D.25193;

(insn 33 32 0 arch/arm/kernel/perf_event.c:182 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) -1 (nil))

;; left = period;

(insn 34 33 0 arch/arm/kernel/perf_event.c:180 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 140 [ period ])) -1 (nil))

;; ret = 1;

(insn 35 34 0 arch/arm/kernel/perf_event.c:183 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 36 35 37 122 "" [0 uses])

(note 37 36 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if (left <= 0)

(insn 38 37 39 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 40 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 40 39 41 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (nil))

(insn 42 41 43 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 44 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 44 43 45 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 45 44 46 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (nil))

(jump_insn 46 45 47 arch/arm/kernel/perf_event.c:186 (set (pc)
        (label_ref 48)) -1 (nil))

(barrier 47 46 48)

(code_label 48 47 0 124 "" [0 uses])

;; Generating RTL for gimple basic block 6

;; left = left + period;

(insn 50 49 0 arch/arm/kernel/perf_event.c:187 (parallel [
            (set (reg/v:DI 141 [ left ])
                (plus:DI (reg/v:DI 141 [ left ])
                    (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__ __volatile__("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b" : "=&r" tmp, "=Qo" D.25191->counter, "=Qo" D.25191->counter : "r" D.26488, "r" (u64) left : "r" (u64) left : "cc");

(insn 51 50 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 135 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; hwc->last_period = D.25193;

(insn 52 51 0 arch/arm/kernel/perf_event.c:189 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) -1 (nil))

;; ret = 1;

(insn 53 52 0 arch/arm/kernel/perf_event.c:190 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 54 53 55 123 "" [0 uses])

(note 55 54 0 NOTE_INSN_BASIC_BLOCK)

;; armpmu.324 = armpmu;

(insn 56 55 57 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 57 56 0 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 142 [ armpmu.324 ])
        (mem/f/c/i:SI (reg/f:SI 150) [0 armpmu+0 S4 A32])) -1 (nil))

;; left.797 = MIN_EXPR <left, (long long int) armpmu.324->max_period>;

(insn 58 57 59 arch/arm/kernel/perf_event.c:193 (set (reg:DI 151)
        (mem/s/j:DI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

(insn 59 58 60 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg/v:DI 141 [ left ])) -1 (nil))

(insn 60 59 61 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(jump_insn 61 60 62 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (nil))

(insn 62 61 63 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(jump_insn 63 62 64 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (nil))

(insn 64 63 65 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (subreg:SI (reg:DI 151) 0))) -1 (nil))

(jump_insn 65 64 66 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (nil))

(insn 66 65 67 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (subreg:SI (reg:DI 151) 0))) -1 (nil))

(jump_insn 67 66 68 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (nil))

(jump_insn 68 67 69 arch/arm/kernel/perf_event.c:193 (set (pc)
        (label_ref 72)) -1 (nil))

(barrier 69 68 70)

(code_label 70 69 71 126 "" [0 uses])

(insn 71 70 72 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg:DI 151)) -1 (nil))

(code_label 72 71 0 125 "" [0 uses])

;; __asm__ __volatile__("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b" : "=&r" tmp, "=Qo" (&hwc->prev_count.a)->counter, "=Qo" (&hwc->prev_count.a)->counter : "r" &hwc->prev_count.a.counter, "r" (long long unsigned int) -left.797 : "r" (long long unsigned int) -left.797 : "cc");

(insn 73 72 74 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 74 73 75 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg:DI 153)
                (neg:DI (reg/v:DI 133 [ left.797 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 75 74 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 134 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 80 [0x50])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; armpmu.324->write_counter (idx, (u32) -(int) left.797);

(insn 76 75 77 arch/arm/kernel/perf_event.c:198 (set (reg:SI 154)
        (neg:SI (subreg:SI (reg/v:DI 133 [ left.797 ]) 0))) -1 (nil))

(insn 77 76 78 arch/arm/kernel/perf_event.c:198 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 28 [0x1c])) [0 <variable>.write_counter+0 S4 A32])) -1 (nil))

(insn 78 77 79 arch/arm/kernel/perf_event.c:198 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ idx ])) -1 (nil))

(insn 79 78 80 arch/arm/kernel/perf_event.c:198 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(call_insn 80 79 0 arch/arm/kernel/perf_event.c:198 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; perf_event_update_userpage (event);

(insn 81 80 82 arch/arm/kernel/perf_event.c:200 (set (reg:SI 0 r0)
        (reg/v/f:SI 146 [ event ])) -1 (nil))

(call_insn 82 81 0 arch/arm/kernel/perf_event.c:200 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; return ret;

(insn 83 82 84 arch/arm/kernel/perf_event.c:203 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 139 [ ret ])) -1 (nil))

(jump_insn 84 83 85 arch/arm/kernel/perf_event.c:203 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 85 84 0)
Purged non-fallthru edges from bb 14
Purged non-fallthru edges from bb 19
Predictions for insn 16 bb 2
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 18 bb 10
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 20 bb 11
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 22 bb 12
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 39 bb 5
  DS theory heuristics: 79.0%
  first match heuristics (ignored): 79.0%
  combined heuristics: 79.0%
  opcode values positive heuristics: 79.0%
Predictions for insn 41 bb 15
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 43 bb 16
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 45 bb 17
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 61 bb 7
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 63 bb 20
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 65 bb 21
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 67 bb 22
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 146 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:174 (set (reg/v/f:SI 147 [ hwc ])
        (reg:SI 1 r1 [ hwc ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/perf_event.c:174 (set (reg/v:SI 148 [ idx ])
        (reg:SI 2 r2 [ idx ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:175 (set (reg/f:SI 144 [ D.25191 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:251 (set (reg/f:SI 137 [ D.26488 ])
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 104 [0x68]))) -1 (nil))

(insn 10 9 11 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:248 (set (reg/v:DI 138 [ result ])
        (asm_operands/v:DI ("@ atomic64_read
	ldrexd	%0, %H0, [%1]") ("=&r") 0 [
                (reg/f:SI 137 [ D.26488 ])
                (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
            ]
             [
                (asm_input:SI ("r") 0)
                (asm_input:DI ("Qo") 0)
            ] 2628081)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:175 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 138 [ result ])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:176 (set (reg:DI 143 [ D.25193 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 88 [0x58])) [0 <variable>.sample_period+0 S8 A64])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:176 (set (reg/v:DI 140 [ period ])
        (reg:DI 143 [ D.25193 ])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:179 (parallel [
            (set (reg:DI 149)
                (neg:DI (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(jump_insn 16 15 95 3 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 8 4)

;; Succ edge  8 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 95 16 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 95 18 4 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(jump_insn 18 17 96 4 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 10 5)

;; Succ edge  10 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 96 18 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 96 20 5 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) -1 (nil))

(jump_insn 20 19 97 5 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 8 6)

;; Succ edge  8 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 97 20 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 97 22 6 arch/arm/kernel/perf_event.c:179 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (subreg:SI (reg:DI 149) 0))) -1 (nil))

(jump_insn 22 21 98 6 arch/arm/kernel/perf_event.c:179 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 10 7)

;; Succ edge  10 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 98 22 23 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 23 98 24 7 arch/arm/kernel/perf_event.c:179 (set (pc)
        (label_ref 30)) -1 (nil))
;; End of basic block 7 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 24 23 25)

;; Start of basic block ( 3 5) -> 8
;; Pred edge  3 [50.0%] 
;; Pred edge  5 [50.0%] 
(code_label 25 24 99 8 121 "" [2 uses])

(note 99 25 26 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
(note 26 99 27 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 9 arch/arm/kernel/perf_event.c:177 (set (reg/v:SI 139 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 28 27 29 9 arch/arm/kernel/perf_event.c:177 (set (pc)
        (label_ref 36)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 29 28 30)

;; Start of basic block ( 4 6 7) -> 10
;; Pred edge  4 [71.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%] 
(code_label 30 29 31 10 120 "" [3 uses])

(note 31 30 32 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 136 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg:DI 143 [ D.25193 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 33 32 34 10 arch/arm/kernel/perf_event.c:182 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) -1 (nil))

(insn 34 33 35 10 arch/arm/kernel/perf_event.c:180 (set (reg/v:DI 141 [ left ])
        (reg/v:DI 140 [ period ])) -1 (nil))

(insn 35 34 36 10 arch/arm/kernel/perf_event.c:183 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 36 35 37 11 122 "" [1 uses])

(note 37 36 38 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 11 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 100 11 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
        (nil)))
;; End of basic block 11 -> ( 18 12)

;; Succ edge  18 [79.0%] 
;; Succ edge  12 [21.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [21.0%]  (fallthru)
(note 100 39 40 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 40 100 41 12 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 101 12 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 16 13)

;; Succ edge  16 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 101 41 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 42 101 43 13 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 102 13 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 18 14)

;; Succ edge  18 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 102 43 44 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 44 102 45 14 arch/arm/kernel/perf_event.c:186 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 141 [ left ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 45 44 103 14 arch/arm/kernel/perf_event.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 103 45 46 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn 46 103 47 15 arch/arm/kernel/perf_event.c:186 (set (pc)
        (label_ref 48)) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 47 46 48)

;; Start of basic block ( 12 14 15) -> 16
;; Pred edge  12 [50.0%] 
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%] 
(code_label 48 47 104 16 124 "" [3 uses])

(note 104 48 49 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [100.0%]  (fallthru)
(note 49 104 50 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 17 arch/arm/kernel/perf_event.c:187 (parallel [
            (set (reg/v:DI 141 [ left ])
                (plus:DI (reg/v:DI 141 [ left ])
                    (reg/v:DI 140 [ period ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 51 50 52 17 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 135 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (reg/f:SI 144 [ D.25191 ]) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg/f:SI 137 [ D.26488 ])
                        (reg/v:DI 141 [ left ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 52 51 53 17 arch/arm/kernel/perf_event.c:189 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                (const_int 96 [0x60])) [0 <variable>.last_period+0 S8 A64])
        (reg:DI 143 [ D.25193 ])) -1 (nil))

(insn 53 52 54 17 arch/arm/kernel/perf_event.c:190 (set (reg/v:SI 139 [ ret ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 11 13) -> 18
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  11 [79.0%] 
;; Pred edge  13 [50.0%] 
(code_label 54 53 55 18 123 "" [2 uses])

(note 55 54 56 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 18 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 57 56 58 18 arch/arm/kernel/perf_event.c:193 (set (reg/f:SI 142 [ armpmu.324 ])
        (mem/f/c/i:SI (reg/f:SI 150) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 58 57 59 18 arch/arm/kernel/perf_event.c:193 (set (reg:DI 151)
        (mem/s/j:DI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

(insn 59 58 60 18 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg/v:DI 141 [ left ])) -1 (nil))

(insn 60 59 61 18 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(jump_insn 61 60 105 18 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 23 19)

;; Succ edge  23 [50.0%] 
;; Succ edge  19 [50.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [50.0%]  (fallthru)
(note 105 61 62 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 62 105 63 19 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 4)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(jump_insn 63 62 106 19 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 19 -> ( 24 20)

;; Succ edge  24 [71.0%] 
;; Succ edge  20 [29.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [29.0%]  (fallthru)
(note 106 63 64 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 64 106 65 20 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (subreg:SI (reg:DI 151) 0))) -1 (nil))

(jump_insn 65 64 107 20 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 23 21)

;; Succ edge  23 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [50.0%]  (fallthru)
(note 107 65 66 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 66 107 67 21 arch/arm/kernel/perf_event.c:193 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ left.797 ]) 0)
            (subreg:SI (reg:DI 151) 0))) -1 (nil))

(jump_insn 67 66 108 21 arch/arm/kernel/perf_event.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 21 -> ( 24 22)

;; Succ edge  24 [71.0%] 
;; Succ edge  22 [29.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [29.0%]  (fallthru)
(note 108 67 68 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 68 108 69 22 arch/arm/kernel/perf_event.c:193 (set (pc)
        (label_ref 72)) -1 (nil))
;; End of basic block 22 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 69 68 70)

;; Start of basic block ( 18 20) -> 23
;; Pred edge  18 [50.0%] 
;; Pred edge  20 [50.0%] 
(code_label 70 69 109 23 126 "" [2 uses])

(note 109 70 71 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 71 109 72 23 arch/arm/kernel/perf_event.c:193 (set (reg/v:DI 133 [ left.797 ])
        (reg:DI 151)) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 19 21 22 23) -> 24
;; Pred edge  19 [71.0%] 
;; Pred edge  21 [71.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 72 71 110 24 125 "" [3 uses])

(note 110 72 73 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 73 110 74 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 147 [ hwc ])
            (const_int 80 [0x50]))) -1 (nil))

(insn 74 73 75 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg:DI 153)
                (neg:DI (reg/v:DI 133 [ left.797 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 75 74 76 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 134 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 147 [ hwc ])
                        (const_int 80 [0x50])) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 152)
                        (reg:DI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 76 75 77 24 arch/arm/kernel/perf_event.c:198 (set (reg:SI 154)
        (neg:SI (subreg:SI (reg/v:DI 133 [ left.797 ]) 0))) -1 (nil))

(insn 77 76 78 24 arch/arm/kernel/perf_event.c:198 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 142 [ armpmu.324 ])
                (const_int 28 [0x1c])) [0 <variable>.write_counter+0 S4 A32])) -1 (nil))

(insn 78 77 79 24 arch/arm/kernel/perf_event.c:198 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ idx ])) -1 (nil))

(insn 79 78 80 24 arch/arm/kernel/perf_event.c:198 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(call_insn 80 79 81 24 arch/arm/kernel/perf_event.c:198 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 81 80 82 24 arch/arm/kernel/perf_event.c:200 (set (reg:SI 0 r0)
        (reg/v/f:SI 146 [ event ])) -1 (nil))

(call_insn 82 81 83 24 arch/arm/kernel/perf_event.c:200 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 83 82 84 24 arch/arm/kernel/perf_event.c:203 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 139 [ ret ])) -1 (nil))

(jump_insn 84 83 85 24 arch/arm/kernel/perf_event.c:203 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 24 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 85 84 94)

;; Start of basic block () -> 25
(note 94 85 88 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 88 94 89 25 arch/arm/kernel/perf_event.c:203 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 89 88 90 25 arch/arm/kernel/perf_event.c:203 (clobber (reg:SI 145 [ <result> ])) -1 (nil))

(jump_insn 90 89 91 25 arch/arm/kernel/perf_event.c:203 (set (pc)
        (label_ref 92)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 91 90 86)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [100.0%] 
(code_label 86 91 111 26 119 "" [1 uses])

(note 111 86 87 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 87 111 92 26 arch/arm/kernel/perf_event.c:203 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 92 87 112 27 127 "" [1 uses])

(note 112 92 93 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 93 112 0 27 arch/arm/kernel/perf_event.c:203 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 27 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_start (armpmu_start)[0:1315]


;; Generating RTL for gimple basic block 2

;; if (armpmu == 0B)

(insn 7 6 8 arch/arm/kernel/perf_event.c:271 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event.c:271 (set (reg:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 0 arch/arm/kernel/perf_event.c:271 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (flags & 2 != 0)

(insn 12 11 13 arch/arm/kernel/perf_event.c:278 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ flags ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/kernel/perf_event.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; if (event->hw.state & 2 == 0)

(insn 16 15 17 arch/arm/kernel/perf_event.c:269 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 17 16 18 arch/arm/kernel/perf_event.c:269 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 2 [0x2]))) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event.c:269 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 0 arch/arm/kernel/perf_event.c:269 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (__warned ^ 1 != 0)

(insn 21 20 22 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 22 21 23 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 143)
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 141)
                    (const_int 8 [0x8])) [0 __warned+0 S1 A8]))) -1 (nil))

(insn 23 22 24 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 142)
        (subreg:QI (reg:SI 143) 0)) -1 (nil))

(insn 24 23 25 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 144)
        (xor:SI (subreg:SI (reg:QI 142) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 145)
        (subreg:QI (reg:SI 144) 0)) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 146)
        (zero_extend:SI (reg:QI 145))) -1 (nil))

(insn 27 26 28 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 0 arch/arm/kernel/perf_event.c:279 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 6

;; warn_slowpath_null (&"arch/arm/kernel/perf_event.c"[0], 279);

(insn 30 29 31 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) -1 (nil))

(insn 31 30 32 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 148)
        (const_int 279 [0x117])) -1 (nil))

(insn 32 31 33 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 33 32 34 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(call_insn 34 33 0 arch/arm/kernel/perf_event.c:279 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; __warned = 1;

(insn 35 34 36 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:SI 150)
        (const_int 1 [0x1])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:QI 151)
        (subreg:QI (reg:SI 150) 0)) -1 (nil))

(insn 38 37 0 arch/arm/kernel/perf_event.c:279 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [0 __warned+0 S1 A8])
        (reg:QI 151)) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 39 38 40 134 "" [0 uses])

(note 40 39 0 NOTE_INSN_BASIC_BLOCK)

;; hwc = &event->hw;

(insn 41 40 0 arch/arm/kernel/perf_event.c:269 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

;; event->hw.state = 0;

(insn 42 41 43 arch/arm/kernel/perf_event.c:281 (set (reg:SI 152)
        (const_int 0 [0x0])) -1 (nil))

(insn 43 42 0 arch/arm/kernel/perf_event.c:281 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 152)) -1 (nil))

;; armpmu_event_set_period (event, hwc, event->hw.D.23168.D.23159.idx);

(insn 44 43 45 arch/arm/kernel/perf_event.c:289 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event.c:289 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 46 45 47 arch/arm/kernel/perf_event.c:289 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 47 46 0 arch/arm/kernel/perf_event.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; armpmu->enable (hwc, event->hw.D.23168.D.23159.idx); [tail call]

(insn 48 47 49 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 49 48 50 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 154)
        (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 50 49 51 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 154)
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) -1 (nil))

(insn 51 50 52 arch/arm/kernel/perf_event.c:290 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 52 51 53 arch/arm/kernel/perf_event.c:290 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 53 52 0 arch/arm/kernel/perf_event.c:290 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 8

;; 

(code_label 54 53 55 133 "" [0 uses])

(note 55 54 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:268 (set (reg/v/f:SI 134 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:268 (set (reg/v:SI 135 [ flags ])
        (reg:SI 1 r1 [ flags ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:271 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:271 (set (reg:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/perf_event.c:271 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 3 -> ( 9 4)

;; Succ edge  9 [10.1%] 
;; Succ edge  4 [89.9%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [89.9%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/perf_event.c:278 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ flags ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/perf_event.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 15 4 arch/arm/kernel/perf_event.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 8)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 5 arch/arm/kernel/perf_event.c:269 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])) -1 (nil))

(insn 17 16 18 5 arch/arm/kernel/perf_event.c:269 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 2 [0x2]))) -1 (nil))

(insn 18 17 19 5 arch/arm/kernel/perf_event.c:269 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 20 5 arch/arm/kernel/perf_event.c:269 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [0.0%]  (fallthru)
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 22 21 23 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 143)
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 141)
                    (const_int 8 [0x8])) [0 __warned+0 S1 A8]))) -1 (nil))

(insn 23 22 24 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 142)
        (subreg:QI (reg:SI 143) 0)) -1 (nil))

(insn 24 23 25 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 144)
        (xor:SI (subreg:SI (reg:QI 142) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 25 24 26 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:QI 145)
        (subreg:QI (reg:SI 144) 0)) -1 (nil))

(insn 26 25 27 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:SI 146)
        (zero_extend:SI (reg:QI 145))) -1 (nil))

(insn 27 26 28 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 29 6 arch/arm/kernel/perf_event.c:279 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [0.0%]  (fallthru)
(note 29 28 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 7 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) -1 (nil))

(insn 31 30 32 7 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 148)
        (const_int 279 [0x117])) -1 (nil))

(insn 32 31 33 7 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 33 32 34 7 arch/arm/kernel/perf_event.c:279 discrim 3 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(call_insn 34 33 35 7 arch/arm/kernel/perf_event.c:279 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 7 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 7 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:SI 150)
        (const_int 1 [0x1])) -1 (nil))

(insn 37 36 38 7 arch/arm/kernel/perf_event.c:279 discrim 5 (set (reg:QI 151)
        (subreg:QI (reg:SI 150) 0)) -1 (nil))

(insn 38 37 39 7 arch/arm/kernel/perf_event.c:279 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [0 __warned+0 S1 A8])
        (reg:QI 151)) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 5 7) -> 8
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 39 38 40 8 134 "" [3 uses])

(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 8 arch/arm/kernel/perf_event.c:269 (set (reg/v/f:SI 133 [ hwc ])
        (plus:SI (reg/v/f:SI 134 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 42 41 43 8 arch/arm/kernel/perf_event.c:281 (set (reg:SI 152)
        (const_int 0 [0x0])) -1 (nil))

(insn 43 42 44 8 arch/arm/kernel/perf_event.c:281 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 152)) -1 (nil))

(insn 44 43 45 8 arch/arm/kernel/perf_event.c:289 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ event ])) -1 (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event.c:289 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 46 45 47 8 arch/arm/kernel/perf_event.c:289 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 47 46 48 8 arch/arm/kernel/perf_event.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 48 47 49 8 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 49 48 50 8 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 154)
        (mem/f/c/i:SI (reg/f:SI 153) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 50 49 51 8 arch/arm/kernel/perf_event.c:290 (set (reg/f:SI 155)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 154)
                (const_int 12 [0xc])) [0 <variable>.enable+0 S4 A32])) -1 (nil))

(insn 51 50 52 8 arch/arm/kernel/perf_event.c:290 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ hwc ])) -1 (nil))

(insn 52 51 53 8 arch/arm/kernel/perf_event.c:290 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(call_insn 53 52 54 8 arch/arm/kernel/perf_event.c:290 (parallel [
            (call (mem:SI (reg/f:SI 155) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 3 8) -> 9
;; Pred edge  3 [10.1%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 54 53 55 9 133 "" [1 uses])

(note 55 54 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 60 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 57 60 58 10 arch/arm/kernel/perf_event.c:291 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 58 57 56)

;; Start of basic block () -> 11
(code_label 56 58 61 11 132 "" [0 uses])

(note 61 56 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 59 61 62 12 135 "" [1 uses])

(note 62 59 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_del (armpmu_del)[0:1316]


;; Generating RTL for gimple basic block 2

;; __asm__("" : "=r" __ptr : "0" &cpu_hw_events);

(insn 7 6 8 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event.c:296 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 139)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8569250)) -1 (nil))

;; sp.81 = sp;

(insn 9 8 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; cpuc = (struct cpu_hw_events *) (__ptr + __per_cpu_offset[((struct thread_info *) (sp.81 & 4294959104))->cpu]);

(insn 10 9 11 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 140)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:296 (set (reg:SI 142)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:296 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 arch/arm/kernel/perf_event.c:296 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg:SI 141)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 14 13 15 arch/arm/kernel/perf_event.c:296 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 143)
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 15 14 0 arch/arm/kernel/perf_event.c:296 (set (reg/v/f:SI 136 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 144))) -1 (nil))

;; idx = event->hw.D.23168.D.23159.idx;

(insn 16 15 0 arch/arm/kernel/perf_event.c:298 (set (reg/v:SI 135 [ idx ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

;; if (idx < 0)

(insn 17 16 18 arch/arm/kernel/perf_event.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ idx ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 18 17 0 arch/arm/kernel/perf_event.c:300 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; warn_slowpath_null (&"arch/arm/kernel/perf_event.c"[0], 300);

(insn 20 19 21 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 145)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) -1 (nil))

(insn 21 20 22 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 22 21 23 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 1 r1)
        (const_int 300 [0x12c])) -1 (nil))

(call_insn 23 22 0 arch/arm/kernel/perf_event.c:300 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 4

;; 

(code_label 24 23 25 139 "" [0 uses])

(note 25 24 0 NOTE_INSN_BASIC_BLOCK)

;; _clear_bit (idx, (volatile long unsigned int *) &cpuc->active_mask);

(insn 26 25 27 arch/arm/kernel/perf_event.c:302 (set (reg:SI 146)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

(insn 27 26 28 arch/arm/kernel/perf_event.c:302 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) -1 (nil))

(insn 28 27 29 arch/arm/kernel/perf_event.c:302 (set (reg:SI 1 r1)
        (reg:SI 146)) -1 (nil))

(call_insn 29 28 0 arch/arm/kernel/perf_event.c:302 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; armpmu_stop (event, 4);

(insn 30 29 31 arch/arm/kernel/perf_event.c:303 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) -1 (nil))

(insn 31 30 32 arch/arm/kernel/perf_event.c:303 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 32 31 0 arch/arm/kernel/perf_event.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_stop") [flags 0x3] <function_decl 0x114a1880 armpmu_stop>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; cpuc->events[idx] = 0B;

(insn 33 32 34 arch/arm/kernel/perf_event.c:304 (set (reg:SI 147)
        (const_int 0 [0x0])) -1 (nil))

(insn 34 33 0 arch/arm/kernel/perf_event.c:304 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 135 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 136 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg:SI 147)) -1 (nil))

;; _clear_bit (idx, (volatile long unsigned int *) &cpuc->used_mask);

(insn 35 34 36 arch/arm/kernel/perf_event.c:305 (set (reg:SI 148)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 36 35 37 arch/arm/kernel/perf_event.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event.c:305 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(call_insn 38 37 0 arch/arm/kernel/perf_event.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; perf_event_update_userpage (event); [tail call]

(insn 39 38 40 4 arch/arm/kernel/perf_event.c:307 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) -1 (nil))

(call_insn/j 40 39 41 4 arch/arm/kernel/perf_event.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 41 40 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:295 (set (reg/v/f:SI 137 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:295 (set (reg/v:SI 138 [ flags ])
        (reg:SI 1 r1 [ flags ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:296 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 139)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8569250)) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:296 (set (reg/f:SI 140)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:296 (set (reg:SI 142)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:296 (set (reg:SI 141)
        (and:SI (reg:SI 142)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:296 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg:SI 141)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:296 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 143)
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:296 (set (reg/v/f:SI 136 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 144))) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:298 (set (reg/v:SI 135 [ idx ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ idx ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/kernel/perf_event.c:300 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [0.0%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 145)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11664e40>)) -1 (nil))

(insn 21 20 22 4 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 22 21 23 4 arch/arm/kernel/perf_event.c:300 discrim 1 (set (reg:SI 1 r1)
        (const_int 300 [0x12c])) -1 (nil))

(call_insn 23 22 24 4 arch/arm/kernel/perf_event.c:300 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_null") [flags 0x41] <function_decl 0x10a2ed80 warn_slowpath_null>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 24 23 25 5 139 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:302 (set (reg:SI 146)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

(insn 27 26 28 5 arch/arm/kernel/perf_event.c:302 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) -1 (nil))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:302 (set (reg:SI 1 r1)
        (reg:SI 146)) -1 (nil))

(call_insn 29 28 30 5 arch/arm/kernel/perf_event.c:302 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/perf_event.c:303 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) -1 (nil))

(insn 31 30 32 5 arch/arm/kernel/perf_event.c:303 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 32 31 33 5 arch/arm/kernel/perf_event.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_stop") [flags 0x3] <function_decl 0x114a1880 armpmu_stop>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 33 32 34 5 arch/arm/kernel/perf_event.c:304 (set (reg:SI 147)
        (const_int 0 [0x0])) -1 (nil))

(insn 34 33 35 5 arch/arm/kernel/perf_event.c:304 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 135 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 136 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg:SI 147)) -1 (nil))

(insn 35 34 36 5 arch/arm/kernel/perf_event.c:305 (set (reg:SI 148)
        (plus:SI (reg/v/f:SI 136 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 36 35 37 5 arch/arm/kernel/perf_event.c:305 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ idx ])) -1 (nil))

(insn 37 36 38 5 arch/arm/kernel/perf_event.c:305 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(call_insn 38 37 39 5 arch/arm/kernel/perf_event.c:305 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 39 38 40 5 arch/arm/kernel/perf_event.c:307 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ event ])) -1 (nil))

(call_insn/j 40 39 41 5 arch/arm/kernel/perf_event.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 41 40 46)

;; Start of basic block () -> 6
(note 46 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 43 46 44 6 arch/arm/kernel/perf_event.c:308 (set (pc)
        (label_ref 45)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 44 43 42)

;; Start of basic block () -> 7
(code_label 42 44 47 7 138 "" [0 uses])

(note 47 42 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 45 47 48 8 140 "" [1 uses])

(note 48 45 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_add (armpmu_add)[0:1317]


;; Generating RTL for gimple basic block 2

;; __asm__("" : "=r" __ptr : "0" &cpu_hw_events);

(insn 7 6 8 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event.c:313 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8571426)) -1 (nil))

;; sp.81 = sp;

(insn 9 8 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; cpuc = (struct cpu_hw_events *) (__ptr + __per_cpu_offset[((struct thread_info *) (sp.81 & 4294959104))->cpu]);

(insn 10 9 11 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:313 (set (reg:SI 145)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:313 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 arch/arm/kernel/perf_event.c:313 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 14 13 15 arch/arm/kernel/perf_event.c:313 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146)
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 15 14 0 arch/arm/kernel/perf_event.c:313 (set (reg/v/f:SI 138 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) -1 (nil))

;; hwc = &event->hw;

(insn 16 15 0 arch/arm/kernel/perf_event.c:314 (set (reg/v/f:SI 137 [ hwc ])
        (plus:SI (reg/v/f:SI 140 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

;; perf_pmu_disable (event->pmu);

(insn 17 16 18 arch/arm/kernel/perf_event.c:318 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(call_insn 18 17 0 arch/arm/kernel/perf_event.c:318 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_disable") [flags 0x41] <function_decl 0x113bae00 perf_pmu_disable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; idx = armpmu->get_event_idx (cpuc, hwc);

(insn 19 18 20 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 20 19 21 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 149)
        (mem/f/c/i:SI (reg/f:SI 148) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 21 20 22 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 150)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) -1 (nil))

(insn 22 21 23 arch/arm/kernel/perf_event.c:321 (set (reg:SI 0 r0)
        (reg/v/f:SI 138 [ cpuc ])) -1 (nil))

(insn 23 22 24 arch/arm/kernel/perf_event.c:321 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ hwc ])) -1 (nil))

(call_insn 24 23 25 arch/arm/kernel/perf_event.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 150) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 0 arch/arm/kernel/perf_event.c:321 (set (reg/v:SI 136 [ idx ])
        (reg:SI 0 r0)) -1 (nil))

;; if (idx < 0)

(insn 26 25 27 arch/arm/kernel/perf_event.c:322 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ idx ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/kernel/perf_event.c:322 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6333 [0x18bd])
        (nil)))

;; Generating RTL for gimple basic block 3

;; err = idx;

(insn 29 28 0 arch/arm/kernel/perf_event.c:322 (set (reg/v:SI 135 [ err ])
        (reg/v:SI 136 [ idx ])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 32 31 33 144 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; event->hw.D.23168.D.23159.idx = idx;

(insn 34 33 0 arch/arm/kernel/perf_event.c:331 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg/v:SI 136 [ idx ])) -1 (nil))

;; armpmu->disable (hwc, idx);

(insn 35 34 36 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 152)
        (mem/f/c/i:SI (reg/f:SI 151) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 153)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 152)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 38 37 39 arch/arm/kernel/perf_event.c:332 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ hwc ])) -1 (nil))

(insn 39 38 40 arch/arm/kernel/perf_event.c:332 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ idx ])) -1 (nil))

(call_insn 40 39 0 arch/arm/kernel/perf_event.c:332 (parallel [
            (call (mem:SI (reg/f:SI 153) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; cpuc->events[idx] = event;

(insn 41 40 0 arch/arm/kernel/perf_event.c:333 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 138 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg/v/f:SI 140 [ event ])) -1 (nil))

;; _set_bit (idx, (volatile long unsigned int *) &cpuc->active_mask);

(insn 42 41 43 arch/arm/kernel/perf_event.c:334 (set (reg:SI 154)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

(insn 43 42 44 arch/arm/kernel/perf_event.c:334 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ idx ])) -1 (nil))

(insn 44 43 45 arch/arm/kernel/perf_event.c:334 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(call_insn 45 44 0 arch/arm/kernel/perf_event.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x512e0000 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; event->hw.state = 3;

(insn 46 45 47 arch/arm/kernel/perf_event.c:336 (set (reg:SI 155)
        (const_int 3 [0x3])) -1 (nil))

(insn 47 46 0 arch/arm/kernel/perf_event.c:336 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 155)) -1 (nil))

;; if (flags & 1 != 0)

(insn 48 47 49 arch/arm/kernel/perf_event.c:337 (set (reg:SI 156)
        (and:SI (reg/v:SI 141 [ flags ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 49 48 50 arch/arm/kernel/perf_event.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 0 arch/arm/kernel/perf_event.c:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 5

;; armpmu_start (event, 2);

(insn 52 51 53 arch/arm/kernel/perf_event.c:338 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) -1 (nil))

(insn 53 52 54 arch/arm/kernel/perf_event.c:338 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) -1 (nil))

(call_insn 54 53 0 arch/arm/kernel/perf_event.c:338 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_start") [flags 0x3] <function_decl 0x114a1980 armpmu_start>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 6

;; 

(code_label 55 54 56 146 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; perf_event_update_userpage (event);

(insn 57 56 58 arch/arm/kernel/perf_event.c:341 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) -1 (nil))

(call_insn 58 57 0 arch/arm/kernel/perf_event.c:341 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; err = 0;

(insn 59 58 0 arch/arm/kernel/perf_event.c:316 (set (reg/v:SI 135 [ err ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; out:

(code_label 60 59 61 145 ("out") [0 uses])

(note 61 60 0 NOTE_INSN_BASIC_BLOCK)

;; perf_pmu_enable (event->pmu);

(insn 62 61 63 arch/arm/kernel/perf_event.c:344 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(call_insn 63 62 0 arch/arm/kernel/perf_event.c:344 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_enable") [flags 0x41] <function_decl 0x113bae80 perf_pmu_enable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; return err;

(insn 64 63 65 arch/arm/kernel/perf_event.c:346 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 135 [ err ])) -1 (nil))

(jump_insn 65 64 66 arch/arm/kernel/perf_event.c:346 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 66 65 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:312 (set (reg/v/f:SI 140 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:312 (set (reg/v:SI 141 [ flags ])
        (reg:SI 1 r1 [ flags ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:313 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 142)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8571426)) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:313 (set (reg/f:SI 143)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:313 (set (reg:SI 145)
        (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:313 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:313 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:313 (set (reg:SI 147)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 146)
                    (const_int 4 [0x4]))
                (reg/f:SI 143)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:313 (set (reg/v/f:SI 138 [ cpuc ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 147))) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:314 (set (reg/v/f:SI 137 [ hwc ])
        (plus:SI (reg/v/f:SI 140 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:318 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(call_insn 18 17 19 3 arch/arm/kernel/perf_event.c:318 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_disable") [flags 0x41] <function_decl 0x113bae00 perf_pmu_disable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 20 19 21 3 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 149)
        (mem/f/c/i:SI (reg/f:SI 148) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 21 20 22 3 arch/arm/kernel/perf_event.c:321 (set (reg/f:SI 150)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 20 [0x14])) [0 <variable>.get_event_idx+0 S4 A32])) -1 (nil))

(insn 22 21 23 3 arch/arm/kernel/perf_event.c:321 (set (reg:SI 0 r0)
        (reg/v/f:SI 138 [ cpuc ])) -1 (nil))

(insn 23 22 24 3 arch/arm/kernel/perf_event.c:321 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ hwc ])) -1 (nil))

(call_insn 24 23 25 3 arch/arm/kernel/perf_event.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 150) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 26 3 arch/arm/kernel/perf_event.c:321 (set (reg/v:SI 136 [ idx ])
        (reg:SI 0 r0)) -1 (nil))

(insn 26 25 27 3 arch/arm/kernel/perf_event.c:322 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ idx ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 3 arch/arm/kernel/perf_event.c:322 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6333 [0x18bd])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [36.7%]  (fallthru)
;; Succ edge  5 [63.3%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [36.7%]  (fallthru)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 4 arch/arm/kernel/perf_event.c:322 (set (reg/v:SI 135 [ err ])
        (reg/v:SI 136 [ idx ])) -1 (nil))

(jump_insn 30 29 31 4 arch/arm/kernel/perf_event.c:322 (set (pc)
        (label_ref 60)) -1 (nil))
;; End of basic block 4 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [63.3%] 
(code_label 32 31 33 5 144 "" [1 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 arch/arm/kernel/perf_event.c:331 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg/v:SI 136 [ idx ])) -1 (nil))

(insn 35 34 36 5 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 36 35 37 5 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 152)
        (mem/f/c/i:SI (reg/f:SI 151) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 37 36 38 5 arch/arm/kernel/perf_event.c:332 (set (reg/f:SI 153)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 152)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 38 37 39 5 arch/arm/kernel/perf_event.c:332 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ hwc ])) -1 (nil))

(insn 39 38 40 5 arch/arm/kernel/perf_event.c:332 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ idx ])) -1 (nil))

(call_insn 40 39 41 5 arch/arm/kernel/perf_event.c:332 (parallel [
            (call (mem:SI (reg/f:SI 153) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 41 40 42 5 arch/arm/kernel/perf_event.c:333 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ idx ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 138 [ cpuc ])) [0 <variable>.events S4 A32])
        (reg/v/f:SI 140 [ event ])) -1 (nil))

(insn 42 41 43 5 arch/arm/kernel/perf_event.c:334 (set (reg:SI 154)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

(insn 43 42 44 5 arch/arm/kernel/perf_event.c:334 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ idx ])) -1 (nil))

(insn 44 43 45 5 arch/arm/kernel/perf_event.c:334 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(call_insn 45 44 46 5 arch/arm/kernel/perf_event.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x512e0000 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 45 47 5 arch/arm/kernel/perf_event.c:336 (set (reg:SI 155)
        (const_int 3 [0x3])) -1 (nil))

(insn 47 46 48 5 arch/arm/kernel/perf_event.c:336 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 272 [0x110])) [0 <variable>.hw.state+0 S4 A64])
        (reg:SI 155)) -1 (nil))

(insn 48 47 49 5 arch/arm/kernel/perf_event.c:337 (set (reg:SI 156)
        (and:SI (reg/v:SI 141 [ flags ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 49 48 50 5 arch/arm/kernel/perf_event.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 51 5 arch/arm/kernel/perf_event.c:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [29.0%]  (fallthru)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 6 arch/arm/kernel/perf_event.c:338 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) -1 (nil))

(insn 53 52 54 6 arch/arm/kernel/perf_event.c:338 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) -1 (nil))

(call_insn 54 53 55 6 arch/arm/kernel/perf_event.c:338 (parallel [
            (call (mem:SI (symbol_ref:SI ("armpmu_start") [flags 0x3] <function_decl 0x114a1980 armpmu_start>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 55 54 56 7 146 "" [1 uses])

(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 7 arch/arm/kernel/perf_event.c:341 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ event ])) -1 (nil))

(call_insn 58 57 59 7 arch/arm/kernel/perf_event.c:341 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_update_userpage") [flags 0x41] <function_decl 0x113da080 perf_event_update_userpage>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 59 58 60 7 arch/arm/kernel/perf_event.c:316 (set (reg/v:SI 135 [ err ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 8
;; Pred edge  4 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 60 59 61 8 145 ("out") [1 uses])

(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 8 arch/arm/kernel/perf_event.c:344 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 140 [ event ])
                (const_int 44 [0x2c])) [0 <variable>.pmu+0 S4 A32])) -1 (nil))

(call_insn 63 62 64 8 arch/arm/kernel/perf_event.c:344 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_pmu_enable") [flags 0x41] <function_decl 0x113bae80 perf_pmu_enable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 64 63 65 8 arch/arm/kernel/perf_event.c:346 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 135 [ err ])) -1 (nil))

(jump_insn 65 64 66 8 arch/arm/kernel/perf_event.c:346 (set (pc)
        (label_ref 67)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 66 65 75)

;; Start of basic block () -> 9
(note 75 66 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 69 75 70 9 arch/arm/kernel/perf_event.c:346 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 70 69 71 9 arch/arm/kernel/perf_event.c:346 (clobber (reg:SI 139 [ <result> ])) -1 (nil))

(jump_insn 71 70 72 9 arch/arm/kernel/perf_event.c:346 (set (pc)
        (label_ref 73)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 72 71 67)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [100.0%] 
(code_label 67 72 76 10 143 "" [1 uses])

(note 76 67 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 68 76 73 10 arch/arm/kernel/perf_event.c:346 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 73 68 77 11 147 "" [1 uses])

(note 77 73 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 74 77 0 11 arch/arm/kernel/perf_event.c:346 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function validate_group (validate_group)[0:1319]

Partition 0: size 148 align 4
	fake_pmu, offset 0

;; Generating RTL for gimple basic block 2

;; leader = event->group_leader;

(insn 6 5 0 arch/arm/kernel/perf_event.c:365 (set (reg/v/f:SI 134 [ leader ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) -1 (nil))

;; __memzero (&fake_pmu, 148);

(insn 7 6 8 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 143)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 143)) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 1 r1)
        (const_int 148 [0x94])) -1 (nil))

(call_insn 10 9 0 arch/arm/kernel/perf_event.c:368 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10a9ce80 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; D.25392 = validate_event (&fake_pmu, leader);

(insn 11 10 12 arch/arm/kernel/perf_event.c:370 (set (reg:SI 144)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:370 (set (reg:SI 0 r0)
        (reg:SI 144)) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:370 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ leader ])) -1 (nil))

(call_insn 14 13 15 arch/arm/kernel/perf_event.c:370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 0 arch/arm/kernel/perf_event.c:370 (set (reg:SI 140 [ D.25392 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25392 == 0)

(insn 16 15 17 arch/arm/kernel/perf_event.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25392 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 0 arch/arm/kernel/perf_event.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; sibling = (struct perf_event *) leader->sibling_list.next;

(insn 19 18 0 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ leader ])
                (const_int 16 [0x10])) [0 <variable>.sibling_list.next+0 S4 A64])) -1 (nil))

;; D.25400 = &leader->sibling_list;

(insn 20 19 0 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg/f:SI 137 [ D.25400 ])
        (plus:SI (reg/v/f:SI 134 [ leader ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; D.25396 = validate_event (&fake_pmu, sibling);

(insn 24 23 25 arch/arm/kernel/perf_event.c:374 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:374 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:374 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ sibling ])) -1 (nil))

(call_insn 27 26 28 arch/arm/kernel/perf_event.c:374 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 0 arch/arm/kernel/perf_event.c:374 (set (reg:SI 138 [ D.25396 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25396 == 0)

(insn 29 28 30 arch/arm/kernel/perf_event.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.25396 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 0 arch/arm/kernel/perf_event.c:374 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 5

;; __mptr = sibling->group_entry.next;

(insn 32 31 0 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 133 [ __mptr ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ sibling ]) [0 <variable>.group_entry.next+0 S4 A64])) -1 (nil))

;; sibling = (struct perf_event *) __mptr;

(insn 33 32 0 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (reg/v/f:SI 133 [ __mptr ])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 34 33 35 152 "" [0 uses])

(note 35 34 0 NOTE_INSN_BASIC_BLOCK)

;; if (&sibling->group_entry != D.25400)

(insn 37 35 38 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ sibling ])
            (reg/f:SI 137 [ D.25400 ]))) -1 (nil))

(jump_insn 38 37 0 arch/arm/kernel/perf_event.c:373 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 7

;; D.25401 = validate_event (&fake_pmu, event);

(insn 40 39 41 arch/arm/kernel/perf_event.c:378 (set (reg:SI 146)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 41 40 42 arch/arm/kernel/perf_event.c:378 (set (reg:SI 0 r0)
        (reg:SI 146)) -1 (nil))

(insn 42 41 43 arch/arm/kernel/perf_event.c:378 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ event ])) -1 (nil))

(call_insn 43 42 44 arch/arm/kernel/perf_event.c:378 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 0 arch/arm/kernel/perf_event.c:378 (set (reg:SI 136 [ D.25401 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25401 == 0)

(insn 45 44 46 arch/arm/kernel/perf_event.c:378 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.25401 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/kernel/perf_event.c:378 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 8

;; D.25395 = 0;

(insn 48 47 0 arch/arm/kernel/perf_event.c:381 (set (reg:SI 139 [ D.25395 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 51 50 52 151 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; D.25395 = -28;

(insn 53 52 0 arch/arm/kernel/perf_event.c:371 (set (reg:SI 139 [ D.25395 ])
        (const_int -28 [0xffffffffffffffe4])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 54 53 55 154 "" [0 uses])

(note 55 54 0 NOTE_INSN_BASIC_BLOCK)

;; return D.25395;

(insn 56 55 57 arch/arm/kernel/perf_event.c:382 (set (reg:SI 141 [ <result> ])
        (reg:SI 139 [ D.25395 ])) -1 (nil))

(jump_insn 57 56 58 arch/arm/kernel/perf_event.c:382 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 58 57 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:364 (set (reg/v/f:SI 142 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:365 (set (reg/v/f:SI 134 [ leader ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 143)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 143)) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:368 discrim 1 (set (reg:SI 1 r1)
        (const_int 148 [0x94])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/kernel/perf_event.c:368 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10a9ce80 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:370 (set (reg:SI 144)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:370 (set (reg:SI 0 r0)
        (reg:SI 144)) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:370 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ leader ])) -1 (nil))

(call_insn 14 13 15 3 arch/arm/kernel/perf_event.c:370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:370 (set (reg:SI 140 [ D.25392 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25392 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 18 3 arch/arm/kernel/perf_event.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 10 4)

;; Succ edge  10 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ leader ])
                (const_int 16 [0x10])) [0 <variable>.sibling_list.next+0 S4 A64])) -1 (nil))

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg/f:SI 137 [ D.25400 ])
        (plus:SI (reg/v/f:SI 134 [ leader ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/kernel/perf_event.c:373 (set (pc)
        (label_ref 34)) -1 (nil))
;; End of basic block 4 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 22 21 36)

;; Start of basic block ( 7) -> 5
;; Pred edge  7 [95.5%] 
(code_label 36 22 23 5 153 "" [1 uses])

(note 23 36 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:374 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:374 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:374 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ sibling ])) -1 (nil))

(call_insn 27 26 28 5 arch/arm/kernel/perf_event.c:374 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:374 (set (reg:SI 138 [ D.25396 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 29 28 30 5 arch/arm/kernel/perf_event.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.25396 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 31 5 arch/arm/kernel/perf_event.c:374 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 5 -> ( 10 6)

;; Succ edge  10 [4.5%] 
;; Succ edge  6 [95.5%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [95.5%]  (fallthru)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 133 [ __mptr ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ sibling ]) [0 <variable>.group_entry.next+0 S4 A64])) -1 (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:373 (set (reg/v/f:SI 135 [ sibling ])
        (reg/v/f:SI 133 [ __mptr ])) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 6) -> 7
;; Pred edge  4 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 34 33 35 7 152 "" [1 uses])

(note 35 34 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 7 arch/arm/kernel/perf_event.c:373 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ sibling ])
            (reg/f:SI 137 [ D.25400 ]))) -1 (nil))

(jump_insn 38 37 39 7 arch/arm/kernel/perf_event.c:373 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 7 -> ( 5 8)

;; Succ edge  5 [95.5%] 
;; Succ edge  8 [4.5%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [4.5%]  (fallthru)
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/kernel/perf_event.c:378 (set (reg:SI 146)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -148 [0xffffffffffffff6c]))) -1 (nil))

(insn 41 40 42 8 arch/arm/kernel/perf_event.c:378 (set (reg:SI 0 r0)
        (reg:SI 146)) -1 (nil))

(insn 42 41 43 8 arch/arm/kernel/perf_event.c:378 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ event ])) -1 (nil))

(call_insn 43 42 44 8 arch/arm/kernel/perf_event.c:378 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_event") [flags 0x3] <function_decl 0x114a1c80 validate_event>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 45 8 arch/arm/kernel/perf_event.c:378 (set (reg:SI 136 [ D.25401 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event.c:378 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.25401 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 8 arch/arm/kernel/perf_event.c:378 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [39.0%] 
;; Succ edge  9 [61.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [61.0%]  (fallthru)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 9 arch/arm/kernel/perf_event.c:381 (set (reg:SI 139 [ D.25395 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 49 48 50 9 arch/arm/kernel/perf_event.c:381 (set (pc)
        (label_ref 54)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 50 49 51)

;; Start of basic block ( 3 5 8) -> 10
;; Pred edge  3 [39.0%] 
;; Pred edge  5 [4.5%] 
;; Pred edge  8 [39.0%] 
(code_label 51 50 52 10 151 "" [3 uses])

(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 arch/arm/kernel/perf_event.c:371 (set (reg:SI 139 [ D.25395 ])
        (const_int -28 [0xffffffffffffffe4])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 54 53 55 11 154 "" [1 uses])

(note 55 54 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 11 arch/arm/kernel/perf_event.c:382 (set (reg:SI 141 [ <result> ])
        (reg:SI 139 [ D.25395 ])) -1 (nil))

(jump_insn 57 56 58 11 arch/arm/kernel/perf_event.c:382 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 58 57 67)

;; Start of basic block () -> 12
(note 67 58 61 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 61 67 62 12 arch/arm/kernel/perf_event.c:382 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 62 61 63 12 arch/arm/kernel/perf_event.c:382 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 63 62 64 12 arch/arm/kernel/perf_event.c:382 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 64 63 59)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [100.0%] 
(code_label 59 64 68 13 150 "" [1 uses])

(note 68 59 60 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 60 68 65 13 arch/arm/kernel/perf_event.c:382 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 65 60 69 14 155 "" [1 uses])

(note 69 65 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 66 69 0 14 arch/arm/kernel/perf_event.c:382 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function hw_perf_event_destroy (hw_perf_event_destroy)[0:1323]


;; Generating RTL for gimple basic block 2

;; D.25488 = atomic_dec_and_mutex_lock (&active_events, &pmu_reserve_mutex);

(insn 6 5 7 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 arch/arm/kernel/perf_event.c:467 (set (reg:SI 138)
        (plus:SI (reg/f:SI 137)
            (const_int 12 [0xc]))) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:467 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 152 [0x98]))) -1 (nil))

(insn 10 9 11 arch/arm/kernel/perf_event.c:467 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:467 (set (reg:SI 1 r1)
        (reg:SI 140)) -1 (nil))

(call_insn 12 11 13 arch/arm/kernel/perf_event.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomic_dec_and_mutex_lock") [flags 0x41] <function_decl 0x10d7c480 atomic_dec_and_mutex_lock>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 0 arch/arm/kernel/perf_event.c:467 (set (reg:SI 135 [ D.25488 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25488 != 0)

(insn 14 13 15 arch/arm/kernel/perf_event.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.25488 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/kernel/perf_event.c:467 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; i = (int) (pmu_device->num_resources + 4294967295);

(insn 17 16 18 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 142)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event.c:450 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg/f:SI 142)
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 20 19 0 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg:SI 143)
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; irq = platform_get_irq (pmu_device, (unsigned int) i);

(insn 24 23 25 arch/arm/kernel/perf_event.c:451 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:451 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:451 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ i ])) -1 (nil))

(call_insn 27 26 28 arch/arm/kernel/perf_event.c:451 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 0 arch/arm/kernel/perf_event.c:451 (set (reg/v:SI 134 [ irq ])
        (reg:SI 0 r0)) -1 (nil))

;; if (irq >= 0)

(insn 29 28 30 arch/arm/kernel/perf_event.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 0 arch/arm/kernel/perf_event.c:452 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))

;; Generating RTL for gimple basic block 5

;; free_irq ((unsigned int) irq, 0B);

(insn 32 31 33 arch/arm/kernel/perf_event.c:453 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq ])) -1 (nil))

(insn 33 32 34 arch/arm/kernel/perf_event.c:453 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 34 33 0 arch/arm/kernel/perf_event.c:453 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 6

;; 

(code_label 35 34 36 159 "" [0 uses])

(note 36 35 0 NOTE_INSN_BASIC_BLOCK)

;; i = i + -1;

(insn 37 36 0 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg/v:SI 133 [ i ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 38 37 39 158 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)

;; if (i >= 0)

(insn 41 39 42 arch/arm/kernel/perf_event.c:450 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ i ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 0 arch/arm/kernel/perf_event.c:450 discrim 1 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 8

;; armpmu->stop ();

(insn 44 43 45 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 46 45 47 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 147)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) -1 (nil))

(call_insn 47 46 0 arch/arm/kernel/perf_event.c:455 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; release_pmu (0);

(insn 48 47 49 arch/arm/kernel/perf_event.c:457 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 49 48 0 arch/arm/kernel/perf_event.c:457 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; pmu_device = 0B;

(insn 50 49 51 arch/arm/kernel/perf_event.c:458 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 51 50 52 arch/arm/kernel/perf_event.c:458 (set (reg:SI 149)
        (const_int 0 [0x0])) -1 (nil))

(insn 52 51 0 arch/arm/kernel/perf_event.c:458 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 149)) -1 (nil))

;; mutex_unlock (&pmu_reserve_mutex); [tail call]

(insn 53 52 54 8 arch/arm/kernel/perf_event.c:469 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 54 53 55 8 arch/arm/kernel/perf_event.c:469 (set (reg:SI 151)
        (plus:SI (reg/f:SI 150)
            (const_int 152 [0x98]))) -1 (nil))

(insn 55 54 56 8 arch/arm/kernel/perf_event.c:469 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(call_insn/j 56 55 57 8 arch/arm/kernel/perf_event.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 57 56 0)

;; Generating RTL for gimple basic block 9

;; 

(code_label 58 57 59 157 "" [0 uses])

(note 59 58 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:466 (set (reg/v/f:SI 136 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:467 (set (reg:SI 138)
        (plus:SI (reg/f:SI 137)
            (const_int 12 [0xc]))) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:467 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:467 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 152 [0x98]))) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:467 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:467 (set (reg:SI 1 r1)
        (reg:SI 140)) -1 (nil))

(call_insn 12 11 13 3 arch/arm/kernel/perf_event.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomic_dec_and_mutex_lock") [flags 0x41] <function_decl 0x10d7c480 atomic_dec_and_mutex_lock>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:467 (set (reg:SI 135 [ D.25488 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.25488 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 16 3 arch/arm/kernel/perf_event.c:467 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 10)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  10 [39.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 18 17 19 4 arch/arm/kernel/perf_event.c:450 (set (reg/f:SI 142)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 19 18 20 4 arch/arm/kernel/perf_event.c:450 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg/f:SI 142)
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 20 19 21 4 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg:SI 143)
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/kernel/perf_event.c:450 (set (pc)
        (label_ref 38)) -1 (nil))
;; End of basic block 4 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 22 21 40)

;; Start of basic block ( 8) -> 5
;; Pred edge  8 [91.0%] 
(code_label 40 22 23 5 160 "" [1 uses])

(note 23 40 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/kernel/perf_event.c:451 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 5 arch/arm/kernel/perf_event.c:451 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 26 25 27 5 arch/arm/kernel/perf_event.c:451 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ i ])) -1 (nil))

(call_insn 27 26 28 5 arch/arm/kernel/perf_event.c:451 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/perf_event.c:451 (set (reg/v:SI 134 [ irq ])
        (reg:SI 0 r0)) -1 (nil))

(insn 29 28 30 5 arch/arm/kernel/perf_event.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 31 5 arch/arm/kernel/perf_event.c:452 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [52.5%]  (fallthru)
;; Succ edge  7 [47.5%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [52.5%]  (fallthru)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 arch/arm/kernel/perf_event.c:453 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq ])) -1 (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:453 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 34 33 35 6 arch/arm/kernel/perf_event.c:453 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [47.5%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 35 34 36 7 159 "" [1 uses])

(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 7 arch/arm/kernel/perf_event.c:450 (set (reg/v:SI 133 [ i ])
        (plus:SI (reg/v:SI 133 [ i ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 7) -> 8
;; Pred edge  4 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 38 37 39 8 158 "" [1 uses])

(note 39 38 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 8 arch/arm/kernel/perf_event.c:450 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ i ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 43 8 arch/arm/kernel/perf_event.c:450 discrim 1 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 8 -> ( 5 9)

;; Succ edge  5 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [9.0%]  (fallthru)
(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 9 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 45 44 46 9 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 146)
        (mem/f/c/i:SI (reg/f:SI 145) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 46 45 47 9 arch/arm/kernel/perf_event.c:455 (set (reg/f:SI 147)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 146)
                (const_int 36 [0x24])) [0 <variable>.stop+0 S4 A32])) -1 (nil))

(call_insn 47 46 48 9 arch/arm/kernel/perf_event.c:455 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 48 47 49 9 arch/arm/kernel/perf_event.c:457 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 49 48 50 9 arch/arm/kernel/perf_event.c:457 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 50 49 51 9 arch/arm/kernel/perf_event.c:458 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 51 50 52 9 arch/arm/kernel/perf_event.c:458 (set (reg:SI 149)
        (const_int 0 [0x0])) -1 (nil))

(insn 52 51 53 9 arch/arm/kernel/perf_event.c:458 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 149)) -1 (nil))

(insn 53 52 54 9 arch/arm/kernel/perf_event.c:469 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 54 53 55 9 arch/arm/kernel/perf_event.c:469 (set (reg:SI 151)
        (plus:SI (reg/f:SI 150)
            (const_int 152 [0x98]))) -1 (nil))

(insn 55 54 56 9 arch/arm/kernel/perf_event.c:469 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(call_insn/j 56 55 57 9 arch/arm/kernel/perf_event.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 57 56 58)

;; Start of basic block ( 3) -> 10
;; Pred edge  3 [39.0%] 
(code_label 58 57 59 10 157 "" [1 uses])

(note 59 58 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
(note 64 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn 61 64 62 11 arch/arm/kernel/perf_event.c:471 (set (pc)
        (label_ref 63)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 62 61 60)

;; Start of basic block () -> 12
(code_label 60 62 65 12 156 "" [0 uses])

(note 65 60 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 63 65 66 13 161 "" [1 uses])

(note 66 63 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armpmu_event_init (armpmu_event_init)[0:1325]


;; Generating RTL for gimple basic block 2

;; switch (event->attr.type;) <default: <L21>, case 0: <L18>, case 3 ... 4: <L18>>

(insn 6 5 7 arch/arm/kernel/perf_event.c:547 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

(insn 7 6 8 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 4 [0x4]))) -1 (nil))

(jump_insn 8 7 9 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event.c:547 (set (reg:SI 166)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 arch/arm/kernel/perf_event.c:547 (set (reg:SI 167)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

(insn 11 10 12 arch/arm/kernel/perf_event.c:547 (set (reg:SI 165)
        (ashift:SI (reg:SI 166)
            (reg:SI 167))) -1 (nil))

(insn 12 11 13 arch/arm/kernel/perf_event.c:547 (set (reg:SI 168)
        (and:SI (reg:SI 165)
            (const_int 25 [0x19]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 15 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 15 14 16 arch/arm/kernel/perf_event.c:547 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 16 15 0)

;; Generating RTL for gimple basic block 3

;; <L21>:

(code_label 17 16 18 165 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)

;; err = -2;

(insn 19 18 0 arch/arm/kernel/perf_event.c:554 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; <L18>:

(code_label 22 21 23 166 "" [0 uses])

(note 23 22 0 NOTE_INSN_BASIC_BLOCK)

;; if (armpmu == 0B)

(insn 24 23 25 arch/arm/kernel/perf_event.c:557 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event.c:557 (set (reg:SI 170)
        (mem/f/c/i:SI (reg/f:SI 169) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/kernel/perf_event.c:557 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 5

;; err = -19;

(insn 29 28 0 arch/arm/kernel/perf_event.c:558 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 32 31 33 168 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; event->destroy = hw_perf_event_destroy;

(insn 34 33 35 arch/arm/kernel/perf_event.c:560 (set (reg/f:SI 171)
        (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>)) -1 (nil))

(insn 35 34 0 arch/arm/kernel/perf_event.c:560 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 500 [0x1f4])) [0 <variable>.destroy+0 S4 A32])
        (reg/f:SI 171)) -1 (nil))

;; D.26585 = (volatile int *) &active_events.counter;

(insn 36 35 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 37 36 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 159 [ D.26585 ])
        (plus:SI (reg/f:SI 172)
            (const_int 12 [0xc]))) -1 (nil))

;; c ={v} *D.26585;

(insn 38 37 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/v:SI 157 [ c ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; if (c != 0)

(insn 40 39 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ c ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 8

;; D.26586 = c + 1;

(insn 43 42 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:SI 158 [ D.26586 ])
        (plus:SI (reg/v:SI 157 [ c ])
            (const_int 1 [0x1]))) -1 (nil))

;; __asm__ __volatile__("dmb" : "memory");

(insn 44 43 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:117 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2611313)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 9

;; __asm__ __volatile__("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
" : "=&r" res, "=&r" oldval, "=Qo" active_events.counter, "=&r" oldval, "=Qo" active_events.counter, "=Qo" active_events.counter : "r" &active_events.counter, "Ir" c, "r" D.26586, "Qo" active_events.counter : "Ir" c, "r" D.26586, "Qo" active_events.counter : "r" D.26586, "Qo" active_events.counter : "Qo" active_events.counter : "cc");

(insn 46 45 47 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 47 46 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 48 47 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg:SI 175)
        (plus:SI (reg/f:SI 174)
            (const_int 12 [0xc]))) -1 (nil))

(insn 49 48 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 50 49 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (parallel [
            (set (reg/v:SI 156 [ res ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 0 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (reg/v:SI 155 [ oldval ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 1 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=Qo") 2 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; if (res != 0)

(insn 52 50 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 156 [ res ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))

;; Generating RTL for gimple basic block 10

;; __asm__ __volatile__("dmb" : "memory");

(insn 55 54 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:130 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2612977)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; c.960 = (int) oldval;

(insn 56 55 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 139 [ c.960 ])
        (reg/v:SI 155 [ oldval ])) -1 (nil))

;; if (c.960 != c)

(insn 57 56 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ c.960 ])
            (reg/v:SI 157 [ c ]))) -1 (nil))

(jump_insn 58 57 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1400 [0x578])
        (nil)))

;; Generating RTL for gimple basic block 11

;; c = c.960;

(insn 60 59 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 157 [ c ])
        (reg/v:SI 139 [ c.960 ])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 64 63 65 169 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; mutex_lock (&pmu_reserve_mutex);

(insn 66 65 67 arch/arm/kernel/perf_event.c:563 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 67 66 68 arch/arm/kernel/perf_event.c:563 (set (reg:SI 178)
        (plus:SI (reg/f:SI 177)
            (const_int 152 [0x98]))) -1 (nil))

(insn 68 67 69 arch/arm/kernel/perf_event.c:563 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(call_insn 69 68 0 arch/arm/kernel/perf_event.c:563 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_lock") [flags 0x41] <function_decl 0x10d7c200 mutex_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; D.25549 ={v} *D.26585;

(insn 70 69 0 arch/arm/kernel/perf_event.c:564 (set (reg:SI 161 [ D.25549 ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) -1 (nil))

;; if (D.25549 == 0)

(insn 71 70 72 arch/arm/kernel/perf_event.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.25549 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 0 arch/arm/kernel/perf_event.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 13

;; pmu_device.341 = reserve_pmu (0);

(insn 74 73 75 arch/arm/kernel/perf_event.c:398 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 75 74 76 arch/arm/kernel/perf_event.c:398 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_pmu") [flags 0x41] <function_decl 0x1147bb00 reserve_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 76 75 0 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 149 [ pmu_device.341 ])
        (reg:SI 0 r0)) -1 (nil))

;; pmu_device = pmu_device.341;

(insn 77 76 78 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 78 77 0 arch/arm/kernel/perf_event.c:398 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg/f:SI 149 [ pmu_device.341 ])) -1 (nil))

;; if ((long unsigned int) pmu_device.341 > 4294963200)

(insn 79 78 80 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ pmu_device.341 ])
            (const_int -4096 [0xfffffffffffff000]))) -1 (nil))

(jump_insn 80 79 0 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 14

;; printk (&"<4>hw perfevents: unable to reserve pmu\n"[0]);

(insn 82 81 83 arch/arm/kernel/perf_event.c:400 (set (reg:SI 180)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c5640>)) -1 (nil))

(insn 83 82 84 arch/arm/kernel/perf_event.c:400 (set (reg:SI 0 r0)
        (reg:SI 180)) -1 (nil))

(call_insn 84 83 0 arch/arm/kernel/perf_event.c:400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; err = (int) pmu_device;

(insn 85 84 86 include/linux/err.h:29 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 86 85 0 include/linux/err.h:29 (set (reg/v:SI 160 [ err ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 181)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

;; if (err == 0)

(insn 87 86 88 14 arch/arm/kernel/perf_event.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 88 87 91 14 arch/arm/kernel/perf_event.c:568 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))

(note 91 88 89 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(jump_insn 89 91 90 62 arch/arm/kernel/perf_event.c:568 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 90 89 0)

;; Generating RTL for gimple basic block 15

;; 

(code_label 92 90 93 174 "" [0 uses])

(note 93 92 0 NOTE_INSN_BASIC_BLOCK)

;; init_pmu (0);

(insn 94 93 95 arch/arm/kernel/perf_event.c:404 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 95 94 0 arch/arm/kernel/perf_event.c:404 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_pmu") [flags 0x41] <function_decl 0x1147bc00 init_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; pmu_device.961 = pmu_device;

(insn 96 95 97 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 97 96 0 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 138 [ pmu_device.961 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 182)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

;; plat = (struct arm_pmu_platdata *) pmu_device.961->dev.platform_data;

(insn 98 97 0 arch/arm/kernel/perf_event.c:406 (set (reg/v/f:SI 151 [ plat ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) -1 (nil))

;; if (plat != 0B)

(insn 99 98 100 arch/arm/kernel/perf_event.c:407 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ plat ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 100 99 0 arch/arm/kernel/perf_event.c:407 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))

;; Generating RTL for gimple basic block 16

;; if (plat->handle_irq != 0B)

(insn 102 101 103 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:SI 183)
        (mem/s/f/j:SI (reg/v/f:SI 151 [ plat ]) [0 <variable>.handle_irq+0 S4 A32])) -1 (nil))

(insn 103 102 104 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 0 arch/arm/kernel/perf_event.c:407 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))

;; Generating RTL for gimple basic block 17

;; handle_irq = armpmu_platform_irq;

(insn 106 105 0 arch/arm/kernel/perf_event.c:408 (set (reg/v/f:SI 152 [ handle_irq ])
        (symbol_ref:SI ("armpmu_platform_irq") [flags 0x3] <function_decl 0x114a1e80 armpmu_platform_irq>)) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 109 108 110 176 "" [0 uses])

(note 110 109 0 NOTE_INSN_BASIC_BLOCK)

;; handle_irq = armpmu->handle_irq;

(insn 111 110 112 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 112 111 113 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 185)
        (mem/f/c/i:SI (reg/f:SI 184) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 113 112 0 arch/arm/kernel/perf_event.c:410 (set (reg/v/f:SI 152 [ handle_irq ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 185)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 114 113 115 177 "" [0 uses])

(note 115 114 0 NOTE_INSN_BASIC_BLOCK)

;; if (pmu_device.961->num_resources == 0)

(insn 116 115 117 arch/arm/kernel/perf_event.c:412 (set (reg:SI 186)
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 117 116 118 arch/arm/kernel/perf_event.c:412 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 118 117 0 arch/arm/kernel/perf_event.c:412 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 20

;; err = -19;

(insn 120 119 0 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

;; i = 0;

(insn 121 120 0 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 153 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 124 123 125 178 "" [0 uses])

(note 125 124 0 NOTE_INSN_BASIC_BLOCK)

;; printk (&"<3>hw perfevents: no irqs for PMUs defined\n"[0]);

(insn 126 125 127 arch/arm/kernel/perf_event.c:413 (set (reg:SI 187)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x115c5690>)) -1 (nil))

(insn 127 126 128 arch/arm/kernel/perf_event.c:413 (set (reg:SI 0 r0)
        (reg:SI 187)) -1 (nil))

(call_insn 128 127 0 arch/arm/kernel/perf_event.c:413 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; err = -19;

(insn 129 128 0 arch/arm/kernel/perf_event.c:414 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; irq = platform_get_irq (pmu_device.962, i.348);

(insn 133 132 134 arch/arm/kernel/perf_event.c:418 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ pmu_device.962 ])) -1 (nil))

(insn 134 133 135 arch/arm/kernel/perf_event.c:418 (set (reg:SI 1 r1)
        (reg:SI 150 [ i.348 ])) -1 (nil))

(call_insn 135 134 136 arch/arm/kernel/perf_event.c:418 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 136 135 0 arch/arm/kernel/perf_event.c:418 (set (reg/v:SI 154 [ irq ])
        (reg:SI 0 r0)) -1 (nil))

;; if (irq < 0)

(insn 137 136 138 arch/arm/kernel/perf_event.c:419 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ irq ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 0 arch/arm/kernel/perf_event.c:419 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))

;; Generating RTL for gimple basic block 23

;; err = request_threaded_irq ((unsigned int) irq, handle_irq, 0B, 2080, &"armpmu"[0], 0B);

(insn 140 139 141 include/linux/interrupt.h:135 (set (reg/f:SI 188)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116a1ca0>)) -1 (nil))

(insn 141 140 142 include/linux/interrupt.h:135 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 188)) -1 (nil))

(insn 142 141 143 include/linux/interrupt.h:135 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 143 142 144 include/linux/interrupt.h:135 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 189)) -1 (nil))

(insn 144 143 145 include/linux/interrupt.h:135 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ irq ])) -1 (nil))

(insn 145 144 146 include/linux/interrupt.h:135 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ handle_irq ])) -1 (nil))

(insn 146 145 147 include/linux/interrupt.h:135 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 include/linux/interrupt.h:135 (set (reg:SI 3 r3)
        (const_int 2080 [0x820])) -1 (nil))

(call_insn 148 147 149 include/linux/interrupt.h:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_threaded_irq") [flags 0x41] <function_decl 0x10cec680 request_threaded_irq>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 149 148 0 include/linux/interrupt.h:135 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) -1 (nil))

;; if (err != 0)

(insn 150 149 151 arch/arm/kernel/perf_event.c:425 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 0 arch/arm/kernel/perf_event.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 24

;; printk (&"<4>hw perfevents: unable to request IRQ%d for ARM perf counters\n"[0], irq);

(insn 153 152 154 arch/arm/kernel/perf_event.c:426 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x113516c0>)) -1 (nil))

(insn 154 153 155 arch/arm/kernel/perf_event.c:426 (set (reg:SI 0 r0)
        (reg:SI 190)) -1 (nil))

(insn 155 154 156 arch/arm/kernel/perf_event.c:426 (set (reg:SI 1 r1)
        (reg/v:SI 154 [ irq ])) -1 (nil))

(call_insn 156 155 0 arch/arm/kernel/perf_event.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 25

;; 

(code_label 159 158 160 180 "" [0 uses])

(note 160 159 0 NOTE_INSN_BASIC_BLOCK)

;; i = i + 1;

(insn 161 160 0 arch/arm/kernel/perf_event.c:417 (set (reg/v:SI 153 [ i ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 162 161 163 179 "" [0 uses])

(note 163 162 0 NOTE_INSN_BASIC_BLOCK)

;; i.348 = (u32) i;

(insn 164 163 0 arch/arm/kernel/perf_event.c:417 (set (reg:SI 150 [ i.348 ])
        (reg/v:SI 153 [ i ])) -1 (nil))

;; pmu_device.962 = pmu_device;

(insn 165 164 166 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 191)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 166 165 0 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 137 [ pmu_device.962 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 191)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

;; if (i.348 < pmu_device.962->num_resources)

(insn 168 166 169 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:SI 192)
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ pmu_device.962 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 169 168 170 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ i.348 ])
            (reg:SI 192))) -1 (nil))

(jump_insn 170 169 0 arch/arm/kernel/perf_event.c:417 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 27

;; err.964 = err;

(insn 172 171 0 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/v:SI 136 [ err.964 ])
        (reg/v:SI 160 [ err ])) -1 (nil))

;; if (err.964 != 0)

(insn 173 172 174 arch/arm/kernel/perf_event.c:432 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ err.964 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 174 173 0 arch/arm/kernel/perf_event.c:432 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; 

(code_label 175 174 176 181 "" [0 uses])

(note 176 175 0 NOTE_INSN_BASIC_BLOCK)

;; i.966 = i + -1;

(insn 177 176 0 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

;; Generating RTL for gimple basic block 29

;; irq.967 = platform_get_irq (pmu_device, (unsigned int) i.966);

(insn 181 180 182 arch/arm/kernel/perf_event.c:434 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 182 181 183 arch/arm/kernel/perf_event.c:434 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 193)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 183 182 184 arch/arm/kernel/perf_event.c:434 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ i.966 ])) -1 (nil))

(call_insn 184 183 185 arch/arm/kernel/perf_event.c:434 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 185 184 0 arch/arm/kernel/perf_event.c:434 (set (reg/v:SI 134 [ irq.967 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (irq.967 >= 0)

(insn 186 185 187 arch/arm/kernel/perf_event.c:435 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq.967 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 187 186 0 arch/arm/kernel/perf_event.c:435 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))

;; Generating RTL for gimple basic block 30

;; free_irq ((unsigned int) irq.967, 0B);

(insn 189 188 190 arch/arm/kernel/perf_event.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq.967 ])) -1 (nil))

(insn 190 189 191 arch/arm/kernel/perf_event.c:436 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 191 190 0 arch/arm/kernel/perf_event.c:436 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 31

;; 

(code_label 192 191 193 184 "" [0 uses])

(note 193 192 0 NOTE_INSN_BASIC_BLOCK)

;; i.966 = i.966 + -1;

(insn 194 193 0 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 195 194 196 183 "" [0 uses])

(note 196 195 0 NOTE_INSN_BASIC_BLOCK)

;; if (i.966 != -1)

(insn 198 196 199 arch/arm/kernel/perf_event.c:433 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 199 198 0 arch/arm/kernel/perf_event.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 33

;; release_pmu (0);

(insn 201 200 202 arch/arm/kernel/perf_event.c:438 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 202 201 0 arch/arm/kernel/perf_event.c:438 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; pmu_device = 0B;

(insn 203 202 204 arch/arm/kernel/perf_event.c:439 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 204 203 205 arch/arm/kernel/perf_event.c:439 (set (reg:SI 195)
        (const_int 0 [0x0])) -1 (nil))

(insn 205 204 0 arch/arm/kernel/perf_event.c:439 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 194)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 195)) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 208 207 209 173 "" [0 uses])

(note 209 208 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b" : "=&r" result, "=&r" tmp, "=Qo" active_events.counter, "=&r" tmp, "=Qo" active_events.counter, "=Qo" active_events.counter : "r" &active_events.counter, "Ir" 1, "Qo" active_events.counter : "Ir" 1, "Qo" active_events.counter : "Qo" active_events.counter : "cc");

(insn 210 209 211 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 211 210 212 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 212 211 213 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg:SI 198)
        (plus:SI (reg/f:SI 197)
            (const_int 12 [0xc]))) -1 (nil))

(insn 213 212 214 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 214 213 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 148 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (reg/v:SI 147 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; err = 0;

(insn 215 214 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 216 215 217 175 "" [0 uses])

(note 217 216 0 NOTE_INSN_BASIC_BLOCK)

;; mutex_unlock (&pmu_reserve_mutex);

(insn 218 217 219 arch/arm/kernel/perf_event.c:570 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 219 218 220 arch/arm/kernel/perf_event.c:570 (set (reg:SI 201)
        (plus:SI (reg/f:SI 200)
            (const_int 152 [0x98]))) -1 (nil))

(insn 220 219 221 arch/arm/kernel/perf_event.c:570 (set (reg:SI 0 r0)
        (reg:SI 201)) -1 (nil))

(call_insn 221 220 0 arch/arm/kernel/perf_event.c:570 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; if (err != 0)

(insn 222 221 223 arch/arm/kernel/perf_event.c:573 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 223 222 0 arch/arm/kernel/perf_event.c:573 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))

;; Generating RTL for gimple basic block 36

;; 

(code_label 224 223 225 171 "" [0 uses])

(note 225 224 0 NOTE_INSN_BASIC_BLOCK)

;; D.26654 = event->attr.type;

(insn 226 225 0 arch/arm/kernel/perf_event.c:480 (set (reg:SI 140 [ D.26654 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

;; if (D.26654 == 0)

(insn 227 226 228 arch/arm/kernel/perf_event.c:480 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 0 arch/arm/kernel/perf_event.c:480 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 37

;; err = (int) (*armpmu->event_map)[event->attr.config];

(insn 230 229 231 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 231 230 232 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 203)
        (mem/f/c/i:SI (reg/f:SI 202) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 232 231 233 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 204)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 203)
                (const_int 48 [0x30])) [0 <variable>.event_map+0 S4 A64])) -1 (nil))

(insn 233 232 234 arch/arm/kernel/perf_event.c:160 (set (reg:SI 205)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) -1 (nil))

(insn 234 233 0 arch/arm/kernel/perf_event.c:160 (set (reg/v:SI 160 [ err ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 205)
                    (const_int 4 [0x4]))
                (reg/f:SI 204)) [0 S4 A32])) -1 (nil))

;; if (err != 65535)

(insn 235 234 236 37 arch/arm/kernel/perf_event.c:161 (set (reg:SI 206)
        (const_int 65535 [0xffff])) -1 (nil))

(insn 236 235 237 37 arch/arm/kernel/perf_event.c:161 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (reg:SI 206))) -1 (nil))

(jump_insn 237 236 240 37 arch/arm/kernel/perf_event.c:161 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

(note 240 237 238 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(jump_insn 238 240 239 63 arch/arm/kernel/perf_event.c:161 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 239 238 0)

;; Generating RTL for gimple basic block 38

;; 

(code_label 241 239 242 186 "" [0 uses])

(note 242 241 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.26654 == 3)

(insn 243 242 244 arch/arm/kernel/perf_event.c:482 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 3 [0x3]))) -1 (nil))

(jump_insn 244 243 0 arch/arm/kernel/perf_event.c:482 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 39

;; temp.969 = event->attr.config;

(insn 246 245 0 arch/arm/kernel/perf_event.c:483 (set (reg:DI 133 [ temp.969 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S8 A64])) -1 (nil))

;; cache_type = (unsigned int) temp.969 & 255;

(insn 247 246 0 arch/arm/kernel/perf_event.c:137 (set (reg/v:SI 145 [ cache_type ])
        (and:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 255 [0xff]))) -1 (nil))

;; if (cache_type > 6)

(insn 248 247 249 arch/arm/kernel/perf_event.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ cache_type ])
            (const_int 6 [0x6]))) -1 (nil))

(jump_insn 249 248 0 arch/arm/kernel/perf_event.c:138 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 40

;; cache_op = (unsigned int) (temp.969 >> 8) & 255;

(insn 251 250 252 arch/arm/kernel/perf_event.c:141 (set (reg:SI 209)
        (ashift:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 24 [0x18]))) -1 (nil))

(insn 252 251 253 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 8 [0x8]))) -1 (nil))

(insn 253 252 254 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 0)
        (ior:SI (reg:SI 209)
            (subreg:SI (reg:DI 208) 0))) -1 (nil))

(insn 254 253 255 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 8 [0x8]))) -1 (nil))

(insn 255 254 0 arch/arm/kernel/perf_event.c:141 (set (reg/v:SI 144 [ cache_op ])
        (and:SI (subreg:SI (reg:DI 208) 0)
            (const_int 255 [0xff]))) -1 (nil))

;; if (cache_op > 2)

(insn 256 255 257 arch/arm/kernel/perf_event.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ cache_op ])
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 257 256 0 arch/arm/kernel/perf_event.c:142 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 41

;; cache_result = (unsigned int) (temp.969 >> 16) & 255;

(insn 259 258 260 arch/arm/kernel/perf_event.c:145 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 260 259 261 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 261 260 262 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 0)
        (ior:SI (reg:SI 212)
            (subreg:SI (reg:DI 211) 0))) -1 (nil))

(insn 262 261 263 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 263 262 0 arch/arm/kernel/perf_event.c:145 (set (reg/v:SI 143 [ cache_result ])
        (and:SI (subreg:SI (reg:DI 211) 0)
            (const_int 255 [0xff]))) -1 (nil))

;; if (cache_result > 1)

(insn 264 263 265 arch/arm/kernel/perf_event.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ cache_result ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 265 264 0 arch/arm/kernel/perf_event.c:146 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))

;; Generating RTL for gimple basic block 42

;; ret = (*armpmu->cache_map)[cache_type][cache_op][cache_result];

(insn 267 266 268 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 268 267 269 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 214)
        (mem/f/c/i:SI (reg/f:SI 213) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 269 268 270 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 215)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 214)
                (const_int 44 [0x2c])) [0 <variable>.cache_map+0 S4 A32])) -1 (nil))

(insn 270 269 271 arch/arm/kernel/perf_event.c:149 (set (reg:SI 217)
        (const_int 3 [0x3])) -1 (nil))

(insn 271 270 272 arch/arm/kernel/perf_event.c:149 (set (reg:SI 216)
        (mult:SI (reg:SI 217)
            (reg/v:SI 145 [ cache_type ]))) -1 (nil))

(insn 272 271 273 arch/arm/kernel/perf_event.c:149 (set (reg:SI 218)
        (plus:SI (reg:SI 216)
            (reg/v:SI 144 [ cache_op ]))) -1 (nil))

(insn 273 272 274 arch/arm/kernel/perf_event.c:149 (set (reg:SI 219)
        (ashift:SI (reg:SI 218)
            (const_int 1 [0x1]))) -1 (nil))

(insn 274 273 275 arch/arm/kernel/perf_event.c:149 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (reg/v:SI 143 [ cache_result ]))) -1 (nil))

(insn 275 274 0 arch/arm/kernel/perf_event.c:149 (set (reg/v:SI 142 [ ret ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 220)
                    (const_int 4 [0x4]))
                (reg/f:SI 215)) [0 S4 A32])) -1 (nil))

;; if (ret == 65535)

(insn 276 275 277 arch/arm/kernel/perf_event.c:151 (set (reg:SI 221)
        (const_int 65535 [0xffff])) -1 (nil))

(insn 277 276 278 arch/arm/kernel/perf_event.c:151 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ ret ])
            (reg:SI 221))) -1 (nil))

(jump_insn 278 277 0 arch/arm/kernel/perf_event.c:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 43

;; err = -2;

(insn 280 279 0 arch/arm/kernel/perf_event.c:152 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 283 282 284 191 "" [0 uses])

(note 284 283 0 NOTE_INSN_BASIC_BLOCK)

;; err = (int) ret;

(insn 285 284 0 arch/arm/kernel/perf_event.c:154 (set (reg/v:SI 160 [ err ])
        (reg/v:SI 142 [ ret ])) -1 (nil))

;; Generating RTL for gimple basic block 45

;; 

(code_label 288 287 289 189 "" [0 uses])

(note 289 288 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.26654 == 4)

(insn 290 289 291 arch/arm/kernel/perf_event.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 4 [0x4]))) -1 (nil))

(jump_insn 291 290 0 arch/arm/kernel/perf_event.c:484 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 46

;; err = -95;

(insn 293 292 0 arch/arm/kernel/perf_event.c:488 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) -1 (nil))

;; Generating RTL for gimple basic block 47

;; 

(code_label 296 295 297 193 "" [0 uses])

(note 297 296 0 NOTE_INSN_BASIC_BLOCK)

;; err = (int) ((unsigned int) event->attr.config & armpmu->raw_event_mask);

(insn 298 297 299 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 299 298 300 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 223)
        (mem/f/c/i:SI (reg/f:SI 222) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 300 299 301 arch/arm/kernel/perf_event.c:167 (set (reg:SI 224)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) -1 (nil))

(insn 301 300 302 arch/arm/kernel/perf_event.c:167 (set (reg:SI 225)
        (mem/s/j:SI (plus:SI (reg/f:SI 223)
                (const_int 52 [0x34])) [0 <variable>.raw_event_mask+0 S4 A32])) -1 (nil))

(insn 302 301 0 arch/arm/kernel/perf_event.c:167 (set (reg/v:SI 160 [ err ])
        (and:SI (reg:SI 224)
            (reg:SI 225))) -1 (nil))

;; Generating RTL for gimple basic block 48

;; 

(code_label 303 302 304 187 "" [0 uses])

(note 304 303 0 NOTE_INSN_BASIC_BLOCK)

;; if (err < 0)

(insn 305 304 306 arch/arm/kernel/perf_event.c:491 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 306 305 0 arch/arm/kernel/perf_event.c:491 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))

;; Generating RTL for gimple basic block 49

;; if (BIT_FIELD_REF <*event, 8, 1280> & 240 != 0)

(insn 308 307 309 arch/arm/kernel/perf_event.c:502 (set (reg:SI 227)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 163 [ event ])
                    (const_int 160 [0xa0])) [0 S1 A64]))) -1 (nil))

(insn 309 308 310 arch/arm/kernel/perf_event.c:502 (set (reg:QI 226)
        (subreg:QI (reg:SI 227) 0)) -1 (nil))

(insn 310 309 311 arch/arm/kernel/perf_event.c:502 (set (reg:SI 228)
        (and:SI (subreg:SI (reg:QI 226) 0)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 311 310 312 arch/arm/kernel/perf_event.c:502 (set (reg:QI 229)
        (subreg:QI (reg:SI 228) 0)) -1 (nil))

(insn 312 311 313 arch/arm/kernel/perf_event.c:502 (set (reg:SI 230)
        (zero_extend:SI (reg:QI 229))) -1 (nil))

(insn 313 312 314 arch/arm/kernel/perf_event.c:502 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 314 313 0 arch/arm/kernel/perf_event.c:502 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 50

;; err = -1;

(insn 316 315 0 arch/arm/kernel/perf_event.c:506 (set (reg/v:SI 160 [ err ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 51

;; 

(code_label 319 318 320 194 "" [0 uses])

(note 320 319 0 NOTE_INSN_BASIC_BLOCK)

;; event->hw.D.23168.D.23159.idx = -1;

(insn 321 320 322 arch/arm/kernel/perf_event.c:515 (set (reg:SI 231)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 322 321 0 arch/arm/kernel/perf_event.c:515 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg:SI 231)) -1 (nil))

;; event->hw.D.23168.D.23159.config_base = (long unsigned int) (long unsigned int) err;

(insn 323 322 0 arch/arm/kernel/perf_event.c:523 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 216 [0xd8])) [0 <variable>.hw.D.23168.D.23159.config_base+0 S4 A64])
        (reg/v:SI 160 [ err ])) -1 (nil))

;; event->hw.D.23168.D.23159.config = 0;

(insn 324 323 325 arch/arm/kernel/perf_event.c:524 (set (reg:DI 232)
        (const_int 0 [0x0])) -1 (nil))

(insn 325 324 0 arch/arm/kernel/perf_event.c:524 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.23168.D.23159.config+0 S8 A64])
        (reg:DI 232)) -1 (nil))

;; event->hw.D.23168.D.23159.event_base = 0;

(insn 326 325 327 arch/arm/kernel/perf_event.c:525 (set (reg:SI 233)
        (const_int 0 [0x0])) -1 (nil))

(insn 327 326 0 arch/arm/kernel/perf_event.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 220 [0xdc])) [0 <variable>.hw.D.23168.D.23159.event_base+0 S4 A32])
        (reg:SI 233)) -1 (nil))

;; if (event->hw.sample_period == 0)

(insn 328 327 329 arch/arm/kernel/perf_event.c:527 (set (reg:SI 234)
        (const_int 288 [0x120])) -1 (nil))

(insn 329 328 330 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 234)) [0 <variable>.hw.sample_period+0 S4 A64])) -1 (nil))

(insn 330 329 331 arch/arm/kernel/perf_event.c:527 (set (reg:SI 236)
        (const_int 4 [0x4])) -1 (nil))

(insn 331 330 332 arch/arm/kernel/perf_event.c:527 (set (reg:SI 237)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (reg:SI 234))) -1 (nil))

(insn 332 331 333 arch/arm/kernel/perf_event.c:527 (set (reg/f:SI 238)
        (plus:SI (reg:SI 237)
            (reg:SI 236))) -1 (nil))

(insn 333 332 334 arch/arm/kernel/perf_event.c:527 (set (reg:SI 239)
        (mem/s/j:SI (reg/f:SI 238) [0 <variable>.hw.sample_period+4 S4 A32])) -1 (nil))

(insn 334 333 335 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (ior:SI (reg:SI 235)
            (reg:SI 239))) -1 (nil))

(insn 335 334 336 arch/arm/kernel/perf_event.c:527 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 336 335 0 arch/arm/kernel/perf_event.c:527 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 52

;; D.26647 = armpmu->max_period;

(insn 338 337 339 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 339 338 340 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 241)
        (mem/f/c/i:SI (reg/f:SI 240) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 340 339 0 arch/arm/kernel/perf_event.c:528 (set (reg:DI 141 [ D.26647 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 241)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

;; event->hw.sample_period = D.26647;

(insn 341 340 342 arch/arm/kernel/perf_event.c:528 (set (reg:SI 242)
        (const_int 288 [0x120])) -1 (nil))

(insn 342 341 0 arch/arm/kernel/perf_event.c:528 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 242)) [0 <variable>.hw.sample_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) -1 (nil))

;; event->hw.last_period = D.26647;

(insn 343 342 344 arch/arm/kernel/perf_event.c:529 (set (reg:SI 243)
        (const_int 296 [0x128])) -1 (nil))

(insn 344 343 0 arch/arm/kernel/perf_event.c:529 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 243)) [0 <variable>.hw.last_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) -1 (nil))

;; __asm__ __volatile__("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b" : "=&r" tmp, "=Qo" (&event->hw.period_left.a)->counter, "=Qo" (&event->hw.period_left.a)->counter : "r" &event->hw.period_left.a.counter, "r" D.26647 : "r" D.26647 : "cc");

(insn 345 344 346 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 244)
        (const_int 304 [0x130])) -1 (nil))

(insn 346 345 347 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (const_int 304 [0x130]))) -1 (nil))

(insn 347 346 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 146 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                        (reg:SI 244)) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 53

;; 

(code_label 348 347 349 195 "" [0 uses])

(note 349 348 0 NOTE_INSN_BASIC_BLOCK)

;; if (event->group_leader != event)

(insn 350 349 351 arch/arm/kernel/perf_event.c:534 (set (reg:SI 246)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) -1 (nil))

(insn 351 350 352 arch/arm/kernel/perf_event.c:534 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 246)
            (reg/v/f:SI 163 [ event ]))) -1 (nil))

(jump_insn 352 351 0 arch/arm/kernel/perf_event.c:534 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
        (nil)))

;; Generating RTL for gimple basic block 54

;; err = 0;

(insn 354 353 0 arch/arm/kernel/perf_event.c:534 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 55

;; 

(code_label 357 356 358 196 "" [0 uses])

(note 358 357 0 NOTE_INSN_BASIC_BLOCK)

;; err = validate_group (event);

(insn 359 358 360 arch/arm/kernel/perf_event.c:535 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) -1 (nil))

(call_insn 360 359 361 arch/arm/kernel/perf_event.c:535 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_group") [flags 0x3] <function_decl 0x114a1d80 validate_group>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 361 360 0 arch/arm/kernel/perf_event.c:535 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) -1 (nil))

;; if (err != 0)

(insn 362 361 363 arch/arm/kernel/perf_event.c:536 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 363 362 0 arch/arm/kernel/perf_event.c:536 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 56

;; err = -22;

(insn 365 364 0 arch/arm/kernel/perf_event.c:537 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))

;; Generating RTL for gimple basic block 57

;; 

(code_label 366 365 367 192 "" [0 uses])

(note 367 366 0 NOTE_INSN_BASIC_BLOCK)

;; hw_perf_event_destroy (event);

(insn 368 367 369 arch/arm/kernel/perf_event.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) -1 (nil))

(call_insn 369 368 0 arch/arm/kernel/perf_event.c:578 (parallel [
            (call (mem:SI (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 58

;; 

(code_label 370 369 371 167 "" [0 uses])

(note 371 370 0 NOTE_INSN_BASIC_BLOCK)

;; return err;

(insn 372 371 373 arch/arm/kernel/perf_event.c:581 (set (reg:SI 162 [ <result> ])
        (reg/v:SI 160 [ err ])) -1 (nil))

(jump_insn 373 372 374 arch/arm/kernel/perf_event.c:581 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 374 373 0)

;; Generating RTL for gimple basic block 59

;; 

(code_label 375 374 376 188 "" [0 uses])

(note 376 375 0 NOTE_INSN_BASIC_BLOCK)

;; err = -95;

(insn 377 376 0 arch/arm/kernel/perf_event.c:161 discrim 2 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) -1 (nil))

;; Generating RTL for gimple basic block 60

;; 

(code_label 380 379 381 190 "" [0 uses])

(note 381 380 0 NOTE_INSN_BASIC_BLOCK)

;; err = -22;

(insn 382 381 0 arch/arm/kernel/perf_event.c:147 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))
Purged edges from bb 66
Predictions for insn 8 bb 2
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 14 bb 65
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event.c:544 (set (reg/v/f:SI 163 [ event ])
        (reg:SI 0 r0 [ event ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event.c:547 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 4 [0x4]))) -1 (nil))

(jump_insn 8 7 394 3 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 6 4)

;; Succ edge  6 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 394 8 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 9 394 10 4 arch/arm/kernel/perf_event.c:547 (set (reg:SI 166)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 4 arch/arm/kernel/perf_event.c:547 (set (reg:SI 167)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

(insn 11 10 12 4 arch/arm/kernel/perf_event.c:547 (set (reg:SI 165)
        (ashift:SI (reg:SI 166)
            (reg:SI 167))) -1 (nil))

(insn 12 11 13 4 arch/arm/kernel/perf_event.c:547 (set (reg:SI 168)
        (and:SI (reg:SI 165)
            (const_int 25 [0x19]))) -1 (nil))

(insn 13 12 14 4 arch/arm/kernel/perf_event.c:547 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 395 4 arch/arm/kernel/perf_event.c:547 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 395 14 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn 15 395 16 5 arch/arm/kernel/perf_event.c:547 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 16 15 17)

;; Start of basic block ( 5 3) -> 6
;; Pred edge  5 [100.0%] 
;; Pred edge  3 [50.0%] 
(code_label 17 16 18 6 165 "" [2 uses])

(note 18 17 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 6 arch/arm/kernel/perf_event.c:554 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) -1 (nil))

(jump_insn 20 19 21 6 arch/arm/kernel/perf_event.c:554 (set (pc)
        (label_ref 370)) -1 (nil))
;; End of basic block 6 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 21 20 22)

;; Start of basic block ( 4) -> 7
;; Pred edge  4 [50.0%] 
(code_label 22 21 23 7 166 "" [1 uses])

(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 7 arch/arm/kernel/perf_event.c:557 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 7 arch/arm/kernel/perf_event.c:557 (set (reg:SI 170)
        (mem/f/c/i:SI (reg/f:SI 169) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 7 arch/arm/kernel/perf_event.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 7 arch/arm/kernel/perf_event.c:557 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [10.1%]  (fallthru)
;; Succ edge  9 [89.9%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [10.1%]  (fallthru)
(note 28 27 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 8 arch/arm/kernel/perf_event.c:558 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

(jump_insn 30 29 31 8 arch/arm/kernel/perf_event.c:558 (set (pc)
        (label_ref 370)) -1 (nil))
;; End of basic block 8 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [89.9%] 
(code_label 32 31 33 9 168 "" [1 uses])

(note 33 32 34 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 9 arch/arm/kernel/perf_event.c:560 (set (reg/f:SI 171)
        (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>)) -1 (nil))

(insn 35 34 36 9 arch/arm/kernel/perf_event.c:560 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 500 [0x1f4])) [0 <variable>.destroy+0 S4 A32])
        (reg/f:SI 171)) -1 (nil))

(insn 36 35 37 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 37 36 38 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/f:SI 159 [ D.26585 ])
        (plus:SI (reg/f:SI 172)
            (const_int 12 [0xc]))) -1 (nil))

(insn 38 37 61 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:215 (set (reg/v:SI 157 [ c ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 14) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 61 38 39 10 172 "" [1 uses])

(note 39 61 40 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ c ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 10 -> ( 11 15)

;; Succ edge  11 [95.5%]  (fallthru)
;; Succ edge  15 [4.5%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [95.5%]  (fallthru)
(note 42 41 43 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:SI 158 [ D.26586 ])
        (plus:SI (reg/v:SI 157 [ c ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 44 43 51 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:117 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2611313)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [86.0%]  (dfs_back)
(code_label 51 44 45 12 170 "" [1 uses])

(note 45 51 46 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 47 46 48 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 48 47 49 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg:SI 175)
        (plus:SI (reg/f:SI 174)
            (const_int 12 [0xc]))) -1 (nil))

(insn 49 48 50 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 50 49 52 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:120 (parallel [
            (set (reg/v:SI 156 [ res ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 0 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (reg/v:SI 155 [ oldval ])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=&r") 1 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 173)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_cmpxchg
ldrex	%1, [%3]
mov	%0, #0
teq	%1, %4
strexeq %0, %5, [%3]
") ("=Qo") 2 [
                        (reg:SI 175)
                        (reg/v:SI 157 [ c ])
                        (reg:SI 158 [ D.26586 ])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 176)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2611698))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 52 50 53 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 156 [ res ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 54 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:128 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 12 -> ( 12 13)

;; Succ edge  12 [86.0%]  (dfs_back)
;; Succ edge  13 [14.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [14.0%]  (fallthru)
(note 54 53 55 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:130 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 2612977)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 56 55 57 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 139 [ c.960 ])
        (reg/v:SI 155 [ oldval ])) -1 (nil))

(insn 57 56 58 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ c.960 ])
            (reg/v:SI 157 [ c ]))) -1 (nil))

(jump_insn 58 57 59 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:216 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 224)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1400 [0x578])
        (nil)))
;; End of basic block 13 -> ( 14 40)

;; Succ edge  14 [86.0%]  (fallthru,dfs_back)
;; Succ edge  40 [14.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [86.0%]  (fallthru,dfs_back)
(note 59 58 60 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 62 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (reg/v:SI 157 [ c ])
        (reg/v:SI 139 [ c.960 ])) -1 (nil))

(jump_insn 62 60 63 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:132 (set (pc)
        (label_ref 61)) -1 (nil))
;; End of basic block 14 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 63 62 64)

;; Start of basic block ( 10) -> 15
;; Pred edge  10 [4.5%] 
(code_label 64 63 65 15 169 "" [1 uses])

(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 15 arch/arm/kernel/perf_event.c:563 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 67 66 68 15 arch/arm/kernel/perf_event.c:563 (set (reg:SI 178)
        (plus:SI (reg/f:SI 177)
            (const_int 152 [0x98]))) -1 (nil))

(insn 68 67 69 15 arch/arm/kernel/perf_event.c:563 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(call_insn 69 68 70 15 arch/arm/kernel/perf_event.c:563 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_lock") [flags 0x41] <function_decl 0x10d7c200 mutex_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 15 arch/arm/kernel/perf_event.c:564 (set (reg:SI 161 [ D.25549 ])
        (mem/v:SI (reg/f:SI 159 [ D.26585 ]) [0 S4 A32])) -1 (nil))

(insn 71 70 72 15 arch/arm/kernel/perf_event.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.25549 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 73 15 arch/arm/kernel/perf_event.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 15 -> ( 16 38)

;; Succ edge  16 [29.0%]  (fallthru)
;; Succ edge  38 [71.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [29.0%]  (fallthru)
(note 73 72 74 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 16 arch/arm/kernel/perf_event.c:398 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 75 74 76 16 arch/arm/kernel/perf_event.c:398 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_pmu") [flags 0x41] <function_decl 0x1147bb00 reserve_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 76 75 77 16 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 149 [ pmu_device.341 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 77 76 78 16 arch/arm/kernel/perf_event.c:398 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 78 77 79 16 arch/arm/kernel/perf_event.c:398 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 179)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg/f:SI 149 [ pmu_device.341 ])) -1 (nil))

(insn 79 78 80 16 include/linux/err.h:34 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ pmu_device.341 ])
            (const_int -4096 [0xfffffffffffff000]))) -1 (nil))

(jump_insn 80 79 81 16 include/linux/err.h:34 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 16 -> ( 17 19)

;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  19 [100.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [0.0%]  (fallthru)
(note 81 80 82 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 17 arch/arm/kernel/perf_event.c:400 (set (reg:SI 180)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c5640>)) -1 (nil))

(insn 83 82 84 17 arch/arm/kernel/perf_event.c:400 (set (reg:SI 0 r0)
        (reg:SI 180)) -1 (nil))

(call_insn 84 83 85 17 arch/arm/kernel/perf_event.c:400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 85 84 86 17 include/linux/err.h:29 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 86 85 87 17 include/linux/err.h:29 (set (reg/v:SI 160 [ err ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 181)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 87 86 88 17 arch/arm/kernel/perf_event.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 88 87 91 17 arch/arm/kernel/perf_event.c:568 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 17 -> ( 38 18)

;; Succ edge  38
;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [100.0%]  (fallthru)
(note 91 88 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn 89 91 90 18 arch/arm/kernel/perf_event.c:568 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 18 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 90 89 92)

;; Start of basic block ( 16) -> 19
;; Pred edge  16 [100.0%] 
(code_label 92 90 93 19 174 "" [1 uses])

(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 19 arch/arm/kernel/perf_event.c:404 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 95 94 96 19 arch/arm/kernel/perf_event.c:404 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_pmu") [flags 0x41] <function_decl 0x1147bc00 init_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 96 95 97 19 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 97 96 98 19 arch/arm/kernel/perf_event.c:406 (set (reg/f:SI 138 [ pmu_device.961 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 182)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 98 97 99 19 arch/arm/kernel/perf_event.c:406 (set (reg/v/f:SI 151 [ plat ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 92 [0x5c])) [0 <variable>.dev.platform_data+0 S4 A32])) -1 (nil))

(insn 99 98 100 19 arch/arm/kernel/perf_event.c:407 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ plat ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 100 99 101 19 arch/arm/kernel/perf_event.c:407 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 19 -> ( 20 22)

;; Succ edge  20 [85.0%]  (fallthru)
;; Succ edge  22 [15.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [85.0%]  (fallthru)
(note 101 100 102 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 20 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:SI 183)
        (mem/s/f/j:SI (reg/v/f:SI 151 [ plat ]) [0 <variable>.handle_irq+0 S4 A32])) -1 (nil))

(insn 103 102 104 20 arch/arm/kernel/perf_event.c:407 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 105 20 arch/arm/kernel/perf_event.c:407 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 20 -> ( 21 22)

;; Succ edge  21 [85.0%]  (fallthru)
;; Succ edge  22 [15.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [85.0%]  (fallthru)
(note 105 104 106 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 21 arch/arm/kernel/perf_event.c:408 (set (reg/v/f:SI 152 [ handle_irq ])
        (symbol_ref:SI ("armpmu_platform_irq") [flags 0x3] <function_decl 0x114a1e80 armpmu_platform_irq>)) -1 (nil))

(jump_insn 107 106 108 21 arch/arm/kernel/perf_event.c:408 (set (pc)
        (label_ref 114)) -1 (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 108 107 109)

;; Start of basic block ( 19 20) -> 22
;; Pred edge  19 [15.0%] 
;; Pred edge  20 [15.0%] 
(code_label 109 108 110 22 176 "" [2 uses])

(note 110 109 111 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 22 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 112 111 113 22 arch/arm/kernel/perf_event.c:410 (set (reg/f:SI 185)
        (mem/f/c/i:SI (reg/f:SI 184) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 113 112 114 22 arch/arm/kernel/perf_event.c:410 (set (reg/v/f:SI 152 [ handle_irq ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 185)
                (const_int 8 [0x8])) [0 <variable>.handle_irq+0 S4 A64])) -1 (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 21 22) -> 23
;; Pred edge  21 [100.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 114 113 115 23 177 "" [1 uses])

(note 115 114 116 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 23 arch/arm/kernel/perf_event.c:412 (set (reg:SI 186)
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ pmu_device.961 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 117 116 118 23 arch/arm/kernel/perf_event.c:412 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 118 117 119 23 arch/arm/kernel/perf_event.c:412 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 124)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 23 -> ( 25 24)

;; Succ edge  25 [0.0%] 
;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [100.0%]  (fallthru)
(note 119 118 120 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 24 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

(insn 121 120 122 24 arch/arm/kernel/perf_event.c:412 (set (reg/v:SI 153 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 122 121 123 24 arch/arm/kernel/perf_event.c:412 (set (pc)
        (label_ref 162)) -1 (nil))
;; End of basic block 24 -> ( 30)

;; Succ edge  30 [100.0%] 

(barrier 123 122 124)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [0.0%] 
(code_label 124 123 125 25 178 "" [1 uses])

(note 125 124 126 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 25 arch/arm/kernel/perf_event.c:413 (set (reg:SI 187)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x115c5690>)) -1 (nil))

(insn 127 126 128 25 arch/arm/kernel/perf_event.c:413 (set (reg:SI 0 r0)
        (reg:SI 187)) -1 (nil))

(call_insn 128 127 129 25 arch/arm/kernel/perf_event.c:413 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 129 128 130 25 arch/arm/kernel/perf_event.c:414 (set (reg/v:SI 160 [ err ])
        (const_int -19 [0xffffffffffffffed])) -1 (nil))

(jump_insn 130 129 131 25 arch/arm/kernel/perf_event.c:414 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 25 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 131 130 167)

;; Start of basic block ( 30) -> 26
;; Pred edge  30 [95.5%] 
(code_label 167 131 132 26 182 "" [1 uses])

(note 132 167 133 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 26 arch/arm/kernel/perf_event.c:418 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ pmu_device.962 ])) -1 (nil))

(insn 134 133 135 26 arch/arm/kernel/perf_event.c:418 (set (reg:SI 1 r1)
        (reg:SI 150 [ i.348 ])) -1 (nil))

(call_insn 135 134 136 26 arch/arm/kernel/perf_event.c:418 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 136 135 137 26 arch/arm/kernel/perf_event.c:418 (set (reg/v:SI 154 [ irq ])
        (reg:SI 0 r0)) -1 (nil))

(insn 137 136 138 26 arch/arm/kernel/perf_event.c:419 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 154 [ irq ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 139 26 arch/arm/kernel/perf_event.c:419 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 26 -> ( 29 27)

;; Succ edge  29 [47.5%] 
;; Succ edge  27 [52.5%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [52.5%]  (fallthru)
(note 139 138 140 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 27 include/linux/interrupt.h:135 (set (reg/f:SI 188)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116a1ca0>)) -1 (nil))

(insn 141 140 142 27 include/linux/interrupt.h:135 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 188)) -1 (nil))

(insn 142 141 143 27 include/linux/interrupt.h:135 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 143 142 144 27 include/linux/interrupt.h:135 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 189)) -1 (nil))

(insn 144 143 145 27 include/linux/interrupt.h:135 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ irq ])) -1 (nil))

(insn 145 144 146 27 include/linux/interrupt.h:135 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ handle_irq ])) -1 (nil))

(insn 146 145 147 27 include/linux/interrupt.h:135 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 27 include/linux/interrupt.h:135 (set (reg:SI 3 r3)
        (const_int 2080 [0x820])) -1 (nil))

(call_insn 148 147 149 27 include/linux/interrupt.h:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_threaded_irq") [flags 0x41] <function_decl 0x10cec680 request_threaded_irq>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 149 148 150 27 include/linux/interrupt.h:135 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) -1 (nil))

(insn 150 149 151 27 arch/arm/kernel/perf_event.c:425 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 152 27 arch/arm/kernel/perf_event.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 159)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [0.0%]  (fallthru)
;; Succ edge  29 [100.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [0.0%]  (fallthru)
(note 152 151 153 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 28 arch/arm/kernel/perf_event.c:426 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x113516c0>)) -1 (nil))

(insn 154 153 155 28 arch/arm/kernel/perf_event.c:426 (set (reg:SI 0 r0)
        (reg:SI 190)) -1 (nil))

(insn 155 154 156 28 arch/arm/kernel/perf_event.c:426 (set (reg:SI 1 r1)
        (reg/v:SI 154 [ irq ])) -1 (nil))

(call_insn 156 155 157 28 arch/arm/kernel/perf_event.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 157 156 158 28 arch/arm/kernel/perf_event.c:426 (set (pc)
        (label_ref 175)) -1 (nil))
;; End of basic block 28 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 158 157 159)

;; Start of basic block ( 26 27) -> 29
;; Pred edge  26 [47.5%] 
;; Pred edge  27 [100.0%] 
(code_label 159 158 160 29 180 "" [2 uses])

(note 160 159 161 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 29 arch/arm/kernel/perf_event.c:417 (set (reg/v:SI 153 [ i ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 29 -> ( 30)

;; Succ edge  30 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 24 29) -> 30
;; Pred edge  24 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru,dfs_back)
(code_label 162 161 163 30 179 "" [1 uses])

(note 163 162 164 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 30 arch/arm/kernel/perf_event.c:417 (set (reg:SI 150 [ i.348 ])
        (reg/v:SI 153 [ i ])) -1 (nil))

(insn 165 164 166 30 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 191)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 166 165 168 30 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/f:SI 137 [ pmu_device.962 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 191)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 168 166 169 30 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:SI 192)
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ pmu_device.962 ])
                (const_int 368 [0x170])) [0 <variable>.num_resources+0 S4 A64])) -1 (nil))

(insn 169 168 170 30 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ i.348 ])
            (reg:SI 192))) -1 (nil))

(jump_insn 170 169 171 30 arch/arm/kernel/perf_event.c:417 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 30 -> ( 26 31)

;; Succ edge  26 [95.5%] 
;; Succ edge  31 [4.5%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [4.5%]  (fallthru)
(note 171 170 172 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 31 arch/arm/kernel/perf_event.c:417 discrim 1 (set (reg/v:SI 136 [ err.964 ])
        (reg/v:SI 160 [ err ])) -1 (nil))

(insn 173 172 174 31 arch/arm/kernel/perf_event.c:432 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ err.964 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 174 173 175 31 arch/arm/kernel/perf_event.c:432 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 31 -> ( 32 38)

;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 31 28) -> 32
;; Pred edge  31 [50.0%]  (fallthru)
;; Pred edge  28 [100.0%] 
(code_label 175 174 176 32 181 "" [1 uses])

(note 176 175 177 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 32 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 153 [ i ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 178 177 179 32 arch/arm/kernel/perf_event.c:433 (set (pc)
        (label_ref 195)) -1 (nil))
;; End of basic block 32 -> ( 36)

;; Succ edge  36 [100.0%] 

(barrier 179 178 197)

;; Start of basic block ( 36) -> 33
;; Pred edge  36 [91.0%] 
(code_label 197 179 180 33 185 "" [1 uses])

(note 180 197 181 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 33 arch/arm/kernel/perf_event.c:434 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 182 181 183 33 arch/arm/kernel/perf_event.c:434 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 193)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])) -1 (nil))

(insn 183 182 184 33 arch/arm/kernel/perf_event.c:434 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ i.966 ])) -1 (nil))

(call_insn 184 183 185 33 arch/arm/kernel/perf_event.c:434 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("platform_get_irq") [flags 0x41] <function_decl 0x11436f00 platform_get_irq>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 185 184 186 33 arch/arm/kernel/perf_event.c:434 (set (reg/v:SI 134 [ irq.967 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 186 185 187 33 arch/arm/kernel/perf_event.c:435 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ irq.967 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 187 186 188 33 arch/arm/kernel/perf_event.c:435 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4752 [0x1290])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [52.5%]  (fallthru)
;; Succ edge  35 [47.5%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [52.5%]  (fallthru)
(note 188 187 189 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 34 arch/arm/kernel/perf_event.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ irq.967 ])) -1 (nil))

(insn 190 189 191 34 arch/arm/kernel/perf_event.c:436 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 191 190 192 34 arch/arm/kernel/perf_event.c:436 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_irq") [flags 0x41] <function_decl 0x10cec900 free_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; Pred edge  33 [47.5%] 
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 192 191 193 35 184 "" [1 uses])

(note 193 192 194 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 35 arch/arm/kernel/perf_event.c:433 (set (reg/v:SI 135 [ i.966 ])
        (plus:SI (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 32 35) -> 36
;; Pred edge  32 [100.0%] 
;; Pred edge  35 [100.0%]  (fallthru,dfs_back)
(code_label 195 194 196 36 183 "" [1 uses])

(note 196 195 198 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 198 196 199 36 arch/arm/kernel/perf_event.c:433 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ i.966 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 199 198 200 36 arch/arm/kernel/perf_event.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 36 -> ( 33 37)

;; Succ edge  33 [91.0%] 
;; Succ edge  37 [9.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [9.0%]  (fallthru)
(note 200 199 201 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 201 200 202 37 arch/arm/kernel/perf_event.c:438 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 202 201 203 37 arch/arm/kernel/perf_event.c:438 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("release_pmu") [flags 0x41] <function_decl 0x1147bb80 release_pmu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 203 202 204 37 arch/arm/kernel/perf_event.c:439 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 204 203 205 37 arch/arm/kernel/perf_event.c:439 (set (reg:SI 195)
        (const_int 0 [0x0])) -1 (nil))

(insn 205 204 206 37 arch/arm/kernel/perf_event.c:439 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 194)
                (const_int 4 [0x4])) [0 pmu_device+0 S4 A32])
        (reg:SI 195)) -1 (nil))

(jump_insn 206 205 207 37 arch/arm/kernel/perf_event.c:439 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 37 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 207 206 208)

;; Start of basic block ( 17 15 31) -> 38
;; Pred edge  17
;; Pred edge  15 [71.0%] 
;; Pred edge  31 [50.0%] 
(code_label 208 207 209 38 173 "" [3 uses])

(note 209 208 210 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 211 210 212 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 212 211 213 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg:SI 198)
        (plus:SI (reg/f:SI 197)
            (const_int 12 [0xc]))) -1 (nil))

(insn 213 212 214 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 214 213 215 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (parallel [
            (set (reg/v:SI 148 [ result ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (reg/v:SI 147 [ tmp ])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (set (mem/s/j/c:SI (plus:SI (reg/f:SI 196)
                        (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                (asm_operands/v:SI ("@ atomic_add
1:	ldrex	%0, [%3]
	add	%0, %0, %4
	strex	%1, %0, [%3]
	teq	%1, #0
	bne	1b") ("=Qo") 2 [
                        (reg:SI 198)
                        (const_int 1 [0x1])
                        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                                (const_int 12 [0xc])) [0 active_events.counter+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("Qo") 0)
                    ] 2601713))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 215 214 216 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:42 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 25 38 37 18) -> 39
;; Pred edge  25 [100.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%] 
;; Pred edge  18 [100.0%] 
(code_label 216 215 217 39 175 "" [3 uses])

(note 217 216 218 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 39 arch/arm/kernel/perf_event.c:570 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 219 218 220 39 arch/arm/kernel/perf_event.c:570 (set (reg:SI 201)
        (plus:SI (reg/f:SI 200)
            (const_int 152 [0x98]))) -1 (nil))

(insn 220 219 221 39 arch/arm/kernel/perf_event.c:570 (set (reg:SI 0 r0)
        (reg:SI 201)) -1 (nil))

(call_insn 221 220 222 39 arch/arm/kernel/perf_event.c:570 (parallel [
            (call (mem:SI (symbol_ref:SI ("mutex_unlock") [flags 0x41] <function_decl 0x10d7c400 mutex_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 222 221 223 39 arch/arm/kernel/perf_event.c:573 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 223 222 224 39 arch/arm/kernel/perf_event.c:573 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 39 -> ( 63 40)

;; Succ edge  63 [100.0%] 
;; Succ edge  40 (fallthru)

;; Start of basic block ( 39 13) -> 40
;; Pred edge  39 (fallthru)
;; Pred edge  13 [14.0%] 
(code_label 224 223 225 40 171 "" [1 uses])

(note 225 224 226 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 226 225 227 40 arch/arm/kernel/perf_event.c:480 (set (reg:SI 140 [ D.26654 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 120 [0x78])) [0 <variable>.attr.type+0 S4 A64])) -1 (nil))

(insn 227 226 228 40 arch/arm/kernel/perf_event.c:480 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 229 40 arch/arm/kernel/perf_event.c:480 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 40 -> ( 41 43)

;; Succ edge  41 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [50.0%]  (fallthru)
(note 229 228 230 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 41 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 231 230 232 41 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 203)
        (mem/f/c/i:SI (reg/f:SI 202) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 232 231 233 41 arch/arm/kernel/perf_event.c:160 (set (reg/f:SI 204)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 203)
                (const_int 48 [0x30])) [0 <variable>.event_map+0 S4 A64])) -1 (nil))

(insn 233 232 234 41 arch/arm/kernel/perf_event.c:160 (set (reg:SI 205)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) -1 (nil))

(insn 234 233 235 41 arch/arm/kernel/perf_event.c:160 (set (reg/v:SI 160 [ err ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 205)
                    (const_int 4 [0x4]))
                (reg/f:SI 204)) [0 S4 A32])) -1 (nil))

(insn 235 234 236 41 arch/arm/kernel/perf_event.c:161 (set (reg:SI 206)
        (const_int 65535 [0xffff])) -1 (nil))

(insn 236 235 237 41 arch/arm/kernel/perf_event.c:161 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (reg:SI 206))) -1 (nil))

(jump_insn 237 236 240 41 arch/arm/kernel/perf_event.c:161 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 303)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 41 -> ( 53 42)

;; Succ edge  53 [72.0%] 
;; Succ edge  42 [28.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [28.0%]  (fallthru)
(note 240 237 238 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(jump_insn 238 240 239 42 arch/arm/kernel/perf_event.c:161 (set (pc)
        (label_ref 375)) -1 (nil))
;; End of basic block 42 -> ( 64)

;; Succ edge  64 [100.0%] 

(barrier 239 238 241)

;; Start of basic block ( 40) -> 43
;; Pred edge  40 [50.0%] 
(code_label 241 239 242 43 186 "" [1 uses])

(note 242 241 243 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 43 arch/arm/kernel/perf_event.c:482 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 3 [0x3]))) -1 (nil))

(jump_insn 244 243 245 43 arch/arm/kernel/perf_event.c:482 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 288)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 43 -> ( 44 50)

;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  50 [72.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [28.0%]  (fallthru)
(note 245 244 246 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 44 arch/arm/kernel/perf_event.c:483 (set (reg:DI 133 [ temp.969 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S8 A64])) -1 (nil))

(insn 247 246 248 44 arch/arm/kernel/perf_event.c:137 (set (reg/v:SI 145 [ cache_type ])
        (and:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 255 [0xff]))) -1 (nil))

(insn 248 247 249 44 arch/arm/kernel/perf_event.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ cache_type ])
            (const_int 6 [0x6]))) -1 (nil))

(jump_insn 249 248 250 44 arch/arm/kernel/perf_event.c:138 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 44 -> ( 65 45)

;; Succ edge  65 [50.0%] 
;; Succ edge  45 [50.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [50.0%]  (fallthru)
(note 250 249 251 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 45 arch/arm/kernel/perf_event.c:141 (set (reg:SI 209)
        (ashift:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 24 [0x18]))) -1 (nil))

(insn 252 251 253 45 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 8 [0x8]))) -1 (nil))

(insn 253 252 254 45 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 0)
        (ior:SI (reg:SI 209)
            (subreg:SI (reg:DI 208) 0))) -1 (nil))

(insn 254 253 255 45 arch/arm/kernel/perf_event.c:141 (set (subreg:SI (reg:DI 208) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 8 [0x8]))) -1 (nil))

(insn 255 254 256 45 arch/arm/kernel/perf_event.c:141 (set (reg/v:SI 144 [ cache_op ])
        (and:SI (subreg:SI (reg:DI 208) 0)
            (const_int 255 [0xff]))) -1 (nil))

(insn 256 255 257 45 arch/arm/kernel/perf_event.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ cache_op ])
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 257 256 258 45 arch/arm/kernel/perf_event.c:142 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 45 -> ( 65 46)

;; Succ edge  65 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [50.0%]  (fallthru)
(note 258 257 259 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 46 arch/arm/kernel/perf_event.c:145 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 260 259 261 46 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 261 260 262 46 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 0)
        (ior:SI (reg:SI 212)
            (subreg:SI (reg:DI 211) 0))) -1 (nil))

(insn 262 261 263 46 arch/arm/kernel/perf_event.c:145 (set (subreg:SI (reg:DI 211) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 133 [ temp.969 ]) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 263 262 264 46 arch/arm/kernel/perf_event.c:145 (set (reg/v:SI 143 [ cache_result ])
        (and:SI (subreg:SI (reg:DI 211) 0)
            (const_int 255 [0xff]))) -1 (nil))

(insn 264 263 265 46 arch/arm/kernel/perf_event.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ cache_result ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 265 264 266 46 arch/arm/kernel/perf_event.c:146 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 380)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 46 -> ( 65 47)

;; Succ edge  65 [73.0%] 
;; Succ edge  47 [27.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [27.0%]  (fallthru)
(note 266 265 267 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 47 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 268 267 269 47 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 214)
        (mem/f/c/i:SI (reg/f:SI 213) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 269 268 270 47 arch/arm/kernel/perf_event.c:149 (set (reg/f:SI 215)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 214)
                (const_int 44 [0x2c])) [0 <variable>.cache_map+0 S4 A32])) -1 (nil))

(insn 270 269 271 47 arch/arm/kernel/perf_event.c:149 (set (reg:SI 217)
        (const_int 3 [0x3])) -1 (nil))

(insn 271 270 272 47 arch/arm/kernel/perf_event.c:149 (set (reg:SI 216)
        (mult:SI (reg:SI 217)
            (reg/v:SI 145 [ cache_type ]))) -1 (nil))

(insn 272 271 273 47 arch/arm/kernel/perf_event.c:149 (set (reg:SI 218)
        (plus:SI (reg:SI 216)
            (reg/v:SI 144 [ cache_op ]))) -1 (nil))

(insn 273 272 274 47 arch/arm/kernel/perf_event.c:149 (set (reg:SI 219)
        (ashift:SI (reg:SI 218)
            (const_int 1 [0x1]))) -1 (nil))

(insn 274 273 275 47 arch/arm/kernel/perf_event.c:149 (set (reg:SI 220)
        (plus:SI (reg:SI 219)
            (reg/v:SI 143 [ cache_result ]))) -1 (nil))

(insn 275 274 276 47 arch/arm/kernel/perf_event.c:149 (set (reg/v:SI 142 [ ret ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 220)
                    (const_int 4 [0x4]))
                (reg/f:SI 215)) [0 S4 A32])) -1 (nil))

(insn 276 275 277 47 arch/arm/kernel/perf_event.c:151 (set (reg:SI 221)
        (const_int 65535 [0xffff])) -1 (nil))

(insn 277 276 278 47 arch/arm/kernel/perf_event.c:151 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ ret ])
            (reg:SI 221))) -1 (nil))

(jump_insn 278 277 279 47 arch/arm/kernel/perf_event.c:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 283)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 47 -> ( 48 49)

;; Succ edge  48 [28.0%]  (fallthru)
;; Succ edge  49 [72.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [28.0%]  (fallthru)
(note 279 278 280 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 48 arch/arm/kernel/perf_event.c:152 (set (reg/v:SI 160 [ err ])
        (const_int -2 [0xfffffffffffffffe])) -1 (nil))

(jump_insn 281 280 282 48 arch/arm/kernel/perf_event.c:152 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 48 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 282 281 283)

;; Start of basic block ( 47) -> 49
;; Pred edge  47 [72.0%] 
(code_label 283 282 284 49 191 "" [1 uses])

(note 284 283 285 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 286 49 arch/arm/kernel/perf_event.c:154 (set (reg/v:SI 160 [ err ])
        (reg/v:SI 142 [ ret ])) -1 (nil))

(jump_insn 286 285 287 49 arch/arm/kernel/perf_event.c:154 (set (pc)
        (label_ref 303)) -1 (nil))
;; End of basic block 49 -> ( 53)

;; Succ edge  53 [100.0%] 

(barrier 287 286 288)

;; Start of basic block ( 43) -> 50
;; Pred edge  43 [72.0%] 
(code_label 288 287 289 50 189 "" [1 uses])

(note 289 288 290 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 291 50 arch/arm/kernel/perf_event.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26654 ])
            (const_int 4 [0x4]))) -1 (nil))

(jump_insn 291 290 292 50 arch/arm/kernel/perf_event.c:484 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 50 -> ( 52 51)

;; Succ edge  52 [28.0%] 
;; Succ edge  51 [72.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [72.0%]  (fallthru)
(note 292 291 293 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 294 51 arch/arm/kernel/perf_event.c:488 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) -1 (nil))

(jump_insn 294 293 295 51 arch/arm/kernel/perf_event.c:488 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 51 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 295 294 296)

;; Start of basic block ( 50) -> 52
;; Pred edge  50 [28.0%] 
(code_label 296 295 297 52 193 "" [1 uses])

(note 297 296 298 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 52 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 299 298 300 52 arch/arm/kernel/perf_event.c:167 (set (reg/f:SI 223)
        (mem/f/c/i:SI (reg/f:SI 222) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 300 299 301 52 arch/arm/kernel/perf_event.c:167 (set (reg:SI 224)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 128 [0x80])) [0 <variable>.attr.config+0 S4 A64])) -1 (nil))

(insn 301 300 302 52 arch/arm/kernel/perf_event.c:167 (set (reg:SI 225)
        (mem/s/j:SI (plus:SI (reg/f:SI 223)
                (const_int 52 [0x34])) [0 <variable>.raw_event_mask+0 S4 A32])) -1 (nil))

(insn 302 301 303 52 arch/arm/kernel/perf_event.c:167 (set (reg/v:SI 160 [ err ])
        (and:SI (reg:SI 224)
            (reg:SI 225))) -1 (nil))
;; End of basic block 52 -> ( 53)

;; Succ edge  53 [100.0%]  (fallthru)

;; Start of basic block ( 41 49 52) -> 53
;; Pred edge  41 [72.0%] 
;; Pred edge  49 [100.0%] 
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 303 302 304 53 187 "" [2 uses])

(note 304 303 305 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 305 304 306 53 arch/arm/kernel/perf_event.c:491 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 306 305 307 53 arch/arm/kernel/perf_event.c:491 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 366)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 53 -> ( 62 54)

;; Succ edge  62
;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [100.0%]  (fallthru)
(note 307 306 308 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 309 54 arch/arm/kernel/perf_event.c:502 (set (reg:SI 227)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 163 [ event ])
                    (const_int 160 [0xa0])) [0 S1 A64]))) -1 (nil))

(insn 309 308 310 54 arch/arm/kernel/perf_event.c:502 (set (reg:QI 226)
        (subreg:QI (reg:SI 227) 0)) -1 (nil))

(insn 310 309 311 54 arch/arm/kernel/perf_event.c:502 (set (reg:SI 228)
        (and:SI (subreg:SI (reg:QI 226) 0)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 311 310 312 54 arch/arm/kernel/perf_event.c:502 (set (reg:QI 229)
        (subreg:QI (reg:SI 228) 0)) -1 (nil))

(insn 312 311 313 54 arch/arm/kernel/perf_event.c:502 (set (reg:SI 230)
        (zero_extend:SI (reg:QI 229))) -1 (nil))

(insn 313 312 314 54 arch/arm/kernel/perf_event.c:502 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 314 313 315 54 arch/arm/kernel/perf_event.c:502 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 54 -> ( 55 56)

;; Succ edge  55 [50.0%]  (fallthru)
;; Succ edge  56 [50.0%] 

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [50.0%]  (fallthru)
(note 315 314 316 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 317 55 arch/arm/kernel/perf_event.c:506 (set (reg/v:SI 160 [ err ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 317 316 318 55 arch/arm/kernel/perf_event.c:506 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 55 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 318 317 319)

;; Start of basic block ( 54) -> 56
;; Pred edge  54 [50.0%] 
(code_label 319 318 320 56 194 "" [1 uses])

(note 320 319 321 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 56 arch/arm/kernel/perf_event.c:515 (set (reg:SI 231)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 322 321 323 56 arch/arm/kernel/perf_event.c:515 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.23168.D.23159.idx+0 S4 A64])
        (reg:SI 231)) -1 (nil))

(insn 323 322 324 56 arch/arm/kernel/perf_event.c:523 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 216 [0xd8])) [0 <variable>.hw.D.23168.D.23159.config_base+0 S4 A64])
        (reg/v:SI 160 [ err ])) -1 (nil))

(insn 324 323 325 56 arch/arm/kernel/perf_event.c:524 (set (reg:DI 232)
        (const_int 0 [0x0])) -1 (nil))

(insn 325 324 326 56 arch/arm/kernel/perf_event.c:524 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.23168.D.23159.config+0 S8 A64])
        (reg:DI 232)) -1 (nil))

(insn 326 325 327 56 arch/arm/kernel/perf_event.c:525 (set (reg:SI 233)
        (const_int 0 [0x0])) -1 (nil))

(insn 327 326 328 56 arch/arm/kernel/perf_event.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 220 [0xdc])) [0 <variable>.hw.D.23168.D.23159.event_base+0 S4 A32])
        (reg:SI 233)) -1 (nil))

(insn 328 327 329 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 234)
        (const_int 288 [0x120])) -1 (nil))

(insn 329 328 330 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 234)) [0 <variable>.hw.sample_period+0 S4 A64])) -1 (nil))

(insn 330 329 331 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 236)
        (const_int 4 [0x4])) -1 (nil))

(insn 331 330 332 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 237)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (reg:SI 234))) -1 (nil))

(insn 332 331 333 56 arch/arm/kernel/perf_event.c:527 (set (reg/f:SI 238)
        (plus:SI (reg:SI 237)
            (reg:SI 236))) -1 (nil))

(insn 333 332 334 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 239)
        (mem/s/j:SI (reg/f:SI 238) [0 <variable>.hw.sample_period+4 S4 A32])) -1 (nil))

(insn 334 333 335 56 arch/arm/kernel/perf_event.c:527 (set (reg:SI 235)
        (ior:SI (reg:SI 235)
            (reg:SI 239))) -1 (nil))

(insn 335 334 336 56 arch/arm/kernel/perf_event.c:527 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 336 335 337 56 arch/arm/kernel/perf_event.c:527 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 56 -> ( 57 58)

;; Succ edge  57 [50.0%]  (fallthru)
;; Succ edge  58 [50.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [50.0%]  (fallthru)
(note 337 336 338 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 338 337 339 57 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 339 338 340 57 arch/arm/kernel/perf_event.c:528 (set (reg/f:SI 241)
        (mem/f/c/i:SI (reg/f:SI 240) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 340 339 341 57 arch/arm/kernel/perf_event.c:528 (set (reg:DI 141 [ D.26647 ])
        (mem/s/j:DI (plus:SI (reg/f:SI 241)
                (const_int 64 [0x40])) [0 <variable>.max_period+0 S8 A64])) -1 (nil))

(insn 341 340 342 57 arch/arm/kernel/perf_event.c:528 (set (reg:SI 242)
        (const_int 288 [0x120])) -1 (nil))

(insn 342 341 343 57 arch/arm/kernel/perf_event.c:528 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 242)) [0 <variable>.hw.sample_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) -1 (nil))

(insn 343 342 344 57 arch/arm/kernel/perf_event.c:529 (set (reg:SI 243)
        (const_int 296 [0x128])) -1 (nil))

(insn 344 343 345 57 arch/arm/kernel/perf_event.c:529 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                (reg:SI 243)) [0 <variable>.hw.last_period+0 S8 A64])
        (reg:DI 141 [ D.26647 ])) -1 (nil))

(insn 345 344 346 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 244)
        (const_int 304 [0x130])) -1 (nil))

(insn 346 345 347 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 163 [ event ])
            (const_int 304 [0x130]))) -1 (nil))

(insn 347 346 348 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/atomic.h:261 (parallel [
            (set (reg/v:DI 146 [ tmp ])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=&r") 0 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (set (mem/s/j:DI (plus:SI (reg/v/f:SI 163 [ event ])
                        (reg:SI 244)) [0 <variable>.counter+0 S8 A64])
                (asm_operands/v:DI ("@ atomic64_set
1:	ldrexd	%0, %H0, [%2]
	strexd	%0, %3, %H3, [%2]
	teq	%0, #0
	bne	1b") ("=Qo") 1 [
                        (reg:SI 245)
                        (reg:DI 141 [ D.26647 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 2629745))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 56 57) -> 58
;; Pred edge  56 [50.0%] 
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 348 347 349 58 195 "" [1 uses])

(note 349 348 350 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 58 arch/arm/kernel/perf_event.c:534 (set (reg:SI 246)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 163 [ event ])
                (const_int 40 [0x28])) [0 <variable>.group_leader+0 S4 A64])) -1 (nil))

(insn 351 350 352 58 arch/arm/kernel/perf_event.c:534 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 246)
            (reg/v/f:SI 163 [ event ]))) -1 (nil))

(jump_insn 352 351 353 58 arch/arm/kernel/perf_event.c:534 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 357)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
        (nil)))
;; End of basic block 58 -> ( 60 59)

;; Succ edge  60 [69.8%] 
;; Succ edge  59 [30.2%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [30.2%]  (fallthru)
(note 353 352 354 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 354 353 355 59 arch/arm/kernel/perf_event.c:534 (set (reg/v:SI 160 [ err ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 355 354 356 59 arch/arm/kernel/perf_event.c:534 (set (pc)
        (label_ref 370)) -1 (nil))
;; End of basic block 59 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 356 355 357)

;; Start of basic block ( 58) -> 60
;; Pred edge  58 [69.8%] 
(code_label 357 356 358 60 196 "" [1 uses])

(note 358 357 359 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 359 358 360 60 arch/arm/kernel/perf_event.c:535 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) -1 (nil))

(call_insn 360 359 361 60 arch/arm/kernel/perf_event.c:535 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("validate_group") [flags 0x3] <function_decl 0x114a1d80 validate_group>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 361 360 362 60 arch/arm/kernel/perf_event.c:535 (set (reg/v:SI 160 [ err ])
        (reg:SI 0 r0)) -1 (nil))

(insn 362 361 363 60 arch/arm/kernel/perf_event.c:536 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ err ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 363 362 364 60 arch/arm/kernel/perf_event.c:536 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 60 -> ( 61 63)

;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [50.0%]  (fallthru)
(note 364 363 365 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 365 364 366 61 arch/arm/kernel/perf_event.c:537 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))
;; End of basic block 61 -> ( 62)

;; Succ edge  62 [100.0%]  (fallthru)

;; Start of basic block ( 51 64 55 61 53 65 48) -> 62
;; Pred edge  51 [100.0%] 
;; Pred edge  64 [100.0%] 
;; Pred edge  55 [100.0%] 
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  53
;; Pred edge  65 [100.0%] 
;; Pred edge  48 [100.0%] 
(code_label 366 365 367 62 192 "" [6 uses])

(note 367 366 368 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 368 367 369 62 arch/arm/kernel/perf_event.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 163 [ event ])) -1 (nil))

(call_insn 369 368 370 62 arch/arm/kernel/perf_event.c:578 (parallel [
            (call (mem:SI (symbol_ref:SI ("hw_perf_event_destroy") [flags 0x3] <function_decl 0x114c5180 hw_perf_event_destroy>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 6 8 39 62 60 59) -> 63
;; Pred edge  6 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  39 [100.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  60 [50.0%] 
;; Pred edge  59 [100.0%] 
(code_label 370 369 371 63 167 "" [5 uses])

(note 371 370 372 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 63 arch/arm/kernel/perf_event.c:581 (set (reg:SI 162 [ <result> ])
        (reg/v:SI 160 [ err ])) -1 (nil))

(jump_insn 373 372 374 63 arch/arm/kernel/perf_event.c:581 (set (pc)
        (label_ref 385)) -1 (nil))
;; End of basic block 63 -> ( 67)

;; Succ edge  67 [100.0%] 

(barrier 374 373 375)

;; Start of basic block ( 42) -> 64
;; Pred edge  42 [100.0%] 
(code_label 375 374 376 64 188 "" [1 uses])

(note 376 375 377 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 378 64 arch/arm/kernel/perf_event.c:161 discrim 2 (set (reg/v:SI 160 [ err ])
        (const_int -95 [0xffffffffffffffa1])) -1 (nil))

(jump_insn 378 377 379 64 arch/arm/kernel/perf_event.c:161 discrim 2 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 64 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 379 378 380)

;; Start of basic block ( 45 46 44) -> 65
;; Pred edge  45 [50.0%] 
;; Pred edge  46 [73.0%] 
;; Pred edge  44 [50.0%] 
(code_label 380 379 381 65 190 "" [3 uses])

(note 381 380 382 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 382 381 383 65 arch/arm/kernel/perf_event.c:147 (set (reg/v:SI 160 [ err ])
        (const_int -22 [0xffffffffffffffea])) -1 (nil))

(jump_insn 383 382 384 65 arch/arm/kernel/perf_event.c:147 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 65 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 384 383 393)

;; Start of basic block () -> 66
(note 393 384 387 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 387 393 388 66 arch/arm/kernel/perf_event.c:581 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 388 387 389 66 arch/arm/kernel/perf_event.c:581 (clobber (reg:SI 162 [ <result> ])) -1 (nil))

(jump_insn 389 388 390 66 arch/arm/kernel/perf_event.c:581 (set (pc)
        (label_ref 391)) -1 (nil))
;; End of basic block 66 -> ( 68)

;; Succ edge  68 [100.0%] 

(barrier 390 389 385)

;; Start of basic block ( 63) -> 67
;; Pred edge  63 [100.0%] 
(code_label 385 390 396 67 164 "" [1 uses])

(note 396 385 386 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 386 396 391 67 arch/arm/kernel/perf_event.c:581 (set (reg/i:SI 0 r0)
        (reg:SI 162 [ <result> ])) -1 (nil))
;; End of basic block 67 -> ( 68)

;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 66 67) -> 68
;; Pred edge  66 [100.0%] 
;; Pred edge  67 [100.0%]  (fallthru)
(code_label 391 386 397 68 197 "" [1 uses])

(note 397 391 392 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 392 397 0 68 arch/arm/kernel/perf_event.c:581 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 68 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_stop (armv7pmu_stop)[0:1349]


;; Generating RTL for gimple basic block 2

;; flags = _raw_spin_lock_irqsave (&pmu_lock);

(insn 5 4 6 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) -1 (nil))

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn 8 7 9 arch/arm/kernel/perf_event_v7.c:1122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 0 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 10 9 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; __asm__ __volatile__("isb" : "memory");

(insn 11 10 0 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 0" : "r" val & 62);

(insn 12 11 13 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (and:SI (reg/v:SI 133 [ val ])
            (const_int 62 [0x3e]))) -1 (nil))

(insn 13 12 0 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 137)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

;; _raw_spin_unlock_irqrestore (&pmu_lock, flags); [tail call]

(insn 14 13 15 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 15 14 16 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 139)
        (plus:SI (reg/f:SI 138)
            (const_int 16 [0x10]))) -1 (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 0 r0)
        (reg:SI 139)) -1 (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) -1 (nil))

(call_insn/j 18 17 19 2 arch/arm/kernel/perf_event_v7.c:1125 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 19 18 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:1122 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:1122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1122 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (and:SI (reg/v:SI 133 [ val ])
            (const_int 62 [0x3e]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 137)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event_v7.c:1125 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 139)
        (plus:SI (reg/f:SI 138)
            (const_int 16 [0x10]))) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 0 r0)
        (reg:SI 139)) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event_v7.c:1125 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) -1 (nil))

(call_insn/j 18 17 19 3 arch/arm/kernel/perf_event_v7.c:1125 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 19 18 24)

;; Start of basic block () -> 4
(note 24 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 21 24 22 4 arch/arm/kernel/perf_event_v7.c:1126 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 22 21 20)

;; Start of basic block () -> 5
(code_label 20 22 25 5 203 "" [0 uses])

(note 25 20 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 25 26 6 204 "" [1 uses])

(note 26 23 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_start (armv7pmu_start)[0:1348]


;; Generating RTL for gimple basic block 2

;; flags = _raw_spin_lock_irqsave (&pmu_lock);

(insn 5 4 6 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) -1 (nil))

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn 8 7 9 arch/arm/kernel/perf_event_v7.c:1112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 0 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 0" : "=r" val);

(insn 10 9 0 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

;; __asm__ __volatile__("isb" : "memory");

(insn 11 10 0 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 0" : "r" (val | 1) & 63);

(insn 12 11 13 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (ior:SI (reg/v:SI 133 [ val ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (and:SI (reg:SI 137)
            (const_int 63 [0x3f]))) -1 (nil))

(insn 14 13 0 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

;; _raw_spin_unlock_irqrestore (&pmu_lock, flags); [tail call]

(insn 15 14 16 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 16 15 17 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 18 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 18 17 19 2 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) -1 (nil))

(call_insn/j 19 18 20 2 arch/arm/kernel/perf_event_v7.c:1115 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 20 19 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 16 [0x10]))) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:1112 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:1112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1112 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:764 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 0") ("=r") 0 []
             [] 8903762)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 137)
        (ior:SI (reg/v:SI 133 [ val ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (and:SI (reg:SI 137)
            (const_int 63 [0x3f]))) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event_v7.c:1115 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 140)
        (plus:SI (reg/f:SI 139)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 18 17 19 3 arch/arm/kernel/perf_event_v7.c:1115 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) -1 (nil))

(call_insn/j 19 18 20 3 arch/arm/kernel/perf_event_v7.c:1115 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 20 19 25)

;; Start of basic block () -> 4
(note 25 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 22 25 23 4 arch/arm/kernel/perf_event_v7.c:1116 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 23 22 21)

;; Start of basic block () -> 5
(code_label 21 23 26 5 207 "" [0 uses])

(note 26 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 26 27 6 208 "" [1 uses])

(note 27 24 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_disable_event (armv7pmu_disable_event)[0:1346]


;; Generating RTL for gimple basic block 2

;; flags = _raw_spin_lock_irqsave (&pmu_lock);

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 142)
        (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 0 r0)
        (reg:SI 142)) -1 (nil))

(call_insn 10 9 11 arch/arm/kernel/perf_event_v7.c:1030 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/v:SI 138 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

;; idx = (unsigned int) idx;

(insn 12 11 0 arch/arm/kernel/perf_event_v7.c:1035 (set (reg/v:SI 137 [ idx ])
        (reg/v:SI 140 [ idx ])) -1 (nil))

;; if (idx != 1)

(insn 13 12 14 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; val = 2147483648;

(insn 16 15 0 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 19 18 20 212 "" [0 uses])

(note 20 19 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= 1)

(insn 21 20 22 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 24 23 25 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 144)
        (mem/f/c/i:SI (reg/f:SI 143) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg/f:SI 144)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 27 26 28 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 145)
        (plus:SI (reg:SI 146)
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 145))) -1 (nil))

(jump_insn 29 28 0 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 30 29 31 214 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 32 31 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u disabling wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 33 32 34 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) -1 (nil))

(insn 34 33 35 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 149)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn 39 38 0 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 7

;; 

(code_label 42 41 43 215 "" [0 uses])

(note 43 42 0 NOTE_INSN_BASIC_BLOCK)

;; val = (u32) (1 << (int) (idx + 4294967294));

(insn 44 43 45 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 150)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 151)
        (const_int 1 [0x1])) -1 (nil))

(insn 46 45 0 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 151)
            (reg:SI 150))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 47 46 48 213 "" [0 uses])

(note 48 47 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 2" : "r" val);

(insn 49 48 0 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))

;; if (idx != 1)

(insn 50 49 51 arch/arm/kernel/perf_event_v7.c:919 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 51 50 0 arch/arm/kernel/perf_event_v7.c:919 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))

;; Generating RTL for gimple basic block 9

;; val = 2147483648;

(insn 53 52 0 arch/arm/kernel/perf_event_v7.c:927 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 56 55 57 216 "" [0 uses])

(note 57 56 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= 1)

(insn 58 57 59 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 59 58 0 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 11

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 61 60 62 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 62 61 63 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 153)
        (mem/f/c/i:SI (reg/f:SI 152) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 63 62 64 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/f:SI 153)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 64 63 65 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 154)
        (plus:SI (reg:SI 155)
            (const_int 1 [0x1]))) -1 (nil))

(insn 65 64 66 arch/arm/kernel/perf_event_v7.c:920 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 154))) -1 (nil))

(jump_insn 66 65 0 arch/arm/kernel/perf_event_v7.c:920 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 67 66 68 218 "" [0 uses])

(note 68 67 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 69 68 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u disabling wrong PMNC counter interrupt enable %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 70 69 71 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 156)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cf8c0>)) -1 (nil))

(insn 71 70 72 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 158)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 72 71 73 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 73 72 74 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 0 r0)
        (reg:SI 156)) -1 (nil))

(insn 74 73 75 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 75 74 76 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn 76 75 0 arch/arm/kernel/perf_event_v7.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 13

;; 

(code_label 79 78 80 219 "" [0 uses])

(note 80 79 0 NOTE_INSN_BASIC_BLOCK)

;; val = (u32) (1 << (int) (idx + 4294967294));

(insn 81 80 82 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 159)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 82 81 83 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 160)
        (const_int 1 [0x1])) -1 (nil))

(insn 83 82 0 arch/arm/kernel/perf_event_v7.c:929 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 160)
            (reg:SI 159))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 84 83 85 217 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c14, 2" : "r" val);

(insn 86 85 0 arch/arm/kernel/perf_event_v7.c:931 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 2") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8925138) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 87 86 88 220 "" [0 uses])

(note 88 87 0 NOTE_INSN_BASIC_BLOCK)

;; _raw_spin_unlock_irqrestore (&pmu_lock, flags); [tail call]

(insn 89 88 90 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 90 89 91 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 16 [0x10]))) -1 (nil))

(insn 91 90 92 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 0 r0)
        (reg:SI 162)) -1 (nil))

(insn 92 91 93 15 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ flags ])) -1 (nil))

(call_insn/j 93 92 94 15 arch/arm/kernel/perf_event_v7.c:1042 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 94 93 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:1024 (set (reg/v/f:SI 139 [ hwc ])
        (reg:SI 0 r0 [ hwc ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:1024 (set (reg/v:SI 140 [ idx ])
        (reg:SI 1 r1 [ idx ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 142)
        (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1030 (set (reg:SI 0 r0)
        (reg:SI 142)) -1 (nil))

(call_insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:1030 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/kernel/perf_event_v7.c:1030 (set (reg/v:SI 138 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event_v7.c:1035 (set (reg/v:SI 137 [ idx ])
        (reg/v:SI 140 [ idx ])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [72.0%] 
;; Succ edge  4 [28.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 17 16 18 4 arch/arm/kernel/perf_event_v7.c:885 (set (pc)
        (label_ref 47)) -1 (nil))
;; End of basic block 4 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 18 17 19)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [72.0%] 
(code_label 19 18 20 5 212 "" [1 uses])

(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [0.0%] 
;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 144)
        (mem/f/c/i:SI (reg/f:SI 143) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 146)
        (mem/s/j:SI (plus:SI (reg/f:SI 144)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 27 26 28 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 145)
        (plus:SI (reg:SI 146)
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 145))) -1 (nil))

(jump_insn 29 28 30 6 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [0.0%] 
;; Pred edge  6 [0.0%]  (fallthru)
(code_label 30 29 31 7 214 "" [1 uses])

(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 33 32 34 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 147)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) -1 (nil))

(insn 34 33 35 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 149)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 37 36 38 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn 39 38 40 7 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 40 39 41 7 arch/arm/kernel/perf_event_v7.c:879 (set (pc)
        (label_ref 56)) -1 (nil))
;; End of basic block 7 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 41 40 42)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 42 41 43 8 215 "" [1 uses])

(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 150)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 151)
        (const_int 1 [0x1])) -1 (nil))

(insn 46 45 47 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 151)
            (reg:SI 150))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 8) -> 9
;; Pred edge  4 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 47 46 48 9 213 "" [1 uses])

(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 9 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))

(insn 50 49 51 9 arch/arm/kernel/perf_event_v7.c:919 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 51 50 52 9 arch/arm/kernel/perf_event_v7.c:919 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [72.0%] 
;; Succ edge  10 [28.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [28.0%]  (fallthru)
(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 arch/arm/kernel/perf_event_v7.c:927 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 54 53 55 10 arch/arm/kernel/perf_event_v7.c:927 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 10 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 55 54 56)

;; Start of basic block ( 9 7) -> 11
;; Pred edge  9 [72.0%] 
;; Pred edge  7 [100.0%] 
(code_label 56 55 57 11 216 "" [2 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 59 58 60 11 arch/arm/kernel/perf_event_v7.c:919 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
(note 60 59 61 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 12 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 62 61 63 12 arch/arm/kernel/perf_event_v7.c:920 (set (reg/f:SI 153)
        (mem/f/c/i:SI (reg/f:SI 152) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 63 62 64 12 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/f:SI 153)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 64 63 65 12 arch/arm/kernel/perf_event_v7.c:920 (set (reg:SI 154)
        (plus:SI (reg:SI 155)
            (const_int 1 [0x1]))) -1 (nil))

(insn 65 64 66 12 arch/arm/kernel/perf_event_v7.c:920 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ idx ])
            (reg:SI 154))) -1 (nil))

(jump_insn 66 65 67 12 arch/arm/kernel/perf_event_v7.c:920 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 79)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [0.0%] 
;; Pred edge  12 [0.0%]  (fallthru)
(code_label 67 66 68 13 218 "" [1 uses])

(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 70 69 71 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 156)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cf8c0>)) -1 (nil))

(insn 71 70 72 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 158)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 72 71 73 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 73 72 74 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 0 r0)
        (reg:SI 156)) -1 (nil))

(insn 74 73 75 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 75 74 76 13 arch/arm/kernel/perf_event_v7.c:921 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ idx ])) -1 (nil))

(call_insn 76 75 77 13 arch/arm/kernel/perf_event_v7.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 77 76 78 13 arch/arm/kernel/perf_event_v7.c:921 (set (pc)
        (label_ref 87)) -1 (nil))
;; End of basic block 13 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 78 77 79)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [100.0%] 
(code_label 79 78 80 14 219 "" [1 uses])

(note 80 79 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 14 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 159)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 82 81 83 14 arch/arm/kernel/perf_event_v7.c:929 (set (reg:SI 160)
        (const_int 1 [0x1])) -1 (nil))

(insn 83 82 84 14 arch/arm/kernel/perf_event_v7.c:929 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 160)
            (reg:SI 159))) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 10 14) -> 15
;; Pred edge  10 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 84 83 85 15 217 "" [1 uses])

(note 85 84 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 arch/arm/kernel/perf_event_v7.c:931 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 2") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8925138) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13 15) -> 16
;; Pred edge  13 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 87 86 88 16 220 "" [1 uses])

(note 88 87 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 16 arch/arm/kernel/perf_event_v7.c:1042 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 90 89 91 16 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 16 [0x10]))) -1 (nil))

(insn 91 90 92 16 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 0 r0)
        (reg:SI 162)) -1 (nil))

(insn 92 91 93 16 arch/arm/kernel/perf_event_v7.c:1042 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ flags ])) -1 (nil))

(call_insn/j 93 92 94 16 arch/arm/kernel/perf_event_v7.c:1042 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 94 93 99)

;; Start of basic block () -> 17
(note 99 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(jump_insn 96 99 97 17 arch/arm/kernel/perf_event_v7.c:1043 (set (pc)
        (label_ref 98)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 97 96 95)

;; Start of basic block () -> 18
(code_label 95 97 100 18 211 "" [0 uses])

(note 100 95 98 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 98 100 101 19 221 "" [1 uses])

(note 101 98 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_reset (armv7pmu_reset)[0:1351]


;; Generating RTL for gimple basic block 2

;; nb_cnt = (u32) armpmu->num_events;

(insn 6 5 7 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/v:SI 133 [ nb_cnt ])
        (mem/s/j:SI (plus:SI (reg/f:SI 137)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

;; idx = 1;

(insn 9 8 0 arch/arm/kernel/perf_event_v7.c:1159 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; armv7pmu_disable_event (0B, (int) idx);

(insn 13 12 14 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 14 13 15 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ idx ])) -1 (nil))

(call_insn 15 14 0 arch/arm/kernel/perf_event_v7.c:1160 (parallel [
            (call (mem:SI (symbol_ref:SI ("armv7pmu_disable_event") [flags 0x3] <function_decl 0x1150d880 armv7pmu_disable_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; idx = idx + 1;

(insn 16 15 0 arch/arm/kernel/perf_event_v7.c:1159 discrim 2 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 17 16 18 225 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx < nb_cnt)

(insn 20 18 21 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg/v:SI 133 [ nb_cnt ]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 5

;; __asm__ __volatile__("isb" : "memory");

(insn 23 22 0 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 0" : "r" 6);

(insn 24 23 25 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (const_int 6 [0x6])) -1 (nil))

(insn 25 24 0 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/perf_event_v7.c:1155 (set (reg/v/f:SI 135 [ info ])
        (reg:SI 0 r0 [ info ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/f:SI 137)
        (mem/f/c/i:SI (reg/f:SI 136) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:1156 (set (reg/v:SI 133 [ nb_cnt ])
        (mem/s/j:SI (plus:SI (reg/f:SI 137)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1159 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:1159 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 11 10 19)

;; Start of basic block ( 5) -> 4
;; Pred edge  5 [91.0%] 
(code_label 19 11 12 4 226 "" [1 uses])

(note 12 19 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 14 13 15 4 arch/arm/kernel/perf_event_v7.c:1160 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ idx ])) -1 (nil))

(call_insn 15 14 16 4 arch/arm/kernel/perf_event_v7.c:1160 (parallel [
            (call (mem:SI (symbol_ref:SI ("armv7pmu_disable_event") [flags 0x3] <function_decl 0x1150d880 armv7pmu_disable_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 17 4 arch/arm/kernel/perf_event_v7.c:1159 discrim 2 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 17 16 18 5 225 "" [1 uses])

(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 5 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg/v:SI 133 [ nb_cnt ]))) -1 (nil))

(jump_insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:1159 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 5 -> ( 4 6)

;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [9.0%]  (fallthru)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/kernel/perf_event_v7.c:771 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8904658)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 24 23 25 6 arch/arm/kernel/perf_event_v7.c:772 (set (reg:SI 138)
        (const_int 6 [0x6])) -1 (nil))

(insn 25 24 30 6 arch/arm/kernel/perf_event_v7.c:772 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 0") ("") 0 [
            (reg:SI 138)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8904786) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 30 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 27 30 28 7 arch/arm/kernel/perf_event_v7.c:1164 (set (pc)
        (label_ref 29)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 28 27 26)

;; Start of basic block () -> 8
(code_label 26 28 31 8 224 "" [0 uses])

(note 31 26 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 29 31 32 9 227 "" [1 uses])

(note 32 29 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_enable_event (armv7pmu_enable_event)[0:1345]


;; Generating RTL for gimple basic block 2

;; flags = _raw_spin_lock_irqsave (&pmu_lock);

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:996 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 0 r0)
        (reg:SI 146)) -1 (nil))

(call_insn 10 9 11 arch/arm/kernel/perf_event_v7.c:996 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/kernel/perf_event_v7.c:996 (set (reg/v:SI 141 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

;; idx = (unsigned int) idx;

(insn 12 11 0 arch/arm/kernel/perf_event_v7.c:1001 (set (reg/v:SI 140 [ idx ])
        (reg/v:SI 144 [ idx ])) -1 (nil))

;; if (idx != 1)

(insn 13 12 14 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; val = 2147483648;

(insn 16 15 0 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 138 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 19 18 20 231 "" [0 uses])

(note 20 19 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= 1)

(insn 21 20 22 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 24 23 25 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 148)
        (mem/f/c/i:SI (reg/f:SI 147) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 148)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 27 26 28 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 149)
        (plus:SI (reg:SI 150)
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 149))) -1 (nil))

(jump_insn 29 28 0 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 30 29 31 233 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 32 31 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u disabling wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 33 32 34 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 151)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) -1 (nil))

(insn 34 33 35 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 153)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 152)
        (and:SI (reg:SI 153)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 39 38 0 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 7

;; 

(code_label 42 41 43 234 "" [0 uses])

(note 43 42 0 NOTE_INSN_BASIC_BLOCK)

;; val = (u32) (1 << (int) (idx + 4294967294));

(insn 44 43 45 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 154)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 155)
        (const_int 1 [0x1])) -1 (nil))

(insn 46 45 0 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 138 [ val ])
        (ashift:SI (reg:SI 155)
            (reg:SI 154))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 47 46 48 232 "" [0 uses])

(note 48 47 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 2" : "r" val);

(insn 49 48 0 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 138 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 50 49 51 235 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx != 1)

(insn 52 51 53 arch/arm/kernel/perf_event_v7.c:1007 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 53 52 0 arch/arm/kernel/perf_event_v7.c:1007 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 10

;; D.25960 = hwc->D.23168.D.23159.config_base;

(insn 55 54 0 arch/arm/kernel/perf_event_v7.c:1008 (set (reg:SI 142 [ D.25960 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ hwc ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) -1 (nil))

;; if (idx <= 1)

(insn 56 55 57 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 57 56 0 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 11

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 59 58 60 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 157)
        (mem/f/c/i:SI (reg/f:SI 156) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 61 60 62 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 159)
        (mem/s/j:SI (plus:SI (reg/f:SI 157)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 62 61 63 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 158)
        (plus:SI (reg:SI 159)
            (const_int 1 [0x1]))) -1 (nil))

(insn 63 62 64 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 158))) -1 (nil))

(jump_insn 64 63 0 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 65 64 66 237 "" [0 uses])

(note 66 65 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 67 66 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u selecting wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 68 67 69 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 160)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 69 68 70 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 162)
        (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 70 69 71 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 161)
        (and:SI (reg:SI 162)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 71 70 72 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 160)) -1 (nil))

(insn 72 71 73 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 73 72 74 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 74 73 0 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; idx = -1;

(insn 75 74 0 arch/arm/kernel/perf_event_v7.c:803 (set (reg/v:SI 144 [ idx ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 78 77 79 238 "" [0 uses])

(note 79 78 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 5" : "r" idx + 4294967294 & 31);

(insn 80 79 81 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 163)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 81 80 82 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 164)
        (and:SI (reg:SI 163)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 82 81 0 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 164)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

;; __asm__ __volatile__("isb" : "memory");

(insn 83 82 0 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 84 83 85 239 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; if ((unsigned int) idx == idx)

(insn 86 85 87 arch/arm/kernel/perf_event_v7.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg/v:SI 140 [ idx ]))) -1 (nil))

(jump_insn 87 86 0 arch/arm/kernel/perf_event_v7.c:845 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 15

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c13, 1" : "r" D.25960 & 255);

(insn 89 88 90 arch/arm/kernel/perf_event_v7.c:847 (set (reg:SI 165)
        (and:SI (reg:SI 142 [ D.25960 ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 90 89 0 arch/arm/kernel/perf_event_v7.c:847 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 1") ("") 0 [
            (reg:SI 165)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8914387) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 93 92 94 236 "" [0 uses])

(note 94 93 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx != 1)

(insn 95 94 96 arch/arm/kernel/perf_event_v7.c:898 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 96 95 0 arch/arm/kernel/perf_event_v7.c:898 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6493 [0x195d])
        (nil)))

;; Generating RTL for gimple basic block 17

;; val = 2147483648;

(insn 98 97 0 arch/arm/kernel/perf_event_v7.c:906 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 101 100 102 241 "" [0 uses])

(note 102 101 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= 1)

(insn 103 102 104 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 104 103 0 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6 [0x6])
        (nil)))

;; Generating RTL for gimple basic block 19

;; 

(code_label 105 104 106 240 "" [0 uses])

(note 106 105 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 107 106 108 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 108 107 109 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 167)
        (mem/f/c/i:SI (reg/f:SI 166) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 109 108 110 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg/f:SI 167)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 110 109 111 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 168)
        (plus:SI (reg:SI 169)
            (const_int 1 [0x1]))) -1 (nil))

(insn 111 110 112 arch/arm/kernel/perf_event_v7.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 168))) -1 (nil))

(jump_insn 112 111 0 arch/arm/kernel/perf_event_v7.c:899 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 20

;; 

(code_label 113 112 114 243 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 115 114 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u enabling wrong PMNC counter interrupt enable %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 116 115 117 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 170)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116e47e0>)) -1 (nil))

(insn 117 116 118 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 172)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 118 117 119 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 119 118 120 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 0 r0)
        (reg:SI 170)) -1 (nil))

(insn 120 119 121 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 121 120 122 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 122 121 0 arch/arm/kernel/perf_event_v7.c:900 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 21

;; 

(code_label 125 124 126 244 "" [0 uses])

(note 126 125 0 NOTE_INSN_BASIC_BLOCK)

;; val = (u32) (1 << (int) (idx + 4294967294));

(insn 127 126 128 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 173)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 128 127 129 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 174)
        (const_int 1 [0x1])) -1 (nil))

(insn 129 128 0 arch/arm/kernel/perf_event_v7.c:908 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 130 129 131 242 "" [0 uses])

(note 131 130 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c14, 1" : "r" val);

(insn 132 131 0 arch/arm/kernel/perf_event_v7.c:910 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 1") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8922450) -1 (nil))

;; if (idx != 1)

(insn 133 132 134 arch/arm/kernel/perf_event_v7.c:855 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 134 133 0 arch/arm/kernel/perf_event_v7.c:855 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))

;; Generating RTL for gimple basic block 23

;; val = 2147483648;

(insn 136 135 0 arch/arm/kernel/perf_event_v7.c:863 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 139 138 140 245 "" [0 uses])

(note 140 139 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= 1)

(insn 141 140 142 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 142 141 0 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 25

;; if (idx > (unsigned int) (armpmu->num_events + 1))

(insn 144 143 145 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 145 144 146 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 176)
        (mem/f/c/i:SI (reg/f:SI 175) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 146 145 147 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 176)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 147 146 148 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 1 [0x1]))) -1 (nil))

(insn 148 147 149 arch/arm/kernel/perf_event_v7.c:856 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 177))) -1 (nil))

(jump_insn 149 148 0 arch/arm/kernel/perf_event_v7.c:856 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 26

;; 

(code_label 150 149 151 247 "" [0 uses])

(note 151 150 0 NOTE_INSN_BASIC_BLOCK)

;; sp.81 = sp;

(insn 152 151 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; printk (&"<3>hw perfevents: CPU%u enabling wrong PMNC counter %d\n"[0], ((struct thread_info *) (sp.81 & 4294959104))->cpu, idx);

(insn 153 152 154 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x1156a840>)) -1 (nil))

(insn 154 153 155 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 181)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 155 154 156 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 180)
        (and:SI (reg:SI 181)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 156 155 157 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 157 156 158 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 158 157 159 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 159 158 0 arch/arm/kernel/perf_event_v7.c:857 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 27

;; 

(code_label 162 161 163 248 "" [0 uses])

(note 163 162 0 NOTE_INSN_BASIC_BLOCK)

;; val = (u32) (1 << (int) (idx + 4294967294));

(insn 164 163 165 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 182)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 165 164 166 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 183)
        (const_int 1 [0x1])) -1 (nil))

(insn 166 165 0 arch/arm/kernel/perf_event_v7.c:865 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 167 166 168 246 "" [0 uses])

(note 168 167 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 1" : "r" val);

(insn 169 168 0 arch/arm/kernel/perf_event_v7.c:867 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 1") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8916946) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 170 169 171 249 "" [0 uses])

(note 171 170 0 NOTE_INSN_BASIC_BLOCK)

;; _raw_spin_unlock_irqrestore (&pmu_lock, flags); [tail call]

(insn 172 171 173 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 173 172 174 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 185)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) -1 (nil))

(insn 174 173 175 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 0 r0)
        (reg:SI 185)) -1 (nil))

(insn 175 174 176 29 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ flags ])) -1 (nil))

(call_insn/j 176 175 177 29 arch/arm/kernel/perf_event_v7.c:1020 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 177 176 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v/f:SI 143 [ hwc ])
        (reg:SI 0 r0 [ hwc ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:989 (set (reg/v:SI 144 [ idx ])
        (reg:SI 1 r1 [ idx ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:996 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:996 (set (reg:SI 0 r0)
        (reg:SI 146)) -1 (nil))

(call_insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:996 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b86a00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/kernel/perf_event_v7.c:996 (set (reg/v:SI 141 [ flags ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event_v7.c:1001 (set (reg/v:SI 140 [ idx ])
        (reg/v:SI 144 [ idx ])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event_v7.c:877 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/perf_event_v7.c:877 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [72.0%] 
;; Succ edge  4 [28.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/perf_event_v7.c:885 (set (reg/v:SI 138 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 17 16 18 4 arch/arm/kernel/perf_event_v7.c:885 (set (pc)
        (label_ref 47)) -1 (nil))
;; End of basic block 4 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 18 17 19)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [72.0%] 
(code_label 19 18 20 5 231 "" [1 uses])

(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:877 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [0.0%] 
;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg/f:SI 148)
        (mem/f/c/i:SI (reg/f:SI 147) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 148)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 27 26 28 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:SI 149)
        (plus:SI (reg:SI 150)
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 6 arch/arm/kernel/perf_event_v7.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 149))) -1 (nil))

(jump_insn 29 28 30 6 arch/arm/kernel/perf_event_v7.c:878 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [0.0%] 
;; Pred edge  6 [0.0%]  (fallthru)
(code_label 30 29 31 7 233 "" [1 uses])

(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 33 32 34 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 151)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x113e5120>)) -1 (nil))

(insn 34 33 35 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 153)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 152)
        (and:SI (reg:SI 153)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(insn 37 36 38 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 38 37 39 7 arch/arm/kernel/perf_event_v7.c:879 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 39 38 40 7 arch/arm/kernel/perf_event_v7.c:879 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 40 39 41 7 arch/arm/kernel/perf_event_v7.c:879 (set (pc)
        (label_ref 50)) -1 (nil))
;; End of basic block 7 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 41 40 42)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 42 41 43 8 234 "" [1 uses])

(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 154)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 45 44 46 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg:SI 155)
        (const_int 1 [0x1])) -1 (nil))

(insn 46 45 47 8 arch/arm/kernel/perf_event_v7.c:887 (set (reg/v:SI 138 [ val ])
        (ashift:SI (reg:SI 155)
            (reg:SI 154))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 8) -> 9
;; Pred edge  4 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 47 46 48 9 232 "" [1 uses])

(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 9 arch/arm/kernel/perf_event_v7.c:889 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 2") ("") 0 [
            (reg/v:SI 138 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8919762) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7 9) -> 10
;; Pred edge  7 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 50 49 51 10 235 "" [1 uses])

(note 51 50 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 10 arch/arm/kernel/perf_event_v7.c:1007 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 53 52 54 10 arch/arm/kernel/perf_event_v7.c:1007 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 10 -> ( 11 17)

;; Succ edge  11 [72.0%]  (fallthru)
;; Succ edge  17 [28.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [72.0%]  (fallthru)
(note 54 53 55 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 11 arch/arm/kernel/perf_event_v7.c:1008 (set (reg:SI 142 [ D.25960 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ hwc ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) -1 (nil))

(insn 56 55 57 11 arch/arm/kernel/perf_event_v7.c:800 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 57 56 58 11 arch/arm/kernel/perf_event_v7.c:800 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
(note 58 57 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg/f:SI 157)
        (mem/f/c/i:SI (reg/f:SI 156) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 61 60 62 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 159)
        (mem/s/j:SI (plus:SI (reg/f:SI 157)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 62 61 63 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:SI 158)
        (plus:SI (reg:SI 159)
            (const_int 1 [0x1]))) -1 (nil))

(insn 63 62 64 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 158))) -1 (nil))

(jump_insn 64 63 65 12 arch/arm/kernel/perf_event_v7.c:800 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [0.0%] 
;; Pred edge  12 [0.0%]  (fallthru)
(code_label 65 64 66 13 237 "" [1 uses])

(note 66 65 67 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 68 67 69 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 160)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111c4900>)) -1 (nil))

(insn 69 68 70 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 162)
        (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 70 69 71 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 161)
        (and:SI (reg:SI 162)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 71 70 72 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 0 r0)
        (reg:SI 160)) -1 (nil))

(insn 72 71 73 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 161)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 73 72 74 13 arch/arm/kernel/perf_event_v7.c:801 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 74 73 75 13 arch/arm/kernel/perf_event_v7.c:801 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 75 74 76 13 arch/arm/kernel/perf_event_v7.c:803 (set (reg/v:SI 144 [ idx ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 76 75 77 13 arch/arm/kernel/perf_event_v7.c:803 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 77 76 78)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [100.0%] 
(code_label 78 77 79 14 238 "" [1 uses])

(note 79 78 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 14 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 163)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 81 80 82 14 arch/arm/kernel/perf_event_v7.c:807 (set (reg:SI 164)
        (and:SI (reg:SI 163)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 82 81 83 14 arch/arm/kernel/perf_event_v7.c:807 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 5") ("") 0 [
            (reg:SI 164)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8909266) -1 (nil))

(insn 83 82 84 14 arch/arm/kernel/perf_event_v7.c:808 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8909394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 84 83 85 15 239 "" [1 uses])

(note 85 84 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 15 arch/arm/kernel/perf_event_v7.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ idx ])
            (reg/v:SI 140 [ idx ]))) -1 (nil))

(jump_insn 87 86 88 15 arch/arm/kernel/perf_event_v7.c:845 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [28.0%]  (fallthru)
(note 88 87 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 16 arch/arm/kernel/perf_event_v7.c:847 (set (reg:SI 165)
        (and:SI (reg:SI 142 [ D.25960 ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 90 89 91 16 arch/arm/kernel/perf_event_v7.c:847 (asm_operands/v ("mcr p15, 0, %0, c9, c13, 1") ("") 0 [
            (reg:SI 165)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8914387) -1 (nil))

(jump_insn 91 90 92 16 arch/arm/kernel/perf_event_v7.c:847 (set (pc)
        (label_ref 105)) -1 (nil))
;; End of basic block 16 -> ( 20)

;; Succ edge  20 [100.0%] 

(barrier 92 91 93)

;; Start of basic block ( 10 15) -> 17
;; Pred edge  10 [28.0%] 
;; Pred edge  15 [72.0%] 
(code_label 93 92 94 17 236 "" [2 uses])

(note 94 93 95 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 17 arch/arm/kernel/perf_event_v7.c:898 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 96 95 97 17 arch/arm/kernel/perf_event_v7.c:898 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 101)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6493 [0x195d])
        (nil)))
;; End of basic block 17 -> ( 19 18)

;; Succ edge  19 [64.9%] 
;; Succ edge  18 [35.1%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [35.1%]  (fallthru)
(note 97 96 98 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 18 arch/arm/kernel/perf_event_v7.c:906 (set (reg/v:SI 135 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 99 98 100 18 arch/arm/kernel/perf_event_v7.c:906 (set (pc)
        (label_ref 130)) -1 (nil))
;; End of basic block 18 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 100 99 101)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [64.9%] 
(code_label 101 100 102 19 241 "" [1 uses])

(note 102 101 103 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 19 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 104 103 105 19 arch/arm/kernel/perf_event_v7.c:898 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6 [0x6])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [0.1%] 
;; Succ edge  20 [99.9%]  (fallthru)

;; Start of basic block ( 19 16) -> 20
;; Pred edge  19 [99.9%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 105 104 106 20 240 "" [1 uses])

(note 106 105 107 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 20 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 108 107 109 20 arch/arm/kernel/perf_event_v7.c:899 (set (reg/f:SI 167)
        (mem/f/c/i:SI (reg/f:SI 166) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 109 108 110 20 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg/f:SI 167)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 110 109 111 20 arch/arm/kernel/perf_event_v7.c:899 (set (reg:SI 168)
        (plus:SI (reg:SI 169)
            (const_int 1 [0x1]))) -1 (nil))

(insn 111 110 112 20 arch/arm/kernel/perf_event_v7.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 168))) -1 (nil))

(jump_insn 112 111 113 20 arch/arm/kernel/perf_event_v7.c:899 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 20 -> ( 21 22)

;; Succ edge  21 [0.0%]  (fallthru)
;; Succ edge  22 [100.0%] 

;; Start of basic block ( 19 20) -> 21
;; Pred edge  19 [0.1%] 
;; Pred edge  20 [0.0%]  (fallthru)
(code_label 113 112 114 21 243 "" [1 uses])

(note 114 113 115 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 21 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 116 115 117 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 170)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x116e47e0>)) -1 (nil))

(insn 117 116 118 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 172)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 118 117 119 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 119 118 120 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 0 r0)
        (reg:SI 170)) -1 (nil))

(insn 120 119 121 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 171)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 121 120 122 21 arch/arm/kernel/perf_event_v7.c:900 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 122 121 123 21 arch/arm/kernel/perf_event_v7.c:900 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 123 122 124 21 arch/arm/kernel/perf_event_v7.c:900 (set (pc)
        (label_ref 139)) -1 (nil))
;; End of basic block 21 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 124 123 125)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [100.0%] 
(code_label 125 124 126 22 244 "" [1 uses])

(note 126 125 127 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 22 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 173)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 128 127 129 22 arch/arm/kernel/perf_event_v7.c:908 (set (reg:SI 174)
        (const_int 1 [0x1])) -1 (nil))

(insn 129 128 130 22 arch/arm/kernel/perf_event_v7.c:908 (set (reg/v:SI 135 [ val ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) -1 (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 18 22) -> 23
;; Pred edge  18 [100.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 130 129 131 23 242 "" [1 uses])

(note 131 130 132 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 23 arch/arm/kernel/perf_event_v7.c:910 (asm_operands/v ("mcr p15, 0, %0, c9, c14, 1") ("") 0 [
            (reg/v:SI 135 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8922450) -1 (nil))

(insn 133 132 134 23 arch/arm/kernel/perf_event_v7.c:855 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 134 133 135 23 arch/arm/kernel/perf_event_v7.c:855 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7198 [0x1c1e])
        (nil)))
;; End of basic block 23 -> ( 25 24)

;; Succ edge  25 [72.0%] 
;; Succ edge  24 [28.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [28.0%]  (fallthru)
(note 135 134 136 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 24 arch/arm/kernel/perf_event_v7.c:863 (set (reg/v:SI 133 [ val ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 137 136 138 24 arch/arm/kernel/perf_event_v7.c:863 (set (pc)
        (label_ref 167)) -1 (nil))
;; End of basic block 24 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 138 137 139)

;; Start of basic block ( 23 21) -> 25
;; Pred edge  23 [72.0%] 
;; Pred edge  21 [100.0%] 
(code_label 139 138 140 25 245 "" [2 uses])

(note 140 139 141 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 25 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 142 141 143 25 arch/arm/kernel/perf_event_v7.c:855 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 25 -> ( 27 26)

;; Succ edge  27 [0.0%] 
;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [100.0%]  (fallthru)
(note 143 142 144 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 26 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 145 144 146 26 arch/arm/kernel/perf_event_v7.c:856 (set (reg/f:SI 176)
        (mem/f/c/i:SI (reg/f:SI 175) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 146 145 147 26 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 176)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 147 146 148 26 arch/arm/kernel/perf_event_v7.c:856 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 1 [0x1]))) -1 (nil))

(insn 148 147 149 26 arch/arm/kernel/perf_event_v7.c:856 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ idx ])
            (reg:SI 177))) -1 (nil))

(jump_insn 149 148 150 26 arch/arm/kernel/perf_event_v7.c:856 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 26 -> ( 27 28)

;; Succ edge  27 [0.0%]  (fallthru)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [0.0%] 
;; Pred edge  26 [0.0%]  (fallthru)
(code_label 150 149 151 27 247 "" [1 uses])

(note 151 150 152 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 153 152 154 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x1156a840>)) -1 (nil))

(insn 154 153 155 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 181)
        (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 155 154 156 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 180)
        (and:SI (reg:SI 181)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 156 155 157 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 157 156 158 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 158 157 159 27 arch/arm/kernel/perf_event_v7.c:857 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ idx ])) -1 (nil))

(call_insn 159 158 160 27 arch/arm/kernel/perf_event_v7.c:857 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 160 159 161 27 arch/arm/kernel/perf_event_v7.c:857 (set (pc)
        (label_ref 170)) -1 (nil))
;; End of basic block 27 -> ( 30)

;; Succ edge  30 [100.0%] 

(barrier 161 160 162)

;; Start of basic block ( 26) -> 28
;; Pred edge  26 [100.0%] 
(code_label 162 161 163 28 248 "" [1 uses])

(note 163 162 164 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 28 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 182)
        (plus:SI (reg/v:SI 140 [ idx ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 165 164 166 28 arch/arm/kernel/perf_event_v7.c:865 (set (reg:SI 183)
        (const_int 1 [0x1])) -1 (nil))

(insn 166 165 167 28 arch/arm/kernel/perf_event_v7.c:865 (set (reg/v:SI 133 [ val ])
        (ashift:SI (reg:SI 183)
            (reg:SI 182))) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24 28) -> 29
;; Pred edge  24 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 167 166 168 29 246 "" [1 uses])

(note 168 167 169 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 29 arch/arm/kernel/perf_event_v7.c:867 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 1") ("") 0 [
            (reg/v:SI 133 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8916946) -1 (nil))
;; End of basic block 29 -> ( 30)

;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 27 29) -> 30
;; Pred edge  27 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 170 169 171 30 249 "" [1 uses])

(note 171 170 172 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 30 arch/arm/kernel/perf_event_v7.c:1020 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 173 172 174 30 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 185)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) -1 (nil))

(insn 174 173 175 30 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 0 r0)
        (reg:SI 185)) -1 (nil))

(insn 175 174 176 30 arch/arm/kernel/perf_event_v7.c:1020 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ flags ])) -1 (nil))

(call_insn/j 176 175 177 30 arch/arm/kernel/perf_event_v7.c:1020 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b86d80 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 30 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 177 176 182)

;; Start of basic block () -> 31
(note 182 177 179 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn 179 182 180 31 arch/arm/kernel/perf_event_v7.c:1021 (set (pc)
        (label_ref 181)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 180 179 178)

;; Start of basic block () -> 32
(code_label 178 180 183 32 230 "" [0 uses])

(note 183 178 181 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 33
;; Pred edge  31 [100.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 181 183 184 33 250 "" [1 uses])

(note 184 181 0 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 33 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_get_event_idx (armv7pmu_get_event_idx)[0:1350]


;; Generating RTL for gimple basic block 2

;; if (event->D.23168.D.23159.config_base == 255)

(insn 7 6 8 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ event ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) -1 (nil))

(insn 8 7 9 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 9 8 0 arch/arm/kernel/perf_event_v7.c:1134 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1371 [0x55b])
        (nil)))

;; Generating RTL for gimple basic block 3

;; temp.1121 = (volatile long unsigned int *) &cpuc->used_mask;

(insn 11 10 0 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/f:SI 133 [ temp.1121 ])
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

;; idx = 2;

(insn 12 11 0 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/v:SI 134 [ idx ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 15 14 16 254 "" [0 uses])

(note 16 15 0 NOTE_INSN_BASIC_BLOCK)

;; D.26062 = _test_and_set_bit (1, (volatile long unsigned int *) &cpuc->used_mask);

(insn 17 16 18 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 141)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 1 r1)
        (reg:SI 141)) -1 (nil))

(call_insn 20 19 21 arch/arm/kernel/perf_event_v7.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 0 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 136 [ D.26062 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.26062 != 0)

(insn 22 21 23 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26062 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 0 arch/arm/kernel/perf_event_v7.c:1135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; idx = 1;

(insn 25 24 0 arch/arm/kernel/perf_event_v7.c:1138 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; D.26066 = _test_and_set_bit (idx, temp.1121);

(insn 29 28 30 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ idx ])) -1 (nil))

(insn 30 29 31 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ temp.1121 ])) -1 (nil))

(call_insn 31 30 32 arch/arm/kernel/perf_event_v7.c:1145 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 32 31 0 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 135 [ D.26066 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.26066 == 0)

(insn 33 32 34 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26066 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 0 arch/arm/kernel/perf_event_v7.c:1145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 7

;; idx = idx + 1;

(insn 36 35 0 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 37 36 38 255 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; if (idx <= armpmu->num_events)

(insn 40 38 41 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 143)
        (mem/f/c/i:SI (reg/f:SI 142) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 42 41 43 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 43 42 44 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg:SI 144))) -1 (nil))

(jump_insn 44 43 0 arch/arm/kernel/perf_event_v7.c:1144 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 9

;; 

(code_label 45 44 46 256 "" [0 uses])

(note 46 45 0 NOTE_INSN_BASIC_BLOCK)

;; idx = -11;

(insn 47 46 0 arch/arm/kernel/perf_event_v7.c:1136 (set (reg/v:SI 134 [ idx ])
        (const_int -11 [0xfffffffffffffff5])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 48 47 49 257 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; return idx;

(insn 50 49 51 arch/arm/kernel/perf_event_v7.c:1152 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 134 [ idx ])) -1 (nil))

(jump_insn 51 50 52 arch/arm/kernel/perf_event_v7.c:1152 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 52 51 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:1130 (set (reg/v/f:SI 138 [ cpuc ])
        (reg:SI 0 r0 [ cpuc ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:1130 (set (reg/v/f:SI 139 [ event ])
        (reg:SI 1 r1 [ event ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ event ])
                (const_int 16 [0x10])) [0 <variable>.D.23168.D.23159.config_base+0 S4 A64])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:1134 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1134 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1371 [0x55b])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [13.7%] 
;; Succ edge  4 [86.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [86.3%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/f:SI 133 [ temp.1121 ])
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 12 11 13 4 arch/arm/kernel/perf_event_v7.c:1145 (set (reg/v:SI 134 [ idx ])
        (const_int 2 [0x2])) -1 (nil))

(jump_insn 13 12 14 4 arch/arm/kernel/perf_event_v7.c:1145 (set (pc)
        (label_ref 37)) -1 (nil))
;; End of basic block 4 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 14 13 15)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [13.7%] 
(code_label 15 14 16 5 254 "" [1 uses])

(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 141)
        (plus:SI (reg/v/f:SI 138 [ cpuc ])
            (const_int 132 [0x84]))) -1 (nil))

(insn 18 17 19 5 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) -1 (nil))

(insn 19 18 20 5 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 1 r1)
        (reg:SI 141)) -1 (nil))

(call_insn 20 19 21 5 arch/arm/kernel/perf_event_v7.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 22 5 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:SI 136 [ D.26062 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 22 21 23 5 arch/arm/kernel/perf_event_v7.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26062 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 24 5 arch/arm/kernel/perf_event_v7.c:1135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 10 6)

;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/kernel/perf_event_v7.c:1138 (set (reg/v:SI 134 [ idx ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 26 25 27 6 arch/arm/kernel/perf_event_v7.c:1138 (set (pc)
        (label_ref 48)) -1 (nil))
;; End of basic block 6 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 27 26 39)

;; Start of basic block ( 9) -> 7
;; Pred edge  9 [95.5%] 
(code_label 39 27 28 7 258 "" [1 uses])

(note 28 39 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ idx ])) -1 (nil))

(insn 30 29 31 7 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ temp.1121 ])) -1 (nil))

(call_insn 31 30 32 7 arch/arm/kernel/perf_event_v7.c:1145 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x512e0180 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 32 31 33 7 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:SI 135 [ D.26066 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 33 32 34 7 arch/arm/kernel/perf_event_v7.c:1145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26066 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 35 7 arch/arm/kernel/perf_event_v7.c:1145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 7 -> ( 11 8)

;; Succ edge  11 [4.5%] 
;; Succ edge  8 [95.5%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [95.5%]  (fallthru)
(note 35 34 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 8 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/v:SI 134 [ idx ])
        (plus:SI (reg/v:SI 134 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 8) -> 9
;; Pred edge  4 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 37 36 38 9 255 "" [1 uses])

(note 38 37 40 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 41 9 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 9 arch/arm/kernel/perf_event_v7.c:1144 (set (reg/f:SI 143)
        (mem/f/c/i:SI (reg/f:SI 142) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 42 41 43 9 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 43 42 44 9 arch/arm/kernel/perf_event_v7.c:1144 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ idx ])
            (reg:SI 144))) -1 (nil))

(jump_insn 44 43 45 9 arch/arm/kernel/perf_event_v7.c:1144 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 9 -> ( 7 10)

;; Succ edge  7 [95.5%] 
;; Succ edge  10 [4.5%]  (fallthru)

;; Start of basic block ( 5 9) -> 10
;; Pred edge  5 [50.0%] 
;; Pred edge  9 [4.5%]  (fallthru)
(code_label 45 44 46 10 256 "" [1 uses])

(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 10 arch/arm/kernel/perf_event_v7.c:1136 (set (reg/v:SI 134 [ idx ])
        (const_int -11 [0xfffffffffffffff5])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 6 7) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [4.5%] 
(code_label 48 47 49 11 257 "" [2 uses])

(note 49 48 50 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 11 arch/arm/kernel/perf_event_v7.c:1152 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 134 [ idx ])) -1 (nil))

(jump_insn 51 50 52 11 arch/arm/kernel/perf_event_v7.c:1152 (set (pc)
        (label_ref 53)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 52 51 61)

;; Start of basic block () -> 12
(note 61 52 55 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 55 61 56 12 arch/arm/kernel/perf_event_v7.c:1152 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 56 55 57 12 arch/arm/kernel/perf_event_v7.c:1152 (clobber (reg:SI 137 [ <result> ])) -1 (nil))

(jump_insn 57 56 58 12 arch/arm/kernel/perf_event_v7.c:1152 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 58 57 53)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [100.0%] 
(code_label 53 58 62 13 253 "" [1 uses])

(note 62 53 54 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 54 62 59 13 arch/arm/kernel/perf_event_v7.c:1152 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ <result> ])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 59 54 63 14 259 "" [1 uses])

(note 63 59 60 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 60 63 0 14 arch/arm/kernel/perf_event_v7.c:1152 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function armv7pmu_handle_irq (armv7pmu_handle_irq)[0:1347]

Partition 0: size 80 align 8
	data, offset 0

;; Generating RTL for gimple basic block 2

;; __asm__ __volatile__("mrc p15, 0, %0, c9, c12, 3" : "=r" pmnc);

(insn 7 6 0 arch/arm/kernel/perf_event_v7.c:941 (set (reg/v:SI 148 [ pmnc ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 3") ("=r") 0 []
             [] 8926418)) -1 (nil))

;; __asm__ __volatile__("mcr p15, 0, %0, c9, c12, 3" : "r" pmnc);

(insn 8 7 0 arch/arm/kernel/perf_event_v7.c:945 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 3") ("") 0 [
            (reg/v:SI 148 [ pmnc ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8926930) -1 (nil))

;; if (pmnc == 0)

(insn 9 8 10 arch/arm/kernel/perf_event_v7.c:1061 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ pmnc ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 0 arch/arm/kernel/perf_event_v7.c:1061 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.25997 = 0;

(insn 12 11 0 arch/arm/kernel/perf_event_v7.c:1062 (set (reg:SI 153 [ D.25997 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 15 14 16 263 "" [0 uses])

(note 16 15 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__("" : "=r" __ptr : "0" &__irq_regs);

(insn 17 16 18 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 157)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x1147ac60 __irq_regs>)) -1 (nil))

(insn 18 17 0 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v:SI 140 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 157)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8985755)) -1 (nil))

;; sp.81 = sp;

(insn 19 18 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; regs = *(struct pt_regs * *) (__ptr + __per_cpu_offset[((struct thread_info *) (sp.81 & 4294959104))->cpu]);

(insn 20 19 21 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 158)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 21 20 22 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 22 21 23 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 23 22 24 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg:SI 159)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 24 23 25 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 161)
                    (const_int 4 [0x4]))
                (reg/f:SI 158)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 25 24 0 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v/f:SI 146 [ regs ])
        (mem/f:SI (plus:SI (reg/v:SI 140 [ __ptr ])
                (reg:SI 162)) [0 S4 A32])) -1 (nil))

;; data.addr = 0;

(insn 26 25 27 include/linux/perf_event.h:995 (set (reg:DI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 27 26 0 include/linux/perf_event.h:995 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 data.addr+0 S8 A64])
        (reg:DI 163)) -1 (nil))

;; data.raw = 0B;

(insn 28 27 29 include/linux/perf_event.h:996 (set (reg:SI 164)
        (const_int 0 [0x0])) -1 (nil))

(insn 29 28 0 include/linux/perf_event.h:996 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 data.raw+0 S4 A32])
        (reg:SI 164)) -1 (nil))

;; __asm__("" : "=r" __ptr : "0" &cpu_hw_events);

(insn 30 29 31 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 31 30 0 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v:SI 144 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 165)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8943066)) -1 (nil))

;; sp.81 = sp;

(insn 32 31 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; cpuc = (struct cpu_hw_events *) (__ptr + __per_cpu_offset[((struct thread_info *) (sp.81 & 4294959104))->cpu]);

(insn 33 32 34 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 166)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 34 33 35 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 168)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 167)
        (and:SI (reg:SI 168)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg:SI 167)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 37 36 38 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 169)
                    (const_int 4 [0x4]))
                (reg/f:SI 166)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 38 37 0 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v/f:SI 147 [ cpuc ])
        (plus:SI (reg/v:SI 144 [ __ptr ])
            (reg:SI 170))) -1 (nil))

;; D.26005 = (const long unsigned int *) &cpuc->active_mask;

(insn 39 38 0 arch/arm/kernel/perf_event_v7.c:1076 (set (reg/f:SI 152 [ D.26005 ])
        (plus:SI (reg/v/f:SI 147 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

;; sp.81 = sp;

(insn 40 39 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26798 = (struct thread_info *) (sp.81 & 4294959104);

(insn 41 40 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 171)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 42 41 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 135 [ D.26798 ])
        (and:SI (reg:SI 171)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; idx = 0;

(insn 43 42 0 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; D.27602 = (unsigned int) idx;

(insn 47 46 0 arch/arm/kernel/perf_event_v7.c:1045 (set (reg:SI 133 [ D.27602 ])
        (reg/v:SI 145 [ idx ])) -1 (nil))

;; event = MEM[base: cpuc, index: D.27602 * 4];

(insn 48 47 49 arch/arm/kernel/perf_event_v7.c:1073 (set (reg:SI 172)
        (ashift:SI (reg:SI 133 [ D.27602 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 49 48 0 arch/arm/kernel/perf_event_v7.c:1073 (set (reg/v/f:SI 143 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ cpuc ])
                (reg:SI 172)) [0 <variable>.events S4 A32])) -1 (nil))

;; D.26786 = D.26005 + (unsigned int) (idx >> 5) * 4;

(insn 50 49 51 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 173)
        (ashiftrt:SI (reg/v:SI 145 [ idx ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 51 50 52 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 174)
        (ashift:SI (reg:SI 173)
            (const_int 2 [0x2]))) -1 (nil))

(insn 52 51 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 137 [ D.26786 ])
        (plus:SI (reg/f:SI 152 [ D.26005 ])
            (reg:SI 174))) -1 (nil))

;; D.26785 ={v} *D.26786;

(insn 53 52 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.26785 ])
        (mem/v:SI (reg/f:SI 137 [ D.26786 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.26785 >> (idx & 31)) & 1 == 0)

(insn 54 53 55 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 175)
        (and:SI (reg/v:SI 145 [ idx ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 55 54 56 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 138 [ D.26785 ])
            (reg:SI 175))) -1 (nil))

(insn 56 55 57 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 177)
        (and:SI (reg:SI 176)
            (const_int 1 [0x1]))) -1 (nil))

(insn 57 56 58 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; if (D.27602 == 1)

(insn 60 59 61 arch/arm/kernel/perf_event_v7.c:785 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 61 60 0 arch/arm/kernel/perf_event_v7.c:785 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; ret = (int) pmnc & -2147483648;

(insn 63 62 0 arch/arm/kernel/perf_event_v7.c:786 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg/v:SI 148 [ pmnc ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 66 65 67 267 "" [0 uses])

(note 67 66 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.27602 > 1)

(insn 68 67 69 arch/arm/kernel/perf_event_v7.c:787 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 69 68 0 arch/arm/kernel/perf_event_v7.c:787 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 9

;; if (D.27602 <= (unsigned int) (D.26022 + 1))

(insn 71 70 72 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:SI 178)
        (plus:SI (reg:SI 149 [ D.26022 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 72 71 73 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (reg:SI 178))) -1 (nil))

(jump_insn 73 72 0 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 10

;; ret = (int) ((long unsigned int) (1 << (int) (D.27602 + 4294967294)) & pmnc);

(insn 75 74 76 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 179)
        (plus:SI (reg:SI 133 [ D.27602 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 76 75 77 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 181)
        (const_int 1 [0x1])) -1 (nil))

(insn 77 76 78 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 180)
        (ashift:SI (reg:SI 181)
            (reg:SI 179))) -1 (nil))

(insn 78 77 0 arch/arm/kernel/perf_event_v7.c:788 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg:SI 180)
            (reg/v:SI 148 [ pmnc ]))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 81 80 82 269 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; printk (&"<3>hw perfevents: CPU%u checking wrong counter %d overflow status\n"[0], D.26798->cpu, D.27602);

(insn 83 82 84 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 182)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x11737a20>)) -1 (nil))

(insn 84 83 85 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 0 r0)
        (reg:SI 182)) -1 (nil))

(insn 85 84 86 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26798 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 86 85 87 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.27602 ])) -1 (nil))

(call_insn 87 86 0 arch/arm/kernel/perf_event_v7.c:790 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 12

;; 

(code_label 90 89 91 268 "" [0 uses])

(note 91 90 0 NOTE_INSN_BASIC_BLOCK)

;; if (ret == 0)

(insn 92 91 93 arch/arm/kernel/perf_event_v7.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 0 arch/arm/kernel/perf_event_v7.c:1083 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7098 [0x1bba])
        (nil)))

;; Generating RTL for gimple basic block 13

;; hwc = &event->hw;

(insn 95 94 0 arch/arm/kernel/perf_event_v7.c:1086 (set (reg/v/f:SI 142 [ hwc ])
        (plus:SI (reg/v/f:SI 143 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

;; armpmu_event_update (event, hwc, idx, 1);

(insn 96 95 97 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 97 96 98 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 98 97 99 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(insn 99 98 100 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) -1 (nil))

(call_insn 100 99 0 arch/arm/kernel/perf_event_v7.c:1087 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; data.period = event->hw.last_period;

(insn 101 100 102 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:SI 183)
        (const_int 296 [0x128])) -1 (nil))

(insn 102 101 103 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:DI 184)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ event ])
                (reg:SI 183)) [0 <variable>.hw.last_period+0 S8 A64])) -1 (nil))

(insn 103 102 0 arch/arm/kernel/perf_event_v7.c:1088 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 data.period+0 S8 A64])
        (reg:DI 184)) -1 (nil))

;; D.26014 = armpmu_event_set_period (event, hwc, idx);

(insn 104 103 105 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 105 104 106 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 106 105 107 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(call_insn 107 106 108 arch/arm/kernel/perf_event_v7.c:1089 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 108 107 0 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 151 [ D.26014 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.26014 == 0)

(insn 109 108 110 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26014 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 0 arch/arm/kernel/perf_event_v7.c:1089 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 14

;; D.26017 = perf_event_overflow (event, &data, regs);

(insn 112 111 113 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 185)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -80 [0xffffffffffffffb0]))) -1 (nil))

(insn 113 112 114 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 114 113 115 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 1 r1)
        (reg:SI 185)) -1 (nil))

(insn 115 114 116 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 2 r2)
        (reg/v/f:SI 146 [ regs ])) -1 (nil))

(call_insn 116 115 117 arch/arm/kernel/perf_event_v7.c:1092 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_event_overflow") [flags 0x41] <function_decl 0x113da480 perf_event_overflow>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 117 116 0 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 150 [ D.26017 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.26017 != 0)

(insn 118 117 119 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ D.26017 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 119 118 0 arch/arm/kernel/perf_event_v7.c:1092 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 15

;; armpmu->disable (hwc, idx);

(insn 121 120 122 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 186)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 122 121 123 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 187)
        (mem/f/c/i:SI (reg/f:SI 186) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 123 122 124 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 187)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 124 123 125 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 125 124 126 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(call_insn 126 125 0 arch/arm/kernel/perf_event_v7.c:1093 (parallel [
            (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 16

;; 

(code_label 127 126 128 266 "" [0 uses])

(note 128 127 0 NOTE_INSN_BASIC_BLOCK)

;; idx = idx + 1;

(insn 129 128 0 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (plus:SI (reg/v:SI 145 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 130 129 131 265 "" [0 uses])

(note 131 130 0 NOTE_INSN_BASIC_BLOCK)

;; D.26022 = armpmu->num_events;

(insn 132 131 133 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 133 132 134 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 190)
        (mem/f/c/i:SI (reg/f:SI 189) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 134 133 0 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:SI 149 [ D.26022 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 190)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

;; if (idx <= D.26022)

(insn 136 134 137 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (reg:SI 149 [ D.26022 ]))) -1 (nil))

(jump_insn 137 136 0 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))

;; Generating RTL for gimple basic block 18

;; irq_work_run ();

(call_insn 139 138 0 arch/arm/kernel/perf_event_v7.c:1103 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_work_run") [flags 0x41] <function_decl 0x113ba780 irq_work_run>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; D.25997 = 1;

(insn 140 139 0 arch/arm/kernel/perf_event_v7.c:1105 (set (reg:SI 153 [ D.25997 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 141 140 142 264 "" [0 uses])

(note 142 141 0 NOTE_INSN_BASIC_BLOCK)

;; return D.25997;

(insn 143 142 144 arch/arm/kernel/perf_event_v7.c:1106 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.25997 ])) -1 (nil))

(jump_insn 144 143 145 arch/arm/kernel/perf_event_v7.c:1106 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 145 144 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event_v7.c:1046 (set (reg/v:SI 155 [ irq_num ])
        (reg:SI 0 r0 [ irq_num ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event_v7.c:1046 (set (reg/v/f:SI 156 [ dev ])
        (reg:SI 1 r1 [ dev ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event_v7.c:941 (set (reg/v:SI 148 [ pmnc ])
        (asm_operands/v:SI ("mrc p15, 0, %0, c9, c12, 3") ("=r") 0 []
             [] 8926418)) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event_v7.c:945 (asm_operands/v ("mcr p15, 0, %0, c9, c12, 3") ("") 0 [
            (reg/v:SI 148 [ pmnc ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8926930) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event_v7.c:1061 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ pmnc ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/kernel/perf_event_v7.c:1061 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/perf_event_v7.c:1062 (set (reg:SI 153 [ D.25997 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 13 12 14 4 arch/arm/kernel/perf_event_v7.c:1062 (set (pc)
        (label_ref 141)) -1 (nil))
;; End of basic block 4 -> ( 20)

;; Succ edge  20 [100.0%] 

(barrier 14 13 15)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [61.0%] 
(code_label 15 14 16 5 263 "" [1 uses])

(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 157)
        (symbol_ref:SI ("__irq_regs") [flags 0xc0] <var_decl 0x1147ac60 __irq_regs>)) -1 (nil))

(insn 18 17 19 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v:SI 140 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 157)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8985755)) -1 (nil))

(insn 19 18 20 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 20 19 21 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/f:SI 158)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 21 20 22 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 22 21 23 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 23 22 24 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg:SI 159)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 24 23 25 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 161)
                    (const_int 4 [0x4]))
                (reg/f:SI 158)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 25 24 26 5 include/asm-generic/irq_regs.h:25 discrim 4 (set (reg/v/f:SI 146 [ regs ])
        (mem/f:SI (plus:SI (reg/v:SI 140 [ __ptr ])
                (reg:SI 162)) [0 S4 A32])) -1 (nil))

(insn 26 25 27 5 include/linux/perf_event.h:995 (set (reg:DI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 27 26 28 5 include/linux/perf_event.h:995 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 data.addr+0 S8 A64])
        (reg:DI 163)) -1 (nil))

(insn 28 27 29 5 include/linux/perf_event.h:996 (set (reg:SI 164)
        (const_int 0 [0x0])) -1 (nil))

(insn 29 28 30 5 include/linux/perf_event.h:996 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 data.raw+0 S4 A32])
        (reg:SI 164)) -1 (nil))

(insn 30 29 31 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) -1 (nil))

(insn 31 30 32 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v:SI 144 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 165)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8943066)) -1 (nil))

(insn 32 31 33 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 33 32 34 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/f:SI 166)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10b1cf60 __per_cpu_offset>)) -1 (nil))

(insn 34 33 35 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 168)
        (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 35 34 36 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 167)
        (and:SI (reg:SI 168)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 36 35 37 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 169)
        (mem/s/j:SI (plus:SI (reg:SI 167)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 37 36 38 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 169)
                    (const_int 4 [0x4]))
                (reg/f:SI 166)) [0 __per_cpu_offset S4 A32])) -1 (nil))

(insn 38 37 39 5 arch/arm/kernel/perf_event_v7.c:1071 (set (reg/v/f:SI 147 [ cpuc ])
        (plus:SI (reg/v:SI 144 [ __ptr ])
            (reg:SI 170))) -1 (nil))

(insn 39 38 40 5 arch/arm/kernel/perf_event_v7.c:1076 (set (reg/f:SI 152 [ D.26005 ])
        (plus:SI (reg/v/f:SI 147 [ cpuc ])
            (const_int 140 [0x8c]))) -1 (nil))

(insn 40 39 41 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 41 40 42 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 171)
        (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 42 41 43 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 135 [ D.26798 ])
        (and:SI (reg:SI 171)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 43 42 44 5 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 44 43 45 5 arch/arm/kernel/perf_event_v7.c:1072 (set (pc)
        (label_ref 130)) -1 (nil))
;; End of basic block 5 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 45 44 135)

;; Start of basic block ( 18) -> 6
;; Pred edge  18 [97.1%] 
(code_label 135 45 46 6 270 "" [1 uses])

(note 46 135 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 6 arch/arm/kernel/perf_event_v7.c:1045 (set (reg:SI 133 [ D.27602 ])
        (reg/v:SI 145 [ idx ])) -1 (nil))

(insn 48 47 49 6 arch/arm/kernel/perf_event_v7.c:1073 (set (reg:SI 172)
        (ashift:SI (reg:SI 133 [ D.27602 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 49 48 50 6 arch/arm/kernel/perf_event_v7.c:1073 (set (reg/v/f:SI 143 [ event ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ cpuc ])
                (reg:SI 172)) [0 <variable>.events S4 A32])) -1 (nil))

(insn 50 49 51 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 173)
        (ashiftrt:SI (reg/v:SI 145 [ idx ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 51 50 52 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 174)
        (ashift:SI (reg:SI 173)
            (const_int 2 [0x2]))) -1 (nil))

(insn 52 51 53 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 137 [ D.26786 ])
        (plus:SI (reg/f:SI 152 [ D.26005 ])
            (reg:SI 174))) -1 (nil))

(insn 53 52 54 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.26785 ])
        (mem/v:SI (reg/f:SI 137 [ D.26786 ]) [0 S4 A32])) -1 (nil))

(insn 54 53 55 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 175)
        (and:SI (reg/v:SI 145 [ idx ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 55 54 56 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 138 [ D.26785 ])
            (reg:SI 175))) -1 (nil))

(insn 56 55 57 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 177)
        (and:SI (reg:SI 176)
            (const_int 1 [0x1]))) -1 (nil))

(insn 57 56 58 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 6 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 17 7)

;; Succ edge  17 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 7 arch/arm/kernel/perf_event_v7.c:785 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 61 60 62 7 arch/arm/kernel/perf_event_v7.c:785 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 62 61 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 8 arch/arm/kernel/perf_event_v7.c:786 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg/v:SI 148 [ pmnc ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(jump_insn 64 63 65 8 arch/arm/kernel/perf_event_v7.c:786 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 8 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 65 64 66)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [72.0%] 
(code_label 66 65 67 9 267 "" [1 uses])

(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 9 arch/arm/kernel/perf_event_v7.c:787 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 69 68 70 9 arch/arm/kernel/perf_event_v7.c:787 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 9 -> ( 10 12)

;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:SI 178)
        (plus:SI (reg:SI 149 [ D.26022 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 72 71 73 10 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.27602 ])
            (reg:SI 178))) -1 (nil))

(jump_insn 73 72 74 10 arch/arm/kernel/perf_event_v7.c:787 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [100.0%]  (fallthru)
;; Succ edge  12 [0.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 11 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 179)
        (plus:SI (reg:SI 133 [ D.27602 ])
            (const_int -2 [0xfffffffffffffffe]))) -1 (nil))

(insn 76 75 77 11 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 181)
        (const_int 1 [0x1])) -1 (nil))

(insn 77 76 78 11 arch/arm/kernel/perf_event_v7.c:788 (set (reg:SI 180)
        (ashift:SI (reg:SI 181)
            (reg:SI 179))) -1 (nil))

(insn 78 77 79 11 arch/arm/kernel/perf_event_v7.c:788 (set (reg/v:SI 134 [ ret ])
        (and:SI (reg:SI 180)
            (reg/v:SI 148 [ pmnc ]))) -1 (nil))

(jump_insn 79 78 80 11 arch/arm/kernel/perf_event_v7.c:788 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 9 10) -> 12
;; Pred edge  9 [0.0%] 
;; Pred edge  10 [0.0%] 
(code_label 81 80 82 12 269 "" [2 uses])

(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 182)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x11737a20>)) -1 (nil))

(insn 84 83 85 12 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 0 r0)
        (reg:SI 182)) -1 (nil))

(insn 85 84 86 12 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26798 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) -1 (nil))

(insn 86 85 87 12 arch/arm/kernel/perf_event_v7.c:790 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.27602 ])) -1 (nil))

(call_insn 87 86 88 12 arch/arm/kernel/perf_event_v7.c:790 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 88 87 89 12 arch/arm/kernel/perf_event_v7.c:790 (set (pc)
        (label_ref 127)) -1 (nil))
;; End of basic block 12 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 89 88 90)

;; Start of basic block ( 8 11) -> 13
;; Pred edge  8 [100.0%] 
;; Pred edge  11 [100.0%] 
(code_label 90 89 91 13 268 "" [2 uses])

(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 13 arch/arm/kernel/perf_event_v7.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 94 13 arch/arm/kernel/perf_event_v7.c:1083 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7098 [0x1bba])
        (nil)))
;; End of basic block 13 -> ( 17 14)

;; Succ edge  17 [71.0%] 
;; Succ edge  14 [29.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [29.0%]  (fallthru)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 14 arch/arm/kernel/perf_event_v7.c:1086 (set (reg/v/f:SI 142 [ hwc ])
        (plus:SI (reg/v/f:SI 143 [ event ])
            (const_int 200 [0xc8]))) -1 (nil))

(insn 96 95 97 14 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 97 96 98 14 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 98 97 99 14 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(insn 99 98 100 14 arch/arm/kernel/perf_event_v7.c:1087 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) -1 (nil))

(call_insn 100 99 101 14 arch/arm/kernel/perf_event_v7.c:1087 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_update") [flags 0x3] <function_decl 0x114a1680 armpmu_event_update>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 101 100 102 14 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:SI 183)
        (const_int 296 [0x128])) -1 (nil))

(insn 102 101 103 14 arch/arm/kernel/perf_event_v7.c:1088 (set (reg:DI 184)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ event ])
                (reg:SI 183)) [0 <variable>.hw.last_period+0 S8 A64])) -1 (nil))

(insn 103 102 104 14 arch/arm/kernel/perf_event_v7.c:1088 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 data.period+0 S8 A64])
        (reg:DI 184)) -1 (nil))

(insn 104 103 105 14 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 105 104 106 14 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 1 r1)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 106 105 107 14 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(call_insn 107 106 108 14 arch/arm/kernel/perf_event_v7.c:1089 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("armpmu_event_set_period") [flags 0x3] <function_decl 0x114a1580 armpmu_event_set_period>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 108 107 109 14 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:SI 151 [ D.26014 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 109 108 110 14 arch/arm/kernel/perf_event_v7.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26014 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 111 14 arch/arm/kernel/perf_event_v7.c:1089 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 14 -> ( 17 15)

;; Succ edge  17 [71.0%] 
;; Succ edge  15 [29.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [29.0%]  (fallthru)
(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 185)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -80 [0xffffffffffffffb0]))) -1 (nil))

(insn 113 112 114 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ event ])) -1 (nil))

(insn 114 113 115 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 1 r1)
        (reg:SI 185)) -1 (nil))

(insn 115 114 116 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 2 r2)
        (reg/v/f:SI 146 [ regs ])) -1 (nil))

(call_insn 116 115 117 15 arch/arm/kernel/perf_event_v7.c:1092 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("perf_event_overflow") [flags 0x41] <function_decl 0x113da480 perf_event_overflow>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 117 116 118 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:SI 150 [ D.26017 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 118 117 119 15 arch/arm/kernel/perf_event_v7.c:1092 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150 [ D.26017 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 119 118 120 15 arch/arm/kernel/perf_event_v7.c:1092 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [29.0%]  (fallthru)
;; Succ edge  17 [71.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [29.0%]  (fallthru)
(note 120 119 121 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 16 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 186)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 122 121 123 16 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 187)
        (mem/f/c/i:SI (reg/f:SI 186) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 123 122 124 16 arch/arm/kernel/perf_event_v7.c:1093 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 187)
                (const_int 16 [0x10])) [0 <variable>.disable+0 S4 A64])) -1 (nil))

(insn 124 123 125 16 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hwc ])) -1 (nil))

(insn 125 124 126 16 arch/arm/kernel/perf_event_v7.c:1093 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ idx ])) -1 (nil))

(call_insn 126 125 127 16 arch/arm/kernel/perf_event_v7.c:1093 (parallel [
            (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 6 13 14 15 16 12) -> 17
;; Pred edge  6 [50.0%] 
;; Pred edge  13 [71.0%] 
;; Pred edge  14 [71.0%] 
;; Pred edge  15 [71.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 127 126 128 17 266 "" [5 uses])

(note 128 127 129 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 17 arch/arm/kernel/perf_event_v7.c:1072 (set (reg/v:SI 145 [ idx ])
        (plus:SI (reg/v:SI 145 [ idx ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 17) -> 18
;; Pred edge  5 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru,dfs_back)
(code_label 130 129 131 18 265 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 133 132 134 18 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg/f:SI 190)
        (mem/f/c/i:SI (reg/f:SI 189) [0 armpmu+0 S4 A32])) -1 (nil))

(insn 134 133 136 18 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:SI 149 [ D.26022 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 190)
                (const_int 56 [0x38])) [0 <variable>.num_events+0 S4 A64])) -1 (nil))

(insn 136 134 137 18 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ idx ])
            (reg:SI 149 [ D.26022 ]))) -1 (nil))

(jump_insn 137 136 138 18 arch/arm/kernel/perf_event_v7.c:1072 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))
;; End of basic block 18 -> ( 6 19)

;; Succ edge  6 [97.1%] 
;; Succ edge  19 [2.9%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [2.9%]  (fallthru)
(note 138 137 139 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(call_insn 139 138 140 19 arch/arm/kernel/perf_event_v7.c:1103 (parallel [
            (call (mem:SI (symbol_ref:SI ("irq_work_run") [flags 0x41] <function_decl 0x113ba780 irq_work_run>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 140 139 141 19 arch/arm/kernel/perf_event_v7.c:1105 (set (reg:SI 153 [ D.25997 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 4 19) -> 20
;; Pred edge  4 [100.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 141 140 142 20 264 "" [1 uses])

(note 142 141 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 20 arch/arm/kernel/perf_event_v7.c:1106 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.25997 ])) -1 (nil))

(jump_insn 144 143 145 20 arch/arm/kernel/perf_event_v7.c:1106 (set (pc)
        (label_ref 146)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 145 144 154)

;; Start of basic block () -> 21
(note 154 145 148 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 148 154 149 21 arch/arm/kernel/perf_event_v7.c:1106 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 149 148 150 21 arch/arm/kernel/perf_event_v7.c:1106 (clobber (reg:SI 154 [ <result> ])) -1 (nil))

(jump_insn 150 149 151 21 arch/arm/kernel/perf_event_v7.c:1106 (set (pc)
        (label_ref 152)) -1 (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 151 150 146)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [100.0%] 
(code_label 146 151 155 22 262 "" [1 uses])

(note 155 146 147 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 147 155 152 22 arch/arm/kernel/perf_event_v7.c:1106 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) -1 (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 21 22) -> 23
;; Pred edge  21 [100.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 152 147 156 23 271 "" [1 uses])

(note 156 152 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 153 156 0 23 arch/arm/kernel/perf_event_v7.c:1106 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 23 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_callchain_kernel (perf_callchain_kernel)[0:1362]

Partition 0: size 16 align 4
	fr, offset 0

;; Generating RTL for gimple basic block 2

;; fr.fp = regs->uregs[11];

(insn 7 6 8 arch/arm/kernel/perf_event.c:776 (set (reg:SI 135)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event.c:776 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 fr.fp+0 S4 A64])
        (reg:SI 135)) -1 (nil))

;; fr.sp = regs->uregs[13];

(insn 9 8 10 arch/arm/kernel/perf_event.c:777 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 10 9 0 arch/arm/kernel/perf_event.c:777 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 fr.sp+0 S4 A32])
        (reg:SI 136)) -1 (nil))

;; fr.lr = regs->uregs[14];

(insn 11 10 12 arch/arm/kernel/perf_event.c:778 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) -1 (nil))

(insn 12 11 0 arch/arm/kernel/perf_event.c:778 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 fr.lr+0 S4 A64])
        (reg:SI 137)) -1 (nil))

;; fr.pc = regs->uregs[15];

(insn 13 12 14 arch/arm/kernel/perf_event.c:779 (set (reg:SI 138)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 14 13 0 arch/arm/kernel/perf_event.c:779 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 fr.pc+0 S4 A32])
        (reg:SI 138)) -1 (nil))

;; walk_stackframe (&fr, callchain_trace, entry);

(insn 15 14 16 arch/arm/kernel/perf_event.c:780 (set (reg:SI 139)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 16 15 17 arch/arm/kernel/perf_event.c:780 (set (reg:SI 140)
        (symbol_ref:SI ("callchain_trace") [flags 0x3] <function_decl 0x11532700 callchain_trace>)) -1 (nil))

(insn 17 16 18 arch/arm/kernel/perf_event.c:780 (set (reg:SI 0 r0)
        (reg:SI 139)) -1 (nil))

(insn 18 17 19 arch/arm/kernel/perf_event.c:780 (set (reg:SI 1 r1)
        (reg:SI 140)) -1 (nil))

(insn 19 18 20 arch/arm/kernel/perf_event.c:780 (set (reg:SI 2 r2)
        (reg/v/f:SI 133 [ entry ])) -1 (nil))

(call_insn 20 19 0 arch/arm/kernel/perf_event.c:780 (parallel [
            (call (mem:SI (symbol_ref:SI ("walk_stackframe") [flags 0x41] <function_decl 0x1147bd00 walk_stackframe>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 133 [ entry ])
        (reg:SI 0 r0 [ entry ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:773 (set (reg/v/f:SI 134 [ regs ])
        (reg:SI 1 r1 [ regs ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:776 (set (reg:SI 135)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:776 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 fr.fp+0 S4 A64])
        (reg:SI 135)) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/perf_event.c:777 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/perf_event.c:777 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 fr.sp+0 S4 A32])
        (reg:SI 136)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/perf_event.c:778 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/perf_event.c:778 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 fr.lr+0 S4 A64])
        (reg:SI 137)) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/perf_event.c:779 (set (reg:SI 138)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/perf_event.c:779 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 fr.pc+0 S4 A32])
        (reg:SI 138)) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/perf_event.c:780 (set (reg:SI 139)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/perf_event.c:780 (set (reg:SI 140)
        (symbol_ref:SI ("callchain_trace") [flags 0x3] <function_decl 0x11532700 callchain_trace>)) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/perf_event.c:780 (set (reg:SI 0 r0)
        (reg:SI 139)) -1 (nil))

(insn 18 17 19 3 arch/arm/kernel/perf_event.c:780 (set (reg:SI 1 r1)
        (reg:SI 140)) -1 (nil))

(insn 19 18 20 3 arch/arm/kernel/perf_event.c:780 (set (reg:SI 2 r2)
        (reg/v/f:SI 133 [ entry ])) -1 (nil))

(call_insn 20 19 25 3 arch/arm/kernel/perf_event.c:780 (parallel [
            (call (mem:SI (symbol_ref:SI ("walk_stackframe") [flags 0x41] <function_decl 0x1147bd00 walk_stackframe>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
(note 25 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 22 25 23 4 arch/arm/kernel/perf_event.c:781 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 23 22 21)

;; Start of basic block () -> 5
(code_label 21 23 26 5 274 "" [0 uses])

(note 26 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 26 27 6 275 "" [1 uses])

(note 27 24 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function perf_callchain_user (perf_callchain_user)[0:1360]

Partition 0: size 12 align 4
	buftail, offset 0

;; Generating RTL for gimple basic block 2

;; tail.1206 = (struct frame_tail *) (regs->uregs[11] + -12);

(insn 7 6 8 arch/arm/kernel/perf_event.c:750 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 8 7 0 arch/arm/kernel/perf_event.c:750 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg:SI 148)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

;; sp.81 = sp;

(insn 9 8 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.26832 = (struct thread_info *) (sp.81 & 4294959104);

(insn 10 9 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149)
        (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 11 10 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 141 [ D.26832 ])
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; Generating RTL for gimple basic block 3

;; __asm__("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0" : "=&r" flag, "=&r" roksum, "=&r" roksum : "r" tail, "Ir" 12, "0" D.26832->addr_limit : "Ir" 12, "0" D.26832->addr_limit : "0" D.26832->addr_limit : "cc");

(insn 15 14 16 arch/arm/kernel/perf_event.c:727 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 141 [ D.26832 ])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 16 15 0 arch/arm/kernel/perf_event.c:727 (parallel [
            (set (reg/v:SI 139 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (set (reg/v:SI 140 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; tail.1208 = 0B;

(insn 17 16 0 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 133 [ tail.1208 ])
        (const_int 0 [0x0])) -1 (nil))

;; if (flag != 0)

(insn 18 17 19 arch/arm/kernel/perf_event.c:727 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 0 arch/arm/kernel/perf_event.c:727 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 4

;; tail = tail.1208;

(insn 21 20 0 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 133 [ tail.1208 ])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 24 23 25 280 "" [0 uses])

(note 25 24 0 NOTE_INSN_BASIC_BLOCK)

;; tail.1207 = tail;

(insn 26 25 0 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 134 [ tail.1207 ])
        (reg/v/f:SI 144 [ tail ])) -1 (nil))

;; D.26837 = __copy_from_user (&buftail, tail.1207, 12);

(insn 27 26 28 arch/arm/kernel/perf_event.c:729 (set (reg:SI 151)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 28 27 29 arch/arm/kernel/perf_event.c:729 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(insn 29 28 30 arch/arm/kernel/perf_event.c:729 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ tail.1207 ])) -1 (nil))

(insn 30 29 31 arch/arm/kernel/perf_event.c:729 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 31 30 32 arch/arm/kernel/perf_event.c:729 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x11466780 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 32 31 0 arch/arm/kernel/perf_event.c:729 (set (reg:SI 136 [ D.26837 ])
        (reg:SI 0 r0)) -1 (nil))

;; tail.1206 = 0B;

(insn 33 32 0 arch/arm/kernel/perf_event.c:730 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) -1 (nil))

;; if (D.26837 != 0)

(insn 34 33 35 arch/arm/kernel/perf_event.c:729 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26837 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 0 arch/arm/kernel/perf_event.c:729 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; D.26836 = buftail.lr;

(insn 37 36 0 arch/arm/kernel/perf_event.c:732 (set (reg:SI 137 [ D.26836 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0+8 S4 A32])) -1 (nil))

;; D.26828 = entry->nr;

(insn 38 37 0 include/linux/perf_event.h:1096 (set (reg:DI 143 [ D.26828 ])
        (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])) -1 (nil))
Failed to add probability note

;; if (D.26828 <= 254)

(insn 39 38 40 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 41 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 41 40 42 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 43 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (nil))

(insn 43 42 44 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 44 43 45 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 45 44 46 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 46 45 47 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (nil))

(jump_insn 47 46 48 include/linux/perf_event.h:1096 (set (pc)
        (label_ref 49)) -1 (nil))

(barrier 48 47 49)

(code_label 49 48 0 283 "" [0 uses])

;; Generating RTL for gimple basic block 7

;; entry->ip[D.26828] = (__u64) (u64) D.26836;

(insn 51 50 52 include/linux/perf_event.h:1097 (set (reg:SI 152)
        (plus:SI (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 52 51 53 include/linux/perf_event.h:1097 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 3 [0x3]))) -1 (nil))

(insn 53 52 54 include/linux/perf_event.h:1097 (set (reg/f:SI 154)
        (plus:SI (reg/v/f:SI 146 [ entry ])
            (reg:SI 153))) -1 (nil))

(insn 54 53 55 include/linux/perf_event.h:1097 (set (reg:DI 155)
        (zero_extend:DI (reg:SI 137 [ D.26836 ]))) -1 (nil))

(insn 55 54 0 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/f:SI 154) [0 <variable>.ip S8 A64])
        (reg:DI 155)) -1 (nil))

;; entry->nr = [plus_expr] D.26828 + 1;

(insn 56 55 57 include/linux/perf_event.h:1097 (set (reg:DI 156)
        (const_int 1 [0x1])) -1 (nil))

(insn 57 56 58 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 143 [ D.26828 ])
                    (reg:DI 156)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 58 57 0 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 157)) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 59 58 60 282 "" [0 uses])

(note 60 59 0 NOTE_INSN_BASIC_BLOCK)

;; D.26833 = buftail.fp;

(insn 61 60 0 arch/arm/kernel/perf_event.c:738 (set (reg/f:SI 138 [ D.26833 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0+0 S4 A32])) -1 (nil))

;; if (tail + 12 >= D.26833)

(insn 62 61 63 arch/arm/kernel/perf_event.c:738 (set (reg:SI 158)
        (plus:SI (reg/v/f:SI 144 [ tail ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 63 62 64 arch/arm/kernel/perf_event.c:738 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.26833 ])
            (reg:SI 158))) -1 (nil))

(jump_insn 64 63 0 arch/arm/kernel/perf_event.c:738 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; tail.1206 = 0B;

(insn 66 65 0 arch/arm/kernel/perf_event.c:739 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 69 68 70 284 "" [0 uses])

(note 70 69 0 NOTE_INSN_BASIC_BLOCK)

;; tail.1206 = D.26833 + -12;

(insn 71 70 0 arch/arm/kernel/perf_event.c:741 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg/f:SI 138 [ D.26833 ])
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 72 71 73 279 "" [0 uses])

(note 73 72 0 NOTE_INSN_BASIC_BLOCK)

;; D.26206 = entry->nr <= 254;

(insn 74 73 75 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 160)
        (const_int 0 [0x0])) -1 (nil))

(insn 75 74 76 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 76 75 77 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) -1 (nil))

(insn 77 76 78 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 79 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (nil))

(insn 79 78 80 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) -1 (nil))

(insn 80 79 81 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 82 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (nil))

(insn 82 81 83 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 163)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) -1 (nil))

(insn 83 82 84 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 84 83 85 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (nil))

(insn 85 84 86 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 164)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) -1 (nil))

(insn 86 85 87 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 87 86 88 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (nil))

(jump_insn 88 87 89 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (label_ref 90)) -1 (nil))

(barrier 89 88 90)

(code_label 90 89 91 286 "" [0 uses])

(insn 91 90 92 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 165)
        (const_int 1 [0x1])) -1 (nil))

(insn 92 91 93 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 165) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 93 92 94 285 "" [0 uses])

(insn 94 93 0 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 145 [ D.26206 ])
        (zero_extend:SI (reg:QI 159))) -1 (nil))

;; tail = tail.1206;

(insn 95 94 0 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 135 [ tail.1206 ])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 96 95 97 281 "" [0 uses])

(note 97 96 0 NOTE_INSN_BASIC_BLOCK)

;; if (tail != 0B & D.26206 != 0)

(insn 98 97 99 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ tail ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 99 98 100 arch/arm/kernel/perf_event.c:753 (set (reg:SI 167)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 101 arch/arm/kernel/perf_event.c:753 (set (reg:QI 166)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 101 100 102 arch/arm/kernel/perf_event.c:753 (set (reg:SI 168)
        (and:SI (reg:SI 145 [ D.26206 ])
            (subreg:SI (reg:QI 166) 0))) -1 (nil))

(insn 102 101 103 arch/arm/kernel/perf_event.c:753 (set (reg:QI 169)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 103 102 104 arch/arm/kernel/perf_event.c:753 (set (reg:SI 170)
        (zero_extend:SI (reg:QI 169))) -1 (nil))

(insn 104 103 105 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 0 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 13

;; if ((long unsigned int) tail & 3 == 0)

(insn 108 106 109 arch/arm/kernel/perf_event.c:753 (set (reg:SI 171)
        (and:SI (reg/v/f:SI 144 [ tail ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 109 108 110 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 0 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 14

;; 

(code_label 111 110 112 287 "" [0 uses])

(note 112 111 0 NOTE_INSN_BASIC_BLOCK)
Purged non-fallthru edges from bb 21
Predictions for insn 40 bb 6
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 42 bb 17
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 44 bb 18
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 46 bb 19
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 78 bb 11
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 81 bb 22
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 84 bb 23
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 87 bb 24
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/perf_event.c:746 (set (reg/v/f:SI 146 [ entry ])
        (reg:SI 0 r0 [ entry ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/perf_event.c:746 (set (reg/v/f:SI 147 [ regs ])
        (reg:SI 1 r1 [ regs ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/kernel/perf_event.c:750 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/perf_event.c:750 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg:SI 148)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.81 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 10 9 11 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149)
        (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 11 10 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 141 [ D.26832 ])
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.81 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(jump_insn 12 11 13 3 arch/arm/kernel/perf_event.c:752 (set (pc)
        (label_ref 72)) -1 (nil))
;; End of basic block 3 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 13 12 107)

;; Start of basic block ( 25) -> 4
;; Pred edge  25 [95.5%] 
(code_label 107 13 14 4 288 "" [1 uses])

(note 14 107 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/perf_event.c:727 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg/f:SI 141 [ D.26832 ])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) -1 (nil))

(insn 16 15 17 4 arch/arm/kernel/perf_event.c:727 (parallel [
            (set (reg/v:SI 139 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (set (reg/v:SI 140 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 144 [ tail ])
                        (const_int 12 [0xc])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8978803))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 17 16 18 4 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 133 [ tail.1208 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 18 17 19 4 arch/arm/kernel/perf_event.c:727 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ flag ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 19 18 20 4 arch/arm/kernel/perf_event.c:727 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [71.0%]  (fallthru,dfs_back)
;; Succ edge  6 [29.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [71.0%]  (fallthru,dfs_back)
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 133 [ tail.1208 ])) -1 (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/perf_event.c:728 (set (pc)
        (label_ref 96)) -1 (nil))
;; End of basic block 5 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 23 22 24)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [29.0%] 
(code_label 24 23 25 6 280 "" [1 uses])

(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 arch/arm/kernel/perf_event.c:728 (set (reg/v/f:SI 134 [ tail.1207 ])
        (reg/v/f:SI 144 [ tail ])) -1 (nil))

(insn 27 26 28 6 arch/arm/kernel/perf_event.c:729 (set (reg:SI 151)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 28 27 29 6 arch/arm/kernel/perf_event.c:729 (set (reg:SI 0 r0)
        (reg:SI 151)) -1 (nil))

(insn 29 28 30 6 arch/arm/kernel/perf_event.c:729 (set (reg:SI 1 r1)
        (reg/v/f:SI 134 [ tail.1207 ])) -1 (nil))

(insn 30 29 31 6 arch/arm/kernel/perf_event.c:729 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 31 30 32 6 arch/arm/kernel/perf_event.c:729 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x11466780 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 32 31 33 6 arch/arm/kernel/perf_event.c:729 (set (reg:SI 136 [ D.26837 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 33 32 34 6 arch/arm/kernel/perf_event.c:730 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 34 33 35 6 arch/arm/kernel/perf_event.c:729 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.26837 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 36 6 arch/arm/kernel/perf_event.c:729 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 17 7)

;; Succ edge  17 [50.0%]  (dfs_back)
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 7 arch/arm/kernel/perf_event.c:732 (set (reg:SI 137 [ D.26836 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0+8 S4 A32])) -1 (nil))

(insn 38 37 39 7 include/linux/perf_event.h:1096 (set (reg:DI 143 [ D.26828 ])
        (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])) -1 (nil))

(insn 39 38 40 7 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 118 7 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 14 8)

;; Succ edge  14 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 118 40 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 118 42 8 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 119 8 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 12 9)

;; Succ edge  12 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 119 42 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 119 44 9 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 44 43 120 9 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 14 10)

;; Succ edge  14 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 120 44 45 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 45 120 46 10 include/linux/perf_event.h:1096 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 46 45 121 10 include/linux/perf_event.h:1096 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [71.0%] 
;; Succ edge  11 [29.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [29.0%]  (fallthru)
(note 121 46 47 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn 47 121 48 11 include/linux/perf_event.h:1096 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 48 47 49)

;; Start of basic block ( 8 10 11) -> 12
;; Pred edge  8 [50.0%] 
;; Pred edge  10 [71.0%] 
;; Pred edge  11 [100.0%] 
(code_label 49 48 122 12 283 "" [3 uses])

(note 122 49 50 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [100.0%]  (fallthru)
(note 50 122 51 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 13 include/linux/perf_event.h:1097 (set (reg:SI 152)
        (plus:SI (subreg:SI (reg:DI 143 [ D.26828 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 52 51 53 13 include/linux/perf_event.h:1097 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 3 [0x3]))) -1 (nil))

(insn 53 52 54 13 include/linux/perf_event.h:1097 (set (reg/f:SI 154)
        (plus:SI (reg/v/f:SI 146 [ entry ])
            (reg:SI 153))) -1 (nil))

(insn 54 53 55 13 include/linux/perf_event.h:1097 (set (reg:DI 155)
        (zero_extend:DI (reg:SI 137 [ D.26836 ]))) -1 (nil))

(insn 55 54 56 13 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/f:SI 154) [0 <variable>.ip S8 A64])
        (reg:DI 155)) -1 (nil))

(insn 56 55 57 13 include/linux/perf_event.h:1097 (set (reg:DI 156)
        (const_int 1 [0x1])) -1 (nil))

(insn 57 56 58 13 include/linux/perf_event.h:1097 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 143 [ D.26828 ])
                    (reg:DI 156)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 58 57 59 13 include/linux/perf_event.h:1097 (set (mem/s/j:DI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S8 A64])
        (reg:DI 157)) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 7 9) -> 14
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  7 [50.0%] 
;; Pred edge  9 [50.0%] 
(code_label 59 58 60 14 282 "" [2 uses])

(note 60 59 61 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 14 arch/arm/kernel/perf_event.c:738 (set (reg/f:SI 138 [ D.26833 ])
        (mem/s/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0+0 S4 A32])) -1 (nil))

(insn 62 61 63 14 arch/arm/kernel/perf_event.c:738 (set (reg:SI 158)
        (plus:SI (reg/v/f:SI 144 [ tail ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 63 62 64 14 arch/arm/kernel/perf_event.c:738 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.26833 ])
            (reg:SI 158))) -1 (nil))

(jump_insn 64 63 65 14 arch/arm/kernel/perf_event.c:738 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 15 arch/arm/kernel/perf_event.c:739 (set (reg/v/f:SI 135 [ tail.1206 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 67 66 68 15 arch/arm/kernel/perf_event.c:739 (set (pc)
        (label_ref 72)) -1 (nil))
;; End of basic block 15 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 68 67 69)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [50.0%] 
(code_label 69 68 70 16 284 "" [1 uses])

(note 70 69 71 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 16 arch/arm/kernel/perf_event.c:741 (set (reg/v/f:SI 135 [ tail.1206 ])
        (plus:SI (reg/f:SI 138 [ D.26833 ])
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 3 6 16 15) -> 17
;; Pred edge  3 [100.0%] 
;; Pred edge  6 [50.0%]  (dfs_back)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%] 
(code_label 72 71 73 17 279 "" [3 uses])

(note 73 72 74 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 160)
        (const_int 0 [0x0])) -1 (nil))

(insn 75 74 76 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 76 75 77 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) -1 (nil))

(insn 77 76 78 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 123 17 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 23 18)

;; Succ edge  23 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 123 78 79 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 79 123 80 18 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ entry ])
                (const_int 4 [0x4])) [0 <variable>.nr+4 S4 A32])) -1 (nil))

(insn 80 79 81 18 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 124 18 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 22 19)

;; Succ edge  22 [50.0%] 
;; Succ edge  19 [50.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [50.0%]  (fallthru)
(note 124 81 82 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 82 124 83 19 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 163)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) -1 (nil))

(insn 83 82 84 19 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 84 83 125 19 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 23 20)

;; Succ edge  23 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 125 84 85 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 85 125 86 20 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 164)
        (mem/s/j:SI (reg/v/f:SI 146 [ entry ]) [0 <variable>.nr+0 S4 A64])) -1 (nil))

(insn 86 85 87 20 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 254 [0xfe]))) -1 (nil))

(jump_insn 87 86 126 20 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 20 -> ( 22 21)

;; Succ edge  22 [71.0%] 
;; Succ edge  21 [29.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [29.0%]  (fallthru)
(note 126 87 88 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(jump_insn 88 126 89 21 arch/arm/kernel/perf_event.c:752 discrim 1 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 89 88 90)

;; Start of basic block ( 18 20 21) -> 22
;; Pred edge  18 [50.0%] 
;; Pred edge  20 [71.0%] 
;; Pred edge  21 [100.0%] 
(code_label 90 89 127 22 286 "" [3 uses])

(note 127 90 91 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 91 127 92 22 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 165)
        (const_int 1 [0x1])) -1 (nil))

(insn 92 91 93 22 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 165) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 17 19 22) -> 23
;; Pred edge  17 [50.0%] 
;; Pred edge  19 [50.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 93 92 128 23 285 "" [2 uses])

(note 128 93 94 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 94 128 95 23 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg:SI 145 [ D.26206 ])
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 95 94 96 23 arch/arm/kernel/perf_event.c:752 discrim 1 (set (reg/v/f:SI 144 [ tail ])
        (reg/v/f:SI 135 [ tail.1206 ])) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 5) -> 24
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 96 95 97 24 281 "" [1 uses])

(note 97 96 98 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 24 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ tail ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 99 98 100 24 arch/arm/kernel/perf_event.c:753 (set (reg:SI 167)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 101 24 arch/arm/kernel/perf_event.c:753 (set (reg:QI 166)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 101 100 102 24 arch/arm/kernel/perf_event.c:753 (set (reg:SI 168)
        (and:SI (reg:SI 145 [ D.26206 ])
            (subreg:SI (reg:QI 166) 0))) -1 (nil))

(insn 102 101 103 24 arch/arm/kernel/perf_event.c:753 (set (reg:QI 169)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 103 102 104 24 arch/arm/kernel/perf_event.c:753 (set (reg:SI 170)
        (zero_extend:SI (reg:QI 169))) -1 (nil))

(insn 104 103 105 24 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 106 24 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [95.5%]  (fallthru)
;; Succ edge  26 [4.5%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [95.5%]  (fallthru)
(note 106 105 108 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 108 106 109 25 arch/arm/kernel/perf_event.c:753 (set (reg:SI 171)
        (and:SI (reg/v/f:SI 144 [ tail ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 109 108 110 25 arch/arm/kernel/perf_event.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 111 25 arch/arm/kernel/perf_event.c:753 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 25 -> ( 4 26)

;; Succ edge  4 [95.5%] 
;; Succ edge  26 [4.5%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [4.5%] 
;; Pred edge  25 [4.5%]  (fallthru)
(code_label 111 110 112 26 287 "" [1 uses])

(note 112 111 117 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [100.0%]  (fallthru)
(note 117 112 114 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 114 117 115 27 arch/arm/kernel/perf_event.c:755 (set (pc)
        (label_ref 116)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 115 114 113)

;; Start of basic block () -> 28
(code_label 113 115 129 28 278 "" [0 uses])

(note 129 113 116 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 27 28) -> 29
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 116 129 130 29 289 "" [1 uses])

(note 130 116 0 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 29 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

