Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Drew\Documents\altera_quartus\UART\uart_q.qsys --block-symbol-file --output-directory=C:\Users\Drew\Documents\altera_quartus\UART\uart_q --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART/uart_q.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_q.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: uart_q.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: uart_q.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Drew\Documents\altera_quartus\UART\uart_q.qsys --synthesis=VHDL --output-directory=C:\Users\Drew\Documents\altera_quartus\UART\uart_q\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART/uart_q.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_q.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: uart_q.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: uart_q.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: uart_q: Generating uart_q "uart_q" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "uart_q" instantiated altera_hps "hps_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: uart_q: Done "uart_q" with 5 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
