
pisca_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000417c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040417c  0040417c  0001417c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000874  20400000  00404184  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e0  20400874  004049f8  00020874  2**2
                  ALLOC
  4 .stack        00002004  20400954  00404ad8  00020874  2**0
                  ALLOC
  5 .heap         00000200  20402958  00406adc  00020874  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020874  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208a2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000bdd3  00000000  00000000  000208fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001d12  00000000  00000000  0002c6ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004253  00000000  00000000  0002e3e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000998  00000000  00000000  00032633  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009c0  00000000  00000000  00032fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001db4c  00000000  00000000  0003398b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009e18  00000000  00000000  000514d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a4f1  00000000  00000000  0005b2ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000020a8  00000000  00000000  000e57e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402958 	.word	0x20402958
  400004:	004008e5 	.word	0x004008e5
  400008:	004008e1 	.word	0x004008e1
  40000c:	004008e1 	.word	0x004008e1
  400010:	004008e1 	.word	0x004008e1
  400014:	004008e1 	.word	0x004008e1
  400018:	004008e1 	.word	0x004008e1
	...
  40002c:	004008e1 	.word	0x004008e1
  400030:	004008e1 	.word	0x004008e1
  400034:	00000000 	.word	0x00000000
  400038:	004008e1 	.word	0x004008e1
  40003c:	00400d69 	.word	0x00400d69
  400040:	004008e1 	.word	0x004008e1
  400044:	004008e1 	.word	0x004008e1
  400048:	004008e1 	.word	0x004008e1
  40004c:	004008e1 	.word	0x004008e1
  400050:	004008e1 	.word	0x004008e1
  400054:	004008e1 	.word	0x004008e1
  400058:	004008e1 	.word	0x004008e1
  40005c:	004008e1 	.word	0x004008e1
  400060:	004008e1 	.word	0x004008e1
  400064:	00000000 	.word	0x00000000
  400068:	00400539 	.word	0x00400539
  40006c:	0040054d 	.word	0x0040054d
  400070:	00400561 	.word	0x00400561
  400074:	004008e1 	.word	0x004008e1
  400078:	004008e1 	.word	0x004008e1
  40007c:	004008e1 	.word	0x004008e1
  400080:	00400575 	.word	0x00400575
  400084:	00400589 	.word	0x00400589
  400088:	004008e1 	.word	0x004008e1
  40008c:	004008e1 	.word	0x004008e1
  400090:	004008e1 	.word	0x004008e1
  400094:	004008e1 	.word	0x004008e1
  400098:	004008e1 	.word	0x004008e1
  40009c:	004008e1 	.word	0x004008e1
  4000a0:	004008e1 	.word	0x004008e1
  4000a4:	004008e1 	.word	0x004008e1
  4000a8:	004008e1 	.word	0x004008e1
  4000ac:	004008e1 	.word	0x004008e1
  4000b0:	004008e1 	.word	0x004008e1
  4000b4:	004008e1 	.word	0x004008e1
  4000b8:	004008e1 	.word	0x004008e1
  4000bc:	004008e1 	.word	0x004008e1
  4000c0:	004008e1 	.word	0x004008e1
  4000c4:	004008e1 	.word	0x004008e1
  4000c8:	004008e1 	.word	0x004008e1
  4000cc:	004008e1 	.word	0x004008e1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004008e1 	.word	0x004008e1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004008e1 	.word	0x004008e1
  4000e0:	004008e1 	.word	0x004008e1
  4000e4:	004008e1 	.word	0x004008e1
  4000e8:	004008e1 	.word	0x004008e1
  4000ec:	004008e1 	.word	0x004008e1
  4000f0:	004008e1 	.word	0x004008e1
  4000f4:	004008e1 	.word	0x004008e1
  4000f8:	004008e1 	.word	0x004008e1
  4000fc:	004008e1 	.word	0x004008e1
  400100:	004008e1 	.word	0x004008e1
  400104:	004008e1 	.word	0x004008e1
  400108:	004008e1 	.word	0x004008e1
  40010c:	004008e1 	.word	0x004008e1
  400110:	004008e1 	.word	0x004008e1
	...
  400120:	004008e1 	.word	0x004008e1
  400124:	004008e1 	.word	0x004008e1
  400128:	004008e1 	.word	0x004008e1
  40012c:	004008e1 	.word	0x004008e1
  400130:	004008e1 	.word	0x004008e1
  400134:	00000000 	.word	0x00000000
  400138:	004008e1 	.word	0x004008e1
  40013c:	004008e1 	.word	0x004008e1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400874 	.word	0x20400874
  40015c:	00000000 	.word	0x00000000
  400160:	00404184 	.word	0x00404184

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400878 	.word	0x20400878
  400190:	00404184 	.word	0x00404184
  400194:	00404184 	.word	0x00404184
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	00400ad1 	.word	0x00400ad1
  4001e8:	004006c5 	.word	0x004006c5
  4001ec:	00400719 	.word	0x00400719
  4001f0:	00400729 	.word	0x00400729
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	00400739 	.word	0x00400739
  400200:	00400621 	.word	0x00400621
  400204:	0040065d 	.word	0x0040065d
  400208:	004009c1 	.word	0x004009c1

0040020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40020c:	b990      	cbnz	r0, 400234 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40020e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400212:	460c      	mov	r4, r1
  400214:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400216:	2a00      	cmp	r2, #0
  400218:	dd0f      	ble.n	40023a <_read+0x2e>
  40021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40021c:	4e08      	ldr	r6, [pc, #32]	; (400240 <_read+0x34>)
  40021e:	4d09      	ldr	r5, [pc, #36]	; (400244 <_read+0x38>)
  400220:	6830      	ldr	r0, [r6, #0]
  400222:	4621      	mov	r1, r4
  400224:	682b      	ldr	r3, [r5, #0]
  400226:	4798      	blx	r3
		ptr++;
  400228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40022a:	42a7      	cmp	r7, r4
  40022c:	d1f8      	bne.n	400220 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40022e:	4640      	mov	r0, r8
  400230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400234:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400238:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40023a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400240:	2040094c 	.word	0x2040094c
  400244:	20400944 	.word	0x20400944

00400248 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400248:	3801      	subs	r0, #1
  40024a:	2802      	cmp	r0, #2
  40024c:	d815      	bhi.n	40027a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400252:	460e      	mov	r6, r1
  400254:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400256:	b19a      	cbz	r2, 400280 <_write+0x38>
  400258:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40025a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400294 <_write+0x4c>
  40025e:	4f0c      	ldr	r7, [pc, #48]	; (400290 <_write+0x48>)
  400260:	f8d8 0000 	ldr.w	r0, [r8]
  400264:	f815 1b01 	ldrb.w	r1, [r5], #1
  400268:	683b      	ldr	r3, [r7, #0]
  40026a:	4798      	blx	r3
  40026c:	2800      	cmp	r0, #0
  40026e:	db0a      	blt.n	400286 <_write+0x3e>
  400270:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400272:	3c01      	subs	r4, #1
  400274:	d1f4      	bne.n	400260 <_write+0x18>
  400276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40027a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40027e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400280:	2000      	movs	r0, #0
  400282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400286:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40028e:	bf00      	nop
  400290:	20400948 	.word	0x20400948
  400294:	2040094c 	.word	0x2040094c

00400298 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40029a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40029e:	4b57      	ldr	r3, [pc, #348]	; (4003fc <board_init+0x164>)
  4002a0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002a2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002a6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002aa:	4b55      	ldr	r3, [pc, #340]	; (400400 <board_init+0x168>)
  4002ac:	2200      	movs	r2, #0
  4002ae:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002b2:	695a      	ldr	r2, [r3, #20]
  4002b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002b8:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ba:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002be:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002c2:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002c6:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002ca:	f006 0707 	and.w	r7, r6, #7
  4002ce:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002d0:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002d4:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4002d8:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002dc:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4002e0:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4002e2:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4002e4:	fa05 f107 	lsl.w	r1, r5, r7
  4002e8:	fa03 f200 	lsl.w	r2, r3, r0
  4002ec:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  4002ee:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  4002f2:	3b01      	subs	r3, #1
  4002f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002f8:	d1f6      	bne.n	4002e8 <board_init+0x50>
        } while(sets--);
  4002fa:	3d01      	subs	r5, #1
  4002fc:	f1b5 3fff 	cmp.w	r5, #4294967295
  400300:	d1ef      	bne.n	4002e2 <board_init+0x4a>
  400302:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400306:	4b3e      	ldr	r3, [pc, #248]	; (400400 <board_init+0x168>)
  400308:	695a      	ldr	r2, [r3, #20]
  40030a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40030e:	615a      	str	r2, [r3, #20]
  400310:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400314:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400318:	4a3a      	ldr	r2, [pc, #232]	; (400404 <board_init+0x16c>)
  40031a:	493b      	ldr	r1, [pc, #236]	; (400408 <board_init+0x170>)
  40031c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40031e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400322:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400324:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400328:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40032c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400330:	f022 0201 	bic.w	r2, r2, #1
  400334:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400338:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40033c:	f022 0201 	bic.w	r2, r2, #1
  400340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400344:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400348:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40034c:	200a      	movs	r0, #10
  40034e:	4c2f      	ldr	r4, [pc, #188]	; (40040c <board_init+0x174>)
  400350:	47a0      	blx	r4
  400352:	200b      	movs	r0, #11
  400354:	47a0      	blx	r4
  400356:	200c      	movs	r0, #12
  400358:	47a0      	blx	r4
  40035a:	2010      	movs	r0, #16
  40035c:	47a0      	blx	r4
  40035e:	2011      	movs	r0, #17
  400360:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400362:	4b2b      	ldr	r3, [pc, #172]	; (400410 <board_init+0x178>)
  400364:	f44f 7280 	mov.w	r2, #256	; 0x100
  400368:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40036a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40036e:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400370:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400374:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400378:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40037a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40037e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400380:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400384:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400386:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40038c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40038e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400392:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400394:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400396:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40039a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40039c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003ac:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003b4:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003ba:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003bc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c0:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003c2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c8:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ca:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003cc:	4a11      	ldr	r2, [pc, #68]	; (400414 <board_init+0x17c>)
  4003ce:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003d2:	f043 0310 	orr.w	r3, r3, #16
  4003d6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003da:	4b0f      	ldr	r3, [pc, #60]	; (400418 <board_init+0x180>)
  4003dc:	2210      	movs	r2, #16
  4003de:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003e4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003e6:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4003ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003ee:	4311      	orrs	r1, r2
  4003f0:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4003f2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003f4:	4311      	orrs	r1, r2
  4003f6:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003f8:	605a      	str	r2, [r3, #4]
  4003fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003fc:	400e1850 	.word	0x400e1850
  400400:	e000ed00 	.word	0xe000ed00
  400404:	400e0c00 	.word	0x400e0c00
  400408:	5a00080c 	.word	0x5a00080c
  40040c:	00400749 	.word	0x00400749
  400410:	400e1200 	.word	0x400e1200
  400414:	40088000 	.word	0x40088000
  400418:	400e1000 	.word	0x400e1000

0040041c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40041c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400420:	0052      	lsls	r2, r2, #1
  400422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400426:	fbb3 f2f2 	udiv	r2, r3, r2
  40042a:	3a01      	subs	r2, #1
  40042c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400430:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400434:	4770      	bx	lr
  400436:	bf00      	nop

00400438 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400438:	f012 0f10 	tst.w	r2, #16
  40043c:	d012      	beq.n	400464 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40043e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400442:	f012 0f20 	tst.w	r2, #32
  400446:	d002      	beq.n	40044e <pio_configure_interrupt+0x16>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400448:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  40044c:	e001      	b.n	400452 <pio_configure_interrupt+0x1a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40044e:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400452:	f012 0f40 	tst.w	r2, #64	; 0x40
  400456:	d002      	beq.n	40045e <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400458:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40045c:	4770      	bx	lr
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40045e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400462:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400464:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400468:	4770      	bx	lr
  40046a:	bf00      	nop

0040046c <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  40046c:	6401      	str	r1, [r0, #64]	; 0x40
  40046e:	4770      	bx	lr

00400470 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400470:	6441      	str	r1, [r0, #68]	; 0x44
  400472:	4770      	bx	lr

00400474 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400474:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400476:	4770      	bx	lr

00400478 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400478:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40047a:	4770      	bx	lr

0040047c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40047c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400480:	4604      	mov	r4, r0
  400482:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400484:	4b0e      	ldr	r3, [pc, #56]	; (4004c0 <pio_handler_process+0x44>)
  400486:	4798      	blx	r3
  400488:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40048a:	4620      	mov	r0, r4
  40048c:	4b0d      	ldr	r3, [pc, #52]	; (4004c4 <pio_handler_process+0x48>)
  40048e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400490:	4005      	ands	r5, r0
  400492:	d013      	beq.n	4004bc <pio_handler_process+0x40>
  400494:	4c0c      	ldr	r4, [pc, #48]	; (4004c8 <pio_handler_process+0x4c>)
  400496:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40049a:	6823      	ldr	r3, [r4, #0]
  40049c:	4543      	cmp	r3, r8
  40049e:	d108      	bne.n	4004b2 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4004a0:	6861      	ldr	r1, [r4, #4]
  4004a2:	4229      	tst	r1, r5
  4004a4:	d005      	beq.n	4004b2 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004a6:	68e3      	ldr	r3, [r4, #12]
  4004a8:	4640      	mov	r0, r8
  4004aa:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4004ac:	6863      	ldr	r3, [r4, #4]
  4004ae:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4004b2:	42b4      	cmp	r4, r6
  4004b4:	d002      	beq.n	4004bc <pio_handler_process+0x40>
  4004b6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4004b8:	2d00      	cmp	r5, #0
  4004ba:	d1ee      	bne.n	40049a <pio_handler_process+0x1e>
  4004bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004c0:	00400475 	.word	0x00400475
  4004c4:	00400479 	.word	0x00400479
  4004c8:	20400894 	.word	0x20400894

004004cc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4004ce:	4c17      	ldr	r4, [pc, #92]	; (40052c <pio_handler_set+0x60>)
  4004d0:	6826      	ldr	r6, [r4, #0]
  4004d2:	2e06      	cmp	r6, #6
  4004d4:	d828      	bhi.n	400528 <pio_handler_set+0x5c>
  4004d6:	f04f 0c00 	mov.w	ip, #0
  4004da:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4004dc:	4f14      	ldr	r7, [pc, #80]	; (400530 <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  4004de:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4004e0:	0125      	lsls	r5, r4, #4
  4004e2:	597d      	ldr	r5, [r7, r5]
  4004e4:	428d      	cmp	r5, r1
  4004e6:	d104      	bne.n	4004f2 <pio_handler_set+0x26>
  4004e8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4004ec:	686d      	ldr	r5, [r5, #4]
  4004ee:	4295      	cmp	r5, r2
  4004f0:	d004      	beq.n	4004fc <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4004f2:	3401      	adds	r4, #1
  4004f4:	b2e4      	uxtb	r4, r4
  4004f6:	46a4      	mov	ip, r4
  4004f8:	42a6      	cmp	r6, r4
  4004fa:	d2f0      	bcs.n	4004de <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4004fc:	4d0c      	ldr	r5, [pc, #48]	; (400530 <pio_handler_set+0x64>)
  4004fe:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400502:	eb05 040e 	add.w	r4, r5, lr
  400506:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40050a:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40050c:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40050e:	9906      	ldr	r1, [sp, #24]
  400510:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400512:	3601      	adds	r6, #1
  400514:	4566      	cmp	r6, ip
  400516:	d101      	bne.n	40051c <pio_handler_set+0x50>
		gs_ul_nb_sources++;
  400518:	4904      	ldr	r1, [pc, #16]	; (40052c <pio_handler_set+0x60>)
  40051a:	600e      	str	r6, [r1, #0]
  40051c:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40051e:	461a      	mov	r2, r3
  400520:	4b04      	ldr	r3, [pc, #16]	; (400534 <pio_handler_set+0x68>)
  400522:	4798      	blx	r3

	return 0;
  400524:	2000      	movs	r0, #0
  400526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400528:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40052a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40052c:	20400890 	.word	0x20400890
  400530:	20400894 	.word	0x20400894
  400534:	00400439 	.word	0x00400439

00400538 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400538:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40053a:	210a      	movs	r1, #10
  40053c:	4801      	ldr	r0, [pc, #4]	; (400544 <PIOA_Handler+0xc>)
  40053e:	4b02      	ldr	r3, [pc, #8]	; (400548 <PIOA_Handler+0x10>)
  400540:	4798      	blx	r3
  400542:	bd08      	pop	{r3, pc}
  400544:	400e0e00 	.word	0x400e0e00
  400548:	0040047d 	.word	0x0040047d

0040054c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40054c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40054e:	210b      	movs	r1, #11
  400550:	4801      	ldr	r0, [pc, #4]	; (400558 <PIOB_Handler+0xc>)
  400552:	4b02      	ldr	r3, [pc, #8]	; (40055c <PIOB_Handler+0x10>)
  400554:	4798      	blx	r3
  400556:	bd08      	pop	{r3, pc}
  400558:	400e1000 	.word	0x400e1000
  40055c:	0040047d 	.word	0x0040047d

00400560 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400560:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400562:	210c      	movs	r1, #12
  400564:	4801      	ldr	r0, [pc, #4]	; (40056c <PIOC_Handler+0xc>)
  400566:	4b02      	ldr	r3, [pc, #8]	; (400570 <PIOC_Handler+0x10>)
  400568:	4798      	blx	r3
  40056a:	bd08      	pop	{r3, pc}
  40056c:	400e1200 	.word	0x400e1200
  400570:	0040047d 	.word	0x0040047d

00400574 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400574:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400576:	2110      	movs	r1, #16
  400578:	4801      	ldr	r0, [pc, #4]	; (400580 <PIOD_Handler+0xc>)
  40057a:	4b02      	ldr	r3, [pc, #8]	; (400584 <PIOD_Handler+0x10>)
  40057c:	4798      	blx	r3
  40057e:	bd08      	pop	{r3, pc}
  400580:	400e1400 	.word	0x400e1400
  400584:	0040047d 	.word	0x0040047d

00400588 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400588:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40058a:	2111      	movs	r1, #17
  40058c:	4801      	ldr	r0, [pc, #4]	; (400594 <PIOE_Handler+0xc>)
  40058e:	4b02      	ldr	r3, [pc, #8]	; (400598 <PIOE_Handler+0x10>)
  400590:	4798      	blx	r3
  400592:	bd08      	pop	{r3, pc}
  400594:	400e1600 	.word	0x400e1600
  400598:	0040047d 	.word	0x0040047d

0040059c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  40059c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40059e:	4606      	mov	r6, r0
  4005a0:	460d      	mov	r5, r1
  4005a2:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4005a4:	4b17      	ldr	r3, [pc, #92]	; (400604 <pio_handler_set_priority+0x68>)
  4005a6:	4798      	blx	r3
  4005a8:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4005aa:	f04f 31ff 	mov.w	r1, #4294967295
  4005ae:	4630      	mov	r0, r6
  4005b0:	4b15      	ldr	r3, [pc, #84]	; (400608 <pio_handler_set_priority+0x6c>)
  4005b2:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4005b4:	4630      	mov	r0, r6
  4005b6:	4b15      	ldr	r3, [pc, #84]	; (40060c <pio_handler_set_priority+0x70>)
  4005b8:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4005ba:	fa5f fe85 	uxtb.w	lr, r5
  4005be:	f00e 031f 	and.w	r3, lr, #31
  4005c2:	2201      	movs	r2, #1
  4005c4:	fa02 f303 	lsl.w	r3, r2, r3
  4005c8:	0968      	lsrs	r0, r5, #5
  4005ca:	4911      	ldr	r1, [pc, #68]	; (400610 <pio_handler_set_priority+0x74>)
  4005cc:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  4005d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4005d4:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4005d8:	2d00      	cmp	r5, #0
  4005da:	da07      	bge.n	4005ec <pio_handler_set_priority+0x50>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4005dc:	f00e 0e0f 	and.w	lr, lr, #15
  4005e0:	0164      	lsls	r4, r4, #5
  4005e2:	b2e4      	uxtb	r4, r4
  4005e4:	4a0b      	ldr	r2, [pc, #44]	; (400614 <pio_handler_set_priority+0x78>)
  4005e6:	f802 400e 	strb.w	r4, [r2, lr]
  4005ea:	e003      	b.n	4005f4 <pio_handler_set_priority+0x58>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4005ec:	0164      	lsls	r4, r4, #5
  4005ee:	b2e4      	uxtb	r4, r4
  4005f0:	4a09      	ldr	r2, [pc, #36]	; (400618 <pio_handler_set_priority+0x7c>)
  4005f2:	5554      	strb	r4, [r2, r5]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4005f4:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4005f8:	4639      	mov	r1, r7
  4005fa:	4630      	mov	r0, r6
  4005fc:	4b07      	ldr	r3, [pc, #28]	; (40061c <pio_handler_set_priority+0x80>)
  4005fe:	4798      	blx	r3
  400600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400602:	bf00      	nop
  400604:	00400479 	.word	0x00400479
  400608:	00400471 	.word	0x00400471
  40060c:	00400475 	.word	0x00400475
  400610:	e000e100 	.word	0xe000e100
  400614:	e000ed14 	.word	0xe000ed14
  400618:	e000e400 	.word	0xe000e400
  40061c:	0040046d 	.word	0x0040046d

00400620 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400620:	2803      	cmp	r0, #3
  400622:	d007      	beq.n	400634 <pmc_mck_set_division+0x14>
  400624:	2804      	cmp	r0, #4
  400626:	d008      	beq.n	40063a <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400628:	2802      	cmp	r0, #2
  40062a:	bf0c      	ite	eq
  40062c:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400630:	2200      	movne	r2, #0
  400632:	e004      	b.n	40063e <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400634:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400638:	e001      	b.n	40063e <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40063a:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40063e:	4906      	ldr	r1, [pc, #24]	; (400658 <pmc_mck_set_division+0x38>)
  400640:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400646:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400648:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40064a:	460a      	mov	r2, r1
  40064c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40064e:	f013 0f08 	tst.w	r3, #8
  400652:	d0fb      	beq.n	40064c <pmc_mck_set_division+0x2c>
}
  400654:	4770      	bx	lr
  400656:	bf00      	nop
  400658:	400e0600 	.word	0x400e0600

0040065c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40065c:	4a18      	ldr	r2, [pc, #96]	; (4006c0 <pmc_switch_mck_to_pllack+0x64>)
  40065e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400664:	4318      	orrs	r0, r3
  400666:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400668:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40066a:	f013 0f08 	tst.w	r3, #8
  40066e:	d003      	beq.n	400678 <pmc_switch_mck_to_pllack+0x1c>
  400670:	e009      	b.n	400686 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400672:	3b01      	subs	r3, #1
  400674:	d103      	bne.n	40067e <pmc_switch_mck_to_pllack+0x22>
  400676:	e01e      	b.n	4006b6 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400678:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40067c:	4910      	ldr	r1, [pc, #64]	; (4006c0 <pmc_switch_mck_to_pllack+0x64>)
  40067e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400680:	f012 0f08 	tst.w	r2, #8
  400684:	d0f5      	beq.n	400672 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400686:	4a0e      	ldr	r2, [pc, #56]	; (4006c0 <pmc_switch_mck_to_pllack+0x64>)
  400688:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40068a:	f023 0303 	bic.w	r3, r3, #3
  40068e:	f043 0302 	orr.w	r3, r3, #2
  400692:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400694:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400696:	f010 0008 	ands.w	r0, r0, #8
  40069a:	d004      	beq.n	4006a6 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40069c:	2000      	movs	r0, #0
  40069e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006a0:	3b01      	subs	r3, #1
  4006a2:	d103      	bne.n	4006ac <pmc_switch_mck_to_pllack+0x50>
  4006a4:	e009      	b.n	4006ba <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4006aa:	4905      	ldr	r1, [pc, #20]	; (4006c0 <pmc_switch_mck_to_pllack+0x64>)
  4006ac:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006ae:	f012 0f08 	tst.w	r2, #8
  4006b2:	d0f5      	beq.n	4006a0 <pmc_switch_mck_to_pllack+0x44>
  4006b4:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4006b6:	2001      	movs	r0, #1
  4006b8:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4006ba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4006bc:	4770      	bx	lr
  4006be:	bf00      	nop
  4006c0:	400e0600 	.word	0x400e0600

004006c4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4006c4:	b138      	cbz	r0, 4006d6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006c6:	490e      	ldr	r1, [pc, #56]	; (400700 <pmc_switch_mainck_to_xtal+0x3c>)
  4006c8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4006ca:	4a0e      	ldr	r2, [pc, #56]	; (400704 <pmc_switch_mainck_to_xtal+0x40>)
  4006cc:	401a      	ands	r2, r3
  4006ce:	4b0e      	ldr	r3, [pc, #56]	; (400708 <pmc_switch_mainck_to_xtal+0x44>)
  4006d0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006d2:	620b      	str	r3, [r1, #32]
  4006d4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006d6:	480a      	ldr	r0, [pc, #40]	; (400700 <pmc_switch_mainck_to_xtal+0x3c>)
  4006d8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006da:	0209      	lsls	r1, r1, #8
  4006dc:	b289      	uxth	r1, r1
  4006de:	4a0b      	ldr	r2, [pc, #44]	; (40070c <pmc_switch_mainck_to_xtal+0x48>)
  4006e0:	401a      	ands	r2, r3
  4006e2:	4b0b      	ldr	r3, [pc, #44]	; (400710 <pmc_switch_mainck_to_xtal+0x4c>)
  4006e4:	4313      	orrs	r3, r2
  4006e6:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006e8:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006ea:	4602      	mov	r2, r0
  4006ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006ee:	f013 0f01 	tst.w	r3, #1
  4006f2:	d0fb      	beq.n	4006ec <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006f4:	4a02      	ldr	r2, [pc, #8]	; (400700 <pmc_switch_mainck_to_xtal+0x3c>)
  4006f6:	6a11      	ldr	r1, [r2, #32]
  4006f8:	4b06      	ldr	r3, [pc, #24]	; (400714 <pmc_switch_mainck_to_xtal+0x50>)
  4006fa:	430b      	orrs	r3, r1
  4006fc:	6213      	str	r3, [r2, #32]
  4006fe:	4770      	bx	lr
  400700:	400e0600 	.word	0x400e0600
  400704:	fec8fffc 	.word	0xfec8fffc
  400708:	01370002 	.word	0x01370002
  40070c:	ffc8fffc 	.word	0xffc8fffc
  400710:	00370001 	.word	0x00370001
  400714:	01370000 	.word	0x01370000

00400718 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400718:	4b02      	ldr	r3, [pc, #8]	; (400724 <pmc_osc_is_ready_mainck+0xc>)
  40071a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40071c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	400e0600 	.word	0x400e0600

00400728 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400728:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40072c:	4b01      	ldr	r3, [pc, #4]	; (400734 <pmc_disable_pllack+0xc>)
  40072e:	629a      	str	r2, [r3, #40]	; 0x28
  400730:	4770      	bx	lr
  400732:	bf00      	nop
  400734:	400e0600 	.word	0x400e0600

00400738 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400738:	4b02      	ldr	r3, [pc, #8]	; (400744 <pmc_is_locked_pllack+0xc>)
  40073a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40073c:	f000 0002 	and.w	r0, r0, #2
  400740:	4770      	bx	lr
  400742:	bf00      	nop
  400744:	400e0600 	.word	0x400e0600

00400748 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400748:	283f      	cmp	r0, #63	; 0x3f
  40074a:	d81e      	bhi.n	40078a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40074c:	281f      	cmp	r0, #31
  40074e:	d80c      	bhi.n	40076a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400750:	4b11      	ldr	r3, [pc, #68]	; (400798 <pmc_enable_periph_clk+0x50>)
  400752:	699a      	ldr	r2, [r3, #24]
  400754:	2301      	movs	r3, #1
  400756:	4083      	lsls	r3, r0
  400758:	4393      	bics	r3, r2
  40075a:	d018      	beq.n	40078e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40075c:	2301      	movs	r3, #1
  40075e:	fa03 f000 	lsl.w	r0, r3, r0
  400762:	4b0d      	ldr	r3, [pc, #52]	; (400798 <pmc_enable_periph_clk+0x50>)
  400764:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400766:	2000      	movs	r0, #0
  400768:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40076a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40076c:	4b0a      	ldr	r3, [pc, #40]	; (400798 <pmc_enable_periph_clk+0x50>)
  40076e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400772:	2301      	movs	r3, #1
  400774:	4083      	lsls	r3, r0
  400776:	4393      	bics	r3, r2
  400778:	d00b      	beq.n	400792 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40077a:	2301      	movs	r3, #1
  40077c:	fa03 f000 	lsl.w	r0, r3, r0
  400780:	4b05      	ldr	r3, [pc, #20]	; (400798 <pmc_enable_periph_clk+0x50>)
  400782:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400786:	2000      	movs	r0, #0
  400788:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40078a:	2001      	movs	r0, #1
  40078c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40078e:	2000      	movs	r0, #0
  400790:	4770      	bx	lr
  400792:	2000      	movs	r0, #0
}
  400794:	4770      	bx	lr
  400796:	bf00      	nop
  400798:	400e0600 	.word	0x400e0600

0040079c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40079c:	6943      	ldr	r3, [r0, #20]
  40079e:	f013 0f02 	tst.w	r3, #2
  4007a2:	d002      	beq.n	4007aa <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007a4:	61c1      	str	r1, [r0, #28]
	return 0;
  4007a6:	2000      	movs	r0, #0
  4007a8:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007aa:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007ac:	4770      	bx	lr
  4007ae:	bf00      	nop

004007b0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007b0:	6943      	ldr	r3, [r0, #20]
  4007b2:	f013 0f01 	tst.w	r3, #1
  4007b6:	d003      	beq.n	4007c0 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007b8:	6983      	ldr	r3, [r0, #24]
  4007ba:	700b      	strb	r3, [r1, #0]
	return 0;
  4007bc:	2000      	movs	r0, #0
  4007be:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007c0:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4007c2:	4770      	bx	lr

004007c4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4007c4:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4007c6:	010c      	lsls	r4, r1, #4
  4007c8:	4294      	cmp	r4, r2
  4007ca:	d90f      	bls.n	4007ec <usart_set_async_baudrate+0x28>
  4007cc:	e01a      	b.n	400804 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4007ce:	6841      	ldr	r1, [r0, #4]
  4007d0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4007d4:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4007d6:	0412      	lsls	r2, r2, #16
  4007d8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4007dc:	431a      	orrs	r2, r3
  4007de:	6202      	str	r2, [r0, #32]

	return 0;
  4007e0:	2000      	movs	r0, #0
  4007e2:	e01c      	b.n	40081e <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4007e4:	2001      	movs	r0, #1
  4007e6:	e01a      	b.n	40081e <usart_set_async_baudrate+0x5a>
  4007e8:	2001      	movs	r0, #1
  4007ea:	e018      	b.n	40081e <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4007ec:	0863      	lsrs	r3, r4, #1
  4007ee:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4007f2:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4007f6:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4007f8:	1e5c      	subs	r4, r3, #1
  4007fa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4007fe:	428c      	cmp	r4, r1
  400800:	d9e9      	bls.n	4007d6 <usart_set_async_baudrate+0x12>
  400802:	e7ef      	b.n	4007e4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400804:	00c9      	lsls	r1, r1, #3
  400806:	084b      	lsrs	r3, r1, #1
  400808:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40080c:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400810:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400812:	1e5c      	subs	r4, r3, #1
  400814:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400818:	428c      	cmp	r4, r1
  40081a:	d8e5      	bhi.n	4007e8 <usart_set_async_baudrate+0x24>
  40081c:	e7d7      	b.n	4007ce <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  40081e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400822:	4770      	bx	lr

00400824 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400824:	4b08      	ldr	r3, [pc, #32]	; (400848 <usart_reset+0x24>)
  400826:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40082a:	2300      	movs	r3, #0
  40082c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40082e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400830:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400832:	2388      	movs	r3, #136	; 0x88
  400834:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400836:	2324      	movs	r3, #36	; 0x24
  400838:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40083a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40083e:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  400840:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400844:	6003      	str	r3, [r0, #0]
  400846:	4770      	bx	lr
  400848:	55534100 	.word	0x55534100

0040084c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40084c:	b570      	push	{r4, r5, r6, lr}
  40084e:	4605      	mov	r5, r0
  400850:	460c      	mov	r4, r1
  400852:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400854:	4b0f      	ldr	r3, [pc, #60]	; (400894 <usart_init_rs232+0x48>)
  400856:	4798      	blx	r3

	ul_reg_val = 0;
  400858:	2200      	movs	r2, #0
  40085a:	4b0f      	ldr	r3, [pc, #60]	; (400898 <usart_init_rs232+0x4c>)
  40085c:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40085e:	b19c      	cbz	r4, 400888 <usart_init_rs232+0x3c>
  400860:	4632      	mov	r2, r6
  400862:	6821      	ldr	r1, [r4, #0]
  400864:	4628      	mov	r0, r5
  400866:	4b0d      	ldr	r3, [pc, #52]	; (40089c <usart_init_rs232+0x50>)
  400868:	4798      	blx	r3
  40086a:	4602      	mov	r2, r0
  40086c:	b970      	cbnz	r0, 40088c <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40086e:	6861      	ldr	r1, [r4, #4]
  400870:	68a3      	ldr	r3, [r4, #8]
  400872:	4319      	orrs	r1, r3
  400874:	6923      	ldr	r3, [r4, #16]
  400876:	4319      	orrs	r1, r3
  400878:	68e3      	ldr	r3, [r4, #12]
  40087a:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40087c:	4906      	ldr	r1, [pc, #24]	; (400898 <usart_init_rs232+0x4c>)
  40087e:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  400880:	6869      	ldr	r1, [r5, #4]
  400882:	430b      	orrs	r3, r1
  400884:	606b      	str	r3, [r5, #4]

	return 0;
  400886:	e002      	b.n	40088e <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400888:	2201      	movs	r2, #1
  40088a:	e000      	b.n	40088e <usart_init_rs232+0x42>
  40088c:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  40088e:	4610      	mov	r0, r2
  400890:	bd70      	pop	{r4, r5, r6, pc}
  400892:	bf00      	nop
  400894:	00400825 	.word	0x00400825
  400898:	20400904 	.word	0x20400904
  40089c:	004007c5 	.word	0x004007c5

004008a0 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  4008a0:	2340      	movs	r3, #64	; 0x40
  4008a2:	6003      	str	r3, [r0, #0]
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop

004008a8 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  4008a8:	2310      	movs	r3, #16
  4008aa:	6003      	str	r3, [r0, #0]
  4008ac:	4770      	bx	lr
  4008ae:	bf00      	nop

004008b0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4008b0:	6943      	ldr	r3, [r0, #20]
  4008b2:	f013 0f02 	tst.w	r3, #2
  4008b6:	d004      	beq.n	4008c2 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4008b8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4008bc:	61c1      	str	r1, [r0, #28]
	return 0;
  4008be:	2000      	movs	r0, #0
  4008c0:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4008c2:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop

004008c8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4008c8:	6943      	ldr	r3, [r0, #20]
  4008ca:	f013 0f01 	tst.w	r3, #1
  4008ce:	d005      	beq.n	4008dc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4008d0:	6983      	ldr	r3, [r0, #24]
  4008d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4008d6:	600b      	str	r3, [r1, #0]

	return 0;
  4008d8:	2000      	movs	r0, #0
  4008da:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4008dc:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4008de:	4770      	bx	lr

004008e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008e0:	e7fe      	b.n	4008e0 <Dummy_Handler>
  4008e2:	bf00      	nop

004008e4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4008e4:	b500      	push	{lr}
  4008e6:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4008e8:	4b27      	ldr	r3, [pc, #156]	; (400988 <Reset_Handler+0xa4>)
  4008ea:	4a28      	ldr	r2, [pc, #160]	; (40098c <Reset_Handler+0xa8>)
  4008ec:	429a      	cmp	r2, r3
  4008ee:	d003      	beq.n	4008f8 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4008f0:	4b27      	ldr	r3, [pc, #156]	; (400990 <Reset_Handler+0xac>)
  4008f2:	4a25      	ldr	r2, [pc, #148]	; (400988 <Reset_Handler+0xa4>)
  4008f4:	429a      	cmp	r2, r3
  4008f6:	d304      	bcc.n	400902 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4008f8:	4b26      	ldr	r3, [pc, #152]	; (400994 <Reset_Handler+0xb0>)
  4008fa:	4a27      	ldr	r2, [pc, #156]	; (400998 <Reset_Handler+0xb4>)
  4008fc:	429a      	cmp	r2, r3
  4008fe:	d30f      	bcc.n	400920 <Reset_Handler+0x3c>
  400900:	e01a      	b.n	400938 <Reset_Handler+0x54>
  400902:	4921      	ldr	r1, [pc, #132]	; (400988 <Reset_Handler+0xa4>)
  400904:	4b25      	ldr	r3, [pc, #148]	; (40099c <Reset_Handler+0xb8>)
  400906:	1a5b      	subs	r3, r3, r1
  400908:	f023 0303 	bic.w	r3, r3, #3
  40090c:	3304      	adds	r3, #4
  40090e:	4a1f      	ldr	r2, [pc, #124]	; (40098c <Reset_Handler+0xa8>)
  400910:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  400912:	f852 0b04 	ldr.w	r0, [r2], #4
  400916:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40091a:	429a      	cmp	r2, r3
  40091c:	d1f9      	bne.n	400912 <Reset_Handler+0x2e>
  40091e:	e7eb      	b.n	4008f8 <Reset_Handler+0x14>
  400920:	4b1f      	ldr	r3, [pc, #124]	; (4009a0 <Reset_Handler+0xbc>)
  400922:	4a20      	ldr	r2, [pc, #128]	; (4009a4 <Reset_Handler+0xc0>)
  400924:	1ad2      	subs	r2, r2, r3
  400926:	f022 0203 	bic.w	r2, r2, #3
  40092a:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40092c:	3b04      	subs	r3, #4
                *pDest++ = 0;
  40092e:	2100      	movs	r1, #0
  400930:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400934:	4293      	cmp	r3, r2
  400936:	d1fb      	bne.n	400930 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400938:	4a1b      	ldr	r2, [pc, #108]	; (4009a8 <Reset_Handler+0xc4>)
  40093a:	4b1c      	ldr	r3, [pc, #112]	; (4009ac <Reset_Handler+0xc8>)
  40093c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400940:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400942:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400946:	fab3 f383 	clz	r3, r3
  40094a:	095b      	lsrs	r3, r3, #5
  40094c:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40094e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400950:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400954:	2200      	movs	r2, #0
  400956:	4b16      	ldr	r3, [pc, #88]	; (4009b0 <Reset_Handler+0xcc>)
  400958:	701a      	strb	r2, [r3, #0]
	return flags;
  40095a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40095c:	4a15      	ldr	r2, [pc, #84]	; (4009b4 <Reset_Handler+0xd0>)
  40095e:	6813      	ldr	r3, [r2, #0]
  400960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400964:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400966:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40096a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40096e:	b129      	cbz	r1, 40097c <Reset_Handler+0x98>
		cpu_irq_enable();
  400970:	2201      	movs	r2, #1
  400972:	4b0f      	ldr	r3, [pc, #60]	; (4009b0 <Reset_Handler+0xcc>)
  400974:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400976:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40097a:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40097c:	4b0e      	ldr	r3, [pc, #56]	; (4009b8 <Reset_Handler+0xd4>)
  40097e:	4798      	blx	r3

        /* Branch to main function */
        main();
  400980:	4b0e      	ldr	r3, [pc, #56]	; (4009bc <Reset_Handler+0xd8>)
  400982:	4798      	blx	r3
  400984:	e7fe      	b.n	400984 <Reset_Handler+0xa0>
  400986:	bf00      	nop
  400988:	20400000 	.word	0x20400000
  40098c:	00404184 	.word	0x00404184
  400990:	20400874 	.word	0x20400874
  400994:	20400954 	.word	0x20400954
  400998:	20400874 	.word	0x20400874
  40099c:	20400873 	.word	0x20400873
  4009a0:	20400878 	.word	0x20400878
  4009a4:	20400957 	.word	0x20400957
  4009a8:	e000ed00 	.word	0xe000ed00
  4009ac:	00400000 	.word	0x00400000
  4009b0:	20400000 	.word	0x20400000
  4009b4:	e000ed88 	.word	0xe000ed88
  4009b8:	00400f2d 	.word	0x00400f2d
  4009bc:	00400d79 	.word	0x00400d79

004009c0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4009c0:	4b3c      	ldr	r3, [pc, #240]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  4009c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009c4:	f003 0303 	and.w	r3, r3, #3
  4009c8:	2b01      	cmp	r3, #1
  4009ca:	d00f      	beq.n	4009ec <SystemCoreClockUpdate+0x2c>
  4009cc:	b113      	cbz	r3, 4009d4 <SystemCoreClockUpdate+0x14>
  4009ce:	2b02      	cmp	r3, #2
  4009d0:	d029      	beq.n	400a26 <SystemCoreClockUpdate+0x66>
  4009d2:	e057      	b.n	400a84 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4009d4:	4b38      	ldr	r3, [pc, #224]	; (400ab8 <SystemCoreClockUpdate+0xf8>)
  4009d6:	695b      	ldr	r3, [r3, #20]
  4009d8:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4009dc:	bf14      	ite	ne
  4009de:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4009e2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4009e6:	4b35      	ldr	r3, [pc, #212]	; (400abc <SystemCoreClockUpdate+0xfc>)
  4009e8:	601a      	str	r2, [r3, #0]
  4009ea:	e04b      	b.n	400a84 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4009ec:	4b31      	ldr	r3, [pc, #196]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  4009ee:	6a1b      	ldr	r3, [r3, #32]
  4009f0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4009f4:	d003      	beq.n	4009fe <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4009f6:	4a32      	ldr	r2, [pc, #200]	; (400ac0 <SystemCoreClockUpdate+0x100>)
  4009f8:	4b30      	ldr	r3, [pc, #192]	; (400abc <SystemCoreClockUpdate+0xfc>)
  4009fa:	601a      	str	r2, [r3, #0]
  4009fc:	e042      	b.n	400a84 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009fe:	4a31      	ldr	r2, [pc, #196]	; (400ac4 <SystemCoreClockUpdate+0x104>)
  400a00:	4b2e      	ldr	r3, [pc, #184]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a02:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a04:	4b2b      	ldr	r3, [pc, #172]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a06:	6a1b      	ldr	r3, [r3, #32]
  400a08:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a0c:	2b10      	cmp	r3, #16
  400a0e:	d002      	beq.n	400a16 <SystemCoreClockUpdate+0x56>
  400a10:	2b20      	cmp	r3, #32
  400a12:	d004      	beq.n	400a1e <SystemCoreClockUpdate+0x5e>
  400a14:	e036      	b.n	400a84 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400a16:	4a2c      	ldr	r2, [pc, #176]	; (400ac8 <SystemCoreClockUpdate+0x108>)
  400a18:	4b28      	ldr	r3, [pc, #160]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a1a:	601a      	str	r2, [r3, #0]
          break;
  400a1c:	e032      	b.n	400a84 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400a1e:	4a28      	ldr	r2, [pc, #160]	; (400ac0 <SystemCoreClockUpdate+0x100>)
  400a20:	4b26      	ldr	r3, [pc, #152]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a22:	601a      	str	r2, [r3, #0]
          break;
  400a24:	e02e      	b.n	400a84 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a26:	4b23      	ldr	r3, [pc, #140]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a28:	6a1b      	ldr	r3, [r3, #32]
  400a2a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a2e:	d003      	beq.n	400a38 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400a30:	4a23      	ldr	r2, [pc, #140]	; (400ac0 <SystemCoreClockUpdate+0x100>)
  400a32:	4b22      	ldr	r3, [pc, #136]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a34:	601a      	str	r2, [r3, #0]
  400a36:	e012      	b.n	400a5e <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a38:	4a22      	ldr	r2, [pc, #136]	; (400ac4 <SystemCoreClockUpdate+0x104>)
  400a3a:	4b20      	ldr	r3, [pc, #128]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a3c:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a3e:	4b1d      	ldr	r3, [pc, #116]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a40:	6a1b      	ldr	r3, [r3, #32]
  400a42:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a46:	2b10      	cmp	r3, #16
  400a48:	d002      	beq.n	400a50 <SystemCoreClockUpdate+0x90>
  400a4a:	2b20      	cmp	r3, #32
  400a4c:	d004      	beq.n	400a58 <SystemCoreClockUpdate+0x98>
  400a4e:	e006      	b.n	400a5e <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400a50:	4a1d      	ldr	r2, [pc, #116]	; (400ac8 <SystemCoreClockUpdate+0x108>)
  400a52:	4b1a      	ldr	r3, [pc, #104]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a54:	601a      	str	r2, [r3, #0]
          break;
  400a56:	e002      	b.n	400a5e <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400a58:	4a19      	ldr	r2, [pc, #100]	; (400ac0 <SystemCoreClockUpdate+0x100>)
  400a5a:	4b18      	ldr	r3, [pc, #96]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a5c:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400a5e:	4b15      	ldr	r3, [pc, #84]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a62:	f003 0303 	and.w	r3, r3, #3
  400a66:	2b02      	cmp	r3, #2
  400a68:	d10c      	bne.n	400a84 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400a6a:	4a12      	ldr	r2, [pc, #72]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a6c:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400a6e:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400a70:	4812      	ldr	r0, [pc, #72]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a72:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400a76:	6803      	ldr	r3, [r0, #0]
  400a78:	fb01 3303 	mla	r3, r1, r3, r3
  400a7c:	b2d2      	uxtb	r2, r2
  400a7e:	fbb3 f3f2 	udiv	r3, r3, r2
  400a82:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400a84:	4b0b      	ldr	r3, [pc, #44]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a88:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a8c:	2b70      	cmp	r3, #112	; 0x70
  400a8e:	d107      	bne.n	400aa0 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  400a90:	4a0a      	ldr	r2, [pc, #40]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400a92:	6813      	ldr	r3, [r2, #0]
  400a94:	490d      	ldr	r1, [pc, #52]	; (400acc <SystemCoreClockUpdate+0x10c>)
  400a96:	fba1 1303 	umull	r1, r3, r1, r3
  400a9a:	085b      	lsrs	r3, r3, #1
  400a9c:	6013      	str	r3, [r2, #0]
  400a9e:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400aa0:	4b04      	ldr	r3, [pc, #16]	; (400ab4 <SystemCoreClockUpdate+0xf4>)
  400aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400aa4:	4905      	ldr	r1, [pc, #20]	; (400abc <SystemCoreClockUpdate+0xfc>)
  400aa6:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400aaa:	680b      	ldr	r3, [r1, #0]
  400aac:	40d3      	lsrs	r3, r2
  400aae:	600b      	str	r3, [r1, #0]
  400ab0:	4770      	bx	lr
  400ab2:	bf00      	nop
  400ab4:	400e0600 	.word	0x400e0600
  400ab8:	400e1810 	.word	0x400e1810
  400abc:	20400004 	.word	0x20400004
  400ac0:	00b71b00 	.word	0x00b71b00
  400ac4:	003d0900 	.word	0x003d0900
  400ac8:	007a1200 	.word	0x007a1200
  400acc:	aaaaaaab 	.word	0xaaaaaaab

00400ad0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400ad0:	4b12      	ldr	r3, [pc, #72]	; (400b1c <system_init_flash+0x4c>)
  400ad2:	4298      	cmp	r0, r3
  400ad4:	d804      	bhi.n	400ae0 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400ad6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400ada:	4b11      	ldr	r3, [pc, #68]	; (400b20 <system_init_flash+0x50>)
  400adc:	601a      	str	r2, [r3, #0]
  400ade:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400ae0:	4b10      	ldr	r3, [pc, #64]	; (400b24 <system_init_flash+0x54>)
  400ae2:	4298      	cmp	r0, r3
  400ae4:	d803      	bhi.n	400aee <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ae6:	4a10      	ldr	r2, [pc, #64]	; (400b28 <system_init_flash+0x58>)
  400ae8:	4b0d      	ldr	r3, [pc, #52]	; (400b20 <system_init_flash+0x50>)
  400aea:	601a      	str	r2, [r3, #0]
  400aec:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400aee:	4b0f      	ldr	r3, [pc, #60]	; (400b2c <system_init_flash+0x5c>)
  400af0:	4298      	cmp	r0, r3
  400af2:	d803      	bhi.n	400afc <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400af4:	4a0e      	ldr	r2, [pc, #56]	; (400b30 <system_init_flash+0x60>)
  400af6:	4b0a      	ldr	r3, [pc, #40]	; (400b20 <system_init_flash+0x50>)
  400af8:	601a      	str	r2, [r3, #0]
  400afa:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400afc:	4b0d      	ldr	r3, [pc, #52]	; (400b34 <system_init_flash+0x64>)
  400afe:	4298      	cmp	r0, r3
  400b00:	d803      	bhi.n	400b0a <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b02:	4a0d      	ldr	r2, [pc, #52]	; (400b38 <system_init_flash+0x68>)
  400b04:	4b06      	ldr	r3, [pc, #24]	; (400b20 <system_init_flash+0x50>)
  400b06:	601a      	str	r2, [r3, #0]
  400b08:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400b0a:	4b0c      	ldr	r3, [pc, #48]	; (400b3c <system_init_flash+0x6c>)
  400b0c:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b0e:	bf94      	ite	ls
  400b10:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b14:	4a0a      	ldrhi	r2, [pc, #40]	; (400b40 <system_init_flash+0x70>)
  400b16:	4b02      	ldr	r3, [pc, #8]	; (400b20 <system_init_flash+0x50>)
  400b18:	601a      	str	r2, [r3, #0]
  400b1a:	4770      	bx	lr
  400b1c:	01312cff 	.word	0x01312cff
  400b20:	400e0c00 	.word	0x400e0c00
  400b24:	026259ff 	.word	0x026259ff
  400b28:	04000100 	.word	0x04000100
  400b2c:	039386ff 	.word	0x039386ff
  400b30:	04000200 	.word	0x04000200
  400b34:	04c4b3ff 	.word	0x04c4b3ff
  400b38:	04000300 	.word	0x04000300
  400b3c:	05f5e0ff 	.word	0x05f5e0ff
  400b40:	04000500 	.word	0x04000500

00400b44 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400b44:	4b09      	ldr	r3, [pc, #36]	; (400b6c <_sbrk+0x28>)
  400b46:	681b      	ldr	r3, [r3, #0]
  400b48:	b913      	cbnz	r3, 400b50 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400b4a:	4a09      	ldr	r2, [pc, #36]	; (400b70 <_sbrk+0x2c>)
  400b4c:	4b07      	ldr	r3, [pc, #28]	; (400b6c <_sbrk+0x28>)
  400b4e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400b50:	4b06      	ldr	r3, [pc, #24]	; (400b6c <_sbrk+0x28>)
  400b52:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400b54:	181a      	adds	r2, r3, r0
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <_sbrk+0x30>)
  400b58:	4291      	cmp	r1, r2
  400b5a:	db04      	blt.n	400b66 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400b5c:	4610      	mov	r0, r2
  400b5e:	4a03      	ldr	r2, [pc, #12]	; (400b6c <_sbrk+0x28>)
  400b60:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400b62:	4618      	mov	r0, r3
  400b64:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400b66:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400b6a:	4770      	bx	lr
  400b6c:	20400908 	.word	0x20400908
  400b70:	20402b58 	.word	0x20402b58
  400b74:	2045fffc 	.word	0x2045fffc

00400b78 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400b78:	f04f 30ff 	mov.w	r0, #4294967295
  400b7c:	4770      	bx	lr
  400b7e:	bf00      	nop

00400b80 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400b80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400b84:	604b      	str	r3, [r1, #4]

	return 0;
}
  400b86:	2000      	movs	r0, #0
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop

00400b8c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400b8c:	2001      	movs	r0, #1
  400b8e:	4770      	bx	lr

00400b90 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400b90:	2000      	movs	r0, #0
  400b92:	4770      	bx	lr

00400b94 <Button1_Handler>:
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {
  400b94:	280a      	cmp	r0, #10
  400b96:	d10e      	bne.n	400bb6 <Button1_Handler+0x22>
  400b98:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  400b9c:	d10b      	bne.n	400bb6 <Button1_Handler+0x22>
// [main_button1_evnt_process]
	if (uc_button == 0) {
		//g_b_led0_active = !g_b_led0_active;
		//if (!g_b_led0_active) {
			//ioport_set_pin_level(LED0_GPIO, IOPORT_PIN_LEVEL_HIGH);
		if(blink>0){
  400b9e:	4b06      	ldr	r3, [pc, #24]	; (400bb8 <Button1_Handler+0x24>)
  400ba0:	681b      	ldr	r3, [r3, #0]
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	dd03      	ble.n	400bae <Button1_Handler+0x1a>
			//mudando a frequncia que o LED pisca
			blink = blink-100;
  400ba6:	3b64      	subs	r3, #100	; 0x64
  400ba8:	4a03      	ldr	r2, [pc, #12]	; (400bb8 <Button1_Handler+0x24>)
  400baa:	6013      	str	r3, [r2, #0]
  400bac:	4770      	bx	lr
		}
		else{
			blink = BLINK_PERIOD;
  400bae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400bb2:	4b01      	ldr	r3, [pc, #4]	; (400bb8 <Button1_Handler+0x24>)
  400bb4:	601a      	str	r2, [r3, #0]
  400bb6:	4770      	bx	lr
  400bb8:	2040000c 	.word	0x2040000c

00400bbc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bbe:	b083      	sub	sp, #12
  400bc0:	4605      	mov	r5, r0
  400bc2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400bc4:	2300      	movs	r3, #0
  400bc6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bc8:	4b29      	ldr	r3, [pc, #164]	; (400c70 <usart_serial_getchar+0xb4>)
  400bca:	4298      	cmp	r0, r3
  400bcc:	d107      	bne.n	400bde <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400bce:	461f      	mov	r7, r3
  400bd0:	4e28      	ldr	r6, [pc, #160]	; (400c74 <usart_serial_getchar+0xb8>)
  400bd2:	4621      	mov	r1, r4
  400bd4:	4638      	mov	r0, r7
  400bd6:	47b0      	blx	r6
  400bd8:	2800      	cmp	r0, #0
  400bda:	d1fa      	bne.n	400bd2 <usart_serial_getchar+0x16>
  400bdc:	e015      	b.n	400c0a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bde:	4b26      	ldr	r3, [pc, #152]	; (400c78 <usart_serial_getchar+0xbc>)
  400be0:	4298      	cmp	r0, r3
  400be2:	d107      	bne.n	400bf4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400be4:	461f      	mov	r7, r3
  400be6:	4e23      	ldr	r6, [pc, #140]	; (400c74 <usart_serial_getchar+0xb8>)
  400be8:	4621      	mov	r1, r4
  400bea:	4638      	mov	r0, r7
  400bec:	47b0      	blx	r6
  400bee:	2800      	cmp	r0, #0
  400bf0:	d1fa      	bne.n	400be8 <usart_serial_getchar+0x2c>
  400bf2:	e015      	b.n	400c20 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400bf4:	4b21      	ldr	r3, [pc, #132]	; (400c7c <usart_serial_getchar+0xc0>)
  400bf6:	4298      	cmp	r0, r3
  400bf8:	d107      	bne.n	400c0a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  400bfa:	461f      	mov	r7, r3
  400bfc:	4e1d      	ldr	r6, [pc, #116]	; (400c74 <usart_serial_getchar+0xb8>)
  400bfe:	4621      	mov	r1, r4
  400c00:	4638      	mov	r0, r7
  400c02:	47b0      	blx	r6
  400c04:	2800      	cmp	r0, #0
  400c06:	d1fa      	bne.n	400bfe <usart_serial_getchar+0x42>
  400c08:	e017      	b.n	400c3a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400c0a:	4b1d      	ldr	r3, [pc, #116]	; (400c80 <usart_serial_getchar+0xc4>)
  400c0c:	429d      	cmp	r5, r3
  400c0e:	d107      	bne.n	400c20 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400c10:	461f      	mov	r7, r3
  400c12:	4e18      	ldr	r6, [pc, #96]	; (400c74 <usart_serial_getchar+0xb8>)
  400c14:	4621      	mov	r1, r4
  400c16:	4638      	mov	r0, r7
  400c18:	47b0      	blx	r6
  400c1a:	2800      	cmp	r0, #0
  400c1c:	d1fa      	bne.n	400c14 <usart_serial_getchar+0x58>
  400c1e:	e019      	b.n	400c54 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c20:	4b18      	ldr	r3, [pc, #96]	; (400c84 <usart_serial_getchar+0xc8>)
  400c22:	429d      	cmp	r5, r3
  400c24:	d109      	bne.n	400c3a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400c26:	461e      	mov	r6, r3
  400c28:	4d17      	ldr	r5, [pc, #92]	; (400c88 <usart_serial_getchar+0xcc>)
  400c2a:	a901      	add	r1, sp, #4
  400c2c:	4630      	mov	r0, r6
  400c2e:	47a8      	blx	r5
  400c30:	2800      	cmp	r0, #0
  400c32:	d1fa      	bne.n	400c2a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400c34:	9b01      	ldr	r3, [sp, #4]
  400c36:	7023      	strb	r3, [r4, #0]
  400c38:	e018      	b.n	400c6c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400c3a:	4b14      	ldr	r3, [pc, #80]	; (400c8c <usart_serial_getchar+0xd0>)
  400c3c:	429d      	cmp	r5, r3
  400c3e:	d109      	bne.n	400c54 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400c40:	461e      	mov	r6, r3
  400c42:	4d11      	ldr	r5, [pc, #68]	; (400c88 <usart_serial_getchar+0xcc>)
  400c44:	a901      	add	r1, sp, #4
  400c46:	4630      	mov	r0, r6
  400c48:	47a8      	blx	r5
  400c4a:	2800      	cmp	r0, #0
  400c4c:	d1fa      	bne.n	400c44 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  400c4e:	9b01      	ldr	r3, [sp, #4]
  400c50:	7023      	strb	r3, [r4, #0]
  400c52:	e00b      	b.n	400c6c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400c54:	4b0e      	ldr	r3, [pc, #56]	; (400c90 <usart_serial_getchar+0xd4>)
  400c56:	429d      	cmp	r5, r3
  400c58:	d108      	bne.n	400c6c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  400c5a:	461e      	mov	r6, r3
  400c5c:	4d0a      	ldr	r5, [pc, #40]	; (400c88 <usart_serial_getchar+0xcc>)
  400c5e:	a901      	add	r1, sp, #4
  400c60:	4630      	mov	r0, r6
  400c62:	47a8      	blx	r5
  400c64:	2800      	cmp	r0, #0
  400c66:	d1fa      	bne.n	400c5e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400c68:	9b01      	ldr	r3, [sp, #4]
  400c6a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400c6c:	b003      	add	sp, #12
  400c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400c70:	400e0800 	.word	0x400e0800
  400c74:	004007b1 	.word	0x004007b1
  400c78:	400e0a00 	.word	0x400e0a00
  400c7c:	400e1a00 	.word	0x400e1a00
  400c80:	400e1c00 	.word	0x400e1c00
  400c84:	40024000 	.word	0x40024000
  400c88:	004008c9 	.word	0x004008c9
  400c8c:	40028000 	.word	0x40028000
  400c90:	4002c000 	.word	0x4002c000

00400c94 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400c94:	b570      	push	{r4, r5, r6, lr}
  400c96:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c98:	4b2a      	ldr	r3, [pc, #168]	; (400d44 <usart_serial_putchar+0xb0>)
  400c9a:	4298      	cmp	r0, r3
  400c9c:	d108      	bne.n	400cb0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400c9e:	461e      	mov	r6, r3
  400ca0:	4d29      	ldr	r5, [pc, #164]	; (400d48 <usart_serial_putchar+0xb4>)
  400ca2:	4621      	mov	r1, r4
  400ca4:	4630      	mov	r0, r6
  400ca6:	47a8      	blx	r5
  400ca8:	2800      	cmp	r0, #0
  400caa:	d1fa      	bne.n	400ca2 <usart_serial_putchar+0xe>
		return 1;
  400cac:	2001      	movs	r0, #1
  400cae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400cb0:	4b26      	ldr	r3, [pc, #152]	; (400d4c <usart_serial_putchar+0xb8>)
  400cb2:	4298      	cmp	r0, r3
  400cb4:	d108      	bne.n	400cc8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cb6:	461e      	mov	r6, r3
  400cb8:	4d23      	ldr	r5, [pc, #140]	; (400d48 <usart_serial_putchar+0xb4>)
  400cba:	4621      	mov	r1, r4
  400cbc:	4630      	mov	r0, r6
  400cbe:	47a8      	blx	r5
  400cc0:	2800      	cmp	r0, #0
  400cc2:	d1fa      	bne.n	400cba <usart_serial_putchar+0x26>
		return 1;
  400cc4:	2001      	movs	r0, #1
  400cc6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400cc8:	4b21      	ldr	r3, [pc, #132]	; (400d50 <usart_serial_putchar+0xbc>)
  400cca:	4298      	cmp	r0, r3
  400ccc:	d108      	bne.n	400ce0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cce:	461e      	mov	r6, r3
  400cd0:	4d1d      	ldr	r5, [pc, #116]	; (400d48 <usart_serial_putchar+0xb4>)
  400cd2:	4621      	mov	r1, r4
  400cd4:	4630      	mov	r0, r6
  400cd6:	47a8      	blx	r5
  400cd8:	2800      	cmp	r0, #0
  400cda:	d1fa      	bne.n	400cd2 <usart_serial_putchar+0x3e>
		return 1;
  400cdc:	2001      	movs	r0, #1
  400cde:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400ce0:	4b1c      	ldr	r3, [pc, #112]	; (400d54 <usart_serial_putchar+0xc0>)
  400ce2:	4298      	cmp	r0, r3
  400ce4:	d108      	bne.n	400cf8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce6:	461e      	mov	r6, r3
  400ce8:	4d17      	ldr	r5, [pc, #92]	; (400d48 <usart_serial_putchar+0xb4>)
  400cea:	4621      	mov	r1, r4
  400cec:	4630      	mov	r0, r6
  400cee:	47a8      	blx	r5
  400cf0:	2800      	cmp	r0, #0
  400cf2:	d1fa      	bne.n	400cea <usart_serial_putchar+0x56>
		return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400cf8:	4b17      	ldr	r3, [pc, #92]	; (400d58 <usart_serial_putchar+0xc4>)
  400cfa:	4298      	cmp	r0, r3
  400cfc:	d108      	bne.n	400d10 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  400cfe:	461e      	mov	r6, r3
  400d00:	4d16      	ldr	r5, [pc, #88]	; (400d5c <usart_serial_putchar+0xc8>)
  400d02:	4621      	mov	r1, r4
  400d04:	4630      	mov	r0, r6
  400d06:	47a8      	blx	r5
  400d08:	2800      	cmp	r0, #0
  400d0a:	d1fa      	bne.n	400d02 <usart_serial_putchar+0x6e>
		return 1;
  400d0c:	2001      	movs	r0, #1
  400d0e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400d10:	4b13      	ldr	r3, [pc, #76]	; (400d60 <usart_serial_putchar+0xcc>)
  400d12:	4298      	cmp	r0, r3
  400d14:	d108      	bne.n	400d28 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400d16:	461e      	mov	r6, r3
  400d18:	4d10      	ldr	r5, [pc, #64]	; (400d5c <usart_serial_putchar+0xc8>)
  400d1a:	4621      	mov	r1, r4
  400d1c:	4630      	mov	r0, r6
  400d1e:	47a8      	blx	r5
  400d20:	2800      	cmp	r0, #0
  400d22:	d1fa      	bne.n	400d1a <usart_serial_putchar+0x86>
		return 1;
  400d24:	2001      	movs	r0, #1
  400d26:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400d28:	4b0e      	ldr	r3, [pc, #56]	; (400d64 <usart_serial_putchar+0xd0>)
  400d2a:	4298      	cmp	r0, r3
  400d2c:	d108      	bne.n	400d40 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  400d2e:	461e      	mov	r6, r3
  400d30:	4d0a      	ldr	r5, [pc, #40]	; (400d5c <usart_serial_putchar+0xc8>)
  400d32:	4621      	mov	r1, r4
  400d34:	4630      	mov	r0, r6
  400d36:	47a8      	blx	r5
  400d38:	2800      	cmp	r0, #0
  400d3a:	d1fa      	bne.n	400d32 <usart_serial_putchar+0x9e>
		return 1;
  400d3c:	2001      	movs	r0, #1
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400d40:	2000      	movs	r0, #0
}
  400d42:	bd70      	pop	{r4, r5, r6, pc}
  400d44:	400e0800 	.word	0x400e0800
  400d48:	0040079d 	.word	0x0040079d
  400d4c:	400e0a00 	.word	0x400e0a00
  400d50:	400e1a00 	.word	0x400e1a00
  400d54:	400e1c00 	.word	0x400e1c00
  400d58:	40024000 	.word	0x40024000
  400d5c:	004008b1 	.word	0x004008b1
  400d60:	40028000 	.word	0x40028000
  400d64:	4002c000 	.word	0x4002c000

00400d68 <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  400d68:	4a02      	ldr	r2, [pc, #8]	; (400d74 <SysTick_Handler+0xc>)
  400d6a:	6813      	ldr	r3, [r2, #0]
  400d6c:	3301      	adds	r3, #1
  400d6e:	6013      	str	r3, [r2, #0]
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	2040090c 	.word	0x2040090c

00400d78 <main>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
// [main]
int main(void)
{
  400d78:	b580      	push	{r7, lr}
  400d7a:	b088      	sub	sp, #32
//! [main_step_sys_init]
	/* Initialize the SAM system */
	sysclk_init();
  400d7c:	4b45      	ldr	r3, [pc, #276]	; (400e94 <main+0x11c>)
  400d7e:	4798      	blx	r3
	board_init();
  400d80:	4b45      	ldr	r3, [pc, #276]	; (400e98 <main+0x120>)
  400d82:	4798      	blx	r3
  400d84:	200e      	movs	r0, #14
  400d86:	4f45      	ldr	r7, [pc, #276]	; (400e9c <main+0x124>)
  400d88:	47b8      	blx	r7
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400d8a:	4d45      	ldr	r5, [pc, #276]	; (400ea0 <main+0x128>)
  400d8c:	4b45      	ldr	r3, [pc, #276]	; (400ea4 <main+0x12c>)
  400d8e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400d90:	4a45      	ldr	r2, [pc, #276]	; (400ea8 <main+0x130>)
  400d92:	4b46      	ldr	r3, [pc, #280]	; (400eac <main+0x134>)
  400d94:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400d96:	4a46      	ldr	r2, [pc, #280]	; (400eb0 <main+0x138>)
  400d98:	4b46      	ldr	r3, [pc, #280]	; (400eb4 <main+0x13c>)
  400d9a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400d9c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400da0:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  400da2:	23c0      	movs	r3, #192	; 0xc0
  400da4:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  400da6:	f44f 6600 	mov.w	r6, #2048	; 0x800
  400daa:	9604      	str	r6, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  400dac:	2400      	movs	r4, #0
  400dae:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400db0:	9406      	str	r4, [sp, #24]
  400db2:	200e      	movs	r0, #14
  400db4:	47b8      	blx	r7
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400db6:	4a40      	ldr	r2, [pc, #256]	; (400eb8 <main+0x140>)
  400db8:	a902      	add	r1, sp, #8
  400dba:	4628      	mov	r0, r5
  400dbc:	4b3f      	ldr	r3, [pc, #252]	; (400ebc <main+0x144>)
  400dbe:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400dc0:	4628      	mov	r0, r5
  400dc2:	4b3f      	ldr	r3, [pc, #252]	; (400ec0 <main+0x148>)
  400dc4:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400dc6:	4628      	mov	r0, r5
  400dc8:	4b3e      	ldr	r3, [pc, #248]	; (400ec4 <main+0x14c>)
  400dca:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400dcc:	f8df 8154 	ldr.w	r8, [pc, #340]	; 400f24 <main+0x1ac>
  400dd0:	f8d8 3000 	ldr.w	r3, [r8]
  400dd4:	4621      	mov	r1, r4
  400dd6:	6898      	ldr	r0, [r3, #8]
  400dd8:	4d3b      	ldr	r5, [pc, #236]	; (400ec8 <main+0x150>)
  400dda:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400ddc:	f8d8 3000 	ldr.w	r3, [r8]
  400de0:	4621      	mov	r1, r4
  400de2:	6858      	ldr	r0, [r3, #4]
  400de4:	47a8      	blx	r5
	/* Initialize the console uart */
	configure_console();
//! [main_step_console_init]

	/* Output example information */
	puts(STRING_HEADER);
  400de6:	4839      	ldr	r0, [pc, #228]	; (400ecc <main+0x154>)
  400de8:	4d39      	ldr	r5, [pc, #228]	; (400ed0 <main+0x158>)
  400dea:	47a8      	blx	r5

	/* Configure systick for 1 ms */
	puts("Configure system tick to get 1ms tick period.\r");
  400dec:	4839      	ldr	r0, [pc, #228]	; (400ed4 <main+0x15c>)
  400dee:	47a8      	blx	r5
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400df0:	4b39      	ldr	r3, [pc, #228]	; (400ed8 <main+0x160>)
  400df2:	4a3a      	ldr	r2, [pc, #232]	; (400edc <main+0x164>)
  400df4:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400df6:	21e0      	movs	r1, #224	; 0xe0
  400df8:	4a39      	ldr	r2, [pc, #228]	; (400ee0 <main+0x168>)
  400dfa:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400dfe:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400e00:	2207      	movs	r2, #7
  400e02:	601a      	str	r2, [r3, #0]
		puts("-F- Systick configuration error\r");
		while (1);
	}
//! [main_step_systick_init]

	puts("Configure buttons with debouncing.\r");
  400e04:	4837      	ldr	r0, [pc, #220]	; (400ee4 <main+0x16c>)
  400e06:	47a8      	blx	r5
 */
static void configure_buttons(void)
{
// [main_button1_configure]
	/* Configure Pushbutton 1 */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  400e08:	200a      	movs	r0, #10
  400e0a:	47b8      	blx	r7
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  400e0c:	4d36      	ldr	r5, [pc, #216]	; (400ee8 <main+0x170>)
  400e0e:	220a      	movs	r2, #10
  400e10:	4631      	mov	r1, r6
  400e12:	4628      	mov	r0, r5
  400e14:	4b35      	ldr	r3, [pc, #212]	; (400eec <main+0x174>)
  400e16:	4798      	blx	r3
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  400e18:	4b35      	ldr	r3, [pc, #212]	; (400ef0 <main+0x178>)
  400e1a:	9300      	str	r3, [sp, #0]
  400e1c:	2379      	movs	r3, #121	; 0x79
  400e1e:	4632      	mov	r2, r6
  400e20:	210a      	movs	r1, #10
  400e22:	4628      	mov	r0, r5
  400e24:	4f33      	ldr	r7, [pc, #204]	; (400ef4 <main+0x17c>)
  400e26:	47b8      	blx	r7
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e28:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400e2c:	4b32      	ldr	r3, [pc, #200]	; (400ef8 <main+0x180>)
  400e2e:	601a      	str	r2, [r3, #0]
			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  400e30:	4622      	mov	r2, r4
  400e32:	210a      	movs	r1, #10
  400e34:	4628      	mov	r0, r5
  400e36:	4b31      	ldr	r3, [pc, #196]	; (400efc <main+0x184>)
  400e38:	4798      	blx	r3
			(IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400e3a:	4631      	mov	r1, r6
  400e3c:	4628      	mov	r0, r5
  400e3e:	4b30      	ldr	r3, [pc, #192]	; (400f00 <main+0x188>)
  400e40:	4798      	blx	r3
	puts("Configure buttons with debouncing.\r");
//! [main_step_btn_init]
	configure_buttons();
//! [main_step_btn_init]

	printf("Press %s to Start/Stop the %s blinking.\r\n",
  400e42:	4a30      	ldr	r2, [pc, #192]	; (400f04 <main+0x18c>)
  400e44:	4930      	ldr	r1, [pc, #192]	; (400f08 <main+0x190>)
  400e46:	4831      	ldr	r0, [pc, #196]	; (400f0c <main+0x194>)
  400e48:	4b31      	ldr	r3, [pc, #196]	; (400f10 <main+0x198>)
  400e4a:	4798      	blx	r3
			PUSHBUTTON_1_NAME, LED_0_NAME);
			
//! [main_step_loop]
	while (1) {
		/* Wait for LED to be active */
		while (!g_b_led0_active);
  400e4c:	4c31      	ldr	r4, [pc, #196]	; (400f14 <main+0x19c>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400e4e:	4e32      	ldr	r6, [pc, #200]	; (400f18 <main+0x1a0>)

		/* Toggle LED state if active */
		if (g_b_led0_active) {
			ioport_toggle_pin_level(LED0_GPIO);
			printf("1 ");
  400e50:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 400f28 <main+0x1b0>
  400e54:	4f2e      	ldr	r7, [pc, #184]	; (400f10 <main+0x198>)
// [main_ms_delay]
static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  400e56:	4d31      	ldr	r5, [pc, #196]	; (400f1c <main+0x1a4>)
			PUSHBUTTON_1_NAME, LED_0_NAME);
			
//! [main_step_loop]
	while (1) {
		/* Wait for LED to be active */
		while (!g_b_led0_active);
  400e58:	7823      	ldrb	r3, [r4, #0]
  400e5a:	f013 0fff 	tst.w	r3, #255	; 0xff
  400e5e:	d0fb      	beq.n	400e58 <main+0xe0>

		/* Toggle LED state if active */
		if (g_b_led0_active) {
  400e60:	7823      	ldrb	r3, [r4, #0]
  400e62:	f013 0fff 	tst.w	r3, #255	; 0xff
  400e66:	d00c      	beq.n	400e82 <main+0x10a>
  400e68:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
  400e6a:	f413 7f80 	tst.w	r3, #256	; 0x100
  400e6e:	d003      	beq.n	400e78 <main+0x100>
		port->PIO_CODR = mask;
  400e70:	f44f 7380 	mov.w	r3, #256	; 0x100
  400e74:	6373      	str	r3, [r6, #52]	; 0x34
  400e76:	e002      	b.n	400e7e <main+0x106>
	} else {
		port->PIO_SODR = mask;
  400e78:	f44f 7380 	mov.w	r3, #256	; 0x100
  400e7c:	6333      	str	r3, [r6, #48]	; 0x30
			ioport_toggle_pin_level(LED0_GPIO);
			printf("1 ");
  400e7e:	4640      	mov	r0, r8
  400e80:	47b8      	blx	r7
		}

		/* Wait for 500ms */
		mdelay(blink);
  400e82:	4b27      	ldr	r3, [pc, #156]	; (400f20 <main+0x1a8>)
  400e84:	6819      	ldr	r1, [r3, #0]
// [main_ms_delay]
static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  400e86:	682a      	ldr	r2, [r5, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  400e88:	682b      	ldr	r3, [r5, #0]
  400e8a:	1a9b      	subs	r3, r3, r2
  400e8c:	4299      	cmp	r1, r3
  400e8e:	d8fb      	bhi.n	400e88 <main+0x110>
  400e90:	e7e2      	b.n	400e58 <main+0xe0>
  400e92:	bf00      	nop
  400e94:	0040019d 	.word	0x0040019d
  400e98:	00400299 	.word	0x00400299
  400e9c:	00400749 	.word	0x00400749
  400ea0:	40028000 	.word	0x40028000
  400ea4:	2040094c 	.word	0x2040094c
  400ea8:	00400c95 	.word	0x00400c95
  400eac:	20400948 	.word	0x20400948
  400eb0:	00400bbd 	.word	0x00400bbd
  400eb4:	20400944 	.word	0x20400944
  400eb8:	08f0d180 	.word	0x08f0d180
  400ebc:	0040084d 	.word	0x0040084d
  400ec0:	004008a1 	.word	0x004008a1
  400ec4:	004008a9 	.word	0x004008a9
  400ec8:	004010b9 	.word	0x004010b9
  400ecc:	00404010 	.word	0x00404010
  400ed0:	004010a9 	.word	0x004010a9
  400ed4:	00404068 	.word	0x00404068
  400ed8:	e000e010 	.word	0xe000e010
  400edc:	000493df 	.word	0x000493df
  400ee0:	e000ed00 	.word	0xe000ed00
  400ee4:	00404098 	.word	0x00404098
  400ee8:	400e0e00 	.word	0x400e0e00
  400eec:	0040041d 	.word	0x0040041d
  400ef0:	00400b95 	.word	0x00400b95
  400ef4:	004004cd 	.word	0x004004cd
  400ef8:	e000e100 	.word	0xe000e100
  400efc:	0040059d 	.word	0x0040059d
  400f00:	0040046d 	.word	0x0040046d
  400f04:	004040bc 	.word	0x004040bc
  400f08:	004040cc 	.word	0x004040cc
  400f0c:	004040d0 	.word	0x004040d0
  400f10:	00400f7d 	.word	0x00400f7d
  400f14:	20400008 	.word	0x20400008
  400f18:	400e1200 	.word	0x400e1200
  400f1c:	2040090c 	.word	0x2040090c
  400f20:	2040000c 	.word	0x2040000c
  400f24:	20400438 	.word	0x20400438
  400f28:	004040fc 	.word	0x004040fc

00400f2c <__libc_init_array>:
  400f2c:	b570      	push	{r4, r5, r6, lr}
  400f2e:	4e0f      	ldr	r6, [pc, #60]	; (400f6c <__libc_init_array+0x40>)
  400f30:	4d0f      	ldr	r5, [pc, #60]	; (400f70 <__libc_init_array+0x44>)
  400f32:	1b76      	subs	r6, r6, r5
  400f34:	10b6      	asrs	r6, r6, #2
  400f36:	bf18      	it	ne
  400f38:	2400      	movne	r4, #0
  400f3a:	d005      	beq.n	400f48 <__libc_init_array+0x1c>
  400f3c:	3401      	adds	r4, #1
  400f3e:	f855 3b04 	ldr.w	r3, [r5], #4
  400f42:	4798      	blx	r3
  400f44:	42a6      	cmp	r6, r4
  400f46:	d1f9      	bne.n	400f3c <__libc_init_array+0x10>
  400f48:	4e0a      	ldr	r6, [pc, #40]	; (400f74 <__libc_init_array+0x48>)
  400f4a:	4d0b      	ldr	r5, [pc, #44]	; (400f78 <__libc_init_array+0x4c>)
  400f4c:	1b76      	subs	r6, r6, r5
  400f4e:	f003 f903 	bl	404158 <_init>
  400f52:	10b6      	asrs	r6, r6, #2
  400f54:	bf18      	it	ne
  400f56:	2400      	movne	r4, #0
  400f58:	d006      	beq.n	400f68 <__libc_init_array+0x3c>
  400f5a:	3401      	adds	r4, #1
  400f5c:	f855 3b04 	ldr.w	r3, [r5], #4
  400f60:	4798      	blx	r3
  400f62:	42a6      	cmp	r6, r4
  400f64:	d1f9      	bne.n	400f5a <__libc_init_array+0x2e>
  400f66:	bd70      	pop	{r4, r5, r6, pc}
  400f68:	bd70      	pop	{r4, r5, r6, pc}
  400f6a:	bf00      	nop
  400f6c:	00404164 	.word	0x00404164
  400f70:	00404164 	.word	0x00404164
  400f74:	0040416c 	.word	0x0040416c
  400f78:	00404164 	.word	0x00404164

00400f7c <iprintf>:
  400f7c:	b40f      	push	{r0, r1, r2, r3}
  400f7e:	b500      	push	{lr}
  400f80:	4907      	ldr	r1, [pc, #28]	; (400fa0 <iprintf+0x24>)
  400f82:	b083      	sub	sp, #12
  400f84:	ab04      	add	r3, sp, #16
  400f86:	6808      	ldr	r0, [r1, #0]
  400f88:	f853 2b04 	ldr.w	r2, [r3], #4
  400f8c:	6881      	ldr	r1, [r0, #8]
  400f8e:	9301      	str	r3, [sp, #4]
  400f90:	f000 fa00 	bl	401394 <_vfiprintf_r>
  400f94:	b003      	add	sp, #12
  400f96:	f85d eb04 	ldr.w	lr, [sp], #4
  400f9a:	b004      	add	sp, #16
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	20400438 	.word	0x20400438

00400fa4 <memset>:
  400fa4:	b470      	push	{r4, r5, r6}
  400fa6:	0784      	lsls	r4, r0, #30
  400fa8:	d046      	beq.n	401038 <memset+0x94>
  400faa:	1e54      	subs	r4, r2, #1
  400fac:	2a00      	cmp	r2, #0
  400fae:	d041      	beq.n	401034 <memset+0x90>
  400fb0:	b2cd      	uxtb	r5, r1
  400fb2:	4603      	mov	r3, r0
  400fb4:	e002      	b.n	400fbc <memset+0x18>
  400fb6:	1e62      	subs	r2, r4, #1
  400fb8:	b3e4      	cbz	r4, 401034 <memset+0x90>
  400fba:	4614      	mov	r4, r2
  400fbc:	f803 5b01 	strb.w	r5, [r3], #1
  400fc0:	079a      	lsls	r2, r3, #30
  400fc2:	d1f8      	bne.n	400fb6 <memset+0x12>
  400fc4:	2c03      	cmp	r4, #3
  400fc6:	d92e      	bls.n	401026 <memset+0x82>
  400fc8:	b2cd      	uxtb	r5, r1
  400fca:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400fce:	2c0f      	cmp	r4, #15
  400fd0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400fd4:	d919      	bls.n	40100a <memset+0x66>
  400fd6:	f103 0210 	add.w	r2, r3, #16
  400fda:	4626      	mov	r6, r4
  400fdc:	3e10      	subs	r6, #16
  400fde:	2e0f      	cmp	r6, #15
  400fe0:	f842 5c10 	str.w	r5, [r2, #-16]
  400fe4:	f842 5c0c 	str.w	r5, [r2, #-12]
  400fe8:	f842 5c08 	str.w	r5, [r2, #-8]
  400fec:	f842 5c04 	str.w	r5, [r2, #-4]
  400ff0:	f102 0210 	add.w	r2, r2, #16
  400ff4:	d8f2      	bhi.n	400fdc <memset+0x38>
  400ff6:	f1a4 0210 	sub.w	r2, r4, #16
  400ffa:	f022 020f 	bic.w	r2, r2, #15
  400ffe:	f004 040f 	and.w	r4, r4, #15
  401002:	3210      	adds	r2, #16
  401004:	2c03      	cmp	r4, #3
  401006:	4413      	add	r3, r2
  401008:	d90d      	bls.n	401026 <memset+0x82>
  40100a:	461e      	mov	r6, r3
  40100c:	4622      	mov	r2, r4
  40100e:	3a04      	subs	r2, #4
  401010:	2a03      	cmp	r2, #3
  401012:	f846 5b04 	str.w	r5, [r6], #4
  401016:	d8fa      	bhi.n	40100e <memset+0x6a>
  401018:	1f22      	subs	r2, r4, #4
  40101a:	f022 0203 	bic.w	r2, r2, #3
  40101e:	3204      	adds	r2, #4
  401020:	4413      	add	r3, r2
  401022:	f004 0403 	and.w	r4, r4, #3
  401026:	b12c      	cbz	r4, 401034 <memset+0x90>
  401028:	b2c9      	uxtb	r1, r1
  40102a:	441c      	add	r4, r3
  40102c:	f803 1b01 	strb.w	r1, [r3], #1
  401030:	42a3      	cmp	r3, r4
  401032:	d1fb      	bne.n	40102c <memset+0x88>
  401034:	bc70      	pop	{r4, r5, r6}
  401036:	4770      	bx	lr
  401038:	4614      	mov	r4, r2
  40103a:	4603      	mov	r3, r0
  40103c:	e7c2      	b.n	400fc4 <memset+0x20>
  40103e:	bf00      	nop

00401040 <_puts_r>:
  401040:	b5f0      	push	{r4, r5, r6, r7, lr}
  401042:	4605      	mov	r5, r0
  401044:	b089      	sub	sp, #36	; 0x24
  401046:	4608      	mov	r0, r1
  401048:	460c      	mov	r4, r1
  40104a:	f000 f8f9 	bl	401240 <strlen>
  40104e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401050:	4f14      	ldr	r7, [pc, #80]	; (4010a4 <_puts_r+0x64>)
  401052:	9404      	str	r4, [sp, #16]
  401054:	2601      	movs	r6, #1
  401056:	1c44      	adds	r4, r0, #1
  401058:	a904      	add	r1, sp, #16
  40105a:	2202      	movs	r2, #2
  40105c:	9403      	str	r4, [sp, #12]
  40105e:	9005      	str	r0, [sp, #20]
  401060:	68ac      	ldr	r4, [r5, #8]
  401062:	9706      	str	r7, [sp, #24]
  401064:	9607      	str	r6, [sp, #28]
  401066:	9101      	str	r1, [sp, #4]
  401068:	9202      	str	r2, [sp, #8]
  40106a:	b1b3      	cbz	r3, 40109a <_puts_r+0x5a>
  40106c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401070:	049a      	lsls	r2, r3, #18
  401072:	d406      	bmi.n	401082 <_puts_r+0x42>
  401074:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401076:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40107a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40107e:	81a3      	strh	r3, [r4, #12]
  401080:	6662      	str	r2, [r4, #100]	; 0x64
  401082:	4621      	mov	r1, r4
  401084:	4628      	mov	r0, r5
  401086:	aa01      	add	r2, sp, #4
  401088:	f001 fc16 	bl	4028b8 <__sfvwrite_r>
  40108c:	2800      	cmp	r0, #0
  40108e:	bf14      	ite	ne
  401090:	f04f 30ff 	movne.w	r0, #4294967295
  401094:	200a      	moveq	r0, #10
  401096:	b009      	add	sp, #36	; 0x24
  401098:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40109a:	4628      	mov	r0, r5
  40109c:	f001 fa5a 	bl	402554 <__sinit>
  4010a0:	e7e4      	b.n	40106c <_puts_r+0x2c>
  4010a2:	bf00      	nop
  4010a4:	004040f8 	.word	0x004040f8

004010a8 <puts>:
  4010a8:	4b02      	ldr	r3, [pc, #8]	; (4010b4 <puts+0xc>)
  4010aa:	4601      	mov	r1, r0
  4010ac:	6818      	ldr	r0, [r3, #0]
  4010ae:	f7ff bfc7 	b.w	401040 <_puts_r>
  4010b2:	bf00      	nop
  4010b4:	20400438 	.word	0x20400438

004010b8 <setbuf>:
  4010b8:	2900      	cmp	r1, #0
  4010ba:	bf0c      	ite	eq
  4010bc:	2202      	moveq	r2, #2
  4010be:	2200      	movne	r2, #0
  4010c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4010c4:	f000 b800 	b.w	4010c8 <setvbuf>

004010c8 <setvbuf>:
  4010c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4010cc:	4c51      	ldr	r4, [pc, #324]	; (401214 <setvbuf+0x14c>)
  4010ce:	6825      	ldr	r5, [r4, #0]
  4010d0:	b083      	sub	sp, #12
  4010d2:	4604      	mov	r4, r0
  4010d4:	460f      	mov	r7, r1
  4010d6:	4690      	mov	r8, r2
  4010d8:	461e      	mov	r6, r3
  4010da:	b115      	cbz	r5, 4010e2 <setvbuf+0x1a>
  4010dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d079      	beq.n	4011d6 <setvbuf+0x10e>
  4010e2:	f1b8 0f02 	cmp.w	r8, #2
  4010e6:	d004      	beq.n	4010f2 <setvbuf+0x2a>
  4010e8:	f1b8 0f01 	cmp.w	r8, #1
  4010ec:	d87f      	bhi.n	4011ee <setvbuf+0x126>
  4010ee:	2e00      	cmp	r6, #0
  4010f0:	db7d      	blt.n	4011ee <setvbuf+0x126>
  4010f2:	4621      	mov	r1, r4
  4010f4:	4628      	mov	r0, r5
  4010f6:	f001 f999 	bl	40242c <_fflush_r>
  4010fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4010fc:	b141      	cbz	r1, 401110 <setvbuf+0x48>
  4010fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401102:	4299      	cmp	r1, r3
  401104:	d002      	beq.n	40110c <setvbuf+0x44>
  401106:	4628      	mov	r0, r5
  401108:	f001 faee 	bl	4026e8 <_free_r>
  40110c:	2300      	movs	r3, #0
  40110e:	6323      	str	r3, [r4, #48]	; 0x30
  401110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401114:	2200      	movs	r2, #0
  401116:	61a2      	str	r2, [r4, #24]
  401118:	6062      	str	r2, [r4, #4]
  40111a:	061a      	lsls	r2, r3, #24
  40111c:	d454      	bmi.n	4011c8 <setvbuf+0x100>
  40111e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401122:	f023 0303 	bic.w	r3, r3, #3
  401126:	f1b8 0f02 	cmp.w	r8, #2
  40112a:	81a3      	strh	r3, [r4, #12]
  40112c:	d039      	beq.n	4011a2 <setvbuf+0xda>
  40112e:	ab01      	add	r3, sp, #4
  401130:	466a      	mov	r2, sp
  401132:	4621      	mov	r1, r4
  401134:	4628      	mov	r0, r5
  401136:	f001 fd75 	bl	402c24 <__swhatbuf_r>
  40113a:	89a3      	ldrh	r3, [r4, #12]
  40113c:	4318      	orrs	r0, r3
  40113e:	81a0      	strh	r0, [r4, #12]
  401140:	b326      	cbz	r6, 40118c <setvbuf+0xc4>
  401142:	b327      	cbz	r7, 40118e <setvbuf+0xc6>
  401144:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401146:	2b00      	cmp	r3, #0
  401148:	d04d      	beq.n	4011e6 <setvbuf+0x11e>
  40114a:	9b00      	ldr	r3, [sp, #0]
  40114c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401150:	6027      	str	r7, [r4, #0]
  401152:	429e      	cmp	r6, r3
  401154:	bf1c      	itt	ne
  401156:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40115a:	81a0      	strhne	r0, [r4, #12]
  40115c:	f1b8 0f01 	cmp.w	r8, #1
  401160:	bf08      	it	eq
  401162:	f040 0001 	orreq.w	r0, r0, #1
  401166:	b283      	uxth	r3, r0
  401168:	bf08      	it	eq
  40116a:	81a0      	strheq	r0, [r4, #12]
  40116c:	f003 0008 	and.w	r0, r3, #8
  401170:	b280      	uxth	r0, r0
  401172:	6127      	str	r7, [r4, #16]
  401174:	6166      	str	r6, [r4, #20]
  401176:	b318      	cbz	r0, 4011c0 <setvbuf+0xf8>
  401178:	f013 0001 	ands.w	r0, r3, #1
  40117c:	d02f      	beq.n	4011de <setvbuf+0x116>
  40117e:	2000      	movs	r0, #0
  401180:	4276      	negs	r6, r6
  401182:	61a6      	str	r6, [r4, #24]
  401184:	60a0      	str	r0, [r4, #8]
  401186:	b003      	add	sp, #12
  401188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40118c:	9e00      	ldr	r6, [sp, #0]
  40118e:	4630      	mov	r0, r6
  401190:	f001 fdbc 	bl	402d0c <malloc>
  401194:	4607      	mov	r7, r0
  401196:	b368      	cbz	r0, 4011f4 <setvbuf+0x12c>
  401198:	89a3      	ldrh	r3, [r4, #12]
  40119a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40119e:	81a3      	strh	r3, [r4, #12]
  4011a0:	e7d0      	b.n	401144 <setvbuf+0x7c>
  4011a2:	2000      	movs	r0, #0
  4011a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4011a8:	f043 0302 	orr.w	r3, r3, #2
  4011ac:	2500      	movs	r5, #0
  4011ae:	2101      	movs	r1, #1
  4011b0:	81a3      	strh	r3, [r4, #12]
  4011b2:	60a5      	str	r5, [r4, #8]
  4011b4:	6022      	str	r2, [r4, #0]
  4011b6:	6122      	str	r2, [r4, #16]
  4011b8:	6161      	str	r1, [r4, #20]
  4011ba:	b003      	add	sp, #12
  4011bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011c0:	60a0      	str	r0, [r4, #8]
  4011c2:	b003      	add	sp, #12
  4011c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011c8:	6921      	ldr	r1, [r4, #16]
  4011ca:	4628      	mov	r0, r5
  4011cc:	f001 fa8c 	bl	4026e8 <_free_r>
  4011d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011d4:	e7a3      	b.n	40111e <setvbuf+0x56>
  4011d6:	4628      	mov	r0, r5
  4011d8:	f001 f9bc 	bl	402554 <__sinit>
  4011dc:	e781      	b.n	4010e2 <setvbuf+0x1a>
  4011de:	60a6      	str	r6, [r4, #8]
  4011e0:	b003      	add	sp, #12
  4011e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011e6:	4628      	mov	r0, r5
  4011e8:	f001 f9b4 	bl	402554 <__sinit>
  4011ec:	e7ad      	b.n	40114a <setvbuf+0x82>
  4011ee:	f04f 30ff 	mov.w	r0, #4294967295
  4011f2:	e7e2      	b.n	4011ba <setvbuf+0xf2>
  4011f4:	f8dd 9000 	ldr.w	r9, [sp]
  4011f8:	45b1      	cmp	r9, r6
  4011fa:	d006      	beq.n	40120a <setvbuf+0x142>
  4011fc:	4648      	mov	r0, r9
  4011fe:	f001 fd85 	bl	402d0c <malloc>
  401202:	4607      	mov	r7, r0
  401204:	b108      	cbz	r0, 40120a <setvbuf+0x142>
  401206:	464e      	mov	r6, r9
  401208:	e7c6      	b.n	401198 <setvbuf+0xd0>
  40120a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40120e:	f04f 30ff 	mov.w	r0, #4294967295
  401212:	e7c7      	b.n	4011a4 <setvbuf+0xdc>
  401214:	20400438 	.word	0x20400438
	...

00401240 <strlen>:
  401240:	f890 f000 	pld	[r0]
  401244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401248:	f020 0107 	bic.w	r1, r0, #7
  40124c:	f06f 0c00 	mvn.w	ip, #0
  401250:	f010 0407 	ands.w	r4, r0, #7
  401254:	f891 f020 	pld	[r1, #32]
  401258:	f040 8049 	bne.w	4012ee <strlen+0xae>
  40125c:	f04f 0400 	mov.w	r4, #0
  401260:	f06f 0007 	mvn.w	r0, #7
  401264:	e9d1 2300 	ldrd	r2, r3, [r1]
  401268:	f891 f040 	pld	[r1, #64]	; 0x40
  40126c:	f100 0008 	add.w	r0, r0, #8
  401270:	fa82 f24c 	uadd8	r2, r2, ip
  401274:	faa4 f28c 	sel	r2, r4, ip
  401278:	fa83 f34c 	uadd8	r3, r3, ip
  40127c:	faa2 f38c 	sel	r3, r2, ip
  401280:	bb4b      	cbnz	r3, 4012d6 <strlen+0x96>
  401282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401286:	fa82 f24c 	uadd8	r2, r2, ip
  40128a:	f100 0008 	add.w	r0, r0, #8
  40128e:	faa4 f28c 	sel	r2, r4, ip
  401292:	fa83 f34c 	uadd8	r3, r3, ip
  401296:	faa2 f38c 	sel	r3, r2, ip
  40129a:	b9e3      	cbnz	r3, 4012d6 <strlen+0x96>
  40129c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4012a0:	fa82 f24c 	uadd8	r2, r2, ip
  4012a4:	f100 0008 	add.w	r0, r0, #8
  4012a8:	faa4 f28c 	sel	r2, r4, ip
  4012ac:	fa83 f34c 	uadd8	r3, r3, ip
  4012b0:	faa2 f38c 	sel	r3, r2, ip
  4012b4:	b97b      	cbnz	r3, 4012d6 <strlen+0x96>
  4012b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4012ba:	f101 0120 	add.w	r1, r1, #32
  4012be:	fa82 f24c 	uadd8	r2, r2, ip
  4012c2:	f100 0008 	add.w	r0, r0, #8
  4012c6:	faa4 f28c 	sel	r2, r4, ip
  4012ca:	fa83 f34c 	uadd8	r3, r3, ip
  4012ce:	faa2 f38c 	sel	r3, r2, ip
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d0c6      	beq.n	401264 <strlen+0x24>
  4012d6:	2a00      	cmp	r2, #0
  4012d8:	bf04      	itt	eq
  4012da:	3004      	addeq	r0, #4
  4012dc:	461a      	moveq	r2, r3
  4012de:	ba12      	rev	r2, r2
  4012e0:	fab2 f282 	clz	r2, r2
  4012e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4012e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4012ec:	4770      	bx	lr
  4012ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4012f2:	f004 0503 	and.w	r5, r4, #3
  4012f6:	f1c4 0000 	rsb	r0, r4, #0
  4012fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4012fe:	f014 0f04 	tst.w	r4, #4
  401302:	f891 f040 	pld	[r1, #64]	; 0x40
  401306:	fa0c f505 	lsl.w	r5, ip, r5
  40130a:	ea62 0205 	orn	r2, r2, r5
  40130e:	bf1c      	itt	ne
  401310:	ea63 0305 	ornne	r3, r3, r5
  401314:	4662      	movne	r2, ip
  401316:	f04f 0400 	mov.w	r4, #0
  40131a:	e7a9      	b.n	401270 <strlen+0x30>

0040131c <__sprint_r.part.0>:
  40131c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40131e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401322:	049c      	lsls	r4, r3, #18
  401324:	4692      	mov	sl, r2
  401326:	d52c      	bpl.n	401382 <__sprint_r.part.0+0x66>
  401328:	6893      	ldr	r3, [r2, #8]
  40132a:	6812      	ldr	r2, [r2, #0]
  40132c:	b33b      	cbz	r3, 40137e <__sprint_r.part.0+0x62>
  40132e:	460f      	mov	r7, r1
  401330:	4680      	mov	r8, r0
  401332:	f102 0908 	add.w	r9, r2, #8
  401336:	e919 0060 	ldmdb	r9, {r5, r6}
  40133a:	08b6      	lsrs	r6, r6, #2
  40133c:	d017      	beq.n	40136e <__sprint_r.part.0+0x52>
  40133e:	3d04      	subs	r5, #4
  401340:	2400      	movs	r4, #0
  401342:	e001      	b.n	401348 <__sprint_r.part.0+0x2c>
  401344:	42a6      	cmp	r6, r4
  401346:	d010      	beq.n	40136a <__sprint_r.part.0+0x4e>
  401348:	463a      	mov	r2, r7
  40134a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40134e:	4640      	mov	r0, r8
  401350:	f001 f96a 	bl	402628 <_fputwc_r>
  401354:	1c43      	adds	r3, r0, #1
  401356:	f104 0401 	add.w	r4, r4, #1
  40135a:	d1f3      	bne.n	401344 <__sprint_r.part.0+0x28>
  40135c:	2300      	movs	r3, #0
  40135e:	f8ca 3008 	str.w	r3, [sl, #8]
  401362:	f8ca 3004 	str.w	r3, [sl, #4]
  401366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40136a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40136e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401372:	f8ca 3008 	str.w	r3, [sl, #8]
  401376:	f109 0908 	add.w	r9, r9, #8
  40137a:	2b00      	cmp	r3, #0
  40137c:	d1db      	bne.n	401336 <__sprint_r.part.0+0x1a>
  40137e:	2000      	movs	r0, #0
  401380:	e7ec      	b.n	40135c <__sprint_r.part.0+0x40>
  401382:	f001 fa99 	bl	4028b8 <__sfvwrite_r>
  401386:	2300      	movs	r3, #0
  401388:	f8ca 3008 	str.w	r3, [sl, #8]
  40138c:	f8ca 3004 	str.w	r3, [sl, #4]
  401390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401394 <_vfiprintf_r>:
  401394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401398:	b0ab      	sub	sp, #172	; 0xac
  40139a:	461c      	mov	r4, r3
  40139c:	9100      	str	r1, [sp, #0]
  40139e:	4690      	mov	r8, r2
  4013a0:	9304      	str	r3, [sp, #16]
  4013a2:	9005      	str	r0, [sp, #20]
  4013a4:	b118      	cbz	r0, 4013ae <_vfiprintf_r+0x1a>
  4013a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	f000 80de 	beq.w	40156a <_vfiprintf_r+0x1d6>
  4013ae:	9800      	ldr	r0, [sp, #0]
  4013b0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4013b4:	b28a      	uxth	r2, r1
  4013b6:	0495      	lsls	r5, r2, #18
  4013b8:	d407      	bmi.n	4013ca <_vfiprintf_r+0x36>
  4013ba:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4013bc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4013c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4013c4:	8182      	strh	r2, [r0, #12]
  4013c6:	6643      	str	r3, [r0, #100]	; 0x64
  4013c8:	b292      	uxth	r2, r2
  4013ca:	0711      	lsls	r1, r2, #28
  4013cc:	f140 80b1 	bpl.w	401532 <_vfiprintf_r+0x19e>
  4013d0:	9b00      	ldr	r3, [sp, #0]
  4013d2:	691b      	ldr	r3, [r3, #16]
  4013d4:	2b00      	cmp	r3, #0
  4013d6:	f000 80ac 	beq.w	401532 <_vfiprintf_r+0x19e>
  4013da:	f002 021a 	and.w	r2, r2, #26
  4013de:	2a0a      	cmp	r2, #10
  4013e0:	f000 80b5 	beq.w	40154e <_vfiprintf_r+0x1ba>
  4013e4:	2300      	movs	r3, #0
  4013e6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4013ea:	9302      	str	r3, [sp, #8]
  4013ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4013ee:	930e      	str	r3, [sp, #56]	; 0x38
  4013f0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4013f4:	46da      	mov	sl, fp
  4013f6:	f898 3000 	ldrb.w	r3, [r8]
  4013fa:	4644      	mov	r4, r8
  4013fc:	b1fb      	cbz	r3, 40143e <_vfiprintf_r+0xaa>
  4013fe:	2b25      	cmp	r3, #37	; 0x25
  401400:	d102      	bne.n	401408 <_vfiprintf_r+0x74>
  401402:	e01c      	b.n	40143e <_vfiprintf_r+0xaa>
  401404:	2b25      	cmp	r3, #37	; 0x25
  401406:	d003      	beq.n	401410 <_vfiprintf_r+0x7c>
  401408:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40140c:	2b00      	cmp	r3, #0
  40140e:	d1f9      	bne.n	401404 <_vfiprintf_r+0x70>
  401410:	ebc8 0504 	rsb	r5, r8, r4
  401414:	b19d      	cbz	r5, 40143e <_vfiprintf_r+0xaa>
  401416:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401418:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40141a:	f8ca 8000 	str.w	r8, [sl]
  40141e:	3301      	adds	r3, #1
  401420:	442a      	add	r2, r5
  401422:	2b07      	cmp	r3, #7
  401424:	f8ca 5004 	str.w	r5, [sl, #4]
  401428:	920f      	str	r2, [sp, #60]	; 0x3c
  40142a:	930e      	str	r3, [sp, #56]	; 0x38
  40142c:	dd7b      	ble.n	401526 <_vfiprintf_r+0x192>
  40142e:	2a00      	cmp	r2, #0
  401430:	f040 8528 	bne.w	401e84 <_vfiprintf_r+0xaf0>
  401434:	9b02      	ldr	r3, [sp, #8]
  401436:	920e      	str	r2, [sp, #56]	; 0x38
  401438:	442b      	add	r3, r5
  40143a:	46da      	mov	sl, fp
  40143c:	9302      	str	r3, [sp, #8]
  40143e:	7823      	ldrb	r3, [r4, #0]
  401440:	2b00      	cmp	r3, #0
  401442:	f000 843e 	beq.w	401cc2 <_vfiprintf_r+0x92e>
  401446:	2100      	movs	r1, #0
  401448:	f04f 0300 	mov.w	r3, #0
  40144c:	f04f 32ff 	mov.w	r2, #4294967295
  401450:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401454:	f104 0801 	add.w	r8, r4, #1
  401458:	7863      	ldrb	r3, [r4, #1]
  40145a:	9201      	str	r2, [sp, #4]
  40145c:	4608      	mov	r0, r1
  40145e:	460e      	mov	r6, r1
  401460:	460c      	mov	r4, r1
  401462:	f108 0801 	add.w	r8, r8, #1
  401466:	f1a3 0220 	sub.w	r2, r3, #32
  40146a:	2a58      	cmp	r2, #88	; 0x58
  40146c:	f200 8393 	bhi.w	401b96 <_vfiprintf_r+0x802>
  401470:	e8df f012 	tbh	[pc, r2, lsl #1]
  401474:	03910346 	.word	0x03910346
  401478:	034e0391 	.word	0x034e0391
  40147c:	03910391 	.word	0x03910391
  401480:	03910391 	.word	0x03910391
  401484:	03910391 	.word	0x03910391
  401488:	02670289 	.word	0x02670289
  40148c:	00800391 	.word	0x00800391
  401490:	0391026c 	.word	0x0391026c
  401494:	025901c6 	.word	0x025901c6
  401498:	02590259 	.word	0x02590259
  40149c:	02590259 	.word	0x02590259
  4014a0:	02590259 	.word	0x02590259
  4014a4:	02590259 	.word	0x02590259
  4014a8:	03910391 	.word	0x03910391
  4014ac:	03910391 	.word	0x03910391
  4014b0:	03910391 	.word	0x03910391
  4014b4:	03910391 	.word	0x03910391
  4014b8:	03910391 	.word	0x03910391
  4014bc:	039101cb 	.word	0x039101cb
  4014c0:	03910391 	.word	0x03910391
  4014c4:	03910391 	.word	0x03910391
  4014c8:	03910391 	.word	0x03910391
  4014cc:	03910391 	.word	0x03910391
  4014d0:	02140391 	.word	0x02140391
  4014d4:	03910391 	.word	0x03910391
  4014d8:	03910391 	.word	0x03910391
  4014dc:	02ee0391 	.word	0x02ee0391
  4014e0:	03910391 	.word	0x03910391
  4014e4:	03910311 	.word	0x03910311
  4014e8:	03910391 	.word	0x03910391
  4014ec:	03910391 	.word	0x03910391
  4014f0:	03910391 	.word	0x03910391
  4014f4:	03910391 	.word	0x03910391
  4014f8:	03340391 	.word	0x03340391
  4014fc:	0391038a 	.word	0x0391038a
  401500:	03910391 	.word	0x03910391
  401504:	038a0367 	.word	0x038a0367
  401508:	03910391 	.word	0x03910391
  40150c:	0391036c 	.word	0x0391036c
  401510:	02950379 	.word	0x02950379
  401514:	02e90085 	.word	0x02e90085
  401518:	029b0391 	.word	0x029b0391
  40151c:	02ba0391 	.word	0x02ba0391
  401520:	03910391 	.word	0x03910391
  401524:	0353      	.short	0x0353
  401526:	f10a 0a08 	add.w	sl, sl, #8
  40152a:	9b02      	ldr	r3, [sp, #8]
  40152c:	442b      	add	r3, r5
  40152e:	9302      	str	r3, [sp, #8]
  401530:	e785      	b.n	40143e <_vfiprintf_r+0xaa>
  401532:	9900      	ldr	r1, [sp, #0]
  401534:	9805      	ldr	r0, [sp, #20]
  401536:	f000 fe61 	bl	4021fc <__swsetup_r>
  40153a:	2800      	cmp	r0, #0
  40153c:	f040 8558 	bne.w	401ff0 <_vfiprintf_r+0xc5c>
  401540:	9b00      	ldr	r3, [sp, #0]
  401542:	899a      	ldrh	r2, [r3, #12]
  401544:	f002 021a 	and.w	r2, r2, #26
  401548:	2a0a      	cmp	r2, #10
  40154a:	f47f af4b 	bne.w	4013e4 <_vfiprintf_r+0x50>
  40154e:	9900      	ldr	r1, [sp, #0]
  401550:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401554:	2b00      	cmp	r3, #0
  401556:	f6ff af45 	blt.w	4013e4 <_vfiprintf_r+0x50>
  40155a:	4623      	mov	r3, r4
  40155c:	4642      	mov	r2, r8
  40155e:	9805      	ldr	r0, [sp, #20]
  401560:	f000 fe16 	bl	402190 <__sbprintf>
  401564:	b02b      	add	sp, #172	; 0xac
  401566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40156a:	f000 fff3 	bl	402554 <__sinit>
  40156e:	e71e      	b.n	4013ae <_vfiprintf_r+0x1a>
  401570:	4264      	negs	r4, r4
  401572:	9304      	str	r3, [sp, #16]
  401574:	f046 0604 	orr.w	r6, r6, #4
  401578:	f898 3000 	ldrb.w	r3, [r8]
  40157c:	e771      	b.n	401462 <_vfiprintf_r+0xce>
  40157e:	2130      	movs	r1, #48	; 0x30
  401580:	9804      	ldr	r0, [sp, #16]
  401582:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401586:	9901      	ldr	r1, [sp, #4]
  401588:	9406      	str	r4, [sp, #24]
  40158a:	f04f 0300 	mov.w	r3, #0
  40158e:	2278      	movs	r2, #120	; 0x78
  401590:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401594:	2900      	cmp	r1, #0
  401596:	4603      	mov	r3, r0
  401598:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40159c:	6804      	ldr	r4, [r0, #0]
  40159e:	f103 0304 	add.w	r3, r3, #4
  4015a2:	f04f 0500 	mov.w	r5, #0
  4015a6:	f046 0202 	orr.w	r2, r6, #2
  4015aa:	f2c0 8525 	blt.w	401ff8 <_vfiprintf_r+0xc64>
  4015ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4015b2:	ea54 0205 	orrs.w	r2, r4, r5
  4015b6:	f046 0602 	orr.w	r6, r6, #2
  4015ba:	9304      	str	r3, [sp, #16]
  4015bc:	f040 84bf 	bne.w	401f3e <_vfiprintf_r+0xbaa>
  4015c0:	48b3      	ldr	r0, [pc, #716]	; (401890 <_vfiprintf_r+0x4fc>)
  4015c2:	9b01      	ldr	r3, [sp, #4]
  4015c4:	2b00      	cmp	r3, #0
  4015c6:	f040 841c 	bne.w	401e02 <_vfiprintf_r+0xa6e>
  4015ca:	4699      	mov	r9, r3
  4015cc:	2300      	movs	r3, #0
  4015ce:	9301      	str	r3, [sp, #4]
  4015d0:	9303      	str	r3, [sp, #12]
  4015d2:	465f      	mov	r7, fp
  4015d4:	9b01      	ldr	r3, [sp, #4]
  4015d6:	9a03      	ldr	r2, [sp, #12]
  4015d8:	4293      	cmp	r3, r2
  4015da:	bfb8      	it	lt
  4015dc:	4613      	movlt	r3, r2
  4015de:	461d      	mov	r5, r3
  4015e0:	f1b9 0f00 	cmp.w	r9, #0
  4015e4:	d000      	beq.n	4015e8 <_vfiprintf_r+0x254>
  4015e6:	3501      	adds	r5, #1
  4015e8:	f016 0302 	ands.w	r3, r6, #2
  4015ec:	9307      	str	r3, [sp, #28]
  4015ee:	bf18      	it	ne
  4015f0:	3502      	addne	r5, #2
  4015f2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4015f6:	9308      	str	r3, [sp, #32]
  4015f8:	f040 82f1 	bne.w	401bde <_vfiprintf_r+0x84a>
  4015fc:	9b06      	ldr	r3, [sp, #24]
  4015fe:	1b5c      	subs	r4, r3, r5
  401600:	2c00      	cmp	r4, #0
  401602:	f340 82ec 	ble.w	401bde <_vfiprintf_r+0x84a>
  401606:	2c10      	cmp	r4, #16
  401608:	f340 8556 	ble.w	4020b8 <_vfiprintf_r+0xd24>
  40160c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401894 <_vfiprintf_r+0x500>
  401610:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401614:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401616:	46d4      	mov	ip, sl
  401618:	2310      	movs	r3, #16
  40161a:	46c2      	mov	sl, r8
  40161c:	4670      	mov	r0, lr
  40161e:	46a8      	mov	r8, r5
  401620:	464d      	mov	r5, r9
  401622:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401626:	e007      	b.n	401638 <_vfiprintf_r+0x2a4>
  401628:	f100 0e02 	add.w	lr, r0, #2
  40162c:	f10c 0c08 	add.w	ip, ip, #8
  401630:	4608      	mov	r0, r1
  401632:	3c10      	subs	r4, #16
  401634:	2c10      	cmp	r4, #16
  401636:	dd13      	ble.n	401660 <_vfiprintf_r+0x2cc>
  401638:	1c41      	adds	r1, r0, #1
  40163a:	3210      	adds	r2, #16
  40163c:	2907      	cmp	r1, #7
  40163e:	920f      	str	r2, [sp, #60]	; 0x3c
  401640:	f8cc 5000 	str.w	r5, [ip]
  401644:	f8cc 3004 	str.w	r3, [ip, #4]
  401648:	910e      	str	r1, [sp, #56]	; 0x38
  40164a:	dded      	ble.n	401628 <_vfiprintf_r+0x294>
  40164c:	2a00      	cmp	r2, #0
  40164e:	f040 82b7 	bne.w	401bc0 <_vfiprintf_r+0x82c>
  401652:	3c10      	subs	r4, #16
  401654:	2c10      	cmp	r4, #16
  401656:	4610      	mov	r0, r2
  401658:	f04f 0e01 	mov.w	lr, #1
  40165c:	46dc      	mov	ip, fp
  40165e:	dceb      	bgt.n	401638 <_vfiprintf_r+0x2a4>
  401660:	46a9      	mov	r9, r5
  401662:	4670      	mov	r0, lr
  401664:	4645      	mov	r5, r8
  401666:	46d0      	mov	r8, sl
  401668:	46e2      	mov	sl, ip
  40166a:	4422      	add	r2, r4
  40166c:	2807      	cmp	r0, #7
  40166e:	920f      	str	r2, [sp, #60]	; 0x3c
  401670:	f8ca 9000 	str.w	r9, [sl]
  401674:	f8ca 4004 	str.w	r4, [sl, #4]
  401678:	900e      	str	r0, [sp, #56]	; 0x38
  40167a:	f300 8375 	bgt.w	401d68 <_vfiprintf_r+0x9d4>
  40167e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401682:	f10a 0a08 	add.w	sl, sl, #8
  401686:	f100 0e01 	add.w	lr, r0, #1
  40168a:	2b00      	cmp	r3, #0
  40168c:	f040 82b0 	bne.w	401bf0 <_vfiprintf_r+0x85c>
  401690:	9b07      	ldr	r3, [sp, #28]
  401692:	2b00      	cmp	r3, #0
  401694:	f000 82c3 	beq.w	401c1e <_vfiprintf_r+0x88a>
  401698:	3202      	adds	r2, #2
  40169a:	a90c      	add	r1, sp, #48	; 0x30
  40169c:	2302      	movs	r3, #2
  40169e:	f1be 0f07 	cmp.w	lr, #7
  4016a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4016a4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4016a8:	e88a 000a 	stmia.w	sl, {r1, r3}
  4016ac:	f340 8378 	ble.w	401da0 <_vfiprintf_r+0xa0c>
  4016b0:	2a00      	cmp	r2, #0
  4016b2:	f040 840a 	bne.w	401eca <_vfiprintf_r+0xb36>
  4016b6:	9b08      	ldr	r3, [sp, #32]
  4016b8:	2b80      	cmp	r3, #128	; 0x80
  4016ba:	f04f 0e01 	mov.w	lr, #1
  4016be:	4610      	mov	r0, r2
  4016c0:	46da      	mov	sl, fp
  4016c2:	f040 82b0 	bne.w	401c26 <_vfiprintf_r+0x892>
  4016c6:	9b06      	ldr	r3, [sp, #24]
  4016c8:	1b5c      	subs	r4, r3, r5
  4016ca:	2c00      	cmp	r4, #0
  4016cc:	f340 82ab 	ble.w	401c26 <_vfiprintf_r+0x892>
  4016d0:	2c10      	cmp	r4, #16
  4016d2:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401898 <_vfiprintf_r+0x504>
  4016d6:	f340 850b 	ble.w	4020f0 <_vfiprintf_r+0xd5c>
  4016da:	46d6      	mov	lr, sl
  4016dc:	2310      	movs	r3, #16
  4016de:	46c2      	mov	sl, r8
  4016e0:	46a8      	mov	r8, r5
  4016e2:	464d      	mov	r5, r9
  4016e4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4016e8:	e007      	b.n	4016fa <_vfiprintf_r+0x366>
  4016ea:	f100 0c02 	add.w	ip, r0, #2
  4016ee:	f10e 0e08 	add.w	lr, lr, #8
  4016f2:	4608      	mov	r0, r1
  4016f4:	3c10      	subs	r4, #16
  4016f6:	2c10      	cmp	r4, #16
  4016f8:	dd13      	ble.n	401722 <_vfiprintf_r+0x38e>
  4016fa:	1c41      	adds	r1, r0, #1
  4016fc:	3210      	adds	r2, #16
  4016fe:	2907      	cmp	r1, #7
  401700:	920f      	str	r2, [sp, #60]	; 0x3c
  401702:	f8ce 5000 	str.w	r5, [lr]
  401706:	f8ce 3004 	str.w	r3, [lr, #4]
  40170a:	910e      	str	r1, [sp, #56]	; 0x38
  40170c:	dded      	ble.n	4016ea <_vfiprintf_r+0x356>
  40170e:	2a00      	cmp	r2, #0
  401710:	f040 8315 	bne.w	401d3e <_vfiprintf_r+0x9aa>
  401714:	3c10      	subs	r4, #16
  401716:	2c10      	cmp	r4, #16
  401718:	f04f 0c01 	mov.w	ip, #1
  40171c:	4610      	mov	r0, r2
  40171e:	46de      	mov	lr, fp
  401720:	dceb      	bgt.n	4016fa <_vfiprintf_r+0x366>
  401722:	46a9      	mov	r9, r5
  401724:	4645      	mov	r5, r8
  401726:	46d0      	mov	r8, sl
  401728:	46f2      	mov	sl, lr
  40172a:	4422      	add	r2, r4
  40172c:	f1bc 0f07 	cmp.w	ip, #7
  401730:	920f      	str	r2, [sp, #60]	; 0x3c
  401732:	f8ca 9000 	str.w	r9, [sl]
  401736:	f8ca 4004 	str.w	r4, [sl, #4]
  40173a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40173e:	f300 83d2 	bgt.w	401ee6 <_vfiprintf_r+0xb52>
  401742:	9b01      	ldr	r3, [sp, #4]
  401744:	9903      	ldr	r1, [sp, #12]
  401746:	1a5c      	subs	r4, r3, r1
  401748:	2c00      	cmp	r4, #0
  40174a:	f10a 0a08 	add.w	sl, sl, #8
  40174e:	f10c 0e01 	add.w	lr, ip, #1
  401752:	4660      	mov	r0, ip
  401754:	f300 826d 	bgt.w	401c32 <_vfiprintf_r+0x89e>
  401758:	9903      	ldr	r1, [sp, #12]
  40175a:	f8ca 7000 	str.w	r7, [sl]
  40175e:	440a      	add	r2, r1
  401760:	f1be 0f07 	cmp.w	lr, #7
  401764:	920f      	str	r2, [sp, #60]	; 0x3c
  401766:	f8ca 1004 	str.w	r1, [sl, #4]
  40176a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40176e:	f340 82ce 	ble.w	401d0e <_vfiprintf_r+0x97a>
  401772:	2a00      	cmp	r2, #0
  401774:	f040 833a 	bne.w	401dec <_vfiprintf_r+0xa58>
  401778:	0770      	lsls	r0, r6, #29
  40177a:	920e      	str	r2, [sp, #56]	; 0x38
  40177c:	d538      	bpl.n	4017f0 <_vfiprintf_r+0x45c>
  40177e:	9b06      	ldr	r3, [sp, #24]
  401780:	1b5c      	subs	r4, r3, r5
  401782:	2c00      	cmp	r4, #0
  401784:	dd34      	ble.n	4017f0 <_vfiprintf_r+0x45c>
  401786:	46da      	mov	sl, fp
  401788:	2c10      	cmp	r4, #16
  40178a:	f340 84ab 	ble.w	4020e4 <_vfiprintf_r+0xd50>
  40178e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401894 <_vfiprintf_r+0x500>
  401792:	990e      	ldr	r1, [sp, #56]	; 0x38
  401794:	464f      	mov	r7, r9
  401796:	2610      	movs	r6, #16
  401798:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40179c:	e006      	b.n	4017ac <_vfiprintf_r+0x418>
  40179e:	1c88      	adds	r0, r1, #2
  4017a0:	f10a 0a08 	add.w	sl, sl, #8
  4017a4:	4619      	mov	r1, r3
  4017a6:	3c10      	subs	r4, #16
  4017a8:	2c10      	cmp	r4, #16
  4017aa:	dd13      	ble.n	4017d4 <_vfiprintf_r+0x440>
  4017ac:	1c4b      	adds	r3, r1, #1
  4017ae:	3210      	adds	r2, #16
  4017b0:	2b07      	cmp	r3, #7
  4017b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4017b4:	f8ca 7000 	str.w	r7, [sl]
  4017b8:	f8ca 6004 	str.w	r6, [sl, #4]
  4017bc:	930e      	str	r3, [sp, #56]	; 0x38
  4017be:	ddee      	ble.n	40179e <_vfiprintf_r+0x40a>
  4017c0:	2a00      	cmp	r2, #0
  4017c2:	f040 828e 	bne.w	401ce2 <_vfiprintf_r+0x94e>
  4017c6:	3c10      	subs	r4, #16
  4017c8:	2c10      	cmp	r4, #16
  4017ca:	f04f 0001 	mov.w	r0, #1
  4017ce:	4611      	mov	r1, r2
  4017d0:	46da      	mov	sl, fp
  4017d2:	dceb      	bgt.n	4017ac <_vfiprintf_r+0x418>
  4017d4:	46b9      	mov	r9, r7
  4017d6:	4422      	add	r2, r4
  4017d8:	2807      	cmp	r0, #7
  4017da:	920f      	str	r2, [sp, #60]	; 0x3c
  4017dc:	f8ca 9000 	str.w	r9, [sl]
  4017e0:	f8ca 4004 	str.w	r4, [sl, #4]
  4017e4:	900e      	str	r0, [sp, #56]	; 0x38
  4017e6:	f340 829b 	ble.w	401d20 <_vfiprintf_r+0x98c>
  4017ea:	2a00      	cmp	r2, #0
  4017ec:	f040 8425 	bne.w	40203a <_vfiprintf_r+0xca6>
  4017f0:	9b02      	ldr	r3, [sp, #8]
  4017f2:	9a06      	ldr	r2, [sp, #24]
  4017f4:	42aa      	cmp	r2, r5
  4017f6:	bfac      	ite	ge
  4017f8:	189b      	addge	r3, r3, r2
  4017fa:	195b      	addlt	r3, r3, r5
  4017fc:	9302      	str	r3, [sp, #8]
  4017fe:	e299      	b.n	401d34 <_vfiprintf_r+0x9a0>
  401800:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401804:	f898 3000 	ldrb.w	r3, [r8]
  401808:	e62b      	b.n	401462 <_vfiprintf_r+0xce>
  40180a:	9406      	str	r4, [sp, #24]
  40180c:	2900      	cmp	r1, #0
  40180e:	f040 84af 	bne.w	402170 <_vfiprintf_r+0xddc>
  401812:	f046 0610 	orr.w	r6, r6, #16
  401816:	06b3      	lsls	r3, r6, #26
  401818:	f140 8312 	bpl.w	401e40 <_vfiprintf_r+0xaac>
  40181c:	9904      	ldr	r1, [sp, #16]
  40181e:	3107      	adds	r1, #7
  401820:	f021 0107 	bic.w	r1, r1, #7
  401824:	e9d1 2300 	ldrd	r2, r3, [r1]
  401828:	3108      	adds	r1, #8
  40182a:	9104      	str	r1, [sp, #16]
  40182c:	4614      	mov	r4, r2
  40182e:	461d      	mov	r5, r3
  401830:	2a00      	cmp	r2, #0
  401832:	f173 0300 	sbcs.w	r3, r3, #0
  401836:	f2c0 8386 	blt.w	401f46 <_vfiprintf_r+0xbb2>
  40183a:	9b01      	ldr	r3, [sp, #4]
  40183c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401840:	2b00      	cmp	r3, #0
  401842:	f2c0 831a 	blt.w	401e7a <_vfiprintf_r+0xae6>
  401846:	ea54 0305 	orrs.w	r3, r4, r5
  40184a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40184e:	f000 80ed 	beq.w	401a2c <_vfiprintf_r+0x698>
  401852:	2d00      	cmp	r5, #0
  401854:	bf08      	it	eq
  401856:	2c0a      	cmpeq	r4, #10
  401858:	f0c0 80ed 	bcc.w	401a36 <_vfiprintf_r+0x6a2>
  40185c:	465f      	mov	r7, fp
  40185e:	4620      	mov	r0, r4
  401860:	4629      	mov	r1, r5
  401862:	220a      	movs	r2, #10
  401864:	2300      	movs	r3, #0
  401866:	f002 fa47 	bl	403cf8 <__aeabi_uldivmod>
  40186a:	3230      	adds	r2, #48	; 0x30
  40186c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401870:	4620      	mov	r0, r4
  401872:	4629      	mov	r1, r5
  401874:	2300      	movs	r3, #0
  401876:	220a      	movs	r2, #10
  401878:	f002 fa3e 	bl	403cf8 <__aeabi_uldivmod>
  40187c:	4604      	mov	r4, r0
  40187e:	460d      	mov	r5, r1
  401880:	ea54 0305 	orrs.w	r3, r4, r5
  401884:	d1eb      	bne.n	40185e <_vfiprintf_r+0x4ca>
  401886:	ebc7 030b 	rsb	r3, r7, fp
  40188a:	9303      	str	r3, [sp, #12]
  40188c:	e6a2      	b.n	4015d4 <_vfiprintf_r+0x240>
  40188e:	bf00      	nop
  401890:	0040412c 	.word	0x0040412c
  401894:	00404148 	.word	0x00404148
  401898:	00404108 	.word	0x00404108
  40189c:	9406      	str	r4, [sp, #24]
  40189e:	2900      	cmp	r1, #0
  4018a0:	f040 8462 	bne.w	402168 <_vfiprintf_r+0xdd4>
  4018a4:	f046 0610 	orr.w	r6, r6, #16
  4018a8:	f016 0320 	ands.w	r3, r6, #32
  4018ac:	f000 82ae 	beq.w	401e0c <_vfiprintf_r+0xa78>
  4018b0:	9b04      	ldr	r3, [sp, #16]
  4018b2:	3307      	adds	r3, #7
  4018b4:	f023 0307 	bic.w	r3, r3, #7
  4018b8:	f04f 0200 	mov.w	r2, #0
  4018bc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4018c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4018c4:	f103 0208 	add.w	r2, r3, #8
  4018c8:	9b01      	ldr	r3, [sp, #4]
  4018ca:	9204      	str	r2, [sp, #16]
  4018cc:	2b00      	cmp	r3, #0
  4018ce:	f2c0 8174 	blt.w	401bba <_vfiprintf_r+0x826>
  4018d2:	ea54 0305 	orrs.w	r3, r4, r5
  4018d6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4018da:	f040 816e 	bne.w	401bba <_vfiprintf_r+0x826>
  4018de:	9b01      	ldr	r3, [sp, #4]
  4018e0:	2b00      	cmp	r3, #0
  4018e2:	f000 8430 	beq.w	402146 <_vfiprintf_r+0xdb2>
  4018e6:	f04f 0900 	mov.w	r9, #0
  4018ea:	2400      	movs	r4, #0
  4018ec:	2500      	movs	r5, #0
  4018ee:	465f      	mov	r7, fp
  4018f0:	08e2      	lsrs	r2, r4, #3
  4018f2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4018f6:	08e9      	lsrs	r1, r5, #3
  4018f8:	f004 0307 	and.w	r3, r4, #7
  4018fc:	460d      	mov	r5, r1
  4018fe:	4614      	mov	r4, r2
  401900:	3330      	adds	r3, #48	; 0x30
  401902:	ea54 0205 	orrs.w	r2, r4, r5
  401906:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40190a:	d1f1      	bne.n	4018f0 <_vfiprintf_r+0x55c>
  40190c:	07f4      	lsls	r4, r6, #31
  40190e:	d5ba      	bpl.n	401886 <_vfiprintf_r+0x4f2>
  401910:	2b30      	cmp	r3, #48	; 0x30
  401912:	d0b8      	beq.n	401886 <_vfiprintf_r+0x4f2>
  401914:	2230      	movs	r2, #48	; 0x30
  401916:	1e7b      	subs	r3, r7, #1
  401918:	f807 2c01 	strb.w	r2, [r7, #-1]
  40191c:	ebc3 020b 	rsb	r2, r3, fp
  401920:	9203      	str	r2, [sp, #12]
  401922:	461f      	mov	r7, r3
  401924:	e656      	b.n	4015d4 <_vfiprintf_r+0x240>
  401926:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40192a:	2400      	movs	r4, #0
  40192c:	f818 3b01 	ldrb.w	r3, [r8], #1
  401930:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401934:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401938:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40193c:	2a09      	cmp	r2, #9
  40193e:	d9f5      	bls.n	40192c <_vfiprintf_r+0x598>
  401940:	e591      	b.n	401466 <_vfiprintf_r+0xd2>
  401942:	f898 3000 	ldrb.w	r3, [r8]
  401946:	2101      	movs	r1, #1
  401948:	202b      	movs	r0, #43	; 0x2b
  40194a:	e58a      	b.n	401462 <_vfiprintf_r+0xce>
  40194c:	f898 3000 	ldrb.w	r3, [r8]
  401950:	2b2a      	cmp	r3, #42	; 0x2a
  401952:	f108 0501 	add.w	r5, r8, #1
  401956:	f000 83dd 	beq.w	402114 <_vfiprintf_r+0xd80>
  40195a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40195e:	2a09      	cmp	r2, #9
  401960:	46a8      	mov	r8, r5
  401962:	bf98      	it	ls
  401964:	2500      	movls	r5, #0
  401966:	f200 83ce 	bhi.w	402106 <_vfiprintf_r+0xd72>
  40196a:	f818 3b01 	ldrb.w	r3, [r8], #1
  40196e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401972:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401976:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40197a:	2a09      	cmp	r2, #9
  40197c:	d9f5      	bls.n	40196a <_vfiprintf_r+0x5d6>
  40197e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401982:	9201      	str	r2, [sp, #4]
  401984:	e56f      	b.n	401466 <_vfiprintf_r+0xd2>
  401986:	9a04      	ldr	r2, [sp, #16]
  401988:	6814      	ldr	r4, [r2, #0]
  40198a:	4613      	mov	r3, r2
  40198c:	2c00      	cmp	r4, #0
  40198e:	f103 0304 	add.w	r3, r3, #4
  401992:	f6ff aded 	blt.w	401570 <_vfiprintf_r+0x1dc>
  401996:	9304      	str	r3, [sp, #16]
  401998:	f898 3000 	ldrb.w	r3, [r8]
  40199c:	e561      	b.n	401462 <_vfiprintf_r+0xce>
  40199e:	9406      	str	r4, [sp, #24]
  4019a0:	2900      	cmp	r1, #0
  4019a2:	d081      	beq.n	4018a8 <_vfiprintf_r+0x514>
  4019a4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4019a8:	e77e      	b.n	4018a8 <_vfiprintf_r+0x514>
  4019aa:	9a04      	ldr	r2, [sp, #16]
  4019ac:	9406      	str	r4, [sp, #24]
  4019ae:	6817      	ldr	r7, [r2, #0]
  4019b0:	f04f 0300 	mov.w	r3, #0
  4019b4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4019b8:	1d14      	adds	r4, r2, #4
  4019ba:	9b01      	ldr	r3, [sp, #4]
  4019bc:	2f00      	cmp	r7, #0
  4019be:	f000 8386 	beq.w	4020ce <_vfiprintf_r+0xd3a>
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	f2c0 835f 	blt.w	402086 <_vfiprintf_r+0xcf2>
  4019c8:	461a      	mov	r2, r3
  4019ca:	2100      	movs	r1, #0
  4019cc:	4638      	mov	r0, r7
  4019ce:	f001 fc5f 	bl	403290 <memchr>
  4019d2:	2800      	cmp	r0, #0
  4019d4:	f000 838f 	beq.w	4020f6 <_vfiprintf_r+0xd62>
  4019d8:	1bc3      	subs	r3, r0, r7
  4019da:	9303      	str	r3, [sp, #12]
  4019dc:	2300      	movs	r3, #0
  4019de:	9404      	str	r4, [sp, #16]
  4019e0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4019e4:	9301      	str	r3, [sp, #4]
  4019e6:	e5f5      	b.n	4015d4 <_vfiprintf_r+0x240>
  4019e8:	9406      	str	r4, [sp, #24]
  4019ea:	2900      	cmp	r1, #0
  4019ec:	f040 83b9 	bne.w	402162 <_vfiprintf_r+0xdce>
  4019f0:	f016 0920 	ands.w	r9, r6, #32
  4019f4:	d135      	bne.n	401a62 <_vfiprintf_r+0x6ce>
  4019f6:	f016 0310 	ands.w	r3, r6, #16
  4019fa:	d103      	bne.n	401a04 <_vfiprintf_r+0x670>
  4019fc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401a00:	f040 832a 	bne.w	402058 <_vfiprintf_r+0xcc4>
  401a04:	9a04      	ldr	r2, [sp, #16]
  401a06:	4613      	mov	r3, r2
  401a08:	6814      	ldr	r4, [r2, #0]
  401a0a:	9a01      	ldr	r2, [sp, #4]
  401a0c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401a10:	2a00      	cmp	r2, #0
  401a12:	f103 0304 	add.w	r3, r3, #4
  401a16:	f04f 0500 	mov.w	r5, #0
  401a1a:	f2c0 8332 	blt.w	402082 <_vfiprintf_r+0xcee>
  401a1e:	ea54 0205 	orrs.w	r2, r4, r5
  401a22:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401a26:	9304      	str	r3, [sp, #16]
  401a28:	f47f af13 	bne.w	401852 <_vfiprintf_r+0x4be>
  401a2c:	9b01      	ldr	r3, [sp, #4]
  401a2e:	2b00      	cmp	r3, #0
  401a30:	f43f adcc 	beq.w	4015cc <_vfiprintf_r+0x238>
  401a34:	2400      	movs	r4, #0
  401a36:	af2a      	add	r7, sp, #168	; 0xa8
  401a38:	3430      	adds	r4, #48	; 0x30
  401a3a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  401a3e:	ebc7 030b 	rsb	r3, r7, fp
  401a42:	9303      	str	r3, [sp, #12]
  401a44:	e5c6      	b.n	4015d4 <_vfiprintf_r+0x240>
  401a46:	f046 0620 	orr.w	r6, r6, #32
  401a4a:	f898 3000 	ldrb.w	r3, [r8]
  401a4e:	e508      	b.n	401462 <_vfiprintf_r+0xce>
  401a50:	9406      	str	r4, [sp, #24]
  401a52:	2900      	cmp	r1, #0
  401a54:	f040 836e 	bne.w	402134 <_vfiprintf_r+0xda0>
  401a58:	f046 0610 	orr.w	r6, r6, #16
  401a5c:	f016 0920 	ands.w	r9, r6, #32
  401a60:	d0c9      	beq.n	4019f6 <_vfiprintf_r+0x662>
  401a62:	9b04      	ldr	r3, [sp, #16]
  401a64:	3307      	adds	r3, #7
  401a66:	f023 0307 	bic.w	r3, r3, #7
  401a6a:	f04f 0200 	mov.w	r2, #0
  401a6e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401a72:	e9d3 4500 	ldrd	r4, r5, [r3]
  401a76:	f103 0208 	add.w	r2, r3, #8
  401a7a:	9b01      	ldr	r3, [sp, #4]
  401a7c:	9204      	str	r2, [sp, #16]
  401a7e:	2b00      	cmp	r3, #0
  401a80:	f2c0 81f9 	blt.w	401e76 <_vfiprintf_r+0xae2>
  401a84:	ea54 0305 	orrs.w	r3, r4, r5
  401a88:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401a8c:	f04f 0900 	mov.w	r9, #0
  401a90:	f47f aedf 	bne.w	401852 <_vfiprintf_r+0x4be>
  401a94:	e7ca      	b.n	401a2c <_vfiprintf_r+0x698>
  401a96:	9406      	str	r4, [sp, #24]
  401a98:	2900      	cmp	r1, #0
  401a9a:	f040 8351 	bne.w	402140 <_vfiprintf_r+0xdac>
  401a9e:	06b2      	lsls	r2, r6, #26
  401aa0:	48ae      	ldr	r0, [pc, #696]	; (401d5c <_vfiprintf_r+0x9c8>)
  401aa2:	d541      	bpl.n	401b28 <_vfiprintf_r+0x794>
  401aa4:	9a04      	ldr	r2, [sp, #16]
  401aa6:	3207      	adds	r2, #7
  401aa8:	f022 0207 	bic.w	r2, r2, #7
  401aac:	e9d2 4500 	ldrd	r4, r5, [r2]
  401ab0:	f102 0108 	add.w	r1, r2, #8
  401ab4:	9104      	str	r1, [sp, #16]
  401ab6:	f016 0901 	ands.w	r9, r6, #1
  401aba:	f000 8177 	beq.w	401dac <_vfiprintf_r+0xa18>
  401abe:	ea54 0205 	orrs.w	r2, r4, r5
  401ac2:	f040 8226 	bne.w	401f12 <_vfiprintf_r+0xb7e>
  401ac6:	f04f 0300 	mov.w	r3, #0
  401aca:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401ace:	9b01      	ldr	r3, [sp, #4]
  401ad0:	2b00      	cmp	r3, #0
  401ad2:	f2c0 8196 	blt.w	401e02 <_vfiprintf_r+0xa6e>
  401ad6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401ada:	e572      	b.n	4015c2 <_vfiprintf_r+0x22e>
  401adc:	9a04      	ldr	r2, [sp, #16]
  401ade:	9406      	str	r4, [sp, #24]
  401ae0:	6813      	ldr	r3, [r2, #0]
  401ae2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401ae6:	4613      	mov	r3, r2
  401ae8:	f04f 0100 	mov.w	r1, #0
  401aec:	2501      	movs	r5, #1
  401aee:	3304      	adds	r3, #4
  401af0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401af4:	9304      	str	r3, [sp, #16]
  401af6:	9503      	str	r5, [sp, #12]
  401af8:	af10      	add	r7, sp, #64	; 0x40
  401afa:	2300      	movs	r3, #0
  401afc:	9301      	str	r3, [sp, #4]
  401afe:	e573      	b.n	4015e8 <_vfiprintf_r+0x254>
  401b00:	f898 3000 	ldrb.w	r3, [r8]
  401b04:	2800      	cmp	r0, #0
  401b06:	f47f acac 	bne.w	401462 <_vfiprintf_r+0xce>
  401b0a:	2101      	movs	r1, #1
  401b0c:	2020      	movs	r0, #32
  401b0e:	e4a8      	b.n	401462 <_vfiprintf_r+0xce>
  401b10:	f046 0601 	orr.w	r6, r6, #1
  401b14:	f898 3000 	ldrb.w	r3, [r8]
  401b18:	e4a3      	b.n	401462 <_vfiprintf_r+0xce>
  401b1a:	9406      	str	r4, [sp, #24]
  401b1c:	2900      	cmp	r1, #0
  401b1e:	f040 830c 	bne.w	40213a <_vfiprintf_r+0xda6>
  401b22:	06b2      	lsls	r2, r6, #26
  401b24:	488e      	ldr	r0, [pc, #568]	; (401d60 <_vfiprintf_r+0x9cc>)
  401b26:	d4bd      	bmi.n	401aa4 <_vfiprintf_r+0x710>
  401b28:	9904      	ldr	r1, [sp, #16]
  401b2a:	06f7      	lsls	r7, r6, #27
  401b2c:	460a      	mov	r2, r1
  401b2e:	f100 819d 	bmi.w	401e6c <_vfiprintf_r+0xad8>
  401b32:	0675      	lsls	r5, r6, #25
  401b34:	f140 819a 	bpl.w	401e6c <_vfiprintf_r+0xad8>
  401b38:	3204      	adds	r2, #4
  401b3a:	880c      	ldrh	r4, [r1, #0]
  401b3c:	9204      	str	r2, [sp, #16]
  401b3e:	2500      	movs	r5, #0
  401b40:	e7b9      	b.n	401ab6 <_vfiprintf_r+0x722>
  401b42:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  401b46:	f898 3000 	ldrb.w	r3, [r8]
  401b4a:	e48a      	b.n	401462 <_vfiprintf_r+0xce>
  401b4c:	f898 3000 	ldrb.w	r3, [r8]
  401b50:	2b6c      	cmp	r3, #108	; 0x6c
  401b52:	bf03      	ittte	eq
  401b54:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  401b58:	f046 0620 	orreq.w	r6, r6, #32
  401b5c:	f108 0801 	addeq.w	r8, r8, #1
  401b60:	f046 0610 	orrne.w	r6, r6, #16
  401b64:	e47d      	b.n	401462 <_vfiprintf_r+0xce>
  401b66:	2900      	cmp	r1, #0
  401b68:	f040 8309 	bne.w	40217e <_vfiprintf_r+0xdea>
  401b6c:	06b4      	lsls	r4, r6, #26
  401b6e:	f140 821c 	bpl.w	401faa <_vfiprintf_r+0xc16>
  401b72:	9a04      	ldr	r2, [sp, #16]
  401b74:	9902      	ldr	r1, [sp, #8]
  401b76:	6813      	ldr	r3, [r2, #0]
  401b78:	17cd      	asrs	r5, r1, #31
  401b7a:	4608      	mov	r0, r1
  401b7c:	3204      	adds	r2, #4
  401b7e:	4629      	mov	r1, r5
  401b80:	9204      	str	r2, [sp, #16]
  401b82:	e9c3 0100 	strd	r0, r1, [r3]
  401b86:	e436      	b.n	4013f6 <_vfiprintf_r+0x62>
  401b88:	9406      	str	r4, [sp, #24]
  401b8a:	2900      	cmp	r1, #0
  401b8c:	f43f ae43 	beq.w	401816 <_vfiprintf_r+0x482>
  401b90:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401b94:	e63f      	b.n	401816 <_vfiprintf_r+0x482>
  401b96:	9406      	str	r4, [sp, #24]
  401b98:	2900      	cmp	r1, #0
  401b9a:	f040 82ed 	bne.w	402178 <_vfiprintf_r+0xde4>
  401b9e:	2b00      	cmp	r3, #0
  401ba0:	f000 808f 	beq.w	401cc2 <_vfiprintf_r+0x92e>
  401ba4:	2501      	movs	r5, #1
  401ba6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401baa:	f04f 0300 	mov.w	r3, #0
  401bae:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401bb2:	9503      	str	r5, [sp, #12]
  401bb4:	af10      	add	r7, sp, #64	; 0x40
  401bb6:	e7a0      	b.n	401afa <_vfiprintf_r+0x766>
  401bb8:	9304      	str	r3, [sp, #16]
  401bba:	f04f 0900 	mov.w	r9, #0
  401bbe:	e696      	b.n	4018ee <_vfiprintf_r+0x55a>
  401bc0:	aa0d      	add	r2, sp, #52	; 0x34
  401bc2:	9900      	ldr	r1, [sp, #0]
  401bc4:	9309      	str	r3, [sp, #36]	; 0x24
  401bc6:	4648      	mov	r0, r9
  401bc8:	f7ff fba8 	bl	40131c <__sprint_r.part.0>
  401bcc:	2800      	cmp	r0, #0
  401bce:	d17f      	bne.n	401cd0 <_vfiprintf_r+0x93c>
  401bd0:	980e      	ldr	r0, [sp, #56]	; 0x38
  401bd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401bd6:	f100 0e01 	add.w	lr, r0, #1
  401bda:	46dc      	mov	ip, fp
  401bdc:	e529      	b.n	401632 <_vfiprintf_r+0x29e>
  401bde:	980e      	ldr	r0, [sp, #56]	; 0x38
  401be0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401be2:	f100 0e01 	add.w	lr, r0, #1
  401be6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401bea:	2b00      	cmp	r3, #0
  401bec:	f43f ad50 	beq.w	401690 <_vfiprintf_r+0x2fc>
  401bf0:	3201      	adds	r2, #1
  401bf2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401bf6:	2301      	movs	r3, #1
  401bf8:	f1be 0f07 	cmp.w	lr, #7
  401bfc:	920f      	str	r2, [sp, #60]	; 0x3c
  401bfe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c02:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c06:	f340 80bf 	ble.w	401d88 <_vfiprintf_r+0x9f4>
  401c0a:	2a00      	cmp	r2, #0
  401c0c:	f040 814e 	bne.w	401eac <_vfiprintf_r+0xb18>
  401c10:	9907      	ldr	r1, [sp, #28]
  401c12:	2900      	cmp	r1, #0
  401c14:	f040 80be 	bne.w	401d94 <_vfiprintf_r+0xa00>
  401c18:	469e      	mov	lr, r3
  401c1a:	4610      	mov	r0, r2
  401c1c:	46da      	mov	sl, fp
  401c1e:	9b08      	ldr	r3, [sp, #32]
  401c20:	2b80      	cmp	r3, #128	; 0x80
  401c22:	f43f ad50 	beq.w	4016c6 <_vfiprintf_r+0x332>
  401c26:	9b01      	ldr	r3, [sp, #4]
  401c28:	9903      	ldr	r1, [sp, #12]
  401c2a:	1a5c      	subs	r4, r3, r1
  401c2c:	2c00      	cmp	r4, #0
  401c2e:	f77f ad93 	ble.w	401758 <_vfiprintf_r+0x3c4>
  401c32:	2c10      	cmp	r4, #16
  401c34:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401d64 <_vfiprintf_r+0x9d0>
  401c38:	dd25      	ble.n	401c86 <_vfiprintf_r+0x8f2>
  401c3a:	46d4      	mov	ip, sl
  401c3c:	2310      	movs	r3, #16
  401c3e:	46c2      	mov	sl, r8
  401c40:	46a8      	mov	r8, r5
  401c42:	464d      	mov	r5, r9
  401c44:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401c48:	e007      	b.n	401c5a <_vfiprintf_r+0x8c6>
  401c4a:	f100 0e02 	add.w	lr, r0, #2
  401c4e:	f10c 0c08 	add.w	ip, ip, #8
  401c52:	4608      	mov	r0, r1
  401c54:	3c10      	subs	r4, #16
  401c56:	2c10      	cmp	r4, #16
  401c58:	dd11      	ble.n	401c7e <_vfiprintf_r+0x8ea>
  401c5a:	1c41      	adds	r1, r0, #1
  401c5c:	3210      	adds	r2, #16
  401c5e:	2907      	cmp	r1, #7
  401c60:	920f      	str	r2, [sp, #60]	; 0x3c
  401c62:	f8cc 5000 	str.w	r5, [ip]
  401c66:	f8cc 3004 	str.w	r3, [ip, #4]
  401c6a:	910e      	str	r1, [sp, #56]	; 0x38
  401c6c:	dded      	ble.n	401c4a <_vfiprintf_r+0x8b6>
  401c6e:	b9d2      	cbnz	r2, 401ca6 <_vfiprintf_r+0x912>
  401c70:	3c10      	subs	r4, #16
  401c72:	2c10      	cmp	r4, #16
  401c74:	f04f 0e01 	mov.w	lr, #1
  401c78:	4610      	mov	r0, r2
  401c7a:	46dc      	mov	ip, fp
  401c7c:	dced      	bgt.n	401c5a <_vfiprintf_r+0x8c6>
  401c7e:	46a9      	mov	r9, r5
  401c80:	4645      	mov	r5, r8
  401c82:	46d0      	mov	r8, sl
  401c84:	46e2      	mov	sl, ip
  401c86:	4422      	add	r2, r4
  401c88:	f1be 0f07 	cmp.w	lr, #7
  401c8c:	920f      	str	r2, [sp, #60]	; 0x3c
  401c8e:	f8ca 9000 	str.w	r9, [sl]
  401c92:	f8ca 4004 	str.w	r4, [sl, #4]
  401c96:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c9a:	dc2e      	bgt.n	401cfa <_vfiprintf_r+0x966>
  401c9c:	f10a 0a08 	add.w	sl, sl, #8
  401ca0:	f10e 0e01 	add.w	lr, lr, #1
  401ca4:	e558      	b.n	401758 <_vfiprintf_r+0x3c4>
  401ca6:	aa0d      	add	r2, sp, #52	; 0x34
  401ca8:	9900      	ldr	r1, [sp, #0]
  401caa:	9301      	str	r3, [sp, #4]
  401cac:	4648      	mov	r0, r9
  401cae:	f7ff fb35 	bl	40131c <__sprint_r.part.0>
  401cb2:	b968      	cbnz	r0, 401cd0 <_vfiprintf_r+0x93c>
  401cb4:	980e      	ldr	r0, [sp, #56]	; 0x38
  401cb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cb8:	9b01      	ldr	r3, [sp, #4]
  401cba:	f100 0e01 	add.w	lr, r0, #1
  401cbe:	46dc      	mov	ip, fp
  401cc0:	e7c8      	b.n	401c54 <_vfiprintf_r+0x8c0>
  401cc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401cc4:	b123      	cbz	r3, 401cd0 <_vfiprintf_r+0x93c>
  401cc6:	9805      	ldr	r0, [sp, #20]
  401cc8:	9900      	ldr	r1, [sp, #0]
  401cca:	aa0d      	add	r2, sp, #52	; 0x34
  401ccc:	f7ff fb26 	bl	40131c <__sprint_r.part.0>
  401cd0:	9b00      	ldr	r3, [sp, #0]
  401cd2:	899b      	ldrh	r3, [r3, #12]
  401cd4:	065a      	lsls	r2, r3, #25
  401cd6:	f100 818b 	bmi.w	401ff0 <_vfiprintf_r+0xc5c>
  401cda:	9802      	ldr	r0, [sp, #8]
  401cdc:	b02b      	add	sp, #172	; 0xac
  401cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ce2:	aa0d      	add	r2, sp, #52	; 0x34
  401ce4:	9900      	ldr	r1, [sp, #0]
  401ce6:	4648      	mov	r0, r9
  401ce8:	f7ff fb18 	bl	40131c <__sprint_r.part.0>
  401cec:	2800      	cmp	r0, #0
  401cee:	d1ef      	bne.n	401cd0 <_vfiprintf_r+0x93c>
  401cf0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401cf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cf4:	1c48      	adds	r0, r1, #1
  401cf6:	46da      	mov	sl, fp
  401cf8:	e555      	b.n	4017a6 <_vfiprintf_r+0x412>
  401cfa:	2a00      	cmp	r2, #0
  401cfc:	f040 80fb 	bne.w	401ef6 <_vfiprintf_r+0xb62>
  401d00:	9a03      	ldr	r2, [sp, #12]
  401d02:	921b      	str	r2, [sp, #108]	; 0x6c
  401d04:	2301      	movs	r3, #1
  401d06:	920f      	str	r2, [sp, #60]	; 0x3c
  401d08:	971a      	str	r7, [sp, #104]	; 0x68
  401d0a:	930e      	str	r3, [sp, #56]	; 0x38
  401d0c:	46da      	mov	sl, fp
  401d0e:	f10a 0a08 	add.w	sl, sl, #8
  401d12:	0771      	lsls	r1, r6, #29
  401d14:	d504      	bpl.n	401d20 <_vfiprintf_r+0x98c>
  401d16:	9b06      	ldr	r3, [sp, #24]
  401d18:	1b5c      	subs	r4, r3, r5
  401d1a:	2c00      	cmp	r4, #0
  401d1c:	f73f ad34 	bgt.w	401788 <_vfiprintf_r+0x3f4>
  401d20:	9b02      	ldr	r3, [sp, #8]
  401d22:	9906      	ldr	r1, [sp, #24]
  401d24:	42a9      	cmp	r1, r5
  401d26:	bfac      	ite	ge
  401d28:	185b      	addge	r3, r3, r1
  401d2a:	195b      	addlt	r3, r3, r5
  401d2c:	9302      	str	r3, [sp, #8]
  401d2e:	2a00      	cmp	r2, #0
  401d30:	f040 80b3 	bne.w	401e9a <_vfiprintf_r+0xb06>
  401d34:	2300      	movs	r3, #0
  401d36:	930e      	str	r3, [sp, #56]	; 0x38
  401d38:	46da      	mov	sl, fp
  401d3a:	f7ff bb5c 	b.w	4013f6 <_vfiprintf_r+0x62>
  401d3e:	aa0d      	add	r2, sp, #52	; 0x34
  401d40:	9900      	ldr	r1, [sp, #0]
  401d42:	9307      	str	r3, [sp, #28]
  401d44:	4648      	mov	r0, r9
  401d46:	f7ff fae9 	bl	40131c <__sprint_r.part.0>
  401d4a:	2800      	cmp	r0, #0
  401d4c:	d1c0      	bne.n	401cd0 <_vfiprintf_r+0x93c>
  401d4e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d52:	9b07      	ldr	r3, [sp, #28]
  401d54:	f100 0c01 	add.w	ip, r0, #1
  401d58:	46de      	mov	lr, fp
  401d5a:	e4cb      	b.n	4016f4 <_vfiprintf_r+0x360>
  401d5c:	00404118 	.word	0x00404118
  401d60:	0040412c 	.word	0x0040412c
  401d64:	00404108 	.word	0x00404108
  401d68:	2a00      	cmp	r2, #0
  401d6a:	f040 8133 	bne.w	401fd4 <_vfiprintf_r+0xc40>
  401d6e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401d72:	2b00      	cmp	r3, #0
  401d74:	f000 80f5 	beq.w	401f62 <_vfiprintf_r+0xbce>
  401d78:	2301      	movs	r3, #1
  401d7a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401d7e:	461a      	mov	r2, r3
  401d80:	931b      	str	r3, [sp, #108]	; 0x6c
  401d82:	469e      	mov	lr, r3
  401d84:	911a      	str	r1, [sp, #104]	; 0x68
  401d86:	46da      	mov	sl, fp
  401d88:	4670      	mov	r0, lr
  401d8a:	f10a 0a08 	add.w	sl, sl, #8
  401d8e:	f10e 0e01 	add.w	lr, lr, #1
  401d92:	e47d      	b.n	401690 <_vfiprintf_r+0x2fc>
  401d94:	a90c      	add	r1, sp, #48	; 0x30
  401d96:	2202      	movs	r2, #2
  401d98:	469e      	mov	lr, r3
  401d9a:	911a      	str	r1, [sp, #104]	; 0x68
  401d9c:	921b      	str	r2, [sp, #108]	; 0x6c
  401d9e:	46da      	mov	sl, fp
  401da0:	4670      	mov	r0, lr
  401da2:	f10a 0a08 	add.w	sl, sl, #8
  401da6:	f10e 0e01 	add.w	lr, lr, #1
  401daa:	e738      	b.n	401c1e <_vfiprintf_r+0x88a>
  401dac:	9b01      	ldr	r3, [sp, #4]
  401dae:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401db2:	2b00      	cmp	r3, #0
  401db4:	f2c0 812a 	blt.w	40200c <_vfiprintf_r+0xc78>
  401db8:	ea54 0305 	orrs.w	r3, r4, r5
  401dbc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401dc0:	f43f abff 	beq.w	4015c2 <_vfiprintf_r+0x22e>
  401dc4:	465f      	mov	r7, fp
  401dc6:	0923      	lsrs	r3, r4, #4
  401dc8:	f004 010f 	and.w	r1, r4, #15
  401dcc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401dd0:	092a      	lsrs	r2, r5, #4
  401dd2:	461c      	mov	r4, r3
  401dd4:	4615      	mov	r5, r2
  401dd6:	5c43      	ldrb	r3, [r0, r1]
  401dd8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401ddc:	ea54 0305 	orrs.w	r3, r4, r5
  401de0:	d1f1      	bne.n	401dc6 <_vfiprintf_r+0xa32>
  401de2:	ebc7 030b 	rsb	r3, r7, fp
  401de6:	9303      	str	r3, [sp, #12]
  401de8:	f7ff bbf4 	b.w	4015d4 <_vfiprintf_r+0x240>
  401dec:	aa0d      	add	r2, sp, #52	; 0x34
  401dee:	9900      	ldr	r1, [sp, #0]
  401df0:	9805      	ldr	r0, [sp, #20]
  401df2:	f7ff fa93 	bl	40131c <__sprint_r.part.0>
  401df6:	2800      	cmp	r0, #0
  401df8:	f47f af6a 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401dfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dfe:	46da      	mov	sl, fp
  401e00:	e787      	b.n	401d12 <_vfiprintf_r+0x97e>
  401e02:	f04f 0900 	mov.w	r9, #0
  401e06:	2400      	movs	r4, #0
  401e08:	2500      	movs	r5, #0
  401e0a:	e7db      	b.n	401dc4 <_vfiprintf_r+0xa30>
  401e0c:	f016 0210 	ands.w	r2, r6, #16
  401e10:	f000 80b2 	beq.w	401f78 <_vfiprintf_r+0xbe4>
  401e14:	9904      	ldr	r1, [sp, #16]
  401e16:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401e1a:	460a      	mov	r2, r1
  401e1c:	680c      	ldr	r4, [r1, #0]
  401e1e:	9901      	ldr	r1, [sp, #4]
  401e20:	2900      	cmp	r1, #0
  401e22:	f102 0204 	add.w	r2, r2, #4
  401e26:	f04f 0500 	mov.w	r5, #0
  401e2a:	f2c0 8159 	blt.w	4020e0 <_vfiprintf_r+0xd4c>
  401e2e:	ea54 0105 	orrs.w	r1, r4, r5
  401e32:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401e36:	9204      	str	r2, [sp, #16]
  401e38:	f43f ad51 	beq.w	4018de <_vfiprintf_r+0x54a>
  401e3c:	4699      	mov	r9, r3
  401e3e:	e556      	b.n	4018ee <_vfiprintf_r+0x55a>
  401e40:	06f7      	lsls	r7, r6, #27
  401e42:	d40a      	bmi.n	401e5a <_vfiprintf_r+0xac6>
  401e44:	0675      	lsls	r5, r6, #25
  401e46:	d508      	bpl.n	401e5a <_vfiprintf_r+0xac6>
  401e48:	9904      	ldr	r1, [sp, #16]
  401e4a:	f9b1 4000 	ldrsh.w	r4, [r1]
  401e4e:	3104      	adds	r1, #4
  401e50:	17e5      	asrs	r5, r4, #31
  401e52:	4622      	mov	r2, r4
  401e54:	462b      	mov	r3, r5
  401e56:	9104      	str	r1, [sp, #16]
  401e58:	e4ea      	b.n	401830 <_vfiprintf_r+0x49c>
  401e5a:	9a04      	ldr	r2, [sp, #16]
  401e5c:	6814      	ldr	r4, [r2, #0]
  401e5e:	4613      	mov	r3, r2
  401e60:	3304      	adds	r3, #4
  401e62:	17e5      	asrs	r5, r4, #31
  401e64:	9304      	str	r3, [sp, #16]
  401e66:	4622      	mov	r2, r4
  401e68:	462b      	mov	r3, r5
  401e6a:	e4e1      	b.n	401830 <_vfiprintf_r+0x49c>
  401e6c:	6814      	ldr	r4, [r2, #0]
  401e6e:	3204      	adds	r2, #4
  401e70:	9204      	str	r2, [sp, #16]
  401e72:	2500      	movs	r5, #0
  401e74:	e61f      	b.n	401ab6 <_vfiprintf_r+0x722>
  401e76:	f04f 0900 	mov.w	r9, #0
  401e7a:	ea54 0305 	orrs.w	r3, r4, r5
  401e7e:	f47f ace8 	bne.w	401852 <_vfiprintf_r+0x4be>
  401e82:	e5d8      	b.n	401a36 <_vfiprintf_r+0x6a2>
  401e84:	aa0d      	add	r2, sp, #52	; 0x34
  401e86:	9900      	ldr	r1, [sp, #0]
  401e88:	9805      	ldr	r0, [sp, #20]
  401e8a:	f7ff fa47 	bl	40131c <__sprint_r.part.0>
  401e8e:	2800      	cmp	r0, #0
  401e90:	f47f af1e 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401e94:	46da      	mov	sl, fp
  401e96:	f7ff bb48 	b.w	40152a <_vfiprintf_r+0x196>
  401e9a:	aa0d      	add	r2, sp, #52	; 0x34
  401e9c:	9900      	ldr	r1, [sp, #0]
  401e9e:	9805      	ldr	r0, [sp, #20]
  401ea0:	f7ff fa3c 	bl	40131c <__sprint_r.part.0>
  401ea4:	2800      	cmp	r0, #0
  401ea6:	f43f af45 	beq.w	401d34 <_vfiprintf_r+0x9a0>
  401eaa:	e711      	b.n	401cd0 <_vfiprintf_r+0x93c>
  401eac:	aa0d      	add	r2, sp, #52	; 0x34
  401eae:	9900      	ldr	r1, [sp, #0]
  401eb0:	9805      	ldr	r0, [sp, #20]
  401eb2:	f7ff fa33 	bl	40131c <__sprint_r.part.0>
  401eb6:	2800      	cmp	r0, #0
  401eb8:	f47f af0a 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401ebc:	980e      	ldr	r0, [sp, #56]	; 0x38
  401ebe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ec0:	f100 0e01 	add.w	lr, r0, #1
  401ec4:	46da      	mov	sl, fp
  401ec6:	f7ff bbe3 	b.w	401690 <_vfiprintf_r+0x2fc>
  401eca:	aa0d      	add	r2, sp, #52	; 0x34
  401ecc:	9900      	ldr	r1, [sp, #0]
  401ece:	9805      	ldr	r0, [sp, #20]
  401ed0:	f7ff fa24 	bl	40131c <__sprint_r.part.0>
  401ed4:	2800      	cmp	r0, #0
  401ed6:	f47f aefb 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401eda:	980e      	ldr	r0, [sp, #56]	; 0x38
  401edc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ede:	f100 0e01 	add.w	lr, r0, #1
  401ee2:	46da      	mov	sl, fp
  401ee4:	e69b      	b.n	401c1e <_vfiprintf_r+0x88a>
  401ee6:	2a00      	cmp	r2, #0
  401ee8:	f040 80d8 	bne.w	40209c <_vfiprintf_r+0xd08>
  401eec:	f04f 0e01 	mov.w	lr, #1
  401ef0:	4610      	mov	r0, r2
  401ef2:	46da      	mov	sl, fp
  401ef4:	e697      	b.n	401c26 <_vfiprintf_r+0x892>
  401ef6:	aa0d      	add	r2, sp, #52	; 0x34
  401ef8:	9900      	ldr	r1, [sp, #0]
  401efa:	9805      	ldr	r0, [sp, #20]
  401efc:	f7ff fa0e 	bl	40131c <__sprint_r.part.0>
  401f00:	2800      	cmp	r0, #0
  401f02:	f47f aee5 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401f08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f0a:	f103 0e01 	add.w	lr, r3, #1
  401f0e:	46da      	mov	sl, fp
  401f10:	e422      	b.n	401758 <_vfiprintf_r+0x3c4>
  401f12:	2230      	movs	r2, #48	; 0x30
  401f14:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  401f18:	9a01      	ldr	r2, [sp, #4]
  401f1a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401f1e:	2a00      	cmp	r2, #0
  401f20:	f04f 0300 	mov.w	r3, #0
  401f24:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401f28:	f046 0302 	orr.w	r3, r6, #2
  401f2c:	f2c0 80cb 	blt.w	4020c6 <_vfiprintf_r+0xd32>
  401f30:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f34:	f046 0602 	orr.w	r6, r6, #2
  401f38:	f04f 0900 	mov.w	r9, #0
  401f3c:	e742      	b.n	401dc4 <_vfiprintf_r+0xa30>
  401f3e:	f04f 0900 	mov.w	r9, #0
  401f42:	4890      	ldr	r0, [pc, #576]	; (402184 <_vfiprintf_r+0xdf0>)
  401f44:	e73e      	b.n	401dc4 <_vfiprintf_r+0xa30>
  401f46:	9b01      	ldr	r3, [sp, #4]
  401f48:	4264      	negs	r4, r4
  401f4a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  401f4e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401f52:	2b00      	cmp	r3, #0
  401f54:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401f58:	f6ff ac7b 	blt.w	401852 <_vfiprintf_r+0x4be>
  401f5c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f60:	e477      	b.n	401852 <_vfiprintf_r+0x4be>
  401f62:	9b07      	ldr	r3, [sp, #28]
  401f64:	2b00      	cmp	r3, #0
  401f66:	d072      	beq.n	40204e <_vfiprintf_r+0xcba>
  401f68:	ab0c      	add	r3, sp, #48	; 0x30
  401f6a:	2202      	movs	r2, #2
  401f6c:	931a      	str	r3, [sp, #104]	; 0x68
  401f6e:	921b      	str	r2, [sp, #108]	; 0x6c
  401f70:	f04f 0e01 	mov.w	lr, #1
  401f74:	46da      	mov	sl, fp
  401f76:	e713      	b.n	401da0 <_vfiprintf_r+0xa0c>
  401f78:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401f7c:	d048      	beq.n	402010 <_vfiprintf_r+0xc7c>
  401f7e:	9904      	ldr	r1, [sp, #16]
  401f80:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401f84:	460b      	mov	r3, r1
  401f86:	880c      	ldrh	r4, [r1, #0]
  401f88:	9901      	ldr	r1, [sp, #4]
  401f8a:	2900      	cmp	r1, #0
  401f8c:	f103 0304 	add.w	r3, r3, #4
  401f90:	f04f 0500 	mov.w	r5, #0
  401f94:	f6ff ae10 	blt.w	401bb8 <_vfiprintf_r+0x824>
  401f98:	ea54 0105 	orrs.w	r1, r4, r5
  401f9c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401fa0:	9304      	str	r3, [sp, #16]
  401fa2:	f43f ac9c 	beq.w	4018de <_vfiprintf_r+0x54a>
  401fa6:	4691      	mov	r9, r2
  401fa8:	e4a1      	b.n	4018ee <_vfiprintf_r+0x55a>
  401faa:	06f0      	lsls	r0, r6, #27
  401fac:	d40a      	bmi.n	401fc4 <_vfiprintf_r+0xc30>
  401fae:	0671      	lsls	r1, r6, #25
  401fb0:	d508      	bpl.n	401fc4 <_vfiprintf_r+0xc30>
  401fb2:	9a04      	ldr	r2, [sp, #16]
  401fb4:	6813      	ldr	r3, [r2, #0]
  401fb6:	3204      	adds	r2, #4
  401fb8:	9204      	str	r2, [sp, #16]
  401fba:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401fbe:	801a      	strh	r2, [r3, #0]
  401fc0:	f7ff ba19 	b.w	4013f6 <_vfiprintf_r+0x62>
  401fc4:	9a04      	ldr	r2, [sp, #16]
  401fc6:	6813      	ldr	r3, [r2, #0]
  401fc8:	3204      	adds	r2, #4
  401fca:	9204      	str	r2, [sp, #16]
  401fcc:	9a02      	ldr	r2, [sp, #8]
  401fce:	601a      	str	r2, [r3, #0]
  401fd0:	f7ff ba11 	b.w	4013f6 <_vfiprintf_r+0x62>
  401fd4:	aa0d      	add	r2, sp, #52	; 0x34
  401fd6:	9900      	ldr	r1, [sp, #0]
  401fd8:	9805      	ldr	r0, [sp, #20]
  401fda:	f7ff f99f 	bl	40131c <__sprint_r.part.0>
  401fde:	2800      	cmp	r0, #0
  401fe0:	f47f ae76 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  401fe4:	980e      	ldr	r0, [sp, #56]	; 0x38
  401fe6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fe8:	f100 0e01 	add.w	lr, r0, #1
  401fec:	46da      	mov	sl, fp
  401fee:	e5fa      	b.n	401be6 <_vfiprintf_r+0x852>
  401ff0:	f04f 30ff 	mov.w	r0, #4294967295
  401ff4:	f7ff bab6 	b.w	401564 <_vfiprintf_r+0x1d0>
  401ff8:	4862      	ldr	r0, [pc, #392]	; (402184 <_vfiprintf_r+0xdf0>)
  401ffa:	4616      	mov	r6, r2
  401ffc:	ea54 0205 	orrs.w	r2, r4, r5
  402000:	9304      	str	r3, [sp, #16]
  402002:	f04f 0900 	mov.w	r9, #0
  402006:	f47f aedd 	bne.w	401dc4 <_vfiprintf_r+0xa30>
  40200a:	e6fc      	b.n	401e06 <_vfiprintf_r+0xa72>
  40200c:	9b04      	ldr	r3, [sp, #16]
  40200e:	e7f5      	b.n	401ffc <_vfiprintf_r+0xc68>
  402010:	9a04      	ldr	r2, [sp, #16]
  402012:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402016:	4613      	mov	r3, r2
  402018:	6814      	ldr	r4, [r2, #0]
  40201a:	9a01      	ldr	r2, [sp, #4]
  40201c:	2a00      	cmp	r2, #0
  40201e:	f103 0304 	add.w	r3, r3, #4
  402022:	f04f 0500 	mov.w	r5, #0
  402026:	f6ff adc7 	blt.w	401bb8 <_vfiprintf_r+0x824>
  40202a:	ea54 0205 	orrs.w	r2, r4, r5
  40202e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402032:	9304      	str	r3, [sp, #16]
  402034:	f47f ac5b 	bne.w	4018ee <_vfiprintf_r+0x55a>
  402038:	e451      	b.n	4018de <_vfiprintf_r+0x54a>
  40203a:	aa0d      	add	r2, sp, #52	; 0x34
  40203c:	9900      	ldr	r1, [sp, #0]
  40203e:	9805      	ldr	r0, [sp, #20]
  402040:	f7ff f96c 	bl	40131c <__sprint_r.part.0>
  402044:	2800      	cmp	r0, #0
  402046:	f47f ae43 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  40204a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40204c:	e668      	b.n	401d20 <_vfiprintf_r+0x98c>
  40204e:	4610      	mov	r0, r2
  402050:	f04f 0e01 	mov.w	lr, #1
  402054:	46da      	mov	sl, fp
  402056:	e5e6      	b.n	401c26 <_vfiprintf_r+0x892>
  402058:	9904      	ldr	r1, [sp, #16]
  40205a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40205e:	460a      	mov	r2, r1
  402060:	880c      	ldrh	r4, [r1, #0]
  402062:	9901      	ldr	r1, [sp, #4]
  402064:	2900      	cmp	r1, #0
  402066:	f102 0204 	add.w	r2, r2, #4
  40206a:	f04f 0500 	mov.w	r5, #0
  40206e:	db4e      	blt.n	40210e <_vfiprintf_r+0xd7a>
  402070:	ea54 0105 	orrs.w	r1, r4, r5
  402074:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402078:	9204      	str	r2, [sp, #16]
  40207a:	4699      	mov	r9, r3
  40207c:	f47f abe9 	bne.w	401852 <_vfiprintf_r+0x4be>
  402080:	e4d4      	b.n	401a2c <_vfiprintf_r+0x698>
  402082:	9304      	str	r3, [sp, #16]
  402084:	e6f9      	b.n	401e7a <_vfiprintf_r+0xae6>
  402086:	4638      	mov	r0, r7
  402088:	9404      	str	r4, [sp, #16]
  40208a:	f7ff f8d9 	bl	401240 <strlen>
  40208e:	2300      	movs	r3, #0
  402090:	9003      	str	r0, [sp, #12]
  402092:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402096:	9301      	str	r3, [sp, #4]
  402098:	f7ff ba9c 	b.w	4015d4 <_vfiprintf_r+0x240>
  40209c:	aa0d      	add	r2, sp, #52	; 0x34
  40209e:	9900      	ldr	r1, [sp, #0]
  4020a0:	9805      	ldr	r0, [sp, #20]
  4020a2:	f7ff f93b 	bl	40131c <__sprint_r.part.0>
  4020a6:	2800      	cmp	r0, #0
  4020a8:	f47f ae12 	bne.w	401cd0 <_vfiprintf_r+0x93c>
  4020ac:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020b0:	f100 0e01 	add.w	lr, r0, #1
  4020b4:	46da      	mov	sl, fp
  4020b6:	e5b6      	b.n	401c26 <_vfiprintf_r+0x892>
  4020b8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020bc:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40218c <_vfiprintf_r+0xdf8>
  4020c0:	3001      	adds	r0, #1
  4020c2:	f7ff bad2 	b.w	40166a <_vfiprintf_r+0x2d6>
  4020c6:	461e      	mov	r6, r3
  4020c8:	f04f 0900 	mov.w	r9, #0
  4020cc:	e67a      	b.n	401dc4 <_vfiprintf_r+0xa30>
  4020ce:	2b06      	cmp	r3, #6
  4020d0:	bf28      	it	cs
  4020d2:	2306      	movcs	r3, #6
  4020d4:	9303      	str	r3, [sp, #12]
  4020d6:	9404      	str	r4, [sp, #16]
  4020d8:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  4020dc:	4f2a      	ldr	r7, [pc, #168]	; (402188 <_vfiprintf_r+0xdf4>)
  4020de:	e50c      	b.n	401afa <_vfiprintf_r+0x766>
  4020e0:	9204      	str	r2, [sp, #16]
  4020e2:	e56a      	b.n	401bba <_vfiprintf_r+0x826>
  4020e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020e6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40218c <_vfiprintf_r+0xdf8>
  4020ea:	3001      	adds	r0, #1
  4020ec:	f7ff bb73 	b.w	4017d6 <_vfiprintf_r+0x442>
  4020f0:	46f4      	mov	ip, lr
  4020f2:	f7ff bb1a 	b.w	40172a <_vfiprintf_r+0x396>
  4020f6:	9b01      	ldr	r3, [sp, #4]
  4020f8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4020fc:	9303      	str	r3, [sp, #12]
  4020fe:	9404      	str	r4, [sp, #16]
  402100:	9001      	str	r0, [sp, #4]
  402102:	f7ff ba67 	b.w	4015d4 <_vfiprintf_r+0x240>
  402106:	2200      	movs	r2, #0
  402108:	9201      	str	r2, [sp, #4]
  40210a:	f7ff b9ac 	b.w	401466 <_vfiprintf_r+0xd2>
  40210e:	9204      	str	r2, [sp, #16]
  402110:	4699      	mov	r9, r3
  402112:	e6b2      	b.n	401e7a <_vfiprintf_r+0xae6>
  402114:	9a04      	ldr	r2, [sp, #16]
  402116:	6813      	ldr	r3, [r2, #0]
  402118:	9301      	str	r3, [sp, #4]
  40211a:	3204      	adds	r2, #4
  40211c:	2b00      	cmp	r3, #0
  40211e:	9204      	str	r2, [sp, #16]
  402120:	f898 3001 	ldrb.w	r3, [r8, #1]
  402124:	46a8      	mov	r8, r5
  402126:	f6bf a99c 	bge.w	401462 <_vfiprintf_r+0xce>
  40212a:	f04f 32ff 	mov.w	r2, #4294967295
  40212e:	9201      	str	r2, [sp, #4]
  402130:	f7ff b997 	b.w	401462 <_vfiprintf_r+0xce>
  402134:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402138:	e48e      	b.n	401a58 <_vfiprintf_r+0x6c4>
  40213a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40213e:	e4f0      	b.n	401b22 <_vfiprintf_r+0x78e>
  402140:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402144:	e4ab      	b.n	401a9e <_vfiprintf_r+0x70a>
  402146:	4699      	mov	r9, r3
  402148:	07f3      	lsls	r3, r6, #31
  40214a:	d505      	bpl.n	402158 <_vfiprintf_r+0xdc4>
  40214c:	af2a      	add	r7, sp, #168	; 0xa8
  40214e:	2330      	movs	r3, #48	; 0x30
  402150:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402154:	f7ff bb97 	b.w	401886 <_vfiprintf_r+0x4f2>
  402158:	9b01      	ldr	r3, [sp, #4]
  40215a:	9303      	str	r3, [sp, #12]
  40215c:	465f      	mov	r7, fp
  40215e:	f7ff ba39 	b.w	4015d4 <_vfiprintf_r+0x240>
  402162:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402166:	e443      	b.n	4019f0 <_vfiprintf_r+0x65c>
  402168:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40216c:	f7ff bb9a 	b.w	4018a4 <_vfiprintf_r+0x510>
  402170:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402174:	f7ff bb4d 	b.w	401812 <_vfiprintf_r+0x47e>
  402178:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40217c:	e50f      	b.n	401b9e <_vfiprintf_r+0x80a>
  40217e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402182:	e4f3      	b.n	401b6c <_vfiprintf_r+0x7d8>
  402184:	0040412c 	.word	0x0040412c
  402188:	00404140 	.word	0x00404140
  40218c:	00404148 	.word	0x00404148

00402190 <__sbprintf>:
  402190:	b5f0      	push	{r4, r5, r6, r7, lr}
  402192:	460c      	mov	r4, r1
  402194:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402198:	8989      	ldrh	r1, [r1, #12]
  40219a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40219c:	89e5      	ldrh	r5, [r4, #14]
  40219e:	9619      	str	r6, [sp, #100]	; 0x64
  4021a0:	f021 0102 	bic.w	r1, r1, #2
  4021a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4021a6:	f8ad 500e 	strh.w	r5, [sp, #14]
  4021aa:	2500      	movs	r5, #0
  4021ac:	69e7      	ldr	r7, [r4, #28]
  4021ae:	f8ad 100c 	strh.w	r1, [sp, #12]
  4021b2:	9609      	str	r6, [sp, #36]	; 0x24
  4021b4:	9506      	str	r5, [sp, #24]
  4021b6:	ae1a      	add	r6, sp, #104	; 0x68
  4021b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4021bc:	4669      	mov	r1, sp
  4021be:	9600      	str	r6, [sp, #0]
  4021c0:	9604      	str	r6, [sp, #16]
  4021c2:	9502      	str	r5, [sp, #8]
  4021c4:	9505      	str	r5, [sp, #20]
  4021c6:	9707      	str	r7, [sp, #28]
  4021c8:	4606      	mov	r6, r0
  4021ca:	f7ff f8e3 	bl	401394 <_vfiprintf_r>
  4021ce:	1e05      	subs	r5, r0, #0
  4021d0:	db07      	blt.n	4021e2 <__sbprintf+0x52>
  4021d2:	4630      	mov	r0, r6
  4021d4:	4669      	mov	r1, sp
  4021d6:	f000 f929 	bl	40242c <_fflush_r>
  4021da:	2800      	cmp	r0, #0
  4021dc:	bf18      	it	ne
  4021de:	f04f 35ff 	movne.w	r5, #4294967295
  4021e2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4021e6:	065b      	lsls	r3, r3, #25
  4021e8:	d503      	bpl.n	4021f2 <__sbprintf+0x62>
  4021ea:	89a3      	ldrh	r3, [r4, #12]
  4021ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021f0:	81a3      	strh	r3, [r4, #12]
  4021f2:	4628      	mov	r0, r5
  4021f4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4021f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021fa:	bf00      	nop

004021fc <__swsetup_r>:
  4021fc:	b538      	push	{r3, r4, r5, lr}
  4021fe:	4b30      	ldr	r3, [pc, #192]	; (4022c0 <__swsetup_r+0xc4>)
  402200:	681b      	ldr	r3, [r3, #0]
  402202:	4605      	mov	r5, r0
  402204:	460c      	mov	r4, r1
  402206:	b113      	cbz	r3, 40220e <__swsetup_r+0x12>
  402208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40220a:	2a00      	cmp	r2, #0
  40220c:	d038      	beq.n	402280 <__swsetup_r+0x84>
  40220e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402212:	b293      	uxth	r3, r2
  402214:	0718      	lsls	r0, r3, #28
  402216:	d50c      	bpl.n	402232 <__swsetup_r+0x36>
  402218:	6920      	ldr	r0, [r4, #16]
  40221a:	b1a8      	cbz	r0, 402248 <__swsetup_r+0x4c>
  40221c:	f013 0201 	ands.w	r2, r3, #1
  402220:	d01e      	beq.n	402260 <__swsetup_r+0x64>
  402222:	6963      	ldr	r3, [r4, #20]
  402224:	2200      	movs	r2, #0
  402226:	425b      	negs	r3, r3
  402228:	61a3      	str	r3, [r4, #24]
  40222a:	60a2      	str	r2, [r4, #8]
  40222c:	b1f0      	cbz	r0, 40226c <__swsetup_r+0x70>
  40222e:	2000      	movs	r0, #0
  402230:	bd38      	pop	{r3, r4, r5, pc}
  402232:	06d9      	lsls	r1, r3, #27
  402234:	d53c      	bpl.n	4022b0 <__swsetup_r+0xb4>
  402236:	0758      	lsls	r0, r3, #29
  402238:	d426      	bmi.n	402288 <__swsetup_r+0x8c>
  40223a:	6920      	ldr	r0, [r4, #16]
  40223c:	f042 0308 	orr.w	r3, r2, #8
  402240:	81a3      	strh	r3, [r4, #12]
  402242:	b29b      	uxth	r3, r3
  402244:	2800      	cmp	r0, #0
  402246:	d1e9      	bne.n	40221c <__swsetup_r+0x20>
  402248:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40224c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402250:	d0e4      	beq.n	40221c <__swsetup_r+0x20>
  402252:	4628      	mov	r0, r5
  402254:	4621      	mov	r1, r4
  402256:	f000 fd15 	bl	402c84 <__smakebuf_r>
  40225a:	89a3      	ldrh	r3, [r4, #12]
  40225c:	6920      	ldr	r0, [r4, #16]
  40225e:	e7dd      	b.n	40221c <__swsetup_r+0x20>
  402260:	0799      	lsls	r1, r3, #30
  402262:	bf58      	it	pl
  402264:	6962      	ldrpl	r2, [r4, #20]
  402266:	60a2      	str	r2, [r4, #8]
  402268:	2800      	cmp	r0, #0
  40226a:	d1e0      	bne.n	40222e <__swsetup_r+0x32>
  40226c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402270:	061a      	lsls	r2, r3, #24
  402272:	d5dd      	bpl.n	402230 <__swsetup_r+0x34>
  402274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402278:	81a3      	strh	r3, [r4, #12]
  40227a:	f04f 30ff 	mov.w	r0, #4294967295
  40227e:	bd38      	pop	{r3, r4, r5, pc}
  402280:	4618      	mov	r0, r3
  402282:	f000 f967 	bl	402554 <__sinit>
  402286:	e7c2      	b.n	40220e <__swsetup_r+0x12>
  402288:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40228a:	b151      	cbz	r1, 4022a2 <__swsetup_r+0xa6>
  40228c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402290:	4299      	cmp	r1, r3
  402292:	d004      	beq.n	40229e <__swsetup_r+0xa2>
  402294:	4628      	mov	r0, r5
  402296:	f000 fa27 	bl	4026e8 <_free_r>
  40229a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40229e:	2300      	movs	r3, #0
  4022a0:	6323      	str	r3, [r4, #48]	; 0x30
  4022a2:	2300      	movs	r3, #0
  4022a4:	6920      	ldr	r0, [r4, #16]
  4022a6:	6063      	str	r3, [r4, #4]
  4022a8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4022ac:	6020      	str	r0, [r4, #0]
  4022ae:	e7c5      	b.n	40223c <__swsetup_r+0x40>
  4022b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4022b4:	2309      	movs	r3, #9
  4022b6:	602b      	str	r3, [r5, #0]
  4022b8:	f04f 30ff 	mov.w	r0, #4294967295
  4022bc:	81a2      	strh	r2, [r4, #12]
  4022be:	bd38      	pop	{r3, r4, r5, pc}
  4022c0:	20400438 	.word	0x20400438

004022c4 <register_fini>:
  4022c4:	4b02      	ldr	r3, [pc, #8]	; (4022d0 <register_fini+0xc>)
  4022c6:	b113      	cbz	r3, 4022ce <register_fini+0xa>
  4022c8:	4802      	ldr	r0, [pc, #8]	; (4022d4 <register_fini+0x10>)
  4022ca:	f000 b805 	b.w	4022d8 <atexit>
  4022ce:	4770      	bx	lr
  4022d0:	00000000 	.word	0x00000000
  4022d4:	00402569 	.word	0x00402569

004022d8 <atexit>:
  4022d8:	2300      	movs	r3, #0
  4022da:	4601      	mov	r1, r0
  4022dc:	461a      	mov	r2, r3
  4022de:	4618      	mov	r0, r3
  4022e0:	f001 bc12 	b.w	403b08 <__register_exitproc>

004022e4 <__sflush_r>:
  4022e4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4022e8:	b29a      	uxth	r2, r3
  4022ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4022ee:	460d      	mov	r5, r1
  4022f0:	0711      	lsls	r1, r2, #28
  4022f2:	4680      	mov	r8, r0
  4022f4:	d43c      	bmi.n	402370 <__sflush_r+0x8c>
  4022f6:	686a      	ldr	r2, [r5, #4]
  4022f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4022fc:	2a00      	cmp	r2, #0
  4022fe:	81ab      	strh	r3, [r5, #12]
  402300:	dd73      	ble.n	4023ea <__sflush_r+0x106>
  402302:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402304:	2c00      	cmp	r4, #0
  402306:	d04b      	beq.n	4023a0 <__sflush_r+0xbc>
  402308:	b29b      	uxth	r3, r3
  40230a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40230e:	2100      	movs	r1, #0
  402310:	b292      	uxth	r2, r2
  402312:	f8d8 6000 	ldr.w	r6, [r8]
  402316:	f8c8 1000 	str.w	r1, [r8]
  40231a:	2a00      	cmp	r2, #0
  40231c:	d069      	beq.n	4023f2 <__sflush_r+0x10e>
  40231e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402320:	075f      	lsls	r7, r3, #29
  402322:	d505      	bpl.n	402330 <__sflush_r+0x4c>
  402324:	6869      	ldr	r1, [r5, #4]
  402326:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402328:	1a52      	subs	r2, r2, r1
  40232a:	b10b      	cbz	r3, 402330 <__sflush_r+0x4c>
  40232c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40232e:	1ad2      	subs	r2, r2, r3
  402330:	2300      	movs	r3, #0
  402332:	69e9      	ldr	r1, [r5, #28]
  402334:	4640      	mov	r0, r8
  402336:	47a0      	blx	r4
  402338:	1c44      	adds	r4, r0, #1
  40233a:	d03c      	beq.n	4023b6 <__sflush_r+0xd2>
  40233c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402340:	692a      	ldr	r2, [r5, #16]
  402342:	602a      	str	r2, [r5, #0]
  402344:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402348:	2200      	movs	r2, #0
  40234a:	81ab      	strh	r3, [r5, #12]
  40234c:	04db      	lsls	r3, r3, #19
  40234e:	606a      	str	r2, [r5, #4]
  402350:	d449      	bmi.n	4023e6 <__sflush_r+0x102>
  402352:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402354:	f8c8 6000 	str.w	r6, [r8]
  402358:	b311      	cbz	r1, 4023a0 <__sflush_r+0xbc>
  40235a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40235e:	4299      	cmp	r1, r3
  402360:	d002      	beq.n	402368 <__sflush_r+0x84>
  402362:	4640      	mov	r0, r8
  402364:	f000 f9c0 	bl	4026e8 <_free_r>
  402368:	2000      	movs	r0, #0
  40236a:	6328      	str	r0, [r5, #48]	; 0x30
  40236c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402370:	692e      	ldr	r6, [r5, #16]
  402372:	b1ae      	cbz	r6, 4023a0 <__sflush_r+0xbc>
  402374:	682c      	ldr	r4, [r5, #0]
  402376:	602e      	str	r6, [r5, #0]
  402378:	0790      	lsls	r0, r2, #30
  40237a:	bf0c      	ite	eq
  40237c:	696b      	ldreq	r3, [r5, #20]
  40237e:	2300      	movne	r3, #0
  402380:	1ba4      	subs	r4, r4, r6
  402382:	60ab      	str	r3, [r5, #8]
  402384:	e00a      	b.n	40239c <__sflush_r+0xb8>
  402386:	4623      	mov	r3, r4
  402388:	4632      	mov	r2, r6
  40238a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40238c:	69e9      	ldr	r1, [r5, #28]
  40238e:	4640      	mov	r0, r8
  402390:	47b8      	blx	r7
  402392:	2800      	cmp	r0, #0
  402394:	eba4 0400 	sub.w	r4, r4, r0
  402398:	4406      	add	r6, r0
  40239a:	dd04      	ble.n	4023a6 <__sflush_r+0xc2>
  40239c:	2c00      	cmp	r4, #0
  40239e:	dcf2      	bgt.n	402386 <__sflush_r+0xa2>
  4023a0:	2000      	movs	r0, #0
  4023a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023a6:	89ab      	ldrh	r3, [r5, #12]
  4023a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023ac:	81ab      	strh	r3, [r5, #12]
  4023ae:	f04f 30ff 	mov.w	r0, #4294967295
  4023b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023b6:	f8d8 2000 	ldr.w	r2, [r8]
  4023ba:	2a1d      	cmp	r2, #29
  4023bc:	d8f3      	bhi.n	4023a6 <__sflush_r+0xc2>
  4023be:	4b1a      	ldr	r3, [pc, #104]	; (402428 <__sflush_r+0x144>)
  4023c0:	40d3      	lsrs	r3, r2
  4023c2:	f003 0301 	and.w	r3, r3, #1
  4023c6:	f083 0401 	eor.w	r4, r3, #1
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d0eb      	beq.n	4023a6 <__sflush_r+0xc2>
  4023ce:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4023d2:	6929      	ldr	r1, [r5, #16]
  4023d4:	6029      	str	r1, [r5, #0]
  4023d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4023da:	04d9      	lsls	r1, r3, #19
  4023dc:	606c      	str	r4, [r5, #4]
  4023de:	81ab      	strh	r3, [r5, #12]
  4023e0:	d5b7      	bpl.n	402352 <__sflush_r+0x6e>
  4023e2:	2a00      	cmp	r2, #0
  4023e4:	d1b5      	bne.n	402352 <__sflush_r+0x6e>
  4023e6:	6528      	str	r0, [r5, #80]	; 0x50
  4023e8:	e7b3      	b.n	402352 <__sflush_r+0x6e>
  4023ea:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4023ec:	2a00      	cmp	r2, #0
  4023ee:	dc88      	bgt.n	402302 <__sflush_r+0x1e>
  4023f0:	e7d6      	b.n	4023a0 <__sflush_r+0xbc>
  4023f2:	2301      	movs	r3, #1
  4023f4:	69e9      	ldr	r1, [r5, #28]
  4023f6:	4640      	mov	r0, r8
  4023f8:	47a0      	blx	r4
  4023fa:	1c43      	adds	r3, r0, #1
  4023fc:	4602      	mov	r2, r0
  4023fe:	d002      	beq.n	402406 <__sflush_r+0x122>
  402400:	89ab      	ldrh	r3, [r5, #12]
  402402:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402404:	e78c      	b.n	402320 <__sflush_r+0x3c>
  402406:	f8d8 3000 	ldr.w	r3, [r8]
  40240a:	2b00      	cmp	r3, #0
  40240c:	d0f8      	beq.n	402400 <__sflush_r+0x11c>
  40240e:	2b1d      	cmp	r3, #29
  402410:	d001      	beq.n	402416 <__sflush_r+0x132>
  402412:	2b16      	cmp	r3, #22
  402414:	d102      	bne.n	40241c <__sflush_r+0x138>
  402416:	f8c8 6000 	str.w	r6, [r8]
  40241a:	e7c1      	b.n	4023a0 <__sflush_r+0xbc>
  40241c:	89ab      	ldrh	r3, [r5, #12]
  40241e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402422:	81ab      	strh	r3, [r5, #12]
  402424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402428:	20400001 	.word	0x20400001

0040242c <_fflush_r>:
  40242c:	b510      	push	{r4, lr}
  40242e:	4604      	mov	r4, r0
  402430:	b082      	sub	sp, #8
  402432:	b108      	cbz	r0, 402438 <_fflush_r+0xc>
  402434:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402436:	b153      	cbz	r3, 40244e <_fflush_r+0x22>
  402438:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40243c:	b908      	cbnz	r0, 402442 <_fflush_r+0x16>
  40243e:	b002      	add	sp, #8
  402440:	bd10      	pop	{r4, pc}
  402442:	4620      	mov	r0, r4
  402444:	b002      	add	sp, #8
  402446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40244a:	f7ff bf4b 	b.w	4022e4 <__sflush_r>
  40244e:	9101      	str	r1, [sp, #4]
  402450:	f000 f880 	bl	402554 <__sinit>
  402454:	9901      	ldr	r1, [sp, #4]
  402456:	e7ef      	b.n	402438 <_fflush_r+0xc>

00402458 <_cleanup_r>:
  402458:	4901      	ldr	r1, [pc, #4]	; (402460 <_cleanup_r+0x8>)
  40245a:	f000 bbaf 	b.w	402bbc <_fwalk_reent>
  40245e:	bf00      	nop
  402460:	00403bd1 	.word	0x00403bd1

00402464 <__sinit.part.1>:
  402464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402468:	4b35      	ldr	r3, [pc, #212]	; (402540 <__sinit.part.1+0xdc>)
  40246a:	6845      	ldr	r5, [r0, #4]
  40246c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40246e:	2400      	movs	r4, #0
  402470:	4607      	mov	r7, r0
  402472:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402476:	2304      	movs	r3, #4
  402478:	2103      	movs	r1, #3
  40247a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40247e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402482:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402486:	b083      	sub	sp, #12
  402488:	602c      	str	r4, [r5, #0]
  40248a:	606c      	str	r4, [r5, #4]
  40248c:	60ac      	str	r4, [r5, #8]
  40248e:	666c      	str	r4, [r5, #100]	; 0x64
  402490:	81ec      	strh	r4, [r5, #14]
  402492:	612c      	str	r4, [r5, #16]
  402494:	616c      	str	r4, [r5, #20]
  402496:	61ac      	str	r4, [r5, #24]
  402498:	81ab      	strh	r3, [r5, #12]
  40249a:	4621      	mov	r1, r4
  40249c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4024a0:	2208      	movs	r2, #8
  4024a2:	f7fe fd7f 	bl	400fa4 <memset>
  4024a6:	68be      	ldr	r6, [r7, #8]
  4024a8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402544 <__sinit.part.1+0xe0>
  4024ac:	f8df a098 	ldr.w	sl, [pc, #152]	; 402548 <__sinit.part.1+0xe4>
  4024b0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40254c <__sinit.part.1+0xe8>
  4024b4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402550 <__sinit.part.1+0xec>
  4024b8:	f8c5 b020 	str.w	fp, [r5, #32]
  4024bc:	2301      	movs	r3, #1
  4024be:	2209      	movs	r2, #9
  4024c0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4024c4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4024c8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4024cc:	61ed      	str	r5, [r5, #28]
  4024ce:	4621      	mov	r1, r4
  4024d0:	81f3      	strh	r3, [r6, #14]
  4024d2:	81b2      	strh	r2, [r6, #12]
  4024d4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4024d8:	6034      	str	r4, [r6, #0]
  4024da:	6074      	str	r4, [r6, #4]
  4024dc:	60b4      	str	r4, [r6, #8]
  4024de:	6674      	str	r4, [r6, #100]	; 0x64
  4024e0:	6134      	str	r4, [r6, #16]
  4024e2:	6174      	str	r4, [r6, #20]
  4024e4:	61b4      	str	r4, [r6, #24]
  4024e6:	2208      	movs	r2, #8
  4024e8:	9301      	str	r3, [sp, #4]
  4024ea:	f7fe fd5b 	bl	400fa4 <memset>
  4024ee:	68fd      	ldr	r5, [r7, #12]
  4024f0:	61f6      	str	r6, [r6, #28]
  4024f2:	2012      	movs	r0, #18
  4024f4:	2202      	movs	r2, #2
  4024f6:	f8c6 b020 	str.w	fp, [r6, #32]
  4024fa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4024fe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402502:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402506:	4621      	mov	r1, r4
  402508:	81a8      	strh	r0, [r5, #12]
  40250a:	81ea      	strh	r2, [r5, #14]
  40250c:	602c      	str	r4, [r5, #0]
  40250e:	606c      	str	r4, [r5, #4]
  402510:	60ac      	str	r4, [r5, #8]
  402512:	666c      	str	r4, [r5, #100]	; 0x64
  402514:	612c      	str	r4, [r5, #16]
  402516:	616c      	str	r4, [r5, #20]
  402518:	61ac      	str	r4, [r5, #24]
  40251a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40251e:	2208      	movs	r2, #8
  402520:	f7fe fd40 	bl	400fa4 <memset>
  402524:	9b01      	ldr	r3, [sp, #4]
  402526:	61ed      	str	r5, [r5, #28]
  402528:	f8c5 b020 	str.w	fp, [r5, #32]
  40252c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402530:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402534:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402538:	63bb      	str	r3, [r7, #56]	; 0x38
  40253a:	b003      	add	sp, #12
  40253c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402540:	00402459 	.word	0x00402459
  402544:	00403939 	.word	0x00403939
  402548:	0040395d 	.word	0x0040395d
  40254c:	00403999 	.word	0x00403999
  402550:	004039b9 	.word	0x004039b9

00402554 <__sinit>:
  402554:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402556:	b103      	cbz	r3, 40255a <__sinit+0x6>
  402558:	4770      	bx	lr
  40255a:	f7ff bf83 	b.w	402464 <__sinit.part.1>
  40255e:	bf00      	nop

00402560 <__sfp_lock_acquire>:
  402560:	4770      	bx	lr
  402562:	bf00      	nop

00402564 <__sfp_lock_release>:
  402564:	4770      	bx	lr
  402566:	bf00      	nop

00402568 <__libc_fini_array>:
  402568:	b538      	push	{r3, r4, r5, lr}
  40256a:	4d07      	ldr	r5, [pc, #28]	; (402588 <__libc_fini_array+0x20>)
  40256c:	4c07      	ldr	r4, [pc, #28]	; (40258c <__libc_fini_array+0x24>)
  40256e:	1b2c      	subs	r4, r5, r4
  402570:	10a4      	asrs	r4, r4, #2
  402572:	d005      	beq.n	402580 <__libc_fini_array+0x18>
  402574:	3c01      	subs	r4, #1
  402576:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40257a:	4798      	blx	r3
  40257c:	2c00      	cmp	r4, #0
  40257e:	d1f9      	bne.n	402574 <__libc_fini_array+0xc>
  402580:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402584:	f001 bdf2 	b.w	40416c <_fini>
  402588:	0040417c 	.word	0x0040417c
  40258c:	00404178 	.word	0x00404178

00402590 <__fputwc>:
  402590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402594:	b082      	sub	sp, #8
  402596:	4680      	mov	r8, r0
  402598:	4689      	mov	r9, r1
  40259a:	4614      	mov	r4, r2
  40259c:	f000 fb3c 	bl	402c18 <__locale_mb_cur_max>
  4025a0:	2801      	cmp	r0, #1
  4025a2:	d033      	beq.n	40260c <__fputwc+0x7c>
  4025a4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4025a8:	464a      	mov	r2, r9
  4025aa:	a901      	add	r1, sp, #4
  4025ac:	4640      	mov	r0, r8
  4025ae:	f001 fa5d 	bl	403a6c <_wcrtomb_r>
  4025b2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4025b6:	4682      	mov	sl, r0
  4025b8:	d021      	beq.n	4025fe <__fputwc+0x6e>
  4025ba:	b388      	cbz	r0, 402620 <__fputwc+0x90>
  4025bc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4025c0:	2500      	movs	r5, #0
  4025c2:	e008      	b.n	4025d6 <__fputwc+0x46>
  4025c4:	6823      	ldr	r3, [r4, #0]
  4025c6:	1c5a      	adds	r2, r3, #1
  4025c8:	6022      	str	r2, [r4, #0]
  4025ca:	701e      	strb	r6, [r3, #0]
  4025cc:	3501      	adds	r5, #1
  4025ce:	4555      	cmp	r5, sl
  4025d0:	d226      	bcs.n	402620 <__fputwc+0x90>
  4025d2:	ab01      	add	r3, sp, #4
  4025d4:	5d5e      	ldrb	r6, [r3, r5]
  4025d6:	68a3      	ldr	r3, [r4, #8]
  4025d8:	3b01      	subs	r3, #1
  4025da:	2b00      	cmp	r3, #0
  4025dc:	60a3      	str	r3, [r4, #8]
  4025de:	daf1      	bge.n	4025c4 <__fputwc+0x34>
  4025e0:	69a7      	ldr	r7, [r4, #24]
  4025e2:	42bb      	cmp	r3, r7
  4025e4:	4631      	mov	r1, r6
  4025e6:	4622      	mov	r2, r4
  4025e8:	4640      	mov	r0, r8
  4025ea:	db01      	blt.n	4025f0 <__fputwc+0x60>
  4025ec:	2e0a      	cmp	r6, #10
  4025ee:	d1e9      	bne.n	4025c4 <__fputwc+0x34>
  4025f0:	f001 f9e6 	bl	4039c0 <__swbuf_r>
  4025f4:	1c43      	adds	r3, r0, #1
  4025f6:	d1e9      	bne.n	4025cc <__fputwc+0x3c>
  4025f8:	b002      	add	sp, #8
  4025fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025fe:	89a3      	ldrh	r3, [r4, #12]
  402600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402604:	81a3      	strh	r3, [r4, #12]
  402606:	b002      	add	sp, #8
  402608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40260c:	f109 33ff 	add.w	r3, r9, #4294967295
  402610:	2bfe      	cmp	r3, #254	; 0xfe
  402612:	d8c7      	bhi.n	4025a4 <__fputwc+0x14>
  402614:	fa5f f689 	uxtb.w	r6, r9
  402618:	4682      	mov	sl, r0
  40261a:	f88d 6004 	strb.w	r6, [sp, #4]
  40261e:	e7cf      	b.n	4025c0 <__fputwc+0x30>
  402620:	4648      	mov	r0, r9
  402622:	b002      	add	sp, #8
  402624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402628 <_fputwc_r>:
  402628:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40262c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402630:	d10a      	bne.n	402648 <_fputwc_r+0x20>
  402632:	b410      	push	{r4}
  402634:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402636:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40263a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40263e:	6654      	str	r4, [r2, #100]	; 0x64
  402640:	8193      	strh	r3, [r2, #12]
  402642:	bc10      	pop	{r4}
  402644:	f7ff bfa4 	b.w	402590 <__fputwc>
  402648:	f7ff bfa2 	b.w	402590 <__fputwc>

0040264c <_malloc_trim_r>:
  40264c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40264e:	4f23      	ldr	r7, [pc, #140]	; (4026dc <_malloc_trim_r+0x90>)
  402650:	460c      	mov	r4, r1
  402652:	4606      	mov	r6, r0
  402654:	f000 ff6a 	bl	40352c <__malloc_lock>
  402658:	68bb      	ldr	r3, [r7, #8]
  40265a:	685d      	ldr	r5, [r3, #4]
  40265c:	f025 0503 	bic.w	r5, r5, #3
  402660:	1b29      	subs	r1, r5, r4
  402662:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402666:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40266a:	f021 010f 	bic.w	r1, r1, #15
  40266e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402672:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402676:	db07      	blt.n	402688 <_malloc_trim_r+0x3c>
  402678:	2100      	movs	r1, #0
  40267a:	4630      	mov	r0, r6
  40267c:	f001 f94a 	bl	403914 <_sbrk_r>
  402680:	68bb      	ldr	r3, [r7, #8]
  402682:	442b      	add	r3, r5
  402684:	4298      	cmp	r0, r3
  402686:	d004      	beq.n	402692 <_malloc_trim_r+0x46>
  402688:	4630      	mov	r0, r6
  40268a:	f000 ff51 	bl	403530 <__malloc_unlock>
  40268e:	2000      	movs	r0, #0
  402690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402692:	4261      	negs	r1, r4
  402694:	4630      	mov	r0, r6
  402696:	f001 f93d 	bl	403914 <_sbrk_r>
  40269a:	3001      	adds	r0, #1
  40269c:	d00d      	beq.n	4026ba <_malloc_trim_r+0x6e>
  40269e:	4b10      	ldr	r3, [pc, #64]	; (4026e0 <_malloc_trim_r+0x94>)
  4026a0:	68ba      	ldr	r2, [r7, #8]
  4026a2:	6819      	ldr	r1, [r3, #0]
  4026a4:	1b2d      	subs	r5, r5, r4
  4026a6:	f045 0501 	orr.w	r5, r5, #1
  4026aa:	4630      	mov	r0, r6
  4026ac:	1b09      	subs	r1, r1, r4
  4026ae:	6055      	str	r5, [r2, #4]
  4026b0:	6019      	str	r1, [r3, #0]
  4026b2:	f000 ff3d 	bl	403530 <__malloc_unlock>
  4026b6:	2001      	movs	r0, #1
  4026b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4026ba:	2100      	movs	r1, #0
  4026bc:	4630      	mov	r0, r6
  4026be:	f001 f929 	bl	403914 <_sbrk_r>
  4026c2:	68ba      	ldr	r2, [r7, #8]
  4026c4:	1a83      	subs	r3, r0, r2
  4026c6:	2b0f      	cmp	r3, #15
  4026c8:	ddde      	ble.n	402688 <_malloc_trim_r+0x3c>
  4026ca:	4c06      	ldr	r4, [pc, #24]	; (4026e4 <_malloc_trim_r+0x98>)
  4026cc:	4904      	ldr	r1, [pc, #16]	; (4026e0 <_malloc_trim_r+0x94>)
  4026ce:	6824      	ldr	r4, [r4, #0]
  4026d0:	f043 0301 	orr.w	r3, r3, #1
  4026d4:	1b00      	subs	r0, r0, r4
  4026d6:	6053      	str	r3, [r2, #4]
  4026d8:	6008      	str	r0, [r1, #0]
  4026da:	e7d5      	b.n	402688 <_malloc_trim_r+0x3c>
  4026dc:	20400460 	.word	0x20400460
  4026e0:	2040091c 	.word	0x2040091c
  4026e4:	2040086c 	.word	0x2040086c

004026e8 <_free_r>:
  4026e8:	2900      	cmp	r1, #0
  4026ea:	d045      	beq.n	402778 <_free_r+0x90>
  4026ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026f0:	460d      	mov	r5, r1
  4026f2:	4680      	mov	r8, r0
  4026f4:	f000 ff1a 	bl	40352c <__malloc_lock>
  4026f8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4026fc:	496a      	ldr	r1, [pc, #424]	; (4028a8 <_free_r+0x1c0>)
  4026fe:	f027 0301 	bic.w	r3, r7, #1
  402702:	f1a5 0408 	sub.w	r4, r5, #8
  402706:	18e2      	adds	r2, r4, r3
  402708:	688e      	ldr	r6, [r1, #8]
  40270a:	6850      	ldr	r0, [r2, #4]
  40270c:	42b2      	cmp	r2, r6
  40270e:	f020 0003 	bic.w	r0, r0, #3
  402712:	d062      	beq.n	4027da <_free_r+0xf2>
  402714:	07fe      	lsls	r6, r7, #31
  402716:	6050      	str	r0, [r2, #4]
  402718:	d40b      	bmi.n	402732 <_free_r+0x4a>
  40271a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40271e:	1be4      	subs	r4, r4, r7
  402720:	f101 0e08 	add.w	lr, r1, #8
  402724:	68a5      	ldr	r5, [r4, #8]
  402726:	4575      	cmp	r5, lr
  402728:	443b      	add	r3, r7
  40272a:	d06f      	beq.n	40280c <_free_r+0x124>
  40272c:	68e7      	ldr	r7, [r4, #12]
  40272e:	60ef      	str	r7, [r5, #12]
  402730:	60bd      	str	r5, [r7, #8]
  402732:	1815      	adds	r5, r2, r0
  402734:	686d      	ldr	r5, [r5, #4]
  402736:	07ed      	lsls	r5, r5, #31
  402738:	d542      	bpl.n	4027c0 <_free_r+0xd8>
  40273a:	f043 0201 	orr.w	r2, r3, #1
  40273e:	6062      	str	r2, [r4, #4]
  402740:	50e3      	str	r3, [r4, r3]
  402742:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402746:	d218      	bcs.n	40277a <_free_r+0x92>
  402748:	08db      	lsrs	r3, r3, #3
  40274a:	1c5a      	adds	r2, r3, #1
  40274c:	684d      	ldr	r5, [r1, #4]
  40274e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402752:	60a7      	str	r7, [r4, #8]
  402754:	2001      	movs	r0, #1
  402756:	109b      	asrs	r3, r3, #2
  402758:	fa00 f303 	lsl.w	r3, r0, r3
  40275c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402760:	431d      	orrs	r5, r3
  402762:	3808      	subs	r0, #8
  402764:	60e0      	str	r0, [r4, #12]
  402766:	604d      	str	r5, [r1, #4]
  402768:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  40276c:	60fc      	str	r4, [r7, #12]
  40276e:	4640      	mov	r0, r8
  402770:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402774:	f000 bedc 	b.w	403530 <__malloc_unlock>
  402778:	4770      	bx	lr
  40277a:	0a5a      	lsrs	r2, r3, #9
  40277c:	2a04      	cmp	r2, #4
  40277e:	d853      	bhi.n	402828 <_free_r+0x140>
  402780:	099a      	lsrs	r2, r3, #6
  402782:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402786:	007f      	lsls	r7, r7, #1
  402788:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40278c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402790:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402794:	4944      	ldr	r1, [pc, #272]	; (4028a8 <_free_r+0x1c0>)
  402796:	3808      	subs	r0, #8
  402798:	4290      	cmp	r0, r2
  40279a:	d04d      	beq.n	402838 <_free_r+0x150>
  40279c:	6851      	ldr	r1, [r2, #4]
  40279e:	f021 0103 	bic.w	r1, r1, #3
  4027a2:	428b      	cmp	r3, r1
  4027a4:	d202      	bcs.n	4027ac <_free_r+0xc4>
  4027a6:	6892      	ldr	r2, [r2, #8]
  4027a8:	4290      	cmp	r0, r2
  4027aa:	d1f7      	bne.n	40279c <_free_r+0xb4>
  4027ac:	68d0      	ldr	r0, [r2, #12]
  4027ae:	60e0      	str	r0, [r4, #12]
  4027b0:	60a2      	str	r2, [r4, #8]
  4027b2:	6084      	str	r4, [r0, #8]
  4027b4:	60d4      	str	r4, [r2, #12]
  4027b6:	4640      	mov	r0, r8
  4027b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4027bc:	f000 beb8 	b.w	403530 <__malloc_unlock>
  4027c0:	6895      	ldr	r5, [r2, #8]
  4027c2:	4f3a      	ldr	r7, [pc, #232]	; (4028ac <_free_r+0x1c4>)
  4027c4:	42bd      	cmp	r5, r7
  4027c6:	4403      	add	r3, r0
  4027c8:	d03f      	beq.n	40284a <_free_r+0x162>
  4027ca:	68d0      	ldr	r0, [r2, #12]
  4027cc:	60e8      	str	r0, [r5, #12]
  4027ce:	f043 0201 	orr.w	r2, r3, #1
  4027d2:	6085      	str	r5, [r0, #8]
  4027d4:	6062      	str	r2, [r4, #4]
  4027d6:	50e3      	str	r3, [r4, r3]
  4027d8:	e7b3      	b.n	402742 <_free_r+0x5a>
  4027da:	07ff      	lsls	r7, r7, #31
  4027dc:	4403      	add	r3, r0
  4027de:	d407      	bmi.n	4027f0 <_free_r+0x108>
  4027e0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4027e4:	1aa4      	subs	r4, r4, r2
  4027e6:	4413      	add	r3, r2
  4027e8:	68a0      	ldr	r0, [r4, #8]
  4027ea:	68e2      	ldr	r2, [r4, #12]
  4027ec:	60c2      	str	r2, [r0, #12]
  4027ee:	6090      	str	r0, [r2, #8]
  4027f0:	4a2f      	ldr	r2, [pc, #188]	; (4028b0 <_free_r+0x1c8>)
  4027f2:	6812      	ldr	r2, [r2, #0]
  4027f4:	f043 0001 	orr.w	r0, r3, #1
  4027f8:	4293      	cmp	r3, r2
  4027fa:	6060      	str	r0, [r4, #4]
  4027fc:	608c      	str	r4, [r1, #8]
  4027fe:	d3b6      	bcc.n	40276e <_free_r+0x86>
  402800:	4b2c      	ldr	r3, [pc, #176]	; (4028b4 <_free_r+0x1cc>)
  402802:	4640      	mov	r0, r8
  402804:	6819      	ldr	r1, [r3, #0]
  402806:	f7ff ff21 	bl	40264c <_malloc_trim_r>
  40280a:	e7b0      	b.n	40276e <_free_r+0x86>
  40280c:	1811      	adds	r1, r2, r0
  40280e:	6849      	ldr	r1, [r1, #4]
  402810:	07c9      	lsls	r1, r1, #31
  402812:	d444      	bmi.n	40289e <_free_r+0x1b6>
  402814:	6891      	ldr	r1, [r2, #8]
  402816:	68d2      	ldr	r2, [r2, #12]
  402818:	60ca      	str	r2, [r1, #12]
  40281a:	4403      	add	r3, r0
  40281c:	f043 0001 	orr.w	r0, r3, #1
  402820:	6091      	str	r1, [r2, #8]
  402822:	6060      	str	r0, [r4, #4]
  402824:	50e3      	str	r3, [r4, r3]
  402826:	e7a2      	b.n	40276e <_free_r+0x86>
  402828:	2a14      	cmp	r2, #20
  40282a:	d817      	bhi.n	40285c <_free_r+0x174>
  40282c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402830:	007f      	lsls	r7, r7, #1
  402832:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402836:	e7a9      	b.n	40278c <_free_r+0xa4>
  402838:	10aa      	asrs	r2, r5, #2
  40283a:	684b      	ldr	r3, [r1, #4]
  40283c:	2501      	movs	r5, #1
  40283e:	fa05 f202 	lsl.w	r2, r5, r2
  402842:	4313      	orrs	r3, r2
  402844:	604b      	str	r3, [r1, #4]
  402846:	4602      	mov	r2, r0
  402848:	e7b1      	b.n	4027ae <_free_r+0xc6>
  40284a:	f043 0201 	orr.w	r2, r3, #1
  40284e:	614c      	str	r4, [r1, #20]
  402850:	610c      	str	r4, [r1, #16]
  402852:	60e5      	str	r5, [r4, #12]
  402854:	60a5      	str	r5, [r4, #8]
  402856:	6062      	str	r2, [r4, #4]
  402858:	50e3      	str	r3, [r4, r3]
  40285a:	e788      	b.n	40276e <_free_r+0x86>
  40285c:	2a54      	cmp	r2, #84	; 0x54
  40285e:	d806      	bhi.n	40286e <_free_r+0x186>
  402860:	0b1a      	lsrs	r2, r3, #12
  402862:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402866:	007f      	lsls	r7, r7, #1
  402868:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40286c:	e78e      	b.n	40278c <_free_r+0xa4>
  40286e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402872:	d806      	bhi.n	402882 <_free_r+0x19a>
  402874:	0bda      	lsrs	r2, r3, #15
  402876:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40287a:	007f      	lsls	r7, r7, #1
  40287c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402880:	e784      	b.n	40278c <_free_r+0xa4>
  402882:	f240 5054 	movw	r0, #1364	; 0x554
  402886:	4282      	cmp	r2, r0
  402888:	d806      	bhi.n	402898 <_free_r+0x1b0>
  40288a:	0c9a      	lsrs	r2, r3, #18
  40288c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402890:	007f      	lsls	r7, r7, #1
  402892:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402896:	e779      	b.n	40278c <_free_r+0xa4>
  402898:	27fe      	movs	r7, #254	; 0xfe
  40289a:	257e      	movs	r5, #126	; 0x7e
  40289c:	e776      	b.n	40278c <_free_r+0xa4>
  40289e:	f043 0201 	orr.w	r2, r3, #1
  4028a2:	6062      	str	r2, [r4, #4]
  4028a4:	50e3      	str	r3, [r4, r3]
  4028a6:	e762      	b.n	40276e <_free_r+0x86>
  4028a8:	20400460 	.word	0x20400460
  4028ac:	20400468 	.word	0x20400468
  4028b0:	20400868 	.word	0x20400868
  4028b4:	20400918 	.word	0x20400918

004028b8 <__sfvwrite_r>:
  4028b8:	6893      	ldr	r3, [r2, #8]
  4028ba:	2b00      	cmp	r3, #0
  4028bc:	d076      	beq.n	4029ac <__sfvwrite_r+0xf4>
  4028be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028c2:	898b      	ldrh	r3, [r1, #12]
  4028c4:	b085      	sub	sp, #20
  4028c6:	460c      	mov	r4, r1
  4028c8:	0719      	lsls	r1, r3, #28
  4028ca:	9001      	str	r0, [sp, #4]
  4028cc:	4616      	mov	r6, r2
  4028ce:	d529      	bpl.n	402924 <__sfvwrite_r+0x6c>
  4028d0:	6922      	ldr	r2, [r4, #16]
  4028d2:	b33a      	cbz	r2, 402924 <__sfvwrite_r+0x6c>
  4028d4:	f003 0802 	and.w	r8, r3, #2
  4028d8:	fa1f f088 	uxth.w	r0, r8
  4028dc:	6835      	ldr	r5, [r6, #0]
  4028de:	2800      	cmp	r0, #0
  4028e0:	d02f      	beq.n	402942 <__sfvwrite_r+0x8a>
  4028e2:	f04f 0900 	mov.w	r9, #0
  4028e6:	4fb4      	ldr	r7, [pc, #720]	; (402bb8 <__sfvwrite_r+0x300>)
  4028e8:	46c8      	mov	r8, r9
  4028ea:	46b2      	mov	sl, r6
  4028ec:	45b8      	cmp	r8, r7
  4028ee:	4643      	mov	r3, r8
  4028f0:	464a      	mov	r2, r9
  4028f2:	bf28      	it	cs
  4028f4:	463b      	movcs	r3, r7
  4028f6:	9801      	ldr	r0, [sp, #4]
  4028f8:	f1b8 0f00 	cmp.w	r8, #0
  4028fc:	d050      	beq.n	4029a0 <__sfvwrite_r+0xe8>
  4028fe:	69e1      	ldr	r1, [r4, #28]
  402900:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402902:	47b0      	blx	r6
  402904:	2800      	cmp	r0, #0
  402906:	dd71      	ble.n	4029ec <__sfvwrite_r+0x134>
  402908:	f8da 3008 	ldr.w	r3, [sl, #8]
  40290c:	1a1b      	subs	r3, r3, r0
  40290e:	4481      	add	r9, r0
  402910:	ebc0 0808 	rsb	r8, r0, r8
  402914:	f8ca 3008 	str.w	r3, [sl, #8]
  402918:	2b00      	cmp	r3, #0
  40291a:	d1e7      	bne.n	4028ec <__sfvwrite_r+0x34>
  40291c:	2000      	movs	r0, #0
  40291e:	b005      	add	sp, #20
  402920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402924:	4621      	mov	r1, r4
  402926:	9801      	ldr	r0, [sp, #4]
  402928:	f7ff fc68 	bl	4021fc <__swsetup_r>
  40292c:	2800      	cmp	r0, #0
  40292e:	f040 813a 	bne.w	402ba6 <__sfvwrite_r+0x2ee>
  402932:	89a3      	ldrh	r3, [r4, #12]
  402934:	6835      	ldr	r5, [r6, #0]
  402936:	f003 0802 	and.w	r8, r3, #2
  40293a:	fa1f f088 	uxth.w	r0, r8
  40293e:	2800      	cmp	r0, #0
  402940:	d1cf      	bne.n	4028e2 <__sfvwrite_r+0x2a>
  402942:	f013 0901 	ands.w	r9, r3, #1
  402946:	d15b      	bne.n	402a00 <__sfvwrite_r+0x148>
  402948:	464f      	mov	r7, r9
  40294a:	9602      	str	r6, [sp, #8]
  40294c:	b31f      	cbz	r7, 402996 <__sfvwrite_r+0xde>
  40294e:	059a      	lsls	r2, r3, #22
  402950:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402954:	d52c      	bpl.n	4029b0 <__sfvwrite_r+0xf8>
  402956:	4547      	cmp	r7, r8
  402958:	46c2      	mov	sl, r8
  40295a:	f0c0 80a4 	bcc.w	402aa6 <__sfvwrite_r+0x1ee>
  40295e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402962:	f040 80b1 	bne.w	402ac8 <__sfvwrite_r+0x210>
  402966:	6820      	ldr	r0, [r4, #0]
  402968:	4652      	mov	r2, sl
  40296a:	4649      	mov	r1, r9
  40296c:	f000 fd7a 	bl	403464 <memmove>
  402970:	68a0      	ldr	r0, [r4, #8]
  402972:	6823      	ldr	r3, [r4, #0]
  402974:	ebc8 0000 	rsb	r0, r8, r0
  402978:	4453      	add	r3, sl
  40297a:	60a0      	str	r0, [r4, #8]
  40297c:	6023      	str	r3, [r4, #0]
  40297e:	4638      	mov	r0, r7
  402980:	9a02      	ldr	r2, [sp, #8]
  402982:	6893      	ldr	r3, [r2, #8]
  402984:	1a1b      	subs	r3, r3, r0
  402986:	4481      	add	r9, r0
  402988:	1a3f      	subs	r7, r7, r0
  40298a:	6093      	str	r3, [r2, #8]
  40298c:	2b00      	cmp	r3, #0
  40298e:	d0c5      	beq.n	40291c <__sfvwrite_r+0x64>
  402990:	89a3      	ldrh	r3, [r4, #12]
  402992:	2f00      	cmp	r7, #0
  402994:	d1db      	bne.n	40294e <__sfvwrite_r+0x96>
  402996:	f8d5 9000 	ldr.w	r9, [r5]
  40299a:	686f      	ldr	r7, [r5, #4]
  40299c:	3508      	adds	r5, #8
  40299e:	e7d5      	b.n	40294c <__sfvwrite_r+0x94>
  4029a0:	f8d5 9000 	ldr.w	r9, [r5]
  4029a4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4029a8:	3508      	adds	r5, #8
  4029aa:	e79f      	b.n	4028ec <__sfvwrite_r+0x34>
  4029ac:	2000      	movs	r0, #0
  4029ae:	4770      	bx	lr
  4029b0:	6820      	ldr	r0, [r4, #0]
  4029b2:	6923      	ldr	r3, [r4, #16]
  4029b4:	4298      	cmp	r0, r3
  4029b6:	d803      	bhi.n	4029c0 <__sfvwrite_r+0x108>
  4029b8:	6961      	ldr	r1, [r4, #20]
  4029ba:	428f      	cmp	r7, r1
  4029bc:	f080 80b7 	bcs.w	402b2e <__sfvwrite_r+0x276>
  4029c0:	45b8      	cmp	r8, r7
  4029c2:	bf28      	it	cs
  4029c4:	46b8      	movcs	r8, r7
  4029c6:	4642      	mov	r2, r8
  4029c8:	4649      	mov	r1, r9
  4029ca:	f000 fd4b 	bl	403464 <memmove>
  4029ce:	68a3      	ldr	r3, [r4, #8]
  4029d0:	6822      	ldr	r2, [r4, #0]
  4029d2:	ebc8 0303 	rsb	r3, r8, r3
  4029d6:	4442      	add	r2, r8
  4029d8:	60a3      	str	r3, [r4, #8]
  4029da:	6022      	str	r2, [r4, #0]
  4029dc:	2b00      	cmp	r3, #0
  4029de:	d149      	bne.n	402a74 <__sfvwrite_r+0x1bc>
  4029e0:	4621      	mov	r1, r4
  4029e2:	9801      	ldr	r0, [sp, #4]
  4029e4:	f7ff fd22 	bl	40242c <_fflush_r>
  4029e8:	2800      	cmp	r0, #0
  4029ea:	d043      	beq.n	402a74 <__sfvwrite_r+0x1bc>
  4029ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029f4:	f04f 30ff 	mov.w	r0, #4294967295
  4029f8:	81a3      	strh	r3, [r4, #12]
  4029fa:	b005      	add	sp, #20
  4029fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a00:	4680      	mov	r8, r0
  402a02:	9002      	str	r0, [sp, #8]
  402a04:	4682      	mov	sl, r0
  402a06:	4681      	mov	r9, r0
  402a08:	f1b9 0f00 	cmp.w	r9, #0
  402a0c:	d02a      	beq.n	402a64 <__sfvwrite_r+0x1ac>
  402a0e:	9b02      	ldr	r3, [sp, #8]
  402a10:	2b00      	cmp	r3, #0
  402a12:	d04c      	beq.n	402aae <__sfvwrite_r+0x1f6>
  402a14:	6820      	ldr	r0, [r4, #0]
  402a16:	6923      	ldr	r3, [r4, #16]
  402a18:	6962      	ldr	r2, [r4, #20]
  402a1a:	45c8      	cmp	r8, r9
  402a1c:	46c3      	mov	fp, r8
  402a1e:	bf28      	it	cs
  402a20:	46cb      	movcs	fp, r9
  402a22:	4298      	cmp	r0, r3
  402a24:	465f      	mov	r7, fp
  402a26:	d904      	bls.n	402a32 <__sfvwrite_r+0x17a>
  402a28:	68a3      	ldr	r3, [r4, #8]
  402a2a:	4413      	add	r3, r2
  402a2c:	459b      	cmp	fp, r3
  402a2e:	f300 8090 	bgt.w	402b52 <__sfvwrite_r+0x29a>
  402a32:	4593      	cmp	fp, r2
  402a34:	db20      	blt.n	402a78 <__sfvwrite_r+0x1c0>
  402a36:	4613      	mov	r3, r2
  402a38:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402a3a:	69e1      	ldr	r1, [r4, #28]
  402a3c:	9801      	ldr	r0, [sp, #4]
  402a3e:	4652      	mov	r2, sl
  402a40:	47b8      	blx	r7
  402a42:	1e07      	subs	r7, r0, #0
  402a44:	ddd2      	ble.n	4029ec <__sfvwrite_r+0x134>
  402a46:	ebb8 0807 	subs.w	r8, r8, r7
  402a4a:	d023      	beq.n	402a94 <__sfvwrite_r+0x1dc>
  402a4c:	68b3      	ldr	r3, [r6, #8]
  402a4e:	1bdb      	subs	r3, r3, r7
  402a50:	44ba      	add	sl, r7
  402a52:	ebc7 0909 	rsb	r9, r7, r9
  402a56:	60b3      	str	r3, [r6, #8]
  402a58:	2b00      	cmp	r3, #0
  402a5a:	f43f af5f 	beq.w	40291c <__sfvwrite_r+0x64>
  402a5e:	f1b9 0f00 	cmp.w	r9, #0
  402a62:	d1d4      	bne.n	402a0e <__sfvwrite_r+0x156>
  402a64:	2300      	movs	r3, #0
  402a66:	f8d5 a000 	ldr.w	sl, [r5]
  402a6a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  402a6e:	9302      	str	r3, [sp, #8]
  402a70:	3508      	adds	r5, #8
  402a72:	e7c9      	b.n	402a08 <__sfvwrite_r+0x150>
  402a74:	4640      	mov	r0, r8
  402a76:	e783      	b.n	402980 <__sfvwrite_r+0xc8>
  402a78:	465a      	mov	r2, fp
  402a7a:	4651      	mov	r1, sl
  402a7c:	f000 fcf2 	bl	403464 <memmove>
  402a80:	68a2      	ldr	r2, [r4, #8]
  402a82:	6823      	ldr	r3, [r4, #0]
  402a84:	ebcb 0202 	rsb	r2, fp, r2
  402a88:	445b      	add	r3, fp
  402a8a:	ebb8 0807 	subs.w	r8, r8, r7
  402a8e:	60a2      	str	r2, [r4, #8]
  402a90:	6023      	str	r3, [r4, #0]
  402a92:	d1db      	bne.n	402a4c <__sfvwrite_r+0x194>
  402a94:	4621      	mov	r1, r4
  402a96:	9801      	ldr	r0, [sp, #4]
  402a98:	f7ff fcc8 	bl	40242c <_fflush_r>
  402a9c:	2800      	cmp	r0, #0
  402a9e:	d1a5      	bne.n	4029ec <__sfvwrite_r+0x134>
  402aa0:	f8cd 8008 	str.w	r8, [sp, #8]
  402aa4:	e7d2      	b.n	402a4c <__sfvwrite_r+0x194>
  402aa6:	6820      	ldr	r0, [r4, #0]
  402aa8:	46b8      	mov	r8, r7
  402aaa:	46ba      	mov	sl, r7
  402aac:	e75c      	b.n	402968 <__sfvwrite_r+0xb0>
  402aae:	464a      	mov	r2, r9
  402ab0:	210a      	movs	r1, #10
  402ab2:	4650      	mov	r0, sl
  402ab4:	f000 fbec 	bl	403290 <memchr>
  402ab8:	2800      	cmp	r0, #0
  402aba:	d06f      	beq.n	402b9c <__sfvwrite_r+0x2e4>
  402abc:	3001      	adds	r0, #1
  402abe:	2301      	movs	r3, #1
  402ac0:	ebca 0800 	rsb	r8, sl, r0
  402ac4:	9302      	str	r3, [sp, #8]
  402ac6:	e7a5      	b.n	402a14 <__sfvwrite_r+0x15c>
  402ac8:	6962      	ldr	r2, [r4, #20]
  402aca:	6820      	ldr	r0, [r4, #0]
  402acc:	6921      	ldr	r1, [r4, #16]
  402ace:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402ad2:	ebc1 0a00 	rsb	sl, r1, r0
  402ad6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402ada:	f10a 0001 	add.w	r0, sl, #1
  402ade:	ea4f 0868 	mov.w	r8, r8, asr #1
  402ae2:	4438      	add	r0, r7
  402ae4:	4540      	cmp	r0, r8
  402ae6:	4642      	mov	r2, r8
  402ae8:	bf84      	itt	hi
  402aea:	4680      	movhi	r8, r0
  402aec:	4642      	movhi	r2, r8
  402aee:	055b      	lsls	r3, r3, #21
  402af0:	d542      	bpl.n	402b78 <__sfvwrite_r+0x2c0>
  402af2:	4611      	mov	r1, r2
  402af4:	9801      	ldr	r0, [sp, #4]
  402af6:	f000 f911 	bl	402d1c <_malloc_r>
  402afa:	4683      	mov	fp, r0
  402afc:	2800      	cmp	r0, #0
  402afe:	d055      	beq.n	402bac <__sfvwrite_r+0x2f4>
  402b00:	4652      	mov	r2, sl
  402b02:	6921      	ldr	r1, [r4, #16]
  402b04:	f000 fc14 	bl	403330 <memcpy>
  402b08:	89a3      	ldrh	r3, [r4, #12]
  402b0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402b0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402b12:	81a3      	strh	r3, [r4, #12]
  402b14:	ebca 0308 	rsb	r3, sl, r8
  402b18:	eb0b 000a 	add.w	r0, fp, sl
  402b1c:	f8c4 8014 	str.w	r8, [r4, #20]
  402b20:	f8c4 b010 	str.w	fp, [r4, #16]
  402b24:	6020      	str	r0, [r4, #0]
  402b26:	60a3      	str	r3, [r4, #8]
  402b28:	46b8      	mov	r8, r7
  402b2a:	46ba      	mov	sl, r7
  402b2c:	e71c      	b.n	402968 <__sfvwrite_r+0xb0>
  402b2e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402b32:	42bb      	cmp	r3, r7
  402b34:	bf28      	it	cs
  402b36:	463b      	movcs	r3, r7
  402b38:	464a      	mov	r2, r9
  402b3a:	fb93 f3f1 	sdiv	r3, r3, r1
  402b3e:	9801      	ldr	r0, [sp, #4]
  402b40:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402b42:	fb01 f303 	mul.w	r3, r1, r3
  402b46:	69e1      	ldr	r1, [r4, #28]
  402b48:	47b0      	blx	r6
  402b4a:	2800      	cmp	r0, #0
  402b4c:	f73f af18 	bgt.w	402980 <__sfvwrite_r+0xc8>
  402b50:	e74c      	b.n	4029ec <__sfvwrite_r+0x134>
  402b52:	461a      	mov	r2, r3
  402b54:	4651      	mov	r1, sl
  402b56:	9303      	str	r3, [sp, #12]
  402b58:	f000 fc84 	bl	403464 <memmove>
  402b5c:	6822      	ldr	r2, [r4, #0]
  402b5e:	9b03      	ldr	r3, [sp, #12]
  402b60:	9801      	ldr	r0, [sp, #4]
  402b62:	441a      	add	r2, r3
  402b64:	6022      	str	r2, [r4, #0]
  402b66:	4621      	mov	r1, r4
  402b68:	f7ff fc60 	bl	40242c <_fflush_r>
  402b6c:	9b03      	ldr	r3, [sp, #12]
  402b6e:	2800      	cmp	r0, #0
  402b70:	f47f af3c 	bne.w	4029ec <__sfvwrite_r+0x134>
  402b74:	461f      	mov	r7, r3
  402b76:	e766      	b.n	402a46 <__sfvwrite_r+0x18e>
  402b78:	9801      	ldr	r0, [sp, #4]
  402b7a:	f000 fcdb 	bl	403534 <_realloc_r>
  402b7e:	4683      	mov	fp, r0
  402b80:	2800      	cmp	r0, #0
  402b82:	d1c7      	bne.n	402b14 <__sfvwrite_r+0x25c>
  402b84:	9d01      	ldr	r5, [sp, #4]
  402b86:	6921      	ldr	r1, [r4, #16]
  402b88:	4628      	mov	r0, r5
  402b8a:	f7ff fdad 	bl	4026e8 <_free_r>
  402b8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b92:	220c      	movs	r2, #12
  402b94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402b98:	602a      	str	r2, [r5, #0]
  402b9a:	e729      	b.n	4029f0 <__sfvwrite_r+0x138>
  402b9c:	2301      	movs	r3, #1
  402b9e:	f109 0801 	add.w	r8, r9, #1
  402ba2:	9302      	str	r3, [sp, #8]
  402ba4:	e736      	b.n	402a14 <__sfvwrite_r+0x15c>
  402ba6:	f04f 30ff 	mov.w	r0, #4294967295
  402baa:	e6b8      	b.n	40291e <__sfvwrite_r+0x66>
  402bac:	9a01      	ldr	r2, [sp, #4]
  402bae:	230c      	movs	r3, #12
  402bb0:	6013      	str	r3, [r2, #0]
  402bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bb6:	e71b      	b.n	4029f0 <__sfvwrite_r+0x138>
  402bb8:	7ffffc00 	.word	0x7ffffc00

00402bbc <_fwalk_reent>:
  402bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402bc0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402bc4:	d01f      	beq.n	402c06 <_fwalk_reent+0x4a>
  402bc6:	4688      	mov	r8, r1
  402bc8:	4606      	mov	r6, r0
  402bca:	f04f 0900 	mov.w	r9, #0
  402bce:	687d      	ldr	r5, [r7, #4]
  402bd0:	68bc      	ldr	r4, [r7, #8]
  402bd2:	3d01      	subs	r5, #1
  402bd4:	d411      	bmi.n	402bfa <_fwalk_reent+0x3e>
  402bd6:	89a3      	ldrh	r3, [r4, #12]
  402bd8:	2b01      	cmp	r3, #1
  402bda:	f105 35ff 	add.w	r5, r5, #4294967295
  402bde:	d908      	bls.n	402bf2 <_fwalk_reent+0x36>
  402be0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402be4:	3301      	adds	r3, #1
  402be6:	4621      	mov	r1, r4
  402be8:	4630      	mov	r0, r6
  402bea:	d002      	beq.n	402bf2 <_fwalk_reent+0x36>
  402bec:	47c0      	blx	r8
  402bee:	ea49 0900 	orr.w	r9, r9, r0
  402bf2:	1c6b      	adds	r3, r5, #1
  402bf4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402bf8:	d1ed      	bne.n	402bd6 <_fwalk_reent+0x1a>
  402bfa:	683f      	ldr	r7, [r7, #0]
  402bfc:	2f00      	cmp	r7, #0
  402bfe:	d1e6      	bne.n	402bce <_fwalk_reent+0x12>
  402c00:	4648      	mov	r0, r9
  402c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c06:	46b9      	mov	r9, r7
  402c08:	4648      	mov	r0, r9
  402c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c0e:	bf00      	nop

00402c10 <__locale_charset>:
  402c10:	4800      	ldr	r0, [pc, #0]	; (402c14 <__locale_charset+0x4>)
  402c12:	4770      	bx	lr
  402c14:	2040043c 	.word	0x2040043c

00402c18 <__locale_mb_cur_max>:
  402c18:	4b01      	ldr	r3, [pc, #4]	; (402c20 <__locale_mb_cur_max+0x8>)
  402c1a:	6818      	ldr	r0, [r3, #0]
  402c1c:	4770      	bx	lr
  402c1e:	bf00      	nop
  402c20:	2040045c 	.word	0x2040045c

00402c24 <__swhatbuf_r>:
  402c24:	b570      	push	{r4, r5, r6, lr}
  402c26:	460d      	mov	r5, r1
  402c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402c2c:	2900      	cmp	r1, #0
  402c2e:	b090      	sub	sp, #64	; 0x40
  402c30:	4614      	mov	r4, r2
  402c32:	461e      	mov	r6, r3
  402c34:	db14      	blt.n	402c60 <__swhatbuf_r+0x3c>
  402c36:	aa01      	add	r2, sp, #4
  402c38:	f001 f80c 	bl	403c54 <_fstat_r>
  402c3c:	2800      	cmp	r0, #0
  402c3e:	db0f      	blt.n	402c60 <__swhatbuf_r+0x3c>
  402c40:	9a02      	ldr	r2, [sp, #8]
  402c42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402c46:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402c4a:	fab2 f282 	clz	r2, r2
  402c4e:	0952      	lsrs	r2, r2, #5
  402c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c54:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402c58:	6032      	str	r2, [r6, #0]
  402c5a:	6023      	str	r3, [r4, #0]
  402c5c:	b010      	add	sp, #64	; 0x40
  402c5e:	bd70      	pop	{r4, r5, r6, pc}
  402c60:	89a8      	ldrh	r0, [r5, #12]
  402c62:	f000 0080 	and.w	r0, r0, #128	; 0x80
  402c66:	b282      	uxth	r2, r0
  402c68:	2000      	movs	r0, #0
  402c6a:	6030      	str	r0, [r6, #0]
  402c6c:	b11a      	cbz	r2, 402c76 <__swhatbuf_r+0x52>
  402c6e:	2340      	movs	r3, #64	; 0x40
  402c70:	6023      	str	r3, [r4, #0]
  402c72:	b010      	add	sp, #64	; 0x40
  402c74:	bd70      	pop	{r4, r5, r6, pc}
  402c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c7a:	4610      	mov	r0, r2
  402c7c:	6023      	str	r3, [r4, #0]
  402c7e:	b010      	add	sp, #64	; 0x40
  402c80:	bd70      	pop	{r4, r5, r6, pc}
  402c82:	bf00      	nop

00402c84 <__smakebuf_r>:
  402c84:	898a      	ldrh	r2, [r1, #12]
  402c86:	0792      	lsls	r2, r2, #30
  402c88:	460b      	mov	r3, r1
  402c8a:	d506      	bpl.n	402c9a <__smakebuf_r+0x16>
  402c8c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402c90:	2101      	movs	r1, #1
  402c92:	601a      	str	r2, [r3, #0]
  402c94:	611a      	str	r2, [r3, #16]
  402c96:	6159      	str	r1, [r3, #20]
  402c98:	4770      	bx	lr
  402c9a:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c9c:	b083      	sub	sp, #12
  402c9e:	ab01      	add	r3, sp, #4
  402ca0:	466a      	mov	r2, sp
  402ca2:	460c      	mov	r4, r1
  402ca4:	4605      	mov	r5, r0
  402ca6:	f7ff ffbd 	bl	402c24 <__swhatbuf_r>
  402caa:	9900      	ldr	r1, [sp, #0]
  402cac:	4606      	mov	r6, r0
  402cae:	4628      	mov	r0, r5
  402cb0:	f000 f834 	bl	402d1c <_malloc_r>
  402cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402cb8:	b1d0      	cbz	r0, 402cf0 <__smakebuf_r+0x6c>
  402cba:	9a01      	ldr	r2, [sp, #4]
  402cbc:	4f12      	ldr	r7, [pc, #72]	; (402d08 <__smakebuf_r+0x84>)
  402cbe:	9900      	ldr	r1, [sp, #0]
  402cc0:	63ef      	str	r7, [r5, #60]	; 0x3c
  402cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cc6:	81a3      	strh	r3, [r4, #12]
  402cc8:	6020      	str	r0, [r4, #0]
  402cca:	6120      	str	r0, [r4, #16]
  402ccc:	6161      	str	r1, [r4, #20]
  402cce:	b91a      	cbnz	r2, 402cd8 <__smakebuf_r+0x54>
  402cd0:	4333      	orrs	r3, r6
  402cd2:	81a3      	strh	r3, [r4, #12]
  402cd4:	b003      	add	sp, #12
  402cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402cd8:	4628      	mov	r0, r5
  402cda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402cde:	f000 ffcd 	bl	403c7c <_isatty_r>
  402ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ce6:	2800      	cmp	r0, #0
  402ce8:	d0f2      	beq.n	402cd0 <__smakebuf_r+0x4c>
  402cea:	f043 0301 	orr.w	r3, r3, #1
  402cee:	e7ef      	b.n	402cd0 <__smakebuf_r+0x4c>
  402cf0:	059a      	lsls	r2, r3, #22
  402cf2:	d4ef      	bmi.n	402cd4 <__smakebuf_r+0x50>
  402cf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402cf8:	f043 0302 	orr.w	r3, r3, #2
  402cfc:	2101      	movs	r1, #1
  402cfe:	81a3      	strh	r3, [r4, #12]
  402d00:	6022      	str	r2, [r4, #0]
  402d02:	6122      	str	r2, [r4, #16]
  402d04:	6161      	str	r1, [r4, #20]
  402d06:	e7e5      	b.n	402cd4 <__smakebuf_r+0x50>
  402d08:	00402459 	.word	0x00402459

00402d0c <malloc>:
  402d0c:	4b02      	ldr	r3, [pc, #8]	; (402d18 <malloc+0xc>)
  402d0e:	4601      	mov	r1, r0
  402d10:	6818      	ldr	r0, [r3, #0]
  402d12:	f000 b803 	b.w	402d1c <_malloc_r>
  402d16:	bf00      	nop
  402d18:	20400438 	.word	0x20400438

00402d1c <_malloc_r>:
  402d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d20:	f101 050b 	add.w	r5, r1, #11
  402d24:	2d16      	cmp	r5, #22
  402d26:	b083      	sub	sp, #12
  402d28:	4606      	mov	r6, r0
  402d2a:	f240 809f 	bls.w	402e6c <_malloc_r+0x150>
  402d2e:	f035 0507 	bics.w	r5, r5, #7
  402d32:	f100 80bf 	bmi.w	402eb4 <_malloc_r+0x198>
  402d36:	42a9      	cmp	r1, r5
  402d38:	f200 80bc 	bhi.w	402eb4 <_malloc_r+0x198>
  402d3c:	f000 fbf6 	bl	40352c <__malloc_lock>
  402d40:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402d44:	f0c0 829c 	bcc.w	403280 <_malloc_r+0x564>
  402d48:	0a6b      	lsrs	r3, r5, #9
  402d4a:	f000 80ba 	beq.w	402ec2 <_malloc_r+0x1a6>
  402d4e:	2b04      	cmp	r3, #4
  402d50:	f200 8183 	bhi.w	40305a <_malloc_r+0x33e>
  402d54:	09a8      	lsrs	r0, r5, #6
  402d56:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402d5a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402d5e:	3038      	adds	r0, #56	; 0x38
  402d60:	4fc4      	ldr	r7, [pc, #784]	; (403074 <_malloc_r+0x358>)
  402d62:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402d66:	f1a3 0108 	sub.w	r1, r3, #8
  402d6a:	685c      	ldr	r4, [r3, #4]
  402d6c:	42a1      	cmp	r1, r4
  402d6e:	d107      	bne.n	402d80 <_malloc_r+0x64>
  402d70:	e0ac      	b.n	402ecc <_malloc_r+0x1b0>
  402d72:	2a00      	cmp	r2, #0
  402d74:	f280 80ac 	bge.w	402ed0 <_malloc_r+0x1b4>
  402d78:	68e4      	ldr	r4, [r4, #12]
  402d7a:	42a1      	cmp	r1, r4
  402d7c:	f000 80a6 	beq.w	402ecc <_malloc_r+0x1b0>
  402d80:	6863      	ldr	r3, [r4, #4]
  402d82:	f023 0303 	bic.w	r3, r3, #3
  402d86:	1b5a      	subs	r2, r3, r5
  402d88:	2a0f      	cmp	r2, #15
  402d8a:	ddf2      	ble.n	402d72 <_malloc_r+0x56>
  402d8c:	49b9      	ldr	r1, [pc, #740]	; (403074 <_malloc_r+0x358>)
  402d8e:	693c      	ldr	r4, [r7, #16]
  402d90:	f101 0e08 	add.w	lr, r1, #8
  402d94:	4574      	cmp	r4, lr
  402d96:	f000 81b3 	beq.w	403100 <_malloc_r+0x3e4>
  402d9a:	6863      	ldr	r3, [r4, #4]
  402d9c:	f023 0303 	bic.w	r3, r3, #3
  402da0:	1b5a      	subs	r2, r3, r5
  402da2:	2a0f      	cmp	r2, #15
  402da4:	f300 8199 	bgt.w	4030da <_malloc_r+0x3be>
  402da8:	2a00      	cmp	r2, #0
  402daa:	f8c1 e014 	str.w	lr, [r1, #20]
  402dae:	f8c1 e010 	str.w	lr, [r1, #16]
  402db2:	f280 809e 	bge.w	402ef2 <_malloc_r+0x1d6>
  402db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402dba:	f080 8167 	bcs.w	40308c <_malloc_r+0x370>
  402dbe:	08db      	lsrs	r3, r3, #3
  402dc0:	f103 0c01 	add.w	ip, r3, #1
  402dc4:	2201      	movs	r2, #1
  402dc6:	109b      	asrs	r3, r3, #2
  402dc8:	fa02 f303 	lsl.w	r3, r2, r3
  402dcc:	684a      	ldr	r2, [r1, #4]
  402dce:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402dd2:	f8c4 8008 	str.w	r8, [r4, #8]
  402dd6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  402dda:	431a      	orrs	r2, r3
  402ddc:	f1a9 0308 	sub.w	r3, r9, #8
  402de0:	60e3      	str	r3, [r4, #12]
  402de2:	604a      	str	r2, [r1, #4]
  402de4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  402de8:	f8c8 400c 	str.w	r4, [r8, #12]
  402dec:	1083      	asrs	r3, r0, #2
  402dee:	2401      	movs	r4, #1
  402df0:	409c      	lsls	r4, r3
  402df2:	4294      	cmp	r4, r2
  402df4:	f200 808a 	bhi.w	402f0c <_malloc_r+0x1f0>
  402df8:	4214      	tst	r4, r2
  402dfa:	d106      	bne.n	402e0a <_malloc_r+0xee>
  402dfc:	f020 0003 	bic.w	r0, r0, #3
  402e00:	0064      	lsls	r4, r4, #1
  402e02:	4214      	tst	r4, r2
  402e04:	f100 0004 	add.w	r0, r0, #4
  402e08:	d0fa      	beq.n	402e00 <_malloc_r+0xe4>
  402e0a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402e0e:	46cc      	mov	ip, r9
  402e10:	4680      	mov	r8, r0
  402e12:	f8dc 100c 	ldr.w	r1, [ip, #12]
  402e16:	458c      	cmp	ip, r1
  402e18:	d107      	bne.n	402e2a <_malloc_r+0x10e>
  402e1a:	e173      	b.n	403104 <_malloc_r+0x3e8>
  402e1c:	2a00      	cmp	r2, #0
  402e1e:	f280 8181 	bge.w	403124 <_malloc_r+0x408>
  402e22:	68c9      	ldr	r1, [r1, #12]
  402e24:	458c      	cmp	ip, r1
  402e26:	f000 816d 	beq.w	403104 <_malloc_r+0x3e8>
  402e2a:	684b      	ldr	r3, [r1, #4]
  402e2c:	f023 0303 	bic.w	r3, r3, #3
  402e30:	1b5a      	subs	r2, r3, r5
  402e32:	2a0f      	cmp	r2, #15
  402e34:	ddf2      	ble.n	402e1c <_malloc_r+0x100>
  402e36:	460c      	mov	r4, r1
  402e38:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402e3c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402e40:	194b      	adds	r3, r1, r5
  402e42:	f045 0501 	orr.w	r5, r5, #1
  402e46:	604d      	str	r5, [r1, #4]
  402e48:	f042 0101 	orr.w	r1, r2, #1
  402e4c:	f8c8 c00c 	str.w	ip, [r8, #12]
  402e50:	4630      	mov	r0, r6
  402e52:	f8cc 8008 	str.w	r8, [ip, #8]
  402e56:	617b      	str	r3, [r7, #20]
  402e58:	613b      	str	r3, [r7, #16]
  402e5a:	f8c3 e00c 	str.w	lr, [r3, #12]
  402e5e:	f8c3 e008 	str.w	lr, [r3, #8]
  402e62:	6059      	str	r1, [r3, #4]
  402e64:	509a      	str	r2, [r3, r2]
  402e66:	f000 fb63 	bl	403530 <__malloc_unlock>
  402e6a:	e01f      	b.n	402eac <_malloc_r+0x190>
  402e6c:	2910      	cmp	r1, #16
  402e6e:	d821      	bhi.n	402eb4 <_malloc_r+0x198>
  402e70:	f000 fb5c 	bl	40352c <__malloc_lock>
  402e74:	2510      	movs	r5, #16
  402e76:	2306      	movs	r3, #6
  402e78:	2002      	movs	r0, #2
  402e7a:	4f7e      	ldr	r7, [pc, #504]	; (403074 <_malloc_r+0x358>)
  402e7c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402e80:	f1a3 0208 	sub.w	r2, r3, #8
  402e84:	685c      	ldr	r4, [r3, #4]
  402e86:	4294      	cmp	r4, r2
  402e88:	f000 8145 	beq.w	403116 <_malloc_r+0x3fa>
  402e8c:	6863      	ldr	r3, [r4, #4]
  402e8e:	68e1      	ldr	r1, [r4, #12]
  402e90:	68a5      	ldr	r5, [r4, #8]
  402e92:	f023 0303 	bic.w	r3, r3, #3
  402e96:	4423      	add	r3, r4
  402e98:	4630      	mov	r0, r6
  402e9a:	685a      	ldr	r2, [r3, #4]
  402e9c:	60e9      	str	r1, [r5, #12]
  402e9e:	f042 0201 	orr.w	r2, r2, #1
  402ea2:	608d      	str	r5, [r1, #8]
  402ea4:	605a      	str	r2, [r3, #4]
  402ea6:	f000 fb43 	bl	403530 <__malloc_unlock>
  402eaa:	3408      	adds	r4, #8
  402eac:	4620      	mov	r0, r4
  402eae:	b003      	add	sp, #12
  402eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eb4:	2400      	movs	r4, #0
  402eb6:	230c      	movs	r3, #12
  402eb8:	4620      	mov	r0, r4
  402eba:	6033      	str	r3, [r6, #0]
  402ebc:	b003      	add	sp, #12
  402ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ec2:	2380      	movs	r3, #128	; 0x80
  402ec4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  402ec8:	203f      	movs	r0, #63	; 0x3f
  402eca:	e749      	b.n	402d60 <_malloc_r+0x44>
  402ecc:	4670      	mov	r0, lr
  402ece:	e75d      	b.n	402d8c <_malloc_r+0x70>
  402ed0:	4423      	add	r3, r4
  402ed2:	68e1      	ldr	r1, [r4, #12]
  402ed4:	685a      	ldr	r2, [r3, #4]
  402ed6:	68a5      	ldr	r5, [r4, #8]
  402ed8:	f042 0201 	orr.w	r2, r2, #1
  402edc:	60e9      	str	r1, [r5, #12]
  402ede:	4630      	mov	r0, r6
  402ee0:	608d      	str	r5, [r1, #8]
  402ee2:	605a      	str	r2, [r3, #4]
  402ee4:	f000 fb24 	bl	403530 <__malloc_unlock>
  402ee8:	3408      	adds	r4, #8
  402eea:	4620      	mov	r0, r4
  402eec:	b003      	add	sp, #12
  402eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ef2:	4423      	add	r3, r4
  402ef4:	4630      	mov	r0, r6
  402ef6:	685a      	ldr	r2, [r3, #4]
  402ef8:	f042 0201 	orr.w	r2, r2, #1
  402efc:	605a      	str	r2, [r3, #4]
  402efe:	f000 fb17 	bl	403530 <__malloc_unlock>
  402f02:	3408      	adds	r4, #8
  402f04:	4620      	mov	r0, r4
  402f06:	b003      	add	sp, #12
  402f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f0c:	68bc      	ldr	r4, [r7, #8]
  402f0e:	6863      	ldr	r3, [r4, #4]
  402f10:	f023 0803 	bic.w	r8, r3, #3
  402f14:	45a8      	cmp	r8, r5
  402f16:	d304      	bcc.n	402f22 <_malloc_r+0x206>
  402f18:	ebc5 0308 	rsb	r3, r5, r8
  402f1c:	2b0f      	cmp	r3, #15
  402f1e:	f300 808c 	bgt.w	40303a <_malloc_r+0x31e>
  402f22:	4b55      	ldr	r3, [pc, #340]	; (403078 <_malloc_r+0x35c>)
  402f24:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403088 <_malloc_r+0x36c>
  402f28:	681a      	ldr	r2, [r3, #0]
  402f2a:	f8d9 3000 	ldr.w	r3, [r9]
  402f2e:	3301      	adds	r3, #1
  402f30:	442a      	add	r2, r5
  402f32:	eb04 0a08 	add.w	sl, r4, r8
  402f36:	f000 8160 	beq.w	4031fa <_malloc_r+0x4de>
  402f3a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402f3e:	320f      	adds	r2, #15
  402f40:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402f44:	f022 020f 	bic.w	r2, r2, #15
  402f48:	4611      	mov	r1, r2
  402f4a:	4630      	mov	r0, r6
  402f4c:	9201      	str	r2, [sp, #4]
  402f4e:	f000 fce1 	bl	403914 <_sbrk_r>
  402f52:	f1b0 3fff 	cmp.w	r0, #4294967295
  402f56:	4683      	mov	fp, r0
  402f58:	9a01      	ldr	r2, [sp, #4]
  402f5a:	f000 8158 	beq.w	40320e <_malloc_r+0x4f2>
  402f5e:	4582      	cmp	sl, r0
  402f60:	f200 80fc 	bhi.w	40315c <_malloc_r+0x440>
  402f64:	4b45      	ldr	r3, [pc, #276]	; (40307c <_malloc_r+0x360>)
  402f66:	6819      	ldr	r1, [r3, #0]
  402f68:	45da      	cmp	sl, fp
  402f6a:	4411      	add	r1, r2
  402f6c:	6019      	str	r1, [r3, #0]
  402f6e:	f000 8153 	beq.w	403218 <_malloc_r+0x4fc>
  402f72:	f8d9 0000 	ldr.w	r0, [r9]
  402f76:	f8df e110 	ldr.w	lr, [pc, #272]	; 403088 <_malloc_r+0x36c>
  402f7a:	3001      	adds	r0, #1
  402f7c:	bf1b      	ittet	ne
  402f7e:	ebca 0a0b 	rsbne	sl, sl, fp
  402f82:	4451      	addne	r1, sl
  402f84:	f8ce b000 	streq.w	fp, [lr]
  402f88:	6019      	strne	r1, [r3, #0]
  402f8a:	f01b 0107 	ands.w	r1, fp, #7
  402f8e:	f000 8117 	beq.w	4031c0 <_malloc_r+0x4a4>
  402f92:	f1c1 0008 	rsb	r0, r1, #8
  402f96:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402f9a:	4483      	add	fp, r0
  402f9c:	3108      	adds	r1, #8
  402f9e:	445a      	add	r2, fp
  402fa0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402fa4:	ebc2 0901 	rsb	r9, r2, r1
  402fa8:	4649      	mov	r1, r9
  402faa:	4630      	mov	r0, r6
  402fac:	9301      	str	r3, [sp, #4]
  402fae:	f000 fcb1 	bl	403914 <_sbrk_r>
  402fb2:	1c43      	adds	r3, r0, #1
  402fb4:	9b01      	ldr	r3, [sp, #4]
  402fb6:	f000 813f 	beq.w	403238 <_malloc_r+0x51c>
  402fba:	ebcb 0200 	rsb	r2, fp, r0
  402fbe:	444a      	add	r2, r9
  402fc0:	f042 0201 	orr.w	r2, r2, #1
  402fc4:	6819      	ldr	r1, [r3, #0]
  402fc6:	f8c7 b008 	str.w	fp, [r7, #8]
  402fca:	4449      	add	r1, r9
  402fcc:	42bc      	cmp	r4, r7
  402fce:	f8cb 2004 	str.w	r2, [fp, #4]
  402fd2:	6019      	str	r1, [r3, #0]
  402fd4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40307c <_malloc_r+0x360>
  402fd8:	d016      	beq.n	403008 <_malloc_r+0x2ec>
  402fda:	f1b8 0f0f 	cmp.w	r8, #15
  402fde:	f240 80fd 	bls.w	4031dc <_malloc_r+0x4c0>
  402fe2:	6862      	ldr	r2, [r4, #4]
  402fe4:	f1a8 030c 	sub.w	r3, r8, #12
  402fe8:	f023 0307 	bic.w	r3, r3, #7
  402fec:	18e0      	adds	r0, r4, r3
  402fee:	f002 0201 	and.w	r2, r2, #1
  402ff2:	f04f 0e05 	mov.w	lr, #5
  402ff6:	431a      	orrs	r2, r3
  402ff8:	2b0f      	cmp	r3, #15
  402ffa:	6062      	str	r2, [r4, #4]
  402ffc:	f8c0 e004 	str.w	lr, [r0, #4]
  403000:	f8c0 e008 	str.w	lr, [r0, #8]
  403004:	f200 811c 	bhi.w	403240 <_malloc_r+0x524>
  403008:	4b1d      	ldr	r3, [pc, #116]	; (403080 <_malloc_r+0x364>)
  40300a:	68bc      	ldr	r4, [r7, #8]
  40300c:	681a      	ldr	r2, [r3, #0]
  40300e:	4291      	cmp	r1, r2
  403010:	bf88      	it	hi
  403012:	6019      	strhi	r1, [r3, #0]
  403014:	4b1b      	ldr	r3, [pc, #108]	; (403084 <_malloc_r+0x368>)
  403016:	681a      	ldr	r2, [r3, #0]
  403018:	4291      	cmp	r1, r2
  40301a:	6862      	ldr	r2, [r4, #4]
  40301c:	bf88      	it	hi
  40301e:	6019      	strhi	r1, [r3, #0]
  403020:	f022 0203 	bic.w	r2, r2, #3
  403024:	4295      	cmp	r5, r2
  403026:	eba2 0305 	sub.w	r3, r2, r5
  40302a:	d801      	bhi.n	403030 <_malloc_r+0x314>
  40302c:	2b0f      	cmp	r3, #15
  40302e:	dc04      	bgt.n	40303a <_malloc_r+0x31e>
  403030:	4630      	mov	r0, r6
  403032:	f000 fa7d 	bl	403530 <__malloc_unlock>
  403036:	2400      	movs	r4, #0
  403038:	e738      	b.n	402eac <_malloc_r+0x190>
  40303a:	1962      	adds	r2, r4, r5
  40303c:	f043 0301 	orr.w	r3, r3, #1
  403040:	f045 0501 	orr.w	r5, r5, #1
  403044:	6065      	str	r5, [r4, #4]
  403046:	4630      	mov	r0, r6
  403048:	60ba      	str	r2, [r7, #8]
  40304a:	6053      	str	r3, [r2, #4]
  40304c:	f000 fa70 	bl	403530 <__malloc_unlock>
  403050:	3408      	adds	r4, #8
  403052:	4620      	mov	r0, r4
  403054:	b003      	add	sp, #12
  403056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40305a:	2b14      	cmp	r3, #20
  40305c:	d971      	bls.n	403142 <_malloc_r+0x426>
  40305e:	2b54      	cmp	r3, #84	; 0x54
  403060:	f200 80a4 	bhi.w	4031ac <_malloc_r+0x490>
  403064:	0b28      	lsrs	r0, r5, #12
  403066:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40306a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40306e:	306e      	adds	r0, #110	; 0x6e
  403070:	e676      	b.n	402d60 <_malloc_r+0x44>
  403072:	bf00      	nop
  403074:	20400460 	.word	0x20400460
  403078:	20400918 	.word	0x20400918
  40307c:	2040091c 	.word	0x2040091c
  403080:	20400914 	.word	0x20400914
  403084:	20400910 	.word	0x20400910
  403088:	2040086c 	.word	0x2040086c
  40308c:	0a5a      	lsrs	r2, r3, #9
  40308e:	2a04      	cmp	r2, #4
  403090:	d95e      	bls.n	403150 <_malloc_r+0x434>
  403092:	2a14      	cmp	r2, #20
  403094:	f200 80b3 	bhi.w	4031fe <_malloc_r+0x4e2>
  403098:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40309c:	0049      	lsls	r1, r1, #1
  40309e:	325b      	adds	r2, #91	; 0x5b
  4030a0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4030a4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4030a8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403288 <_malloc_r+0x56c>
  4030ac:	f1ac 0c08 	sub.w	ip, ip, #8
  4030b0:	458c      	cmp	ip, r1
  4030b2:	f000 8088 	beq.w	4031c6 <_malloc_r+0x4aa>
  4030b6:	684a      	ldr	r2, [r1, #4]
  4030b8:	f022 0203 	bic.w	r2, r2, #3
  4030bc:	4293      	cmp	r3, r2
  4030be:	d202      	bcs.n	4030c6 <_malloc_r+0x3aa>
  4030c0:	6889      	ldr	r1, [r1, #8]
  4030c2:	458c      	cmp	ip, r1
  4030c4:	d1f7      	bne.n	4030b6 <_malloc_r+0x39a>
  4030c6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4030ca:	687a      	ldr	r2, [r7, #4]
  4030cc:	f8c4 c00c 	str.w	ip, [r4, #12]
  4030d0:	60a1      	str	r1, [r4, #8]
  4030d2:	f8cc 4008 	str.w	r4, [ip, #8]
  4030d6:	60cc      	str	r4, [r1, #12]
  4030d8:	e688      	b.n	402dec <_malloc_r+0xd0>
  4030da:	1963      	adds	r3, r4, r5
  4030dc:	f042 0701 	orr.w	r7, r2, #1
  4030e0:	f045 0501 	orr.w	r5, r5, #1
  4030e4:	6065      	str	r5, [r4, #4]
  4030e6:	4630      	mov	r0, r6
  4030e8:	614b      	str	r3, [r1, #20]
  4030ea:	610b      	str	r3, [r1, #16]
  4030ec:	f8c3 e00c 	str.w	lr, [r3, #12]
  4030f0:	f8c3 e008 	str.w	lr, [r3, #8]
  4030f4:	605f      	str	r7, [r3, #4]
  4030f6:	509a      	str	r2, [r3, r2]
  4030f8:	3408      	adds	r4, #8
  4030fa:	f000 fa19 	bl	403530 <__malloc_unlock>
  4030fe:	e6d5      	b.n	402eac <_malloc_r+0x190>
  403100:	684a      	ldr	r2, [r1, #4]
  403102:	e673      	b.n	402dec <_malloc_r+0xd0>
  403104:	f108 0801 	add.w	r8, r8, #1
  403108:	f018 0f03 	tst.w	r8, #3
  40310c:	f10c 0c08 	add.w	ip, ip, #8
  403110:	f47f ae7f 	bne.w	402e12 <_malloc_r+0xf6>
  403114:	e030      	b.n	403178 <_malloc_r+0x45c>
  403116:	68dc      	ldr	r4, [r3, #12]
  403118:	42a3      	cmp	r3, r4
  40311a:	bf08      	it	eq
  40311c:	3002      	addeq	r0, #2
  40311e:	f43f ae35 	beq.w	402d8c <_malloc_r+0x70>
  403122:	e6b3      	b.n	402e8c <_malloc_r+0x170>
  403124:	440b      	add	r3, r1
  403126:	460c      	mov	r4, r1
  403128:	685a      	ldr	r2, [r3, #4]
  40312a:	68c9      	ldr	r1, [r1, #12]
  40312c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403130:	f042 0201 	orr.w	r2, r2, #1
  403134:	605a      	str	r2, [r3, #4]
  403136:	4630      	mov	r0, r6
  403138:	60e9      	str	r1, [r5, #12]
  40313a:	608d      	str	r5, [r1, #8]
  40313c:	f000 f9f8 	bl	403530 <__malloc_unlock>
  403140:	e6b4      	b.n	402eac <_malloc_r+0x190>
  403142:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403146:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40314a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40314e:	e607      	b.n	402d60 <_malloc_r+0x44>
  403150:	099a      	lsrs	r2, r3, #6
  403152:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403156:	0049      	lsls	r1, r1, #1
  403158:	3238      	adds	r2, #56	; 0x38
  40315a:	e7a1      	b.n	4030a0 <_malloc_r+0x384>
  40315c:	42bc      	cmp	r4, r7
  40315e:	4b4a      	ldr	r3, [pc, #296]	; (403288 <_malloc_r+0x56c>)
  403160:	f43f af00 	beq.w	402f64 <_malloc_r+0x248>
  403164:	689c      	ldr	r4, [r3, #8]
  403166:	6862      	ldr	r2, [r4, #4]
  403168:	f022 0203 	bic.w	r2, r2, #3
  40316c:	e75a      	b.n	403024 <_malloc_r+0x308>
  40316e:	f859 3908 	ldr.w	r3, [r9], #-8
  403172:	4599      	cmp	r9, r3
  403174:	f040 8082 	bne.w	40327c <_malloc_r+0x560>
  403178:	f010 0f03 	tst.w	r0, #3
  40317c:	f100 30ff 	add.w	r0, r0, #4294967295
  403180:	d1f5      	bne.n	40316e <_malloc_r+0x452>
  403182:	687b      	ldr	r3, [r7, #4]
  403184:	ea23 0304 	bic.w	r3, r3, r4
  403188:	607b      	str	r3, [r7, #4]
  40318a:	0064      	lsls	r4, r4, #1
  40318c:	429c      	cmp	r4, r3
  40318e:	f63f aebd 	bhi.w	402f0c <_malloc_r+0x1f0>
  403192:	2c00      	cmp	r4, #0
  403194:	f43f aeba 	beq.w	402f0c <_malloc_r+0x1f0>
  403198:	421c      	tst	r4, r3
  40319a:	4640      	mov	r0, r8
  40319c:	f47f ae35 	bne.w	402e0a <_malloc_r+0xee>
  4031a0:	0064      	lsls	r4, r4, #1
  4031a2:	421c      	tst	r4, r3
  4031a4:	f100 0004 	add.w	r0, r0, #4
  4031a8:	d0fa      	beq.n	4031a0 <_malloc_r+0x484>
  4031aa:	e62e      	b.n	402e0a <_malloc_r+0xee>
  4031ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4031b0:	d818      	bhi.n	4031e4 <_malloc_r+0x4c8>
  4031b2:	0be8      	lsrs	r0, r5, #15
  4031b4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4031b8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4031bc:	3077      	adds	r0, #119	; 0x77
  4031be:	e5cf      	b.n	402d60 <_malloc_r+0x44>
  4031c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4031c4:	e6eb      	b.n	402f9e <_malloc_r+0x282>
  4031c6:	2101      	movs	r1, #1
  4031c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4031cc:	1092      	asrs	r2, r2, #2
  4031ce:	fa01 f202 	lsl.w	r2, r1, r2
  4031d2:	431a      	orrs	r2, r3
  4031d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4031d8:	4661      	mov	r1, ip
  4031da:	e777      	b.n	4030cc <_malloc_r+0x3b0>
  4031dc:	2301      	movs	r3, #1
  4031de:	f8cb 3004 	str.w	r3, [fp, #4]
  4031e2:	e725      	b.n	403030 <_malloc_r+0x314>
  4031e4:	f240 5254 	movw	r2, #1364	; 0x554
  4031e8:	4293      	cmp	r3, r2
  4031ea:	d820      	bhi.n	40322e <_malloc_r+0x512>
  4031ec:	0ca8      	lsrs	r0, r5, #18
  4031ee:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4031f2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4031f6:	307c      	adds	r0, #124	; 0x7c
  4031f8:	e5b2      	b.n	402d60 <_malloc_r+0x44>
  4031fa:	3210      	adds	r2, #16
  4031fc:	e6a4      	b.n	402f48 <_malloc_r+0x22c>
  4031fe:	2a54      	cmp	r2, #84	; 0x54
  403200:	d826      	bhi.n	403250 <_malloc_r+0x534>
  403202:	0b1a      	lsrs	r2, r3, #12
  403204:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403208:	0049      	lsls	r1, r1, #1
  40320a:	326e      	adds	r2, #110	; 0x6e
  40320c:	e748      	b.n	4030a0 <_malloc_r+0x384>
  40320e:	68bc      	ldr	r4, [r7, #8]
  403210:	6862      	ldr	r2, [r4, #4]
  403212:	f022 0203 	bic.w	r2, r2, #3
  403216:	e705      	b.n	403024 <_malloc_r+0x308>
  403218:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40321c:	2800      	cmp	r0, #0
  40321e:	f47f aea8 	bne.w	402f72 <_malloc_r+0x256>
  403222:	4442      	add	r2, r8
  403224:	68bb      	ldr	r3, [r7, #8]
  403226:	f042 0201 	orr.w	r2, r2, #1
  40322a:	605a      	str	r2, [r3, #4]
  40322c:	e6ec      	b.n	403008 <_malloc_r+0x2ec>
  40322e:	23fe      	movs	r3, #254	; 0xfe
  403230:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403234:	207e      	movs	r0, #126	; 0x7e
  403236:	e593      	b.n	402d60 <_malloc_r+0x44>
  403238:	2201      	movs	r2, #1
  40323a:	f04f 0900 	mov.w	r9, #0
  40323e:	e6c1      	b.n	402fc4 <_malloc_r+0x2a8>
  403240:	f104 0108 	add.w	r1, r4, #8
  403244:	4630      	mov	r0, r6
  403246:	f7ff fa4f 	bl	4026e8 <_free_r>
  40324a:	f8d9 1000 	ldr.w	r1, [r9]
  40324e:	e6db      	b.n	403008 <_malloc_r+0x2ec>
  403250:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403254:	d805      	bhi.n	403262 <_malloc_r+0x546>
  403256:	0bda      	lsrs	r2, r3, #15
  403258:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40325c:	0049      	lsls	r1, r1, #1
  40325e:	3277      	adds	r2, #119	; 0x77
  403260:	e71e      	b.n	4030a0 <_malloc_r+0x384>
  403262:	f240 5154 	movw	r1, #1364	; 0x554
  403266:	428a      	cmp	r2, r1
  403268:	d805      	bhi.n	403276 <_malloc_r+0x55a>
  40326a:	0c9a      	lsrs	r2, r3, #18
  40326c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403270:	0049      	lsls	r1, r1, #1
  403272:	327c      	adds	r2, #124	; 0x7c
  403274:	e714      	b.n	4030a0 <_malloc_r+0x384>
  403276:	21fe      	movs	r1, #254	; 0xfe
  403278:	227e      	movs	r2, #126	; 0x7e
  40327a:	e711      	b.n	4030a0 <_malloc_r+0x384>
  40327c:	687b      	ldr	r3, [r7, #4]
  40327e:	e784      	b.n	40318a <_malloc_r+0x46e>
  403280:	08e8      	lsrs	r0, r5, #3
  403282:	1c43      	adds	r3, r0, #1
  403284:	005b      	lsls	r3, r3, #1
  403286:	e5f8      	b.n	402e7a <_malloc_r+0x15e>
  403288:	20400460 	.word	0x20400460
  40328c:	00000000 	.word	0x00000000

00403290 <memchr>:
  403290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403294:	2a10      	cmp	r2, #16
  403296:	db2b      	blt.n	4032f0 <memchr+0x60>
  403298:	f010 0f07 	tst.w	r0, #7
  40329c:	d008      	beq.n	4032b0 <memchr+0x20>
  40329e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4032a2:	3a01      	subs	r2, #1
  4032a4:	428b      	cmp	r3, r1
  4032a6:	d02d      	beq.n	403304 <memchr+0x74>
  4032a8:	f010 0f07 	tst.w	r0, #7
  4032ac:	b342      	cbz	r2, 403300 <memchr+0x70>
  4032ae:	d1f6      	bne.n	40329e <memchr+0xe>
  4032b0:	b4f0      	push	{r4, r5, r6, r7}
  4032b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4032b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4032ba:	f022 0407 	bic.w	r4, r2, #7
  4032be:	f07f 0700 	mvns.w	r7, #0
  4032c2:	2300      	movs	r3, #0
  4032c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4032c8:	3c08      	subs	r4, #8
  4032ca:	ea85 0501 	eor.w	r5, r5, r1
  4032ce:	ea86 0601 	eor.w	r6, r6, r1
  4032d2:	fa85 f547 	uadd8	r5, r5, r7
  4032d6:	faa3 f587 	sel	r5, r3, r7
  4032da:	fa86 f647 	uadd8	r6, r6, r7
  4032de:	faa5 f687 	sel	r6, r5, r7
  4032e2:	b98e      	cbnz	r6, 403308 <memchr+0x78>
  4032e4:	d1ee      	bne.n	4032c4 <memchr+0x34>
  4032e6:	bcf0      	pop	{r4, r5, r6, r7}
  4032e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4032ec:	f002 0207 	and.w	r2, r2, #7
  4032f0:	b132      	cbz	r2, 403300 <memchr+0x70>
  4032f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4032f6:	3a01      	subs	r2, #1
  4032f8:	ea83 0301 	eor.w	r3, r3, r1
  4032fc:	b113      	cbz	r3, 403304 <memchr+0x74>
  4032fe:	d1f8      	bne.n	4032f2 <memchr+0x62>
  403300:	2000      	movs	r0, #0
  403302:	4770      	bx	lr
  403304:	3801      	subs	r0, #1
  403306:	4770      	bx	lr
  403308:	2d00      	cmp	r5, #0
  40330a:	bf06      	itte	eq
  40330c:	4635      	moveq	r5, r6
  40330e:	3803      	subeq	r0, #3
  403310:	3807      	subne	r0, #7
  403312:	f015 0f01 	tst.w	r5, #1
  403316:	d107      	bne.n	403328 <memchr+0x98>
  403318:	3001      	adds	r0, #1
  40331a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40331e:	bf02      	ittt	eq
  403320:	3001      	addeq	r0, #1
  403322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403326:	3001      	addeq	r0, #1
  403328:	bcf0      	pop	{r4, r5, r6, r7}
  40332a:	3801      	subs	r0, #1
  40332c:	4770      	bx	lr
  40332e:	bf00      	nop

00403330 <memcpy>:
  403330:	4684      	mov	ip, r0
  403332:	ea41 0300 	orr.w	r3, r1, r0
  403336:	f013 0303 	ands.w	r3, r3, #3
  40333a:	d16d      	bne.n	403418 <memcpy+0xe8>
  40333c:	3a40      	subs	r2, #64	; 0x40
  40333e:	d341      	bcc.n	4033c4 <memcpy+0x94>
  403340:	f851 3b04 	ldr.w	r3, [r1], #4
  403344:	f840 3b04 	str.w	r3, [r0], #4
  403348:	f851 3b04 	ldr.w	r3, [r1], #4
  40334c:	f840 3b04 	str.w	r3, [r0], #4
  403350:	f851 3b04 	ldr.w	r3, [r1], #4
  403354:	f840 3b04 	str.w	r3, [r0], #4
  403358:	f851 3b04 	ldr.w	r3, [r1], #4
  40335c:	f840 3b04 	str.w	r3, [r0], #4
  403360:	f851 3b04 	ldr.w	r3, [r1], #4
  403364:	f840 3b04 	str.w	r3, [r0], #4
  403368:	f851 3b04 	ldr.w	r3, [r1], #4
  40336c:	f840 3b04 	str.w	r3, [r0], #4
  403370:	f851 3b04 	ldr.w	r3, [r1], #4
  403374:	f840 3b04 	str.w	r3, [r0], #4
  403378:	f851 3b04 	ldr.w	r3, [r1], #4
  40337c:	f840 3b04 	str.w	r3, [r0], #4
  403380:	f851 3b04 	ldr.w	r3, [r1], #4
  403384:	f840 3b04 	str.w	r3, [r0], #4
  403388:	f851 3b04 	ldr.w	r3, [r1], #4
  40338c:	f840 3b04 	str.w	r3, [r0], #4
  403390:	f851 3b04 	ldr.w	r3, [r1], #4
  403394:	f840 3b04 	str.w	r3, [r0], #4
  403398:	f851 3b04 	ldr.w	r3, [r1], #4
  40339c:	f840 3b04 	str.w	r3, [r0], #4
  4033a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a4:	f840 3b04 	str.w	r3, [r0], #4
  4033a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033ac:	f840 3b04 	str.w	r3, [r0], #4
  4033b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b4:	f840 3b04 	str.w	r3, [r0], #4
  4033b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033bc:	f840 3b04 	str.w	r3, [r0], #4
  4033c0:	3a40      	subs	r2, #64	; 0x40
  4033c2:	d2bd      	bcs.n	403340 <memcpy+0x10>
  4033c4:	3230      	adds	r2, #48	; 0x30
  4033c6:	d311      	bcc.n	4033ec <memcpy+0xbc>
  4033c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033cc:	f840 3b04 	str.w	r3, [r0], #4
  4033d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d4:	f840 3b04 	str.w	r3, [r0], #4
  4033d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033dc:	f840 3b04 	str.w	r3, [r0], #4
  4033e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033e4:	f840 3b04 	str.w	r3, [r0], #4
  4033e8:	3a10      	subs	r2, #16
  4033ea:	d2ed      	bcs.n	4033c8 <memcpy+0x98>
  4033ec:	320c      	adds	r2, #12
  4033ee:	d305      	bcc.n	4033fc <memcpy+0xcc>
  4033f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033f4:	f840 3b04 	str.w	r3, [r0], #4
  4033f8:	3a04      	subs	r2, #4
  4033fa:	d2f9      	bcs.n	4033f0 <memcpy+0xc0>
  4033fc:	3204      	adds	r2, #4
  4033fe:	d008      	beq.n	403412 <memcpy+0xe2>
  403400:	07d2      	lsls	r2, r2, #31
  403402:	bf1c      	itt	ne
  403404:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403408:	f800 3b01 	strbne.w	r3, [r0], #1
  40340c:	d301      	bcc.n	403412 <memcpy+0xe2>
  40340e:	880b      	ldrh	r3, [r1, #0]
  403410:	8003      	strh	r3, [r0, #0]
  403412:	4660      	mov	r0, ip
  403414:	4770      	bx	lr
  403416:	bf00      	nop
  403418:	2a08      	cmp	r2, #8
  40341a:	d313      	bcc.n	403444 <memcpy+0x114>
  40341c:	078b      	lsls	r3, r1, #30
  40341e:	d08d      	beq.n	40333c <memcpy+0xc>
  403420:	f010 0303 	ands.w	r3, r0, #3
  403424:	d08a      	beq.n	40333c <memcpy+0xc>
  403426:	f1c3 0304 	rsb	r3, r3, #4
  40342a:	1ad2      	subs	r2, r2, r3
  40342c:	07db      	lsls	r3, r3, #31
  40342e:	bf1c      	itt	ne
  403430:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403434:	f800 3b01 	strbne.w	r3, [r0], #1
  403438:	d380      	bcc.n	40333c <memcpy+0xc>
  40343a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40343e:	f820 3b02 	strh.w	r3, [r0], #2
  403442:	e77b      	b.n	40333c <memcpy+0xc>
  403444:	3a04      	subs	r2, #4
  403446:	d3d9      	bcc.n	4033fc <memcpy+0xcc>
  403448:	3a01      	subs	r2, #1
  40344a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40344e:	f800 3b01 	strb.w	r3, [r0], #1
  403452:	d2f9      	bcs.n	403448 <memcpy+0x118>
  403454:	780b      	ldrb	r3, [r1, #0]
  403456:	7003      	strb	r3, [r0, #0]
  403458:	784b      	ldrb	r3, [r1, #1]
  40345a:	7043      	strb	r3, [r0, #1]
  40345c:	788b      	ldrb	r3, [r1, #2]
  40345e:	7083      	strb	r3, [r0, #2]
  403460:	4660      	mov	r0, ip
  403462:	4770      	bx	lr

00403464 <memmove>:
  403464:	4288      	cmp	r0, r1
  403466:	b5f0      	push	{r4, r5, r6, r7, lr}
  403468:	d90d      	bls.n	403486 <memmove+0x22>
  40346a:	188b      	adds	r3, r1, r2
  40346c:	4298      	cmp	r0, r3
  40346e:	d20a      	bcs.n	403486 <memmove+0x22>
  403470:	1881      	adds	r1, r0, r2
  403472:	2a00      	cmp	r2, #0
  403474:	d051      	beq.n	40351a <memmove+0xb6>
  403476:	1a9a      	subs	r2, r3, r2
  403478:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40347c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403480:	4293      	cmp	r3, r2
  403482:	d1f9      	bne.n	403478 <memmove+0x14>
  403484:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403486:	2a0f      	cmp	r2, #15
  403488:	d948      	bls.n	40351c <memmove+0xb8>
  40348a:	ea41 0300 	orr.w	r3, r1, r0
  40348e:	079b      	lsls	r3, r3, #30
  403490:	d146      	bne.n	403520 <memmove+0xbc>
  403492:	f100 0410 	add.w	r4, r0, #16
  403496:	f101 0310 	add.w	r3, r1, #16
  40349a:	4615      	mov	r5, r2
  40349c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4034a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4034a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4034a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4034ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4034b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4034b4:	3d10      	subs	r5, #16
  4034b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4034ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4034be:	2d0f      	cmp	r5, #15
  4034c0:	f103 0310 	add.w	r3, r3, #16
  4034c4:	f104 0410 	add.w	r4, r4, #16
  4034c8:	d8e8      	bhi.n	40349c <memmove+0x38>
  4034ca:	f1a2 0310 	sub.w	r3, r2, #16
  4034ce:	f023 030f 	bic.w	r3, r3, #15
  4034d2:	f002 0e0f 	and.w	lr, r2, #15
  4034d6:	3310      	adds	r3, #16
  4034d8:	f1be 0f03 	cmp.w	lr, #3
  4034dc:	4419      	add	r1, r3
  4034de:	4403      	add	r3, r0
  4034e0:	d921      	bls.n	403526 <memmove+0xc2>
  4034e2:	1f1e      	subs	r6, r3, #4
  4034e4:	460d      	mov	r5, r1
  4034e6:	4674      	mov	r4, lr
  4034e8:	3c04      	subs	r4, #4
  4034ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4034ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4034f2:	2c03      	cmp	r4, #3
  4034f4:	d8f8      	bhi.n	4034e8 <memmove+0x84>
  4034f6:	f1ae 0404 	sub.w	r4, lr, #4
  4034fa:	f024 0403 	bic.w	r4, r4, #3
  4034fe:	3404      	adds	r4, #4
  403500:	4423      	add	r3, r4
  403502:	4421      	add	r1, r4
  403504:	f002 0203 	and.w	r2, r2, #3
  403508:	b162      	cbz	r2, 403524 <memmove+0xc0>
  40350a:	3b01      	subs	r3, #1
  40350c:	440a      	add	r2, r1
  40350e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403512:	f803 4f01 	strb.w	r4, [r3, #1]!
  403516:	428a      	cmp	r2, r1
  403518:	d1f9      	bne.n	40350e <memmove+0xaa>
  40351a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40351c:	4603      	mov	r3, r0
  40351e:	e7f3      	b.n	403508 <memmove+0xa4>
  403520:	4603      	mov	r3, r0
  403522:	e7f2      	b.n	40350a <memmove+0xa6>
  403524:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403526:	4672      	mov	r2, lr
  403528:	e7ee      	b.n	403508 <memmove+0xa4>
  40352a:	bf00      	nop

0040352c <__malloc_lock>:
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <__malloc_unlock>:
  403530:	4770      	bx	lr
  403532:	bf00      	nop

00403534 <_realloc_r>:
  403534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403538:	4617      	mov	r7, r2
  40353a:	b083      	sub	sp, #12
  40353c:	2900      	cmp	r1, #0
  40353e:	f000 80c1 	beq.w	4036c4 <_realloc_r+0x190>
  403542:	460e      	mov	r6, r1
  403544:	4681      	mov	r9, r0
  403546:	f107 050b 	add.w	r5, r7, #11
  40354a:	f7ff ffef 	bl	40352c <__malloc_lock>
  40354e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403552:	2d16      	cmp	r5, #22
  403554:	f02e 0403 	bic.w	r4, lr, #3
  403558:	f1a6 0808 	sub.w	r8, r6, #8
  40355c:	d840      	bhi.n	4035e0 <_realloc_r+0xac>
  40355e:	2210      	movs	r2, #16
  403560:	4615      	mov	r5, r2
  403562:	42af      	cmp	r7, r5
  403564:	d841      	bhi.n	4035ea <_realloc_r+0xb6>
  403566:	4294      	cmp	r4, r2
  403568:	da75      	bge.n	403656 <_realloc_r+0x122>
  40356a:	4bc9      	ldr	r3, [pc, #804]	; (403890 <_realloc_r+0x35c>)
  40356c:	6899      	ldr	r1, [r3, #8]
  40356e:	eb08 0004 	add.w	r0, r8, r4
  403572:	4288      	cmp	r0, r1
  403574:	6841      	ldr	r1, [r0, #4]
  403576:	f000 80d9 	beq.w	40372c <_realloc_r+0x1f8>
  40357a:	f021 0301 	bic.w	r3, r1, #1
  40357e:	4403      	add	r3, r0
  403580:	685b      	ldr	r3, [r3, #4]
  403582:	07db      	lsls	r3, r3, #31
  403584:	d57d      	bpl.n	403682 <_realloc_r+0x14e>
  403586:	f01e 0f01 	tst.w	lr, #1
  40358a:	d035      	beq.n	4035f8 <_realloc_r+0xc4>
  40358c:	4639      	mov	r1, r7
  40358e:	4648      	mov	r0, r9
  403590:	f7ff fbc4 	bl	402d1c <_malloc_r>
  403594:	4607      	mov	r7, r0
  403596:	b1e0      	cbz	r0, 4035d2 <_realloc_r+0x9e>
  403598:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40359c:	f023 0301 	bic.w	r3, r3, #1
  4035a0:	4443      	add	r3, r8
  4035a2:	f1a0 0208 	sub.w	r2, r0, #8
  4035a6:	429a      	cmp	r2, r3
  4035a8:	f000 8144 	beq.w	403834 <_realloc_r+0x300>
  4035ac:	1f22      	subs	r2, r4, #4
  4035ae:	2a24      	cmp	r2, #36	; 0x24
  4035b0:	f200 8131 	bhi.w	403816 <_realloc_r+0x2e2>
  4035b4:	2a13      	cmp	r2, #19
  4035b6:	f200 8104 	bhi.w	4037c2 <_realloc_r+0x28e>
  4035ba:	4603      	mov	r3, r0
  4035bc:	4632      	mov	r2, r6
  4035be:	6811      	ldr	r1, [r2, #0]
  4035c0:	6019      	str	r1, [r3, #0]
  4035c2:	6851      	ldr	r1, [r2, #4]
  4035c4:	6059      	str	r1, [r3, #4]
  4035c6:	6892      	ldr	r2, [r2, #8]
  4035c8:	609a      	str	r2, [r3, #8]
  4035ca:	4631      	mov	r1, r6
  4035cc:	4648      	mov	r0, r9
  4035ce:	f7ff f88b 	bl	4026e8 <_free_r>
  4035d2:	4648      	mov	r0, r9
  4035d4:	f7ff ffac 	bl	403530 <__malloc_unlock>
  4035d8:	4638      	mov	r0, r7
  4035da:	b003      	add	sp, #12
  4035dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035e0:	f025 0507 	bic.w	r5, r5, #7
  4035e4:	2d00      	cmp	r5, #0
  4035e6:	462a      	mov	r2, r5
  4035e8:	dabb      	bge.n	403562 <_realloc_r+0x2e>
  4035ea:	230c      	movs	r3, #12
  4035ec:	2000      	movs	r0, #0
  4035ee:	f8c9 3000 	str.w	r3, [r9]
  4035f2:	b003      	add	sp, #12
  4035f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035f8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4035fc:	ebc3 0a08 	rsb	sl, r3, r8
  403600:	f8da 3004 	ldr.w	r3, [sl, #4]
  403604:	f023 0c03 	bic.w	ip, r3, #3
  403608:	eb04 030c 	add.w	r3, r4, ip
  40360c:	4293      	cmp	r3, r2
  40360e:	dbbd      	blt.n	40358c <_realloc_r+0x58>
  403610:	4657      	mov	r7, sl
  403612:	f8da 100c 	ldr.w	r1, [sl, #12]
  403616:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40361a:	1f22      	subs	r2, r4, #4
  40361c:	2a24      	cmp	r2, #36	; 0x24
  40361e:	60c1      	str	r1, [r0, #12]
  403620:	6088      	str	r0, [r1, #8]
  403622:	f200 8117 	bhi.w	403854 <_realloc_r+0x320>
  403626:	2a13      	cmp	r2, #19
  403628:	f240 8112 	bls.w	403850 <_realloc_r+0x31c>
  40362c:	6831      	ldr	r1, [r6, #0]
  40362e:	f8ca 1008 	str.w	r1, [sl, #8]
  403632:	6871      	ldr	r1, [r6, #4]
  403634:	f8ca 100c 	str.w	r1, [sl, #12]
  403638:	2a1b      	cmp	r2, #27
  40363a:	f200 812b 	bhi.w	403894 <_realloc_r+0x360>
  40363e:	3608      	adds	r6, #8
  403640:	f10a 0210 	add.w	r2, sl, #16
  403644:	6831      	ldr	r1, [r6, #0]
  403646:	6011      	str	r1, [r2, #0]
  403648:	6871      	ldr	r1, [r6, #4]
  40364a:	6051      	str	r1, [r2, #4]
  40364c:	68b1      	ldr	r1, [r6, #8]
  40364e:	6091      	str	r1, [r2, #8]
  403650:	463e      	mov	r6, r7
  403652:	461c      	mov	r4, r3
  403654:	46d0      	mov	r8, sl
  403656:	1b63      	subs	r3, r4, r5
  403658:	2b0f      	cmp	r3, #15
  40365a:	d81d      	bhi.n	403698 <_realloc_r+0x164>
  40365c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403660:	f003 0301 	and.w	r3, r3, #1
  403664:	4323      	orrs	r3, r4
  403666:	4444      	add	r4, r8
  403668:	f8c8 3004 	str.w	r3, [r8, #4]
  40366c:	6863      	ldr	r3, [r4, #4]
  40366e:	f043 0301 	orr.w	r3, r3, #1
  403672:	6063      	str	r3, [r4, #4]
  403674:	4648      	mov	r0, r9
  403676:	f7ff ff5b 	bl	403530 <__malloc_unlock>
  40367a:	4630      	mov	r0, r6
  40367c:	b003      	add	sp, #12
  40367e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403682:	f021 0103 	bic.w	r1, r1, #3
  403686:	4421      	add	r1, r4
  403688:	4291      	cmp	r1, r2
  40368a:	db21      	blt.n	4036d0 <_realloc_r+0x19c>
  40368c:	68c3      	ldr	r3, [r0, #12]
  40368e:	6882      	ldr	r2, [r0, #8]
  403690:	460c      	mov	r4, r1
  403692:	60d3      	str	r3, [r2, #12]
  403694:	609a      	str	r2, [r3, #8]
  403696:	e7de      	b.n	403656 <_realloc_r+0x122>
  403698:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40369c:	eb08 0105 	add.w	r1, r8, r5
  4036a0:	f002 0201 	and.w	r2, r2, #1
  4036a4:	4315      	orrs	r5, r2
  4036a6:	f043 0201 	orr.w	r2, r3, #1
  4036aa:	440b      	add	r3, r1
  4036ac:	f8c8 5004 	str.w	r5, [r8, #4]
  4036b0:	604a      	str	r2, [r1, #4]
  4036b2:	685a      	ldr	r2, [r3, #4]
  4036b4:	f042 0201 	orr.w	r2, r2, #1
  4036b8:	3108      	adds	r1, #8
  4036ba:	605a      	str	r2, [r3, #4]
  4036bc:	4648      	mov	r0, r9
  4036be:	f7ff f813 	bl	4026e8 <_free_r>
  4036c2:	e7d7      	b.n	403674 <_realloc_r+0x140>
  4036c4:	4611      	mov	r1, r2
  4036c6:	b003      	add	sp, #12
  4036c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036cc:	f7ff bb26 	b.w	402d1c <_malloc_r>
  4036d0:	f01e 0f01 	tst.w	lr, #1
  4036d4:	f47f af5a 	bne.w	40358c <_realloc_r+0x58>
  4036d8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4036dc:	ebc3 0a08 	rsb	sl, r3, r8
  4036e0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4036e4:	f023 0c03 	bic.w	ip, r3, #3
  4036e8:	eb01 0e0c 	add.w	lr, r1, ip
  4036ec:	4596      	cmp	lr, r2
  4036ee:	db8b      	blt.n	403608 <_realloc_r+0xd4>
  4036f0:	68c3      	ldr	r3, [r0, #12]
  4036f2:	6882      	ldr	r2, [r0, #8]
  4036f4:	4657      	mov	r7, sl
  4036f6:	60d3      	str	r3, [r2, #12]
  4036f8:	609a      	str	r2, [r3, #8]
  4036fa:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4036fe:	f8da 300c 	ldr.w	r3, [sl, #12]
  403702:	60cb      	str	r3, [r1, #12]
  403704:	1f22      	subs	r2, r4, #4
  403706:	2a24      	cmp	r2, #36	; 0x24
  403708:	6099      	str	r1, [r3, #8]
  40370a:	f200 8099 	bhi.w	403840 <_realloc_r+0x30c>
  40370e:	2a13      	cmp	r2, #19
  403710:	d962      	bls.n	4037d8 <_realloc_r+0x2a4>
  403712:	6833      	ldr	r3, [r6, #0]
  403714:	f8ca 3008 	str.w	r3, [sl, #8]
  403718:	6873      	ldr	r3, [r6, #4]
  40371a:	f8ca 300c 	str.w	r3, [sl, #12]
  40371e:	2a1b      	cmp	r2, #27
  403720:	f200 80a0 	bhi.w	403864 <_realloc_r+0x330>
  403724:	3608      	adds	r6, #8
  403726:	f10a 0310 	add.w	r3, sl, #16
  40372a:	e056      	b.n	4037da <_realloc_r+0x2a6>
  40372c:	f021 0b03 	bic.w	fp, r1, #3
  403730:	44a3      	add	fp, r4
  403732:	f105 0010 	add.w	r0, r5, #16
  403736:	4583      	cmp	fp, r0
  403738:	da59      	bge.n	4037ee <_realloc_r+0x2ba>
  40373a:	f01e 0f01 	tst.w	lr, #1
  40373e:	f47f af25 	bne.w	40358c <_realloc_r+0x58>
  403742:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403746:	ebc1 0a08 	rsb	sl, r1, r8
  40374a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40374e:	f021 0c03 	bic.w	ip, r1, #3
  403752:	44e3      	add	fp, ip
  403754:	4558      	cmp	r0, fp
  403756:	f73f af57 	bgt.w	403608 <_realloc_r+0xd4>
  40375a:	4657      	mov	r7, sl
  40375c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403760:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403764:	1f22      	subs	r2, r4, #4
  403766:	2a24      	cmp	r2, #36	; 0x24
  403768:	60c1      	str	r1, [r0, #12]
  40376a:	6088      	str	r0, [r1, #8]
  40376c:	f200 80b4 	bhi.w	4038d8 <_realloc_r+0x3a4>
  403770:	2a13      	cmp	r2, #19
  403772:	f240 80a5 	bls.w	4038c0 <_realloc_r+0x38c>
  403776:	6831      	ldr	r1, [r6, #0]
  403778:	f8ca 1008 	str.w	r1, [sl, #8]
  40377c:	6871      	ldr	r1, [r6, #4]
  40377e:	f8ca 100c 	str.w	r1, [sl, #12]
  403782:	2a1b      	cmp	r2, #27
  403784:	f200 80af 	bhi.w	4038e6 <_realloc_r+0x3b2>
  403788:	3608      	adds	r6, #8
  40378a:	f10a 0210 	add.w	r2, sl, #16
  40378e:	6831      	ldr	r1, [r6, #0]
  403790:	6011      	str	r1, [r2, #0]
  403792:	6871      	ldr	r1, [r6, #4]
  403794:	6051      	str	r1, [r2, #4]
  403796:	68b1      	ldr	r1, [r6, #8]
  403798:	6091      	str	r1, [r2, #8]
  40379a:	eb0a 0105 	add.w	r1, sl, r5
  40379e:	ebc5 020b 	rsb	r2, r5, fp
  4037a2:	f042 0201 	orr.w	r2, r2, #1
  4037a6:	6099      	str	r1, [r3, #8]
  4037a8:	604a      	str	r2, [r1, #4]
  4037aa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037ae:	f003 0301 	and.w	r3, r3, #1
  4037b2:	431d      	orrs	r5, r3
  4037b4:	4648      	mov	r0, r9
  4037b6:	f8ca 5004 	str.w	r5, [sl, #4]
  4037ba:	f7ff feb9 	bl	403530 <__malloc_unlock>
  4037be:	4638      	mov	r0, r7
  4037c0:	e75c      	b.n	40367c <_realloc_r+0x148>
  4037c2:	6833      	ldr	r3, [r6, #0]
  4037c4:	6003      	str	r3, [r0, #0]
  4037c6:	6873      	ldr	r3, [r6, #4]
  4037c8:	6043      	str	r3, [r0, #4]
  4037ca:	2a1b      	cmp	r2, #27
  4037cc:	d827      	bhi.n	40381e <_realloc_r+0x2ea>
  4037ce:	f100 0308 	add.w	r3, r0, #8
  4037d2:	f106 0208 	add.w	r2, r6, #8
  4037d6:	e6f2      	b.n	4035be <_realloc_r+0x8a>
  4037d8:	463b      	mov	r3, r7
  4037da:	6832      	ldr	r2, [r6, #0]
  4037dc:	601a      	str	r2, [r3, #0]
  4037de:	6872      	ldr	r2, [r6, #4]
  4037e0:	605a      	str	r2, [r3, #4]
  4037e2:	68b2      	ldr	r2, [r6, #8]
  4037e4:	609a      	str	r2, [r3, #8]
  4037e6:	463e      	mov	r6, r7
  4037e8:	4674      	mov	r4, lr
  4037ea:	46d0      	mov	r8, sl
  4037ec:	e733      	b.n	403656 <_realloc_r+0x122>
  4037ee:	eb08 0105 	add.w	r1, r8, r5
  4037f2:	ebc5 0b0b 	rsb	fp, r5, fp
  4037f6:	f04b 0201 	orr.w	r2, fp, #1
  4037fa:	6099      	str	r1, [r3, #8]
  4037fc:	604a      	str	r2, [r1, #4]
  4037fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403802:	f003 0301 	and.w	r3, r3, #1
  403806:	431d      	orrs	r5, r3
  403808:	4648      	mov	r0, r9
  40380a:	f846 5c04 	str.w	r5, [r6, #-4]
  40380e:	f7ff fe8f 	bl	403530 <__malloc_unlock>
  403812:	4630      	mov	r0, r6
  403814:	e732      	b.n	40367c <_realloc_r+0x148>
  403816:	4631      	mov	r1, r6
  403818:	f7ff fe24 	bl	403464 <memmove>
  40381c:	e6d5      	b.n	4035ca <_realloc_r+0x96>
  40381e:	68b3      	ldr	r3, [r6, #8]
  403820:	6083      	str	r3, [r0, #8]
  403822:	68f3      	ldr	r3, [r6, #12]
  403824:	60c3      	str	r3, [r0, #12]
  403826:	2a24      	cmp	r2, #36	; 0x24
  403828:	d028      	beq.n	40387c <_realloc_r+0x348>
  40382a:	f100 0310 	add.w	r3, r0, #16
  40382e:	f106 0210 	add.w	r2, r6, #16
  403832:	e6c4      	b.n	4035be <_realloc_r+0x8a>
  403834:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403838:	f023 0303 	bic.w	r3, r3, #3
  40383c:	441c      	add	r4, r3
  40383e:	e70a      	b.n	403656 <_realloc_r+0x122>
  403840:	4631      	mov	r1, r6
  403842:	4638      	mov	r0, r7
  403844:	4674      	mov	r4, lr
  403846:	46d0      	mov	r8, sl
  403848:	f7ff fe0c 	bl	403464 <memmove>
  40384c:	463e      	mov	r6, r7
  40384e:	e702      	b.n	403656 <_realloc_r+0x122>
  403850:	463a      	mov	r2, r7
  403852:	e6f7      	b.n	403644 <_realloc_r+0x110>
  403854:	4631      	mov	r1, r6
  403856:	4638      	mov	r0, r7
  403858:	461c      	mov	r4, r3
  40385a:	46d0      	mov	r8, sl
  40385c:	f7ff fe02 	bl	403464 <memmove>
  403860:	463e      	mov	r6, r7
  403862:	e6f8      	b.n	403656 <_realloc_r+0x122>
  403864:	68b3      	ldr	r3, [r6, #8]
  403866:	f8ca 3010 	str.w	r3, [sl, #16]
  40386a:	68f3      	ldr	r3, [r6, #12]
  40386c:	f8ca 3014 	str.w	r3, [sl, #20]
  403870:	2a24      	cmp	r2, #36	; 0x24
  403872:	d01b      	beq.n	4038ac <_realloc_r+0x378>
  403874:	3610      	adds	r6, #16
  403876:	f10a 0318 	add.w	r3, sl, #24
  40387a:	e7ae      	b.n	4037da <_realloc_r+0x2a6>
  40387c:	6933      	ldr	r3, [r6, #16]
  40387e:	6103      	str	r3, [r0, #16]
  403880:	6973      	ldr	r3, [r6, #20]
  403882:	6143      	str	r3, [r0, #20]
  403884:	f106 0218 	add.w	r2, r6, #24
  403888:	f100 0318 	add.w	r3, r0, #24
  40388c:	e697      	b.n	4035be <_realloc_r+0x8a>
  40388e:	bf00      	nop
  403890:	20400460 	.word	0x20400460
  403894:	68b1      	ldr	r1, [r6, #8]
  403896:	f8ca 1010 	str.w	r1, [sl, #16]
  40389a:	68f1      	ldr	r1, [r6, #12]
  40389c:	f8ca 1014 	str.w	r1, [sl, #20]
  4038a0:	2a24      	cmp	r2, #36	; 0x24
  4038a2:	d00f      	beq.n	4038c4 <_realloc_r+0x390>
  4038a4:	3610      	adds	r6, #16
  4038a6:	f10a 0218 	add.w	r2, sl, #24
  4038aa:	e6cb      	b.n	403644 <_realloc_r+0x110>
  4038ac:	6933      	ldr	r3, [r6, #16]
  4038ae:	f8ca 3018 	str.w	r3, [sl, #24]
  4038b2:	6973      	ldr	r3, [r6, #20]
  4038b4:	f8ca 301c 	str.w	r3, [sl, #28]
  4038b8:	3618      	adds	r6, #24
  4038ba:	f10a 0320 	add.w	r3, sl, #32
  4038be:	e78c      	b.n	4037da <_realloc_r+0x2a6>
  4038c0:	463a      	mov	r2, r7
  4038c2:	e764      	b.n	40378e <_realloc_r+0x25a>
  4038c4:	6932      	ldr	r2, [r6, #16]
  4038c6:	f8ca 2018 	str.w	r2, [sl, #24]
  4038ca:	6972      	ldr	r2, [r6, #20]
  4038cc:	f8ca 201c 	str.w	r2, [sl, #28]
  4038d0:	3618      	adds	r6, #24
  4038d2:	f10a 0220 	add.w	r2, sl, #32
  4038d6:	e6b5      	b.n	403644 <_realloc_r+0x110>
  4038d8:	4631      	mov	r1, r6
  4038da:	4638      	mov	r0, r7
  4038dc:	9301      	str	r3, [sp, #4]
  4038de:	f7ff fdc1 	bl	403464 <memmove>
  4038e2:	9b01      	ldr	r3, [sp, #4]
  4038e4:	e759      	b.n	40379a <_realloc_r+0x266>
  4038e6:	68b1      	ldr	r1, [r6, #8]
  4038e8:	f8ca 1010 	str.w	r1, [sl, #16]
  4038ec:	68f1      	ldr	r1, [r6, #12]
  4038ee:	f8ca 1014 	str.w	r1, [sl, #20]
  4038f2:	2a24      	cmp	r2, #36	; 0x24
  4038f4:	d003      	beq.n	4038fe <_realloc_r+0x3ca>
  4038f6:	3610      	adds	r6, #16
  4038f8:	f10a 0218 	add.w	r2, sl, #24
  4038fc:	e747      	b.n	40378e <_realloc_r+0x25a>
  4038fe:	6932      	ldr	r2, [r6, #16]
  403900:	f8ca 2018 	str.w	r2, [sl, #24]
  403904:	6972      	ldr	r2, [r6, #20]
  403906:	f8ca 201c 	str.w	r2, [sl, #28]
  40390a:	3618      	adds	r6, #24
  40390c:	f10a 0220 	add.w	r2, sl, #32
  403910:	e73d      	b.n	40378e <_realloc_r+0x25a>
  403912:	bf00      	nop

00403914 <_sbrk_r>:
  403914:	b538      	push	{r3, r4, r5, lr}
  403916:	4c07      	ldr	r4, [pc, #28]	; (403934 <_sbrk_r+0x20>)
  403918:	2300      	movs	r3, #0
  40391a:	4605      	mov	r5, r0
  40391c:	4608      	mov	r0, r1
  40391e:	6023      	str	r3, [r4, #0]
  403920:	f7fd f910 	bl	400b44 <_sbrk>
  403924:	1c43      	adds	r3, r0, #1
  403926:	d000      	beq.n	40392a <_sbrk_r+0x16>
  403928:	bd38      	pop	{r3, r4, r5, pc}
  40392a:	6823      	ldr	r3, [r4, #0]
  40392c:	2b00      	cmp	r3, #0
  40392e:	d0fb      	beq.n	403928 <_sbrk_r+0x14>
  403930:	602b      	str	r3, [r5, #0]
  403932:	bd38      	pop	{r3, r4, r5, pc}
  403934:	20400950 	.word	0x20400950

00403938 <__sread>:
  403938:	b510      	push	{r4, lr}
  40393a:	460c      	mov	r4, r1
  40393c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403940:	f000 f9c4 	bl	403ccc <_read_r>
  403944:	2800      	cmp	r0, #0
  403946:	db03      	blt.n	403950 <__sread+0x18>
  403948:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40394a:	4403      	add	r3, r0
  40394c:	6523      	str	r3, [r4, #80]	; 0x50
  40394e:	bd10      	pop	{r4, pc}
  403950:	89a3      	ldrh	r3, [r4, #12]
  403952:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403956:	81a3      	strh	r3, [r4, #12]
  403958:	bd10      	pop	{r4, pc}
  40395a:	bf00      	nop

0040395c <__swrite>:
  40395c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403960:	4616      	mov	r6, r2
  403962:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403966:	461f      	mov	r7, r3
  403968:	05d3      	lsls	r3, r2, #23
  40396a:	460c      	mov	r4, r1
  40396c:	4605      	mov	r5, r0
  40396e:	d507      	bpl.n	403980 <__swrite+0x24>
  403970:	2200      	movs	r2, #0
  403972:	2302      	movs	r3, #2
  403974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403978:	f000 f992 	bl	403ca0 <_lseek_r>
  40397c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403980:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403984:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403988:	81a2      	strh	r2, [r4, #12]
  40398a:	463b      	mov	r3, r7
  40398c:	4632      	mov	r2, r6
  40398e:	4628      	mov	r0, r5
  403990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403994:	f000 b8a2 	b.w	403adc <_write_r>

00403998 <__sseek>:
  403998:	b510      	push	{r4, lr}
  40399a:	460c      	mov	r4, r1
  40399c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039a0:	f000 f97e 	bl	403ca0 <_lseek_r>
  4039a4:	89a3      	ldrh	r3, [r4, #12]
  4039a6:	1c42      	adds	r2, r0, #1
  4039a8:	bf0e      	itee	eq
  4039aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4039ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4039b2:	6520      	strne	r0, [r4, #80]	; 0x50
  4039b4:	81a3      	strh	r3, [r4, #12]
  4039b6:	bd10      	pop	{r4, pc}

004039b8 <__sclose>:
  4039b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039bc:	f000 b8f6 	b.w	403bac <_close_r>

004039c0 <__swbuf_r>:
  4039c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4039c2:	460e      	mov	r6, r1
  4039c4:	4614      	mov	r4, r2
  4039c6:	4607      	mov	r7, r0
  4039c8:	b110      	cbz	r0, 4039d0 <__swbuf_r+0x10>
  4039ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4039cc:	2b00      	cmp	r3, #0
  4039ce:	d04a      	beq.n	403a66 <__swbuf_r+0xa6>
  4039d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4039d4:	69a3      	ldr	r3, [r4, #24]
  4039d6:	60a3      	str	r3, [r4, #8]
  4039d8:	b291      	uxth	r1, r2
  4039da:	0708      	lsls	r0, r1, #28
  4039dc:	d538      	bpl.n	403a50 <__swbuf_r+0x90>
  4039de:	6923      	ldr	r3, [r4, #16]
  4039e0:	2b00      	cmp	r3, #0
  4039e2:	d035      	beq.n	403a50 <__swbuf_r+0x90>
  4039e4:	0489      	lsls	r1, r1, #18
  4039e6:	b2f5      	uxtb	r5, r6
  4039e8:	d515      	bpl.n	403a16 <__swbuf_r+0x56>
  4039ea:	6822      	ldr	r2, [r4, #0]
  4039ec:	6961      	ldr	r1, [r4, #20]
  4039ee:	1ad3      	subs	r3, r2, r3
  4039f0:	428b      	cmp	r3, r1
  4039f2:	da1c      	bge.n	403a2e <__swbuf_r+0x6e>
  4039f4:	3301      	adds	r3, #1
  4039f6:	68a1      	ldr	r1, [r4, #8]
  4039f8:	1c50      	adds	r0, r2, #1
  4039fa:	3901      	subs	r1, #1
  4039fc:	60a1      	str	r1, [r4, #8]
  4039fe:	6020      	str	r0, [r4, #0]
  403a00:	7016      	strb	r6, [r2, #0]
  403a02:	6962      	ldr	r2, [r4, #20]
  403a04:	429a      	cmp	r2, r3
  403a06:	d01a      	beq.n	403a3e <__swbuf_r+0x7e>
  403a08:	89a3      	ldrh	r3, [r4, #12]
  403a0a:	07db      	lsls	r3, r3, #31
  403a0c:	d501      	bpl.n	403a12 <__swbuf_r+0x52>
  403a0e:	2d0a      	cmp	r5, #10
  403a10:	d015      	beq.n	403a3e <__swbuf_r+0x7e>
  403a12:	4628      	mov	r0, r5
  403a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a16:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403a1c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403a20:	81a2      	strh	r2, [r4, #12]
  403a22:	6822      	ldr	r2, [r4, #0]
  403a24:	6661      	str	r1, [r4, #100]	; 0x64
  403a26:	6961      	ldr	r1, [r4, #20]
  403a28:	1ad3      	subs	r3, r2, r3
  403a2a:	428b      	cmp	r3, r1
  403a2c:	dbe2      	blt.n	4039f4 <__swbuf_r+0x34>
  403a2e:	4621      	mov	r1, r4
  403a30:	4638      	mov	r0, r7
  403a32:	f7fe fcfb 	bl	40242c <_fflush_r>
  403a36:	b940      	cbnz	r0, 403a4a <__swbuf_r+0x8a>
  403a38:	6822      	ldr	r2, [r4, #0]
  403a3a:	2301      	movs	r3, #1
  403a3c:	e7db      	b.n	4039f6 <__swbuf_r+0x36>
  403a3e:	4621      	mov	r1, r4
  403a40:	4638      	mov	r0, r7
  403a42:	f7fe fcf3 	bl	40242c <_fflush_r>
  403a46:	2800      	cmp	r0, #0
  403a48:	d0e3      	beq.n	403a12 <__swbuf_r+0x52>
  403a4a:	f04f 30ff 	mov.w	r0, #4294967295
  403a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a50:	4621      	mov	r1, r4
  403a52:	4638      	mov	r0, r7
  403a54:	f7fe fbd2 	bl	4021fc <__swsetup_r>
  403a58:	2800      	cmp	r0, #0
  403a5a:	d1f6      	bne.n	403a4a <__swbuf_r+0x8a>
  403a5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a60:	6923      	ldr	r3, [r4, #16]
  403a62:	b291      	uxth	r1, r2
  403a64:	e7be      	b.n	4039e4 <__swbuf_r+0x24>
  403a66:	f7fe fd75 	bl	402554 <__sinit>
  403a6a:	e7b1      	b.n	4039d0 <__swbuf_r+0x10>

00403a6c <_wcrtomb_r>:
  403a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a70:	4605      	mov	r5, r0
  403a72:	b086      	sub	sp, #24
  403a74:	461e      	mov	r6, r3
  403a76:	460c      	mov	r4, r1
  403a78:	b1a1      	cbz	r1, 403aa4 <_wcrtomb_r+0x38>
  403a7a:	4b10      	ldr	r3, [pc, #64]	; (403abc <_wcrtomb_r+0x50>)
  403a7c:	4617      	mov	r7, r2
  403a7e:	f8d3 8000 	ldr.w	r8, [r3]
  403a82:	f7ff f8c5 	bl	402c10 <__locale_charset>
  403a86:	9600      	str	r6, [sp, #0]
  403a88:	4603      	mov	r3, r0
  403a8a:	463a      	mov	r2, r7
  403a8c:	4621      	mov	r1, r4
  403a8e:	4628      	mov	r0, r5
  403a90:	47c0      	blx	r8
  403a92:	1c43      	adds	r3, r0, #1
  403a94:	d103      	bne.n	403a9e <_wcrtomb_r+0x32>
  403a96:	2200      	movs	r2, #0
  403a98:	238a      	movs	r3, #138	; 0x8a
  403a9a:	6032      	str	r2, [r6, #0]
  403a9c:	602b      	str	r3, [r5, #0]
  403a9e:	b006      	add	sp, #24
  403aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403aa4:	4b05      	ldr	r3, [pc, #20]	; (403abc <_wcrtomb_r+0x50>)
  403aa6:	681f      	ldr	r7, [r3, #0]
  403aa8:	f7ff f8b2 	bl	402c10 <__locale_charset>
  403aac:	9600      	str	r6, [sp, #0]
  403aae:	4603      	mov	r3, r0
  403ab0:	4622      	mov	r2, r4
  403ab2:	a903      	add	r1, sp, #12
  403ab4:	4628      	mov	r0, r5
  403ab6:	47b8      	blx	r7
  403ab8:	e7eb      	b.n	403a92 <_wcrtomb_r+0x26>
  403aba:	bf00      	nop
  403abc:	20400870 	.word	0x20400870

00403ac0 <__ascii_wctomb>:
  403ac0:	b121      	cbz	r1, 403acc <__ascii_wctomb+0xc>
  403ac2:	2aff      	cmp	r2, #255	; 0xff
  403ac4:	d804      	bhi.n	403ad0 <__ascii_wctomb+0x10>
  403ac6:	700a      	strb	r2, [r1, #0]
  403ac8:	2001      	movs	r0, #1
  403aca:	4770      	bx	lr
  403acc:	4608      	mov	r0, r1
  403ace:	4770      	bx	lr
  403ad0:	238a      	movs	r3, #138	; 0x8a
  403ad2:	6003      	str	r3, [r0, #0]
  403ad4:	f04f 30ff 	mov.w	r0, #4294967295
  403ad8:	4770      	bx	lr
  403ada:	bf00      	nop

00403adc <_write_r>:
  403adc:	b570      	push	{r4, r5, r6, lr}
  403ade:	460d      	mov	r5, r1
  403ae0:	4c08      	ldr	r4, [pc, #32]	; (403b04 <_write_r+0x28>)
  403ae2:	4611      	mov	r1, r2
  403ae4:	4606      	mov	r6, r0
  403ae6:	461a      	mov	r2, r3
  403ae8:	4628      	mov	r0, r5
  403aea:	2300      	movs	r3, #0
  403aec:	6023      	str	r3, [r4, #0]
  403aee:	f7fc fbab 	bl	400248 <_write>
  403af2:	1c43      	adds	r3, r0, #1
  403af4:	d000      	beq.n	403af8 <_write_r+0x1c>
  403af6:	bd70      	pop	{r4, r5, r6, pc}
  403af8:	6823      	ldr	r3, [r4, #0]
  403afa:	2b00      	cmp	r3, #0
  403afc:	d0fb      	beq.n	403af6 <_write_r+0x1a>
  403afe:	6033      	str	r3, [r6, #0]
  403b00:	bd70      	pop	{r4, r5, r6, pc}
  403b02:	bf00      	nop
  403b04:	20400950 	.word	0x20400950

00403b08 <__register_exitproc>:
  403b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b0c:	4c25      	ldr	r4, [pc, #148]	; (403ba4 <__register_exitproc+0x9c>)
  403b0e:	6825      	ldr	r5, [r4, #0]
  403b10:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403b14:	4606      	mov	r6, r0
  403b16:	4688      	mov	r8, r1
  403b18:	4692      	mov	sl, r2
  403b1a:	4699      	mov	r9, r3
  403b1c:	b3c4      	cbz	r4, 403b90 <__register_exitproc+0x88>
  403b1e:	6860      	ldr	r0, [r4, #4]
  403b20:	281f      	cmp	r0, #31
  403b22:	dc17      	bgt.n	403b54 <__register_exitproc+0x4c>
  403b24:	1c43      	adds	r3, r0, #1
  403b26:	b176      	cbz	r6, 403b46 <__register_exitproc+0x3e>
  403b28:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403b2c:	2201      	movs	r2, #1
  403b2e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403b32:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403b36:	4082      	lsls	r2, r0
  403b38:	4311      	orrs	r1, r2
  403b3a:	2e02      	cmp	r6, #2
  403b3c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403b40:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403b44:	d01e      	beq.n	403b84 <__register_exitproc+0x7c>
  403b46:	3002      	adds	r0, #2
  403b48:	6063      	str	r3, [r4, #4]
  403b4a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403b4e:	2000      	movs	r0, #0
  403b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b54:	4b14      	ldr	r3, [pc, #80]	; (403ba8 <__register_exitproc+0xa0>)
  403b56:	b303      	cbz	r3, 403b9a <__register_exitproc+0x92>
  403b58:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403b5c:	f7ff f8d6 	bl	402d0c <malloc>
  403b60:	4604      	mov	r4, r0
  403b62:	b1d0      	cbz	r0, 403b9a <__register_exitproc+0x92>
  403b64:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403b68:	2700      	movs	r7, #0
  403b6a:	e880 0088 	stmia.w	r0, {r3, r7}
  403b6e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403b72:	4638      	mov	r0, r7
  403b74:	2301      	movs	r3, #1
  403b76:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403b7a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403b7e:	2e00      	cmp	r6, #0
  403b80:	d0e1      	beq.n	403b46 <__register_exitproc+0x3e>
  403b82:	e7d1      	b.n	403b28 <__register_exitproc+0x20>
  403b84:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403b88:	430a      	orrs	r2, r1
  403b8a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403b8e:	e7da      	b.n	403b46 <__register_exitproc+0x3e>
  403b90:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403b94:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403b98:	e7c1      	b.n	403b1e <__register_exitproc+0x16>
  403b9a:	f04f 30ff 	mov.w	r0, #4294967295
  403b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ba2:	bf00      	nop
  403ba4:	00404104 	.word	0x00404104
  403ba8:	00402d0d 	.word	0x00402d0d

00403bac <_close_r>:
  403bac:	b538      	push	{r3, r4, r5, lr}
  403bae:	4c07      	ldr	r4, [pc, #28]	; (403bcc <_close_r+0x20>)
  403bb0:	2300      	movs	r3, #0
  403bb2:	4605      	mov	r5, r0
  403bb4:	4608      	mov	r0, r1
  403bb6:	6023      	str	r3, [r4, #0]
  403bb8:	f7fc ffde 	bl	400b78 <_close>
  403bbc:	1c43      	adds	r3, r0, #1
  403bbe:	d000      	beq.n	403bc2 <_close_r+0x16>
  403bc0:	bd38      	pop	{r3, r4, r5, pc}
  403bc2:	6823      	ldr	r3, [r4, #0]
  403bc4:	2b00      	cmp	r3, #0
  403bc6:	d0fb      	beq.n	403bc0 <_close_r+0x14>
  403bc8:	602b      	str	r3, [r5, #0]
  403bca:	bd38      	pop	{r3, r4, r5, pc}
  403bcc:	20400950 	.word	0x20400950

00403bd0 <_fclose_r>:
  403bd0:	2900      	cmp	r1, #0
  403bd2:	d03d      	beq.n	403c50 <_fclose_r+0x80>
  403bd4:	b570      	push	{r4, r5, r6, lr}
  403bd6:	4605      	mov	r5, r0
  403bd8:	460c      	mov	r4, r1
  403bda:	b108      	cbz	r0, 403be0 <_fclose_r+0x10>
  403bdc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403bde:	b37b      	cbz	r3, 403c40 <_fclose_r+0x70>
  403be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403be4:	b90b      	cbnz	r3, 403bea <_fclose_r+0x1a>
  403be6:	2000      	movs	r0, #0
  403be8:	bd70      	pop	{r4, r5, r6, pc}
  403bea:	4621      	mov	r1, r4
  403bec:	4628      	mov	r0, r5
  403bee:	f7fe fb79 	bl	4022e4 <__sflush_r>
  403bf2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403bf4:	4606      	mov	r6, r0
  403bf6:	b133      	cbz	r3, 403c06 <_fclose_r+0x36>
  403bf8:	69e1      	ldr	r1, [r4, #28]
  403bfa:	4628      	mov	r0, r5
  403bfc:	4798      	blx	r3
  403bfe:	2800      	cmp	r0, #0
  403c00:	bfb8      	it	lt
  403c02:	f04f 36ff 	movlt.w	r6, #4294967295
  403c06:	89a3      	ldrh	r3, [r4, #12]
  403c08:	061b      	lsls	r3, r3, #24
  403c0a:	d41c      	bmi.n	403c46 <_fclose_r+0x76>
  403c0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403c0e:	b141      	cbz	r1, 403c22 <_fclose_r+0x52>
  403c10:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403c14:	4299      	cmp	r1, r3
  403c16:	d002      	beq.n	403c1e <_fclose_r+0x4e>
  403c18:	4628      	mov	r0, r5
  403c1a:	f7fe fd65 	bl	4026e8 <_free_r>
  403c1e:	2300      	movs	r3, #0
  403c20:	6323      	str	r3, [r4, #48]	; 0x30
  403c22:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403c24:	b121      	cbz	r1, 403c30 <_fclose_r+0x60>
  403c26:	4628      	mov	r0, r5
  403c28:	f7fe fd5e 	bl	4026e8 <_free_r>
  403c2c:	2300      	movs	r3, #0
  403c2e:	6463      	str	r3, [r4, #68]	; 0x44
  403c30:	f7fe fc96 	bl	402560 <__sfp_lock_acquire>
  403c34:	2300      	movs	r3, #0
  403c36:	81a3      	strh	r3, [r4, #12]
  403c38:	f7fe fc94 	bl	402564 <__sfp_lock_release>
  403c3c:	4630      	mov	r0, r6
  403c3e:	bd70      	pop	{r4, r5, r6, pc}
  403c40:	f7fe fc88 	bl	402554 <__sinit>
  403c44:	e7cc      	b.n	403be0 <_fclose_r+0x10>
  403c46:	6921      	ldr	r1, [r4, #16]
  403c48:	4628      	mov	r0, r5
  403c4a:	f7fe fd4d 	bl	4026e8 <_free_r>
  403c4e:	e7dd      	b.n	403c0c <_fclose_r+0x3c>
  403c50:	2000      	movs	r0, #0
  403c52:	4770      	bx	lr

00403c54 <_fstat_r>:
  403c54:	b538      	push	{r3, r4, r5, lr}
  403c56:	460b      	mov	r3, r1
  403c58:	4c07      	ldr	r4, [pc, #28]	; (403c78 <_fstat_r+0x24>)
  403c5a:	4605      	mov	r5, r0
  403c5c:	4611      	mov	r1, r2
  403c5e:	4618      	mov	r0, r3
  403c60:	2300      	movs	r3, #0
  403c62:	6023      	str	r3, [r4, #0]
  403c64:	f7fc ff8c 	bl	400b80 <_fstat>
  403c68:	1c43      	adds	r3, r0, #1
  403c6a:	d000      	beq.n	403c6e <_fstat_r+0x1a>
  403c6c:	bd38      	pop	{r3, r4, r5, pc}
  403c6e:	6823      	ldr	r3, [r4, #0]
  403c70:	2b00      	cmp	r3, #0
  403c72:	d0fb      	beq.n	403c6c <_fstat_r+0x18>
  403c74:	602b      	str	r3, [r5, #0]
  403c76:	bd38      	pop	{r3, r4, r5, pc}
  403c78:	20400950 	.word	0x20400950

00403c7c <_isatty_r>:
  403c7c:	b538      	push	{r3, r4, r5, lr}
  403c7e:	4c07      	ldr	r4, [pc, #28]	; (403c9c <_isatty_r+0x20>)
  403c80:	2300      	movs	r3, #0
  403c82:	4605      	mov	r5, r0
  403c84:	4608      	mov	r0, r1
  403c86:	6023      	str	r3, [r4, #0]
  403c88:	f7fc ff80 	bl	400b8c <_isatty>
  403c8c:	1c43      	adds	r3, r0, #1
  403c8e:	d000      	beq.n	403c92 <_isatty_r+0x16>
  403c90:	bd38      	pop	{r3, r4, r5, pc}
  403c92:	6823      	ldr	r3, [r4, #0]
  403c94:	2b00      	cmp	r3, #0
  403c96:	d0fb      	beq.n	403c90 <_isatty_r+0x14>
  403c98:	602b      	str	r3, [r5, #0]
  403c9a:	bd38      	pop	{r3, r4, r5, pc}
  403c9c:	20400950 	.word	0x20400950

00403ca0 <_lseek_r>:
  403ca0:	b570      	push	{r4, r5, r6, lr}
  403ca2:	460d      	mov	r5, r1
  403ca4:	4c08      	ldr	r4, [pc, #32]	; (403cc8 <_lseek_r+0x28>)
  403ca6:	4611      	mov	r1, r2
  403ca8:	4606      	mov	r6, r0
  403caa:	461a      	mov	r2, r3
  403cac:	4628      	mov	r0, r5
  403cae:	2300      	movs	r3, #0
  403cb0:	6023      	str	r3, [r4, #0]
  403cb2:	f7fc ff6d 	bl	400b90 <_lseek>
  403cb6:	1c43      	adds	r3, r0, #1
  403cb8:	d000      	beq.n	403cbc <_lseek_r+0x1c>
  403cba:	bd70      	pop	{r4, r5, r6, pc}
  403cbc:	6823      	ldr	r3, [r4, #0]
  403cbe:	2b00      	cmp	r3, #0
  403cc0:	d0fb      	beq.n	403cba <_lseek_r+0x1a>
  403cc2:	6033      	str	r3, [r6, #0]
  403cc4:	bd70      	pop	{r4, r5, r6, pc}
  403cc6:	bf00      	nop
  403cc8:	20400950 	.word	0x20400950

00403ccc <_read_r>:
  403ccc:	b570      	push	{r4, r5, r6, lr}
  403cce:	460d      	mov	r5, r1
  403cd0:	4c08      	ldr	r4, [pc, #32]	; (403cf4 <_read_r+0x28>)
  403cd2:	4611      	mov	r1, r2
  403cd4:	4606      	mov	r6, r0
  403cd6:	461a      	mov	r2, r3
  403cd8:	4628      	mov	r0, r5
  403cda:	2300      	movs	r3, #0
  403cdc:	6023      	str	r3, [r4, #0]
  403cde:	f7fc fa95 	bl	40020c <_read>
  403ce2:	1c43      	adds	r3, r0, #1
  403ce4:	d000      	beq.n	403ce8 <_read_r+0x1c>
  403ce6:	bd70      	pop	{r4, r5, r6, pc}
  403ce8:	6823      	ldr	r3, [r4, #0]
  403cea:	2b00      	cmp	r3, #0
  403cec:	d0fb      	beq.n	403ce6 <_read_r+0x1a>
  403cee:	6033      	str	r3, [r6, #0]
  403cf0:	bd70      	pop	{r4, r5, r6, pc}
  403cf2:	bf00      	nop
  403cf4:	20400950 	.word	0x20400950

00403cf8 <__aeabi_uldivmod>:
  403cf8:	b953      	cbnz	r3, 403d10 <__aeabi_uldivmod+0x18>
  403cfa:	b94a      	cbnz	r2, 403d10 <__aeabi_uldivmod+0x18>
  403cfc:	2900      	cmp	r1, #0
  403cfe:	bf08      	it	eq
  403d00:	2800      	cmpeq	r0, #0
  403d02:	bf1c      	itt	ne
  403d04:	f04f 31ff 	movne.w	r1, #4294967295
  403d08:	f04f 30ff 	movne.w	r0, #4294967295
  403d0c:	f000 b97e 	b.w	40400c <__aeabi_idiv0>
  403d10:	f1ad 0c08 	sub.w	ip, sp, #8
  403d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403d18:	f000 f806 	bl	403d28 <__udivmoddi4>
  403d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d24:	b004      	add	sp, #16
  403d26:	4770      	bx	lr

00403d28 <__udivmoddi4>:
  403d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d2c:	468c      	mov	ip, r1
  403d2e:	460e      	mov	r6, r1
  403d30:	4604      	mov	r4, r0
  403d32:	9d08      	ldr	r5, [sp, #32]
  403d34:	2b00      	cmp	r3, #0
  403d36:	d150      	bne.n	403dda <__udivmoddi4+0xb2>
  403d38:	428a      	cmp	r2, r1
  403d3a:	4617      	mov	r7, r2
  403d3c:	d96c      	bls.n	403e18 <__udivmoddi4+0xf0>
  403d3e:	fab2 fe82 	clz	lr, r2
  403d42:	f1be 0f00 	cmp.w	lr, #0
  403d46:	d00b      	beq.n	403d60 <__udivmoddi4+0x38>
  403d48:	f1ce 0420 	rsb	r4, lr, #32
  403d4c:	fa20 f404 	lsr.w	r4, r0, r4
  403d50:	fa01 f60e 	lsl.w	r6, r1, lr
  403d54:	ea44 0c06 	orr.w	ip, r4, r6
  403d58:	fa02 f70e 	lsl.w	r7, r2, lr
  403d5c:	fa00 f40e 	lsl.w	r4, r0, lr
  403d60:	ea4f 4917 	mov.w	r9, r7, lsr #16
  403d64:	0c22      	lsrs	r2, r4, #16
  403d66:	fbbc f0f9 	udiv	r0, ip, r9
  403d6a:	fa1f f887 	uxth.w	r8, r7
  403d6e:	fb09 c610 	mls	r6, r9, r0, ip
  403d72:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403d76:	fb00 f308 	mul.w	r3, r0, r8
  403d7a:	42b3      	cmp	r3, r6
  403d7c:	d909      	bls.n	403d92 <__udivmoddi4+0x6a>
  403d7e:	19f6      	adds	r6, r6, r7
  403d80:	f100 32ff 	add.w	r2, r0, #4294967295
  403d84:	f080 8122 	bcs.w	403fcc <__udivmoddi4+0x2a4>
  403d88:	42b3      	cmp	r3, r6
  403d8a:	f240 811f 	bls.w	403fcc <__udivmoddi4+0x2a4>
  403d8e:	3802      	subs	r0, #2
  403d90:	443e      	add	r6, r7
  403d92:	1af6      	subs	r6, r6, r3
  403d94:	b2a2      	uxth	r2, r4
  403d96:	fbb6 f3f9 	udiv	r3, r6, r9
  403d9a:	fb09 6613 	mls	r6, r9, r3, r6
  403d9e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403da2:	fb03 f808 	mul.w	r8, r3, r8
  403da6:	45a0      	cmp	r8, r4
  403da8:	d909      	bls.n	403dbe <__udivmoddi4+0x96>
  403daa:	19e4      	adds	r4, r4, r7
  403dac:	f103 32ff 	add.w	r2, r3, #4294967295
  403db0:	f080 810a 	bcs.w	403fc8 <__udivmoddi4+0x2a0>
  403db4:	45a0      	cmp	r8, r4
  403db6:	f240 8107 	bls.w	403fc8 <__udivmoddi4+0x2a0>
  403dba:	3b02      	subs	r3, #2
  403dbc:	443c      	add	r4, r7
  403dbe:	ebc8 0404 	rsb	r4, r8, r4
  403dc2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403dc6:	2100      	movs	r1, #0
  403dc8:	2d00      	cmp	r5, #0
  403dca:	d062      	beq.n	403e92 <__udivmoddi4+0x16a>
  403dcc:	fa24 f40e 	lsr.w	r4, r4, lr
  403dd0:	2300      	movs	r3, #0
  403dd2:	602c      	str	r4, [r5, #0]
  403dd4:	606b      	str	r3, [r5, #4]
  403dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403dda:	428b      	cmp	r3, r1
  403ddc:	d907      	bls.n	403dee <__udivmoddi4+0xc6>
  403dde:	2d00      	cmp	r5, #0
  403de0:	d055      	beq.n	403e8e <__udivmoddi4+0x166>
  403de2:	2100      	movs	r1, #0
  403de4:	e885 0041 	stmia.w	r5, {r0, r6}
  403de8:	4608      	mov	r0, r1
  403dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403dee:	fab3 f183 	clz	r1, r3
  403df2:	2900      	cmp	r1, #0
  403df4:	f040 8090 	bne.w	403f18 <__udivmoddi4+0x1f0>
  403df8:	42b3      	cmp	r3, r6
  403dfa:	d302      	bcc.n	403e02 <__udivmoddi4+0xda>
  403dfc:	4282      	cmp	r2, r0
  403dfe:	f200 80f8 	bhi.w	403ff2 <__udivmoddi4+0x2ca>
  403e02:	1a84      	subs	r4, r0, r2
  403e04:	eb66 0603 	sbc.w	r6, r6, r3
  403e08:	2001      	movs	r0, #1
  403e0a:	46b4      	mov	ip, r6
  403e0c:	2d00      	cmp	r5, #0
  403e0e:	d040      	beq.n	403e92 <__udivmoddi4+0x16a>
  403e10:	e885 1010 	stmia.w	r5, {r4, ip}
  403e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e18:	b912      	cbnz	r2, 403e20 <__udivmoddi4+0xf8>
  403e1a:	2701      	movs	r7, #1
  403e1c:	fbb7 f7f2 	udiv	r7, r7, r2
  403e20:	fab7 fe87 	clz	lr, r7
  403e24:	f1be 0f00 	cmp.w	lr, #0
  403e28:	d135      	bne.n	403e96 <__udivmoddi4+0x16e>
  403e2a:	1bf3      	subs	r3, r6, r7
  403e2c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403e30:	fa1f fc87 	uxth.w	ip, r7
  403e34:	2101      	movs	r1, #1
  403e36:	fbb3 f0f8 	udiv	r0, r3, r8
  403e3a:	0c22      	lsrs	r2, r4, #16
  403e3c:	fb08 3610 	mls	r6, r8, r0, r3
  403e40:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403e44:	fb0c f300 	mul.w	r3, ip, r0
  403e48:	42b3      	cmp	r3, r6
  403e4a:	d907      	bls.n	403e5c <__udivmoddi4+0x134>
  403e4c:	19f6      	adds	r6, r6, r7
  403e4e:	f100 32ff 	add.w	r2, r0, #4294967295
  403e52:	d202      	bcs.n	403e5a <__udivmoddi4+0x132>
  403e54:	42b3      	cmp	r3, r6
  403e56:	f200 80ce 	bhi.w	403ff6 <__udivmoddi4+0x2ce>
  403e5a:	4610      	mov	r0, r2
  403e5c:	1af6      	subs	r6, r6, r3
  403e5e:	b2a2      	uxth	r2, r4
  403e60:	fbb6 f3f8 	udiv	r3, r6, r8
  403e64:	fb08 6613 	mls	r6, r8, r3, r6
  403e68:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403e6c:	fb0c fc03 	mul.w	ip, ip, r3
  403e70:	45a4      	cmp	ip, r4
  403e72:	d907      	bls.n	403e84 <__udivmoddi4+0x15c>
  403e74:	19e4      	adds	r4, r4, r7
  403e76:	f103 32ff 	add.w	r2, r3, #4294967295
  403e7a:	d202      	bcs.n	403e82 <__udivmoddi4+0x15a>
  403e7c:	45a4      	cmp	ip, r4
  403e7e:	f200 80b5 	bhi.w	403fec <__udivmoddi4+0x2c4>
  403e82:	4613      	mov	r3, r2
  403e84:	ebcc 0404 	rsb	r4, ip, r4
  403e88:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403e8c:	e79c      	b.n	403dc8 <__udivmoddi4+0xa0>
  403e8e:	4629      	mov	r1, r5
  403e90:	4628      	mov	r0, r5
  403e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e96:	f1ce 0120 	rsb	r1, lr, #32
  403e9a:	fa06 f30e 	lsl.w	r3, r6, lr
  403e9e:	fa07 f70e 	lsl.w	r7, r7, lr
  403ea2:	fa20 f901 	lsr.w	r9, r0, r1
  403ea6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403eaa:	40ce      	lsrs	r6, r1
  403eac:	ea49 0903 	orr.w	r9, r9, r3
  403eb0:	fbb6 faf8 	udiv	sl, r6, r8
  403eb4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  403eb8:	fb08 661a 	mls	r6, r8, sl, r6
  403ebc:	fa1f fc87 	uxth.w	ip, r7
  403ec0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  403ec4:	fb0a f20c 	mul.w	r2, sl, ip
  403ec8:	429a      	cmp	r2, r3
  403eca:	fa00 f40e 	lsl.w	r4, r0, lr
  403ece:	d90a      	bls.n	403ee6 <__udivmoddi4+0x1be>
  403ed0:	19db      	adds	r3, r3, r7
  403ed2:	f10a 31ff 	add.w	r1, sl, #4294967295
  403ed6:	f080 8087 	bcs.w	403fe8 <__udivmoddi4+0x2c0>
  403eda:	429a      	cmp	r2, r3
  403edc:	f240 8084 	bls.w	403fe8 <__udivmoddi4+0x2c0>
  403ee0:	f1aa 0a02 	sub.w	sl, sl, #2
  403ee4:	443b      	add	r3, r7
  403ee6:	1a9b      	subs	r3, r3, r2
  403ee8:	fa1f f989 	uxth.w	r9, r9
  403eec:	fbb3 f1f8 	udiv	r1, r3, r8
  403ef0:	fb08 3311 	mls	r3, r8, r1, r3
  403ef4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  403ef8:	fb01 f60c 	mul.w	r6, r1, ip
  403efc:	429e      	cmp	r6, r3
  403efe:	d907      	bls.n	403f10 <__udivmoddi4+0x1e8>
  403f00:	19db      	adds	r3, r3, r7
  403f02:	f101 32ff 	add.w	r2, r1, #4294967295
  403f06:	d26b      	bcs.n	403fe0 <__udivmoddi4+0x2b8>
  403f08:	429e      	cmp	r6, r3
  403f0a:	d969      	bls.n	403fe0 <__udivmoddi4+0x2b8>
  403f0c:	3902      	subs	r1, #2
  403f0e:	443b      	add	r3, r7
  403f10:	1b9b      	subs	r3, r3, r6
  403f12:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  403f16:	e78e      	b.n	403e36 <__udivmoddi4+0x10e>
  403f18:	f1c1 0e20 	rsb	lr, r1, #32
  403f1c:	fa22 f40e 	lsr.w	r4, r2, lr
  403f20:	408b      	lsls	r3, r1
  403f22:	4323      	orrs	r3, r4
  403f24:	fa20 f70e 	lsr.w	r7, r0, lr
  403f28:	fa06 f401 	lsl.w	r4, r6, r1
  403f2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403f30:	fa26 f60e 	lsr.w	r6, r6, lr
  403f34:	433c      	orrs	r4, r7
  403f36:	fbb6 f9fc 	udiv	r9, r6, ip
  403f3a:	0c27      	lsrs	r7, r4, #16
  403f3c:	fb0c 6619 	mls	r6, ip, r9, r6
  403f40:	fa1f f883 	uxth.w	r8, r3
  403f44:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  403f48:	fb09 f708 	mul.w	r7, r9, r8
  403f4c:	42b7      	cmp	r7, r6
  403f4e:	fa02 f201 	lsl.w	r2, r2, r1
  403f52:	fa00 fa01 	lsl.w	sl, r0, r1
  403f56:	d908      	bls.n	403f6a <__udivmoddi4+0x242>
  403f58:	18f6      	adds	r6, r6, r3
  403f5a:	f109 30ff 	add.w	r0, r9, #4294967295
  403f5e:	d241      	bcs.n	403fe4 <__udivmoddi4+0x2bc>
  403f60:	42b7      	cmp	r7, r6
  403f62:	d93f      	bls.n	403fe4 <__udivmoddi4+0x2bc>
  403f64:	f1a9 0902 	sub.w	r9, r9, #2
  403f68:	441e      	add	r6, r3
  403f6a:	1bf6      	subs	r6, r6, r7
  403f6c:	b2a0      	uxth	r0, r4
  403f6e:	fbb6 f4fc 	udiv	r4, r6, ip
  403f72:	fb0c 6614 	mls	r6, ip, r4, r6
  403f76:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  403f7a:	fb04 f808 	mul.w	r8, r4, r8
  403f7e:	45b8      	cmp	r8, r7
  403f80:	d907      	bls.n	403f92 <__udivmoddi4+0x26a>
  403f82:	18ff      	adds	r7, r7, r3
  403f84:	f104 30ff 	add.w	r0, r4, #4294967295
  403f88:	d228      	bcs.n	403fdc <__udivmoddi4+0x2b4>
  403f8a:	45b8      	cmp	r8, r7
  403f8c:	d926      	bls.n	403fdc <__udivmoddi4+0x2b4>
  403f8e:	3c02      	subs	r4, #2
  403f90:	441f      	add	r7, r3
  403f92:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  403f96:	ebc8 0707 	rsb	r7, r8, r7
  403f9a:	fba0 8902 	umull	r8, r9, r0, r2
  403f9e:	454f      	cmp	r7, r9
  403fa0:	4644      	mov	r4, r8
  403fa2:	464e      	mov	r6, r9
  403fa4:	d314      	bcc.n	403fd0 <__udivmoddi4+0x2a8>
  403fa6:	d029      	beq.n	403ffc <__udivmoddi4+0x2d4>
  403fa8:	b365      	cbz	r5, 404004 <__udivmoddi4+0x2dc>
  403faa:	ebba 0304 	subs.w	r3, sl, r4
  403fae:	eb67 0706 	sbc.w	r7, r7, r6
  403fb2:	fa07 fe0e 	lsl.w	lr, r7, lr
  403fb6:	40cb      	lsrs	r3, r1
  403fb8:	40cf      	lsrs	r7, r1
  403fba:	ea4e 0303 	orr.w	r3, lr, r3
  403fbe:	e885 0088 	stmia.w	r5, {r3, r7}
  403fc2:	2100      	movs	r1, #0
  403fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fc8:	4613      	mov	r3, r2
  403fca:	e6f8      	b.n	403dbe <__udivmoddi4+0x96>
  403fcc:	4610      	mov	r0, r2
  403fce:	e6e0      	b.n	403d92 <__udivmoddi4+0x6a>
  403fd0:	ebb8 0402 	subs.w	r4, r8, r2
  403fd4:	eb69 0603 	sbc.w	r6, r9, r3
  403fd8:	3801      	subs	r0, #1
  403fda:	e7e5      	b.n	403fa8 <__udivmoddi4+0x280>
  403fdc:	4604      	mov	r4, r0
  403fde:	e7d8      	b.n	403f92 <__udivmoddi4+0x26a>
  403fe0:	4611      	mov	r1, r2
  403fe2:	e795      	b.n	403f10 <__udivmoddi4+0x1e8>
  403fe4:	4681      	mov	r9, r0
  403fe6:	e7c0      	b.n	403f6a <__udivmoddi4+0x242>
  403fe8:	468a      	mov	sl, r1
  403fea:	e77c      	b.n	403ee6 <__udivmoddi4+0x1be>
  403fec:	3b02      	subs	r3, #2
  403fee:	443c      	add	r4, r7
  403ff0:	e748      	b.n	403e84 <__udivmoddi4+0x15c>
  403ff2:	4608      	mov	r0, r1
  403ff4:	e70a      	b.n	403e0c <__udivmoddi4+0xe4>
  403ff6:	3802      	subs	r0, #2
  403ff8:	443e      	add	r6, r7
  403ffa:	e72f      	b.n	403e5c <__udivmoddi4+0x134>
  403ffc:	45c2      	cmp	sl, r8
  403ffe:	d3e7      	bcc.n	403fd0 <__udivmoddi4+0x2a8>
  404000:	463e      	mov	r6, r7
  404002:	e7d1      	b.n	403fa8 <__udivmoddi4+0x280>
  404004:	4629      	mov	r1, r5
  404006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40400a:	bf00      	nop

0040400c <__aeabi_idiv0>:
  40400c:	4770      	bx	lr
  40400e:	bf00      	nop
  404010:	47202d2d 	.word	0x47202d2d
  404014:	69747465 	.word	0x69747465
  404018:	5320676e 	.word	0x5320676e
  40401c:	74726174 	.word	0x74726174
  404020:	45206465 	.word	0x45206465
  404024:	706d6178 	.word	0x706d6178
  404028:	2d20656c 	.word	0x2d20656c
  40402c:	2d0a0d2d 	.word	0x2d0a0d2d
  404030:	4153202d 	.word	0x4153202d
  404034:	3037454d 	.word	0x3037454d
  404038:	4c50582d 	.word	0x4c50582d
  40403c:	2d2d2044 	.word	0x2d2d2044
  404040:	2d2d0a0d 	.word	0x2d2d0a0d
  404044:	6d6f4320 	.word	0x6d6f4320
  404048:	656c6970 	.word	0x656c6970
  40404c:	41203a64 	.word	0x41203a64
  404050:	32206775 	.word	0x32206775
  404054:	30322031 	.word	0x30322031
  404058:	31203731 	.word	0x31203731
  40405c:	33333a37 	.word	0x33333a37
  404060:	2039343a 	.word	0x2039343a
  404064:	000d2d2d 	.word	0x000d2d2d
  404068:	666e6f43 	.word	0x666e6f43
  40406c:	72756769 	.word	0x72756769
  404070:	79732065 	.word	0x79732065
  404074:	6d657473 	.word	0x6d657473
  404078:	63697420 	.word	0x63697420
  40407c:	6f74206b 	.word	0x6f74206b
  404080:	74656720 	.word	0x74656720
  404084:	736d3120 	.word	0x736d3120
  404088:	63697420 	.word	0x63697420
  40408c:	6570206b 	.word	0x6570206b
  404090:	646f6972 	.word	0x646f6972
  404094:	00000d2e 	.word	0x00000d2e
  404098:	666e6f43 	.word	0x666e6f43
  40409c:	72756769 	.word	0x72756769
  4040a0:	75622065 	.word	0x75622065
  4040a4:	6e6f7474 	.word	0x6e6f7474
  4040a8:	69772073 	.word	0x69772073
  4040ac:	64206874 	.word	0x64206874
  4040b0:	756f6265 	.word	0x756f6265
  4040b4:	6e69636e 	.word	0x6e69636e
  4040b8:	000d2e67 	.word	0x000d2e67
  4040bc:	3044454c 	.word	0x3044454c
  4040c0:	65792820 	.word	0x65792820
  4040c4:	776f6c6c 	.word	0x776f6c6c
  4040c8:	00000029 	.word	0x00000029
  4040cc:	00305753 	.word	0x00305753
  4040d0:	73657250 	.word	0x73657250
  4040d4:	73252073 	.word	0x73252073
  4040d8:	206f7420 	.word	0x206f7420
  4040dc:	72617453 	.word	0x72617453
  4040e0:	74532f74 	.word	0x74532f74
  4040e4:	7420706f 	.word	0x7420706f
  4040e8:	25206568 	.word	0x25206568
  4040ec:	6c622073 	.word	0x6c622073
  4040f0:	696b6e69 	.word	0x696b6e69
  4040f4:	0d2e676e 	.word	0x0d2e676e
  4040f8:	0000000a 	.word	0x0000000a
  4040fc:	00002031 	.word	0x00002031
  404100:	00000043 	.word	0x00000043

00404104 <_global_impure_ptr>:
  404104:	20400010                                ..@ 

00404108 <zeroes.6993>:
  404108:	30303030 30303030 30303030 30303030     0000000000000000
  404118:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404128:	00000000 33323130 37363534 62613938     ....0123456789ab
  404138:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404148 <blanks.6992>:
  404148:	20202020 20202020 20202020 20202020                     

00404158 <_init>:
  404158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40415a:	bf00      	nop
  40415c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40415e:	bc08      	pop	{r3}
  404160:	469e      	mov	lr, r3
  404162:	4770      	bx	lr

00404164 <__init_array_start>:
  404164:	004022c5 	.word	0x004022c5

00404168 <__frame_dummy_init_array_entry>:
  404168:	00400165                                e.@.

0040416c <_fini>:
  40416c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40416e:	bf00      	nop
  404170:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404172:	bc08      	pop	{r3}
  404174:	469e      	mov	lr, r3
  404176:	4770      	bx	lr

00404178 <__fini_array_start>:
  404178:	00400141 	.word	0x00400141
