
module bsg_async_fifo #(parameter   lg_size_p = "inv"
                        , parameter   width_p = "inv"
                                                                                                                        , parameter   control_width_p = 0)
   (
    input    w_clk_i
    , input  w_reset_i
        , input  w_enq_i
    , input  [width_p-1:0] w_data_i
    , output w_full_o

        , input  r_clk_i
    , input  r_reset_i
    , input  r_deq_i
    , output [width_p-1:0] r_data_o
    , output r_valid_o
    );

   localparam size_lp = 1 << lg_size_p;

      logic [