/*
 * Copyright (c) 2025 Infineon Technologies AG,
 * or an affiliate of Infineon Technologies AG.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv6-m.dtsi>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m0+";
			reg = <0>;
			/*
			 * Frequency set to 24 MHz (CPU supports up to 48 MHz)
			 * for accurate kernel timing
			 *
			 * Reference: PSOC4 TRM, Section 1.3.1
			 */
			clock-frequency = <DT_FREQ_M(24)>;
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/* Pinctrl node for Infineon PSOC4 SoC */
		pinctrl0: pinctrl@40310000 {
			compatible = "infineon,pinctrl";
			reg = <0x40310000 0x1000>;
			status = "okay";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <2>;
};
