/usr/bin/env time -v /home/jiayin/App/vtr/ODIN_II/odin_II --adder_type default -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+7be7cbe3d
	Revision: v8.0.0-3332-g7be7cbe3d
	Compiled: 2021-02-26T03:04:33
	Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: CozyFabric.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file dual_port_ram.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	dual_port_RAM
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at dual_port_ram.odin.blif

	==== Stats ====
Number of <FF_NODE> node:                 8
Number of <INPUT_NODE> node:              8
Number of <OUTPUT_NODE> node:             2
Number of <CLOCK_NODE> node:              0
Number of <GENERIC> node:                 58
Total estimated number of lut:            62
Total number of node:                     66
Longest path:                             14
Average path:                             5

Elaboration Time: 1.2ms
--------------------------------------------------------------------

--------------------------------------------------------------------
Total time: 1.8ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 5.0 MiB)
	Command being timed: "/home/jiayin/App/vtr/ODIN_II/odin_II --adder_type default -U0 -c odin_config.xml"
	User time (seconds): 0.00
	System time (seconds): 0.00
	Percent of CPU this job got: 66%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 5388
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 245
	Voluntary context switches: 1
	Involuntary context switches: 16
	Swaps: 0
	File system inputs: 0
	File system outputs: 56
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
