Partition Merge report for de1
Tue Aug 13 10:46:08 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Partition Merge Summary                                                               ;
+------------------------------------+--------------------------------------------------+
; Partition Merge Status             ; Successful - Tue Aug 13 10:46:08 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; de1                                              ;
; Top-level Entity Name              ; LASER310_TOP                                     ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 6,178                                            ;
;     Total combinational functions  ; 4,962                                            ;
;     Dedicated logic registers      ; 2,665                                            ;
; Total registers                    ; 2665                                             ;
; Total pins                         ; 161                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 178,176                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 2                                                ;
+------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                            ; Details                                                                                                                                             ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK_CNT[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[0]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[0]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[1]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[1]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[2]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[2]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[3]                                                                   ; N/A                                                                                                                                                 ;
; CLK_CNT[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[3]                                                                   ; N/A                                                                                                                                                 ;
; RAM_BE1_N                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_BE1_N~reg0_wirecell                                                      ; N/A                                                                                                                                                 ;
; RAM_BE1_N                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_BE1_N~reg0_wirecell                                                      ; N/A                                                                                                                                                 ;
; RAM_CS_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_CS_N~reg0                                                                ; N/A                                                                                                                                                 ;
; RAM_CS_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_CS_N~reg0                                                                ; N/A                                                                                                                                                 ;
; RAM_OE_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                         ; N/A                                                                                                                                                 ;
; RAM_OE_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                         ; N/A                                                                                                                                                 ;
; RAM_WE_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_WE_N~reg0_wirecell                                                       ; N/A                                                                                                                                                 ;
; RAM_WE_N                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_WE_N~reg0_wirecell                                                       ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[0]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[0]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[10]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[10]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[11]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[11]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[12]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[12]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[13]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[13]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[14]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[14]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[15]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[15]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[16]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[16]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[17]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[17]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[18]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[18]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[19]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[19]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[1]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[1]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[20]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[20]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[21]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[21]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[22]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[22]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[23]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[23]                                             ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[2]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[2]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[3]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[3]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[4]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[4]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[5]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[5]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[6]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[6]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[7]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[7]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[8]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[8]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[9]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_A[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[9]                                              ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[0]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[0]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[1]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[1]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[2]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[2]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[2]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[2]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[3]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[3]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[3]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[3]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[4]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[4]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[4]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[4]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[5]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[5]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[5]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[5]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[6]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[6]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[6]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[6]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[7]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[7]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_BUF[7]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_BUF[7]                                            ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[8]~0                                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[8]~0                                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[9]~1                                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[9]~1                                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[10]~2                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[10]~2                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[11]~3                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[11]~3                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[12]~4                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[12]~4                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[13]~5                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[13]~5                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[14]~6                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[14]~6                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[15]~7                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_Q[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA[15]~7                                                               ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_RD                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                          ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_RD                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                          ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[0]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[0]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[1]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[1]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[3]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[3]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[2]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[5]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|RET_ST_SUCC[5]                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[0]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[0]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[1]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[1]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[2]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[2]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[3]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[3]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[4]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[4]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[5]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|ST[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[5]                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[0]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[0]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[1]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[1]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[2]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[2]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[3]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[3]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[4]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[4]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[5]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[5]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[6]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[6]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[7]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|UART_DAT[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|UART_DAT[7]                                           ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|m_axis_tready            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                          ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|m_axis_tready            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                          ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|m_axis_tvalid            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_rx:uart_rx_inst|m_axis_tvalid_reg ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|m_axis_tvalid            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_rx:uart_rx_inst|m_axis_tvalid_reg ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_tx:uart_tx_inst|txd ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_tx:uart_tx_inst|txd_reg~_wirecell ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_tx:uart_tx_inst|txd ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart:uart_inst|uart_tx:uart_tx_inst|txd_reg~_wirecell ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart_rx_tready                          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; UART_IF:FD_BUF_UART_IF|uart_rx_tready                          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; UART_IF:FD_BUF_UART_IF|uart_tx_tvalid                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart_tx_tvalid                                        ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|uart_tx_tvalid                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|uart_tx_tvalid                                        ; N/A                                                                                                                                                 ;
; CLK50MHZ                                                       ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLK50MHZ                                                                     ; N/A                                                                                                                                                 ;
; RAM_RDY_UART                                                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; RAM_RDY_UART                                                                 ; N/A                                                                                                                                                 ;
; RAM_RDY_UART                                                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; RAM_RDY_UART                                                                 ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|DBG                                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|DBG                                                   ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|DBG                                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|DBG                                                   ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_CS                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_CS                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_WR                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_WR                                                ; N/A                                                                                                                                                 ;
; UART_IF:FD_BUF_UART_IF|MEM_WR                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_WR                                                ; N/A                                                                                                                                                 ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 4640  ; 143              ; 1401                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 4338  ; 119              ; 505                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 2642  ; 54               ; 265                            ; 0                              ;
;     -- 3 input functions                    ; 840   ; 28               ; 149                            ; 0                              ;
;     -- <=2 input functions                  ; 856   ; 37               ; 91                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 3869  ; 111              ; 455                            ; 0                              ;
;     -- arithmetic mode                      ; 469   ; 8                ; 50                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1372  ; 86               ; 1207                           ; 0                              ;
;     -- Dedicated logic registers            ; 1372  ; 86               ; 1207                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 161   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 98304 ; 0                ; 79872                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 2                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 196   ; 128              ; 1725                           ; 2                              ;
;     -- Registered Input Connections         ; 170   ; 97               ; 1387                           ; 0                              ;
;     -- Output Connections                   ; 1643  ; 211              ; 2                              ; 195                            ;
;     -- Registered Output Connections        ; 126   ; 210              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 21776 ; 860              ; 7019                           ; 197                            ;
;     -- Registered Connections               ; 9130  ; 645              ; 5394                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 119              ; 1523                           ; 197                            ;
;     -- sld_hub:auto_hub                     ; 119   ; 16               ; 204                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1523  ; 204              ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 197   ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 31    ; 19               ; 213                            ; 2                              ;
;     -- Output Ports                         ; 183   ; 37               ; 166                            ; 3                              ;
;     -- Bidir Ports                          ; 20    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 161                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 26               ; 157                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 6                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 2                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 2                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 15               ; 157                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------+
; Partition Merge Resource Usage Summary                 ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,178    ;
;                                             ;          ;
; Total combinational functions               ; 4962     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2961     ;
;     -- 3 input functions                    ; 1017     ;
;     -- <=2 input functions                  ; 984      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 4435     ;
;     -- arithmetic mode                      ; 527      ;
;                                             ;          ;
; Total registers                             ; 2665     ;
;     -- Dedicated logic registers            ; 2665     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 161      ;
; Total memory bits                           ; 178176   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 2        ;
;     -- PLLs                                 ; 2        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLK50MHZ ;
; Maximum fan-out                             ; 865      ;
; Total fan-out                               ; 27719    ;
; Average fan-out                             ; 3.51     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; MC6847_VGA:MC6847_VGA|PIXEL_DISPLAY:PIXEL_DISPLAY|CHAR_GEN:CHAR_GEN|CHAR_GEN_ROM:CHAR_GEN_ROM|char_rom_4k_altera:char_rom|altsyncram:altsyncram_component|altsyncram_aqb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; charrom_4k.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_le54:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 78           ; 1024         ; 78           ; 79872 ; None           ;
; vram_8k_altera:vram_8k|altsyncram:altsyncram_component|altsyncram_kk62:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Aug 13 10:46:04 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off de1 -c de1 --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 155 of its 157 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH[4]"
    Warning (15610): No output dependent on input pin "SWITCH[5]"
    Warning (15610): No output dependent on input pin "SWITCH[6]"
    Warning (15610): No output dependent on input pin "SWITCH[7]"
    Warning (15610): No output dependent on input pin "SWITCH[8]"
    Warning (15610): No output dependent on input pin "SWITCH[9]"
    Warning (15610): No output dependent on input pin "BUTTON_N[1]"
    Warning (15610): No output dependent on input pin "BUTTON_N[2]"
    Warning (15610): No output dependent on input pin "BUTTON_N[3]"
Info (21057): Implemented 6542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 114 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 6272 logic cells
    Info (21064): Implemented 102 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4671 megabytes
    Info: Processing ended: Tue Aug 13 10:46:08 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


