// Seed: 1011592181
module module_0;
  final $clog2(53);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    output uwire   _id_0,
    input  supply0 id_1
    , id_3
);
  integer [-1 : id_0] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd17
) (
    output tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri1  _id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  logic [id_3 : -1] id_7;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input tri id_1,
    output tri1 id_2,
    output supply0 id_3,
    output tri id_4
);
  wire id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  localparam id_9 = 1'b0;
endmodule
