
STM32F103C8T6_ROS_connection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004960  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08004a6c  08004a6c  00014a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cb8  08004cb8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08004cb8  08004cb8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cb8  08004cb8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004cb8  08004cb8  00014cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cc0  08004cc0  00014cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a60  20000074  08004d38  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ad4  08004d38  00020ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0e4  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e9  00000000  00000000  0002f181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  00031470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  00031e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018790  00000000  00000000  00032700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b576  00000000  00000000  0004ae90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000891b8  00000000  00000000  00056406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df5be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ad0  00000000  00000000  000df610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a54 	.word	0x08004a54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08004a54 	.word	0x08004a54

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f002 f8c0 	bl	80022e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f814 	bl	8000190 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8b6 	bl	80002d8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800016c:	f000 f88e 	bl	800028c <_ZL11MX_DMA_Initv>
  MX_USART1_UART_Init();
 8000170:	f000 f85e 	bl	8000230 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  setup();
 8000174:	f001 f9e2 	bl	800153c <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8000178:	2102      	movs	r1, #2
 800017a:	4804      	ldr	r0, [pc, #16]	; (800018c <main+0x30>)
 800017c:	f002 fe84 	bl	8002e88 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000180:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000184:	f002 f910 	bl	80023a8 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8000188:	e7f6      	b.n	8000178 <main+0x1c>
 800018a:	bf00      	nop
 800018c:	40010c00 	.word	0x40010c00

08000190 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b090      	sub	sp, #64	; 0x40
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0318 	add.w	r3, r7, #24
 800019a:	2228      	movs	r2, #40	; 0x28
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f004 fad2 	bl	8004748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b2:	2301      	movs	r3, #1
 80001b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001bc:	2300      	movs	r3, #0
 80001be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c0:	2301      	movs	r3, #1
 80001c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c4:	2302      	movs	r3, #2
 80001c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d4:	f107 0318 	add.w	r3, r7, #24
 80001d8:	4618      	mov	r0, r3
 80001da:	f002 fe6f 	bl	8002ebc <HAL_RCC_OscConfig>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	bf14      	ite	ne
 80001e4:	2301      	movne	r3, #1
 80001e6:	2300      	moveq	r3, #0
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d001      	beq.n	80001f2 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80001ee:	f000 f8bd 	bl	800036c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f2:	230f      	movs	r3, #15
 80001f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f6:	2302      	movs	r3, #2
 80001f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000202:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000204:	2300      	movs	r3, #0
 8000206:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	2102      	movs	r1, #2
 800020c:	4618      	mov	r0, r3
 800020e:	f003 f8d7 	bl	80033c0 <HAL_RCC_ClockConfig>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	bf14      	ite	ne
 8000218:	2301      	movne	r3, #1
 800021a:	2300      	moveq	r3, #0
 800021c:	b2db      	uxtb	r3, r3
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8000222:	f000 f8a3 	bl	800036c <Error_Handler>
  }
}
 8000226:	bf00      	nop
 8000228:	3740      	adds	r7, #64	; 0x40
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
	...

08000230 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000234:	4b13      	ldr	r3, [pc, #76]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <_ZL19MX_USART1_UART_Initv+0x58>)
 8000238:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800023a:	4b12      	ldr	r3, [pc, #72]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800023c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000240:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000242:	4b10      	ldr	r3, [pc, #64]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000248:	4b0e      	ldr	r3, [pc, #56]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800024a:	2200      	movs	r2, #0
 800024c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800024e:	4b0d      	ldr	r3, [pc, #52]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000250:	2200      	movs	r2, #0
 8000252:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000254:	4b0b      	ldr	r3, [pc, #44]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000256:	220c      	movs	r2, #12
 8000258:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800025a:	4b0a      	ldr	r3, [pc, #40]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800025c:	2200      	movs	r2, #0
 800025e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000260:	4b08      	ldr	r3, [pc, #32]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000262:	2200      	movs	r2, #0
 8000264:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000266:	4807      	ldr	r0, [pc, #28]	; (8000284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8000268:	f003 fa38 	bl	80036dc <HAL_UART_Init>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	bf14      	ite	ne
 8000272:	2301      	movne	r3, #1
 8000274:	2300      	moveq	r3, #0
 8000276:	b2db      	uxtb	r3, r3
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 800027c:	f000 f876 	bl	800036c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000090 	.word	0x20000090
 8000288:	40013800 	.word	0x40013800

0800028c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000292:	4b10      	ldr	r3, [pc, #64]	; (80002d4 <_ZL11MX_DMA_Initv+0x48>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	4a0f      	ldr	r2, [pc, #60]	; (80002d4 <_ZL11MX_DMA_Initv+0x48>)
 8000298:	f043 0301 	orr.w	r3, r3, #1
 800029c:	6153      	str	r3, [r2, #20]
 800029e:	4b0d      	ldr	r3, [pc, #52]	; (80002d4 <_ZL11MX_DMA_Initv+0x48>)
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	f003 0301 	and.w	r3, r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2100      	movs	r1, #0
 80002ae:	200e      	movs	r0, #14
 80002b0:	f002 f975 	bl	800259e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80002b4:	200e      	movs	r0, #14
 80002b6:	f002 f98e 	bl	80025d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80002ba:	2200      	movs	r2, #0
 80002bc:	2100      	movs	r1, #0
 80002be:	200f      	movs	r0, #15
 80002c0:	f002 f96d 	bl	800259e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80002c4:	200f      	movs	r0, #15
 80002c6:	f002 f986 	bl	80025d6 <HAL_NVIC_EnableIRQ>

}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40021000 	.word	0x40021000

080002d8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b088      	sub	sp, #32
 80002dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	f107 0310 	add.w	r3, r7, #16
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ec:	4b1d      	ldr	r3, [pc, #116]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	4a1c      	ldr	r2, [pc, #112]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 80002f2:	f043 0320 	orr.w	r3, r3, #32
 80002f6:	6193      	str	r3, [r2, #24]
 80002f8:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	f003 0320 	and.w	r3, r3, #32
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000304:	4b17      	ldr	r3, [pc, #92]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a16      	ldr	r2, [pc, #88]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 800030a:	f043 0308 	orr.w	r3, r3, #8
 800030e:	6193      	str	r3, [r2, #24]
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	f003 0308 	and.w	r3, r3, #8
 8000318:	60bb      	str	r3, [r7, #8]
 800031a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800031c:	4b11      	ldr	r3, [pc, #68]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	4a10      	ldr	r2, [pc, #64]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 8000322:	f043 0304 	orr.w	r3, r3, #4
 8000326:	6193      	str	r3, [r2, #24]
 8000328:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <_ZL12MX_GPIO_Initv+0x8c>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	f003 0304 	and.w	r3, r3, #4
 8000330:	607b      	str	r3, [r7, #4]
 8000332:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2102      	movs	r1, #2
 8000338:	480b      	ldr	r0, [pc, #44]	; (8000368 <_ZL12MX_GPIO_Initv+0x90>)
 800033a:	f002 fd8d 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800033e:	2302      	movs	r3, #2
 8000340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2302      	movs	r3, #2
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	4804      	ldr	r0, [pc, #16]	; (8000368 <_ZL12MX_GPIO_Initv+0x90>)
 8000356:	f002 fbfb 	bl	8002b50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800035a:	bf00      	nop
 800035c:	3720      	adds	r7, #32
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000
 8000368:	40010c00 	.word	0x40010c00

0800036c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	e7fe      	b.n	8000374 <Error_Handler+0x8>

08000376 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8000376:	b480      	push	{r7}
 8000378:	b083      	sub	sp, #12
 800037a:	af00      	add	r7, sp, #0
 800037c:	6078      	str	r0, [r7, #4]
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	2200      	movs	r2, #0
 8000388:	605a      	str	r2, [r3, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4618      	mov	r0, r3
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	bc80      	pop	{r7}
 8000394:	4770      	bx	lr
	...

08000398 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	4a04      	ldr	r2, [pc, #16]	; (80003b4 <_ZN3ros3MsgC1Ev+0x1c>)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4618      	mov	r0, r3
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bc80      	pop	{r7}
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	08004c7c 	.word	0x08004c7c

080003b8 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
      data()
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ffe8 	bl	8000398 <_ZN3ros3MsgC1Ev>
 80003c8:	4a06      	ldr	r2, [pc, #24]	; (80003e4 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	3304      	adds	r3, #4
 80003d2:	4618      	mov	r0, r3
 80003d4:	f7ff ffcf 	bl	8000376 <_ZN3ros4TimeC1Ev>
    {
    }
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4618      	mov	r0, r3
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	08004c64 	.word	0x08004c64

080003e8 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80003e8:	b480      	push	{r7}
 80003ea:	b085      	sub	sp, #20
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80003f2:	2300      	movs	r3, #0
 80003f4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	6859      	ldr	r1, [r3, #4]
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	683a      	ldr	r2, [r7, #0]
 80003fe:	4413      	add	r3, r2
 8000400:	b2ca      	uxtb	r2, r1
 8000402:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	0a19      	lsrs	r1, r3, #8
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	3301      	adds	r3, #1
 800040e:	683a      	ldr	r2, [r7, #0]
 8000410:	4413      	add	r3, r2
 8000412:	b2ca      	uxtb	r2, r1
 8000414:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	0c19      	lsrs	r1, r3, #16
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	3302      	adds	r3, #2
 8000420:	683a      	ldr	r2, [r7, #0]
 8000422:	4413      	add	r3, r2
 8000424:	b2ca      	uxtb	r2, r1
 8000426:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	0e19      	lsrs	r1, r3, #24
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	3303      	adds	r3, #3
 8000432:	683a      	ldr	r2, [r7, #0]
 8000434:	4413      	add	r3, r2
 8000436:	b2ca      	uxtb	r2, r1
 8000438:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	3304      	adds	r3, #4
 800043e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	6899      	ldr	r1, [r3, #8]
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	683a      	ldr	r2, [r7, #0]
 8000448:	4413      	add	r3, r2
 800044a:	b2ca      	uxtb	r2, r1
 800044c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	689b      	ldr	r3, [r3, #8]
 8000452:	0a19      	lsrs	r1, r3, #8
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	3301      	adds	r3, #1
 8000458:	683a      	ldr	r2, [r7, #0]
 800045a:	4413      	add	r3, r2
 800045c:	b2ca      	uxtb	r2, r1
 800045e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	0c19      	lsrs	r1, r3, #16
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	3302      	adds	r3, #2
 800046a:	683a      	ldr	r2, [r7, #0]
 800046c:	4413      	add	r3, r2
 800046e:	b2ca      	uxtb	r2, r1
 8000470:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	0e19      	lsrs	r1, r3, #24
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	3303      	adds	r3, #3
 800047c:	683a      	ldr	r2, [r7, #0]
 800047e:	4413      	add	r3, r2
 8000480:	b2ca      	uxtb	r2, r1
 8000482:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	3304      	adds	r3, #4
 8000488:	60fb      	str	r3, [r7, #12]
      return offset;
 800048a:	68fb      	ldr	r3, [r7, #12]
    }
 800048c:	4618      	mov	r0, r3
 800048e:	3714      	adds	r7, #20
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8000496:	b480      	push	{r7}
 8000498:	b085      	sub	sp, #20
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
 800049e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	683a      	ldr	r2, [r7, #0]
 80004a8:	4413      	add	r3, r2
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	461a      	mov	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	685a      	ldr	r2, [r3, #4]
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	3301      	adds	r3, #1
 80004ba:	6839      	ldr	r1, [r7, #0]
 80004bc:	440b      	add	r3, r1
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	021b      	lsls	r3, r3, #8
 80004c2:	431a      	orrs	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	685a      	ldr	r2, [r3, #4]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	3302      	adds	r3, #2
 80004d0:	6839      	ldr	r1, [r7, #0]
 80004d2:	440b      	add	r3, r1
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	041b      	lsls	r3, r3, #16
 80004d8:	431a      	orrs	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	685a      	ldr	r2, [r3, #4]
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	3303      	adds	r3, #3
 80004e6:	6839      	ldr	r1, [r7, #0]
 80004e8:	440b      	add	r3, r1
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	061b      	lsls	r3, r3, #24
 80004ee:	431a      	orrs	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	3304      	adds	r3, #4
 80004f8:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	683a      	ldr	r2, [r7, #0]
 80004fe:	4413      	add	r3, r2
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	461a      	mov	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	689a      	ldr	r2, [r3, #8]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	3301      	adds	r3, #1
 8000510:	6839      	ldr	r1, [r7, #0]
 8000512:	440b      	add	r3, r1
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	021b      	lsls	r3, r3, #8
 8000518:	431a      	orrs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	689a      	ldr	r2, [r3, #8]
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	3302      	adds	r3, #2
 8000526:	6839      	ldr	r1, [r7, #0]
 8000528:	440b      	add	r3, r1
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	041b      	lsls	r3, r3, #16
 800052e:	431a      	orrs	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	689a      	ldr	r2, [r3, #8]
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	3303      	adds	r3, #3
 800053c:	6839      	ldr	r1, [r7, #0]
 800053e:	440b      	add	r3, r1
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	061b      	lsls	r3, r3, #24
 8000544:	431a      	orrs	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	3304      	adds	r3, #4
 800054e:	60fb      	str	r3, [r7, #12]
     return offset;
 8000550:	68fb      	ldr	r3, [r7, #12]
    }
 8000552:	4618      	mov	r0, r3
 8000554:	3714      	adds	r7, #20
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr

0800055c <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	4b02      	ldr	r3, [pc, #8]	; (8000570 <_ZN8std_msgs4Time7getTypeEv+0x14>)
 8000566:	4618      	mov	r0, r3
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr
 8000570:	08004a6c 	.word	0x08004a6c

08000574 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	4b02      	ldr	r3, [pc, #8]	; (8000588 <_ZN8std_msgs4Time6getMD5Ev+0x14>)
 800057e:	4618      	mov	r0, r3
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	08004a7c 	.word	0x08004a7c

0800058c <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fefe 	bl	8000398 <_ZN3ros3MsgC1Ev>
 800059c:	4a0b      	ldr	r2, [pc, #44]	; (80005cc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2200      	movs	r2, #0
 80005a6:	809a      	strh	r2, [r3, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4a09      	ldr	r2, [pc, #36]	; (80005d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4a06      	ldr	r2, [pc, #24]	; (80005d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80005b8:	611a      	str	r2, [r3, #16]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2200      	movs	r2, #0
 80005be:	615a      	str	r2, [r3, #20]
    {
    }
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	08004c4c 	.word	0x08004c4c
 80005d0:	08004aa0 	.word	0x08004aa0

080005d4 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80005de:	2300      	movs	r3, #0
 80005e0:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	8899      	ldrh	r1, [r3, #4]
 80005e6:	69fb      	ldr	r3, [r7, #28]
 80005e8:	683a      	ldr	r2, [r7, #0]
 80005ea:	4413      	add	r3, r2
 80005ec:	b2ca      	uxtb	r2, r1
 80005ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	889b      	ldrh	r3, [r3, #4]
 80005f4:	0a1b      	lsrs	r3, r3, #8
 80005f6:	b299      	uxth	r1, r3
 80005f8:	69fb      	ldr	r3, [r7, #28]
 80005fa:	3301      	adds	r3, #1
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	4413      	add	r3, r2
 8000600:	b2ca      	uxtb	r2, r1
 8000602:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	3302      	adds	r3, #2
 8000608:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fd9c 	bl	800014c <strlen>
 8000614:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	683a      	ldr	r2, [r7, #0]
 800061a:	4413      	add	r3, r2
 800061c:	69b9      	ldr	r1, [r7, #24]
 800061e:	4618      	mov	r0, r3
 8000620:	f000 ff9c 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	3304      	adds	r3, #4
 8000628:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	683a      	ldr	r2, [r7, #0]
 800062e:	18d0      	adds	r0, r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	69ba      	ldr	r2, [r7, #24]
 8000636:	4619      	mov	r1, r3
 8000638:	f004 f878 	bl	800472c <memcpy>
      offset += length_topic_name;
 800063c:	69fa      	ldr	r2, [r7, #28]
 800063e:	69bb      	ldr	r3, [r7, #24]
 8000640:	4413      	add	r3, r2
 8000642:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fd7f 	bl	800014c <strlen>
 800064e:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	683a      	ldr	r2, [r7, #0]
 8000654:	4413      	add	r3, r2
 8000656:	6979      	ldr	r1, [r7, #20]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 ff7f 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800065e:	69fb      	ldr	r3, [r7, #28]
 8000660:	3304      	adds	r3, #4
 8000662:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	18d0      	adds	r0, r2, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	697a      	ldr	r2, [r7, #20]
 8000670:	4619      	mov	r1, r3
 8000672:	f004 f85b 	bl	800472c <memcpy>
      offset += length_message_type;
 8000676:	69fa      	ldr	r2, [r7, #28]
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	4413      	add	r3, r2
 800067c:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	691b      	ldr	r3, [r3, #16]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fd62 	bl	800014c <strlen>
 8000688:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	683a      	ldr	r2, [r7, #0]
 800068e:	4413      	add	r3, r2
 8000690:	6939      	ldr	r1, [r7, #16]
 8000692:	4618      	mov	r0, r3
 8000694:	f000 ff62 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	3304      	adds	r3, #4
 800069c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	683a      	ldr	r2, [r7, #0]
 80006a2:	18d0      	adds	r0, r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	693a      	ldr	r2, [r7, #16]
 80006aa:	4619      	mov	r1, r3
 80006ac:	f004 f83e 	bl	800472c <memcpy>
      offset += length_md5sum;
 80006b0:	69fa      	ldr	r2, [r7, #28]
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	4413      	add	r3, r2
 80006b6:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80006be:	68f9      	ldr	r1, [r7, #12]
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	683a      	ldr	r2, [r7, #0]
 80006c4:	4413      	add	r3, r2
 80006c6:	b2ca      	uxtb	r2, r1
 80006c8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	0a19      	lsrs	r1, r3, #8
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	3301      	adds	r3, #1
 80006d2:	683a      	ldr	r2, [r7, #0]
 80006d4:	4413      	add	r3, r2
 80006d6:	b2ca      	uxtb	r2, r1
 80006d8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	0c19      	lsrs	r1, r3, #16
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3302      	adds	r3, #2
 80006e2:	683a      	ldr	r2, [r7, #0]
 80006e4:	4413      	add	r3, r2
 80006e6:	b2ca      	uxtb	r2, r1
 80006e8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	0e19      	lsrs	r1, r3, #24
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	3303      	adds	r3, #3
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	4413      	add	r3, r2
 80006f6:	b2ca      	uxtb	r2, r1
 80006f8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3304      	adds	r3, #4
 80006fe:	61fb      	str	r3, [r7, #28]
      return offset;
 8000700:	69fb      	ldr	r3, [r7, #28]
    }
 8000702:	4618      	mov	r0, r3
 8000704:	3720      	adds	r7, #32
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800070a:	b580      	push	{r7, lr}
 800070c:	b08a      	sub	sp, #40	; 0x28
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
 8000712:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	683a      	ldr	r2, [r7, #0]
 800071c:	4413      	add	r3, r2
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b29a      	uxth	r2, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	889b      	ldrh	r3, [r3, #4]
 800072a:	b21a      	sxth	r2, r3
 800072c:	69bb      	ldr	r3, [r7, #24]
 800072e:	3301      	adds	r3, #1
 8000730:	6839      	ldr	r1, [r7, #0]
 8000732:	440b      	add	r3, r1
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b21b      	sxth	r3, r3
 800073a:	4313      	orrs	r3, r2
 800073c:	b21b      	sxth	r3, r3
 800073e:	b29a      	uxth	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8000744:	69bb      	ldr	r3, [r7, #24]
 8000746:	3302      	adds	r3, #2
 8000748:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	683a      	ldr	r2, [r7, #0]
 800074e:	441a      	add	r2, r3
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4611      	mov	r1, r2
 8000756:	4618      	mov	r0, r3
 8000758:	f000 ff1d 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	3304      	adds	r3, #4
 8000760:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000762:	69bb      	ldr	r3, [r7, #24]
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
 8000766:	69ba      	ldr	r2, [r7, #24]
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	4413      	add	r3, r2
 800076c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800076e:	429a      	cmp	r2, r3
 8000770:	d20c      	bcs.n	800078c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8000772:	683a      	ldr	r2, [r7, #0]
 8000774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000776:	441a      	add	r2, r3
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	3b01      	subs	r3, #1
 800077c:	6839      	ldr	r1, [r7, #0]
 800077e:	440b      	add	r3, r1
 8000780:	7812      	ldrb	r2, [r2, #0]
 8000782:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000786:	3301      	adds	r3, #1
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
 800078a:	e7ec      	b.n	8000766 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 800078c:	69ba      	ldr	r2, [r7, #24]
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	4413      	add	r3, r2
 8000792:	3b01      	subs	r3, #1
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	4413      	add	r3, r2
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 800079c:	69bb      	ldr	r3, [r7, #24]
 800079e:	3b01      	subs	r3, #1
 80007a0:	683a      	ldr	r2, [r7, #0]
 80007a2:	441a      	add	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80007a8:	69ba      	ldr	r2, [r7, #24]
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	4413      	add	r3, r2
 80007ae:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	441a      	add	r2, r3
 80007b6:	f107 0310 	add.w	r3, r7, #16
 80007ba:	4611      	mov	r1, r2
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 feea 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80007c2:	69bb      	ldr	r3, [r7, #24]
 80007c4:	3304      	adds	r3, #4
 80007c6:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80007c8:	69bb      	ldr	r3, [r7, #24]
 80007ca:	623b      	str	r3, [r7, #32]
 80007cc:	69ba      	ldr	r2, [r7, #24]
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	4413      	add	r3, r2
 80007d2:	6a3a      	ldr	r2, [r7, #32]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d20c      	bcs.n	80007f2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 80007d8:	683a      	ldr	r2, [r7, #0]
 80007da:	6a3b      	ldr	r3, [r7, #32]
 80007dc:	441a      	add	r2, r3
 80007de:	6a3b      	ldr	r3, [r7, #32]
 80007e0:	3b01      	subs	r3, #1
 80007e2:	6839      	ldr	r1, [r7, #0]
 80007e4:	440b      	add	r3, r1
 80007e6:	7812      	ldrb	r2, [r2, #0]
 80007e8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80007ea:	6a3b      	ldr	r3, [r7, #32]
 80007ec:	3301      	adds	r3, #1
 80007ee:	623b      	str	r3, [r7, #32]
 80007f0:	e7ec      	b.n	80007cc <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80007f2:	69ba      	ldr	r2, [r7, #24]
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	4413      	add	r3, r2
 80007f8:	3b01      	subs	r3, #1
 80007fa:	683a      	ldr	r2, [r7, #0]
 80007fc:	4413      	add	r3, r2
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	3b01      	subs	r3, #1
 8000806:	683a      	ldr	r2, [r7, #0]
 8000808:	441a      	add	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800080e:	69ba      	ldr	r2, [r7, #24]
 8000810:	693b      	ldr	r3, [r7, #16]
 8000812:	4413      	add	r3, r2
 8000814:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8000816:	69bb      	ldr	r3, [r7, #24]
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	441a      	add	r2, r3
 800081c:	f107 030c 	add.w	r3, r7, #12
 8000820:	4611      	mov	r1, r2
 8000822:	4618      	mov	r0, r3
 8000824:	f000 feb7 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000828:	69bb      	ldr	r3, [r7, #24]
 800082a:	3304      	adds	r3, #4
 800082c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800082e:	69bb      	ldr	r3, [r7, #24]
 8000830:	61fb      	str	r3, [r7, #28]
 8000832:	69ba      	ldr	r2, [r7, #24]
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	4413      	add	r3, r2
 8000838:	69fa      	ldr	r2, [r7, #28]
 800083a:	429a      	cmp	r2, r3
 800083c:	d20c      	bcs.n	8000858 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 800083e:	683a      	ldr	r2, [r7, #0]
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	441a      	add	r2, r3
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	3b01      	subs	r3, #1
 8000848:	6839      	ldr	r1, [r7, #0]
 800084a:	440b      	add	r3, r1
 800084c:	7812      	ldrb	r2, [r2, #0]
 800084e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	3301      	adds	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
 8000856:	e7ec      	b.n	8000832 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8000858:	69ba      	ldr	r2, [r7, #24]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	4413      	add	r3, r2
 800085e:	3b01      	subs	r3, #1
 8000860:	683a      	ldr	r2, [r7, #0]
 8000862:	4413      	add	r3, r2
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	3b01      	subs	r3, #1
 800086c:	683a      	ldr	r2, [r7, #0]
 800086e:	441a      	add	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8000874:	69ba      	ldr	r2, [r7, #24]
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	4413      	add	r3, r2
 800087a:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	69ba      	ldr	r2, [r7, #24]
 8000884:	6839      	ldr	r1, [r7, #0]
 8000886:	440a      	add	r2, r1
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	4313      	orrs	r3, r2
 800088c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800088e:	68ba      	ldr	r2, [r7, #8]
 8000890:	69bb      	ldr	r3, [r7, #24]
 8000892:	3301      	adds	r3, #1
 8000894:	6839      	ldr	r1, [r7, #0]
 8000896:	440b      	add	r3, r1
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	021b      	lsls	r3, r3, #8
 800089c:	4313      	orrs	r3, r2
 800089e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80008a0:	68ba      	ldr	r2, [r7, #8]
 80008a2:	69bb      	ldr	r3, [r7, #24]
 80008a4:	3302      	adds	r3, #2
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	440b      	add	r3, r1
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	041b      	lsls	r3, r3, #16
 80008ae:	4313      	orrs	r3, r2
 80008b0:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	69bb      	ldr	r3, [r7, #24]
 80008b6:	3303      	adds	r3, #3
 80008b8:	6839      	ldr	r1, [r7, #0]
 80008ba:	440b      	add	r3, r1
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	061b      	lsls	r3, r3, #24
 80008c0:	4313      	orrs	r3, r2
 80008c2:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80008c4:	68ba      	ldr	r2, [r7, #8]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80008ca:	69bb      	ldr	r3, [r7, #24]
 80008cc:	3304      	adds	r3, #4
 80008ce:	61bb      	str	r3, [r7, #24]
     return offset;
 80008d0:	69bb      	ldr	r3, [r7, #24]
    }
 80008d2:	4618      	mov	r0, r3
 80008d4:	3728      	adds	r7, #40	; 0x28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
	...

080008dc <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	4b02      	ldr	r3, [pc, #8]	; (80008f0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x14>)
 80008e6:	4618      	mov	r0, r3
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr
 80008f0:	08004aa4 	.word	0x08004aa4

080008f4 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	4b02      	ldr	r3, [pc, #8]	; (8000908 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x14>)
 80008fe:	4618      	mov	r0, r3
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	08004ac0 	.word	0x08004ac0

0800090c <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff fd3e 	bl	8000398 <_ZN3ros3MsgC1Ev>
 800091c:	4a06      	ldr	r2, [pc, #24]	; (8000938 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2200      	movs	r2, #0
 8000926:	711a      	strb	r2, [r3, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a04      	ldr	r2, [pc, #16]	; (800093c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800092c:	609a      	str	r2, [r3, #8]
    {
    }
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4618      	mov	r0, r3
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	08004c34 	.word	0x08004c34
 800093c:	08004aa0 	.word	0x08004aa0

08000940 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	683a      	ldr	r2, [r7, #0]
 8000952:	4413      	add	r3, r2
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	7912      	ldrb	r2, [r2, #4]
 8000958:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	3301      	adds	r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fbf1 	bl	800014c <strlen>
 800096a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	683a      	ldr	r2, [r7, #0]
 8000970:	4413      	add	r3, r2
 8000972:	68b9      	ldr	r1, [r7, #8]
 8000974:	4618      	mov	r0, r3
 8000976:	f000 fdf1 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3304      	adds	r3, #4
 800097e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	683a      	ldr	r2, [r7, #0]
 8000984:	18d0      	adds	r0, r2, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	4619      	mov	r1, r3
 800098e:	f003 fecd 	bl	800472c <memcpy>
      offset += length_msg;
 8000992:	68fa      	ldr	r2, [r7, #12]
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	4413      	add	r3, r2
 8000998:	60fb      	str	r3, [r7, #12]
      return offset;
 800099a:	68fb      	ldr	r3, [r7, #12]
    }
 800099c:	4618      	mov	r0, r3
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	4413      	add	r3, r2
 80009b8:	781a      	ldrb	r2, [r3, #0]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	3301      	adds	r3, #1
 80009c2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	683a      	ldr	r2, [r7, #0]
 80009c8:	441a      	add	r2, r3
 80009ca:	f107 030c 	add.w	r3, r7, #12
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 fde0 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80009d6:	693b      	ldr	r3, [r7, #16]
 80009d8:	3304      	adds	r3, #4
 80009da:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	4413      	add	r3, r2
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d20c      	bcs.n	8000a06 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 80009ec:	683a      	ldr	r2, [r7, #0]
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	441a      	add	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	3b01      	subs	r3, #1
 80009f6:	6839      	ldr	r1, [r7, #0]
 80009f8:	440b      	add	r3, r1
 80009fa:	7812      	ldrb	r2, [r2, #0]
 80009fc:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e7ec      	b.n	80009e0 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	683a      	ldr	r2, [r7, #0]
 8000a10:	4413      	add	r3, r2
 8000a12:	2200      	movs	r2, #0
 8000a14:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	683a      	ldr	r2, [r7, #0]
 8000a1c:	441a      	add	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	4413      	add	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]
     return offset;
 8000a2a:	693b      	ldr	r3, [r7, #16]
    }
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	4b02      	ldr	r3, [pc, #8]	; (8000a48 <_ZN14rosserial_msgs3Log7getTypeEv+0x14>)
 8000a3e:	4618      	mov	r0, r3
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	08004ae4 	.word	0x08004ae4

08000a4c <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <_ZN14rosserial_msgs3Log6getMD5Ev+0x14>)
 8000a56:	4618      	mov	r0, r3
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr
 8000a60:	08004af8 	.word	0x08004af8

08000a64 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fc92 	bl	8000398 <_ZN3ros3MsgC1Ev>
 8000a74:	4a11      	ldr	r2, [pc, #68]	; (8000abc <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	605a      	str	r2, [r3, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2200      	movs	r2, #0
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f04f 0200 	mov.w	r2, #0
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	621a      	str	r2, [r3, #32]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	08004c1c 	.word	0x08004c1c

08000ac0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	; 0x28
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6859      	ldr	r1, [r3, #4]
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	b2ca      	uxtb	r2, r1
 8000ada:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	0a19      	lsrs	r1, r3, #8
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	4413      	add	r3, r2
 8000aea:	b2ca      	uxtb	r2, r1
 8000aec:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	0c19      	lsrs	r1, r3, #16
 8000af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af6:	3302      	adds	r3, #2
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	4413      	add	r3, r2
 8000afc:	b2ca      	uxtb	r2, r1
 8000afe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	0e19      	lsrs	r1, r3, #24
 8000b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b08:	3303      	adds	r3, #3
 8000b0a:	683a      	ldr	r2, [r7, #0]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b2ca      	uxtb	r2, r1
 8000b10:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	3304      	adds	r3, #4
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	6a3a      	ldr	r2, [r7, #32]
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d22b      	bcs.n	8000b7e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	68da      	ldr	r2, [r3, #12]
 8000b2a:	6a3b      	ldr	r3, [r7, #32]
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8000b34:	6939      	ldr	r1, [r7, #16]
 8000b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b38:	683a      	ldr	r2, [r7, #0]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	b2ca      	uxtb	r2, r1
 8000b3e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	0a19      	lsrs	r1, r3, #8
 8000b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b46:	3301      	adds	r3, #1
 8000b48:	683a      	ldr	r2, [r7, #0]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	b2ca      	uxtb	r2, r1
 8000b4e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	0c19      	lsrs	r1, r3, #16
 8000b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b56:	3302      	adds	r3, #2
 8000b58:	683a      	ldr	r2, [r7, #0]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	b2ca      	uxtb	r2, r1
 8000b5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	0e19      	lsrs	r1, r3, #24
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	3303      	adds	r3, #3
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	b2ca      	uxtb	r2, r1
 8000b6e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8000b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b72:	3304      	adds	r3, #4
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000b76:	6a3b      	ldr	r3, [r7, #32]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	623b      	str	r3, [r7, #32]
 8000b7c:	e7ce      	b.n	8000b1c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6919      	ldr	r1, [r3, #16]
 8000b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	4413      	add	r3, r2
 8000b88:	b2ca      	uxtb	r2, r1
 8000b8a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	691b      	ldr	r3, [r3, #16]
 8000b90:	0a19      	lsrs	r1, r3, #8
 8000b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b94:	3301      	adds	r3, #1
 8000b96:	683a      	ldr	r2, [r7, #0]
 8000b98:	4413      	add	r3, r2
 8000b9a:	b2ca      	uxtb	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	691b      	ldr	r3, [r3, #16]
 8000ba2:	0c19      	lsrs	r1, r3, #16
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba6:	3302      	adds	r3, #2
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	b2ca      	uxtb	r2, r1
 8000bae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	0e19      	lsrs	r1, r3, #24
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb8:	3303      	adds	r3, #3
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	b2ca      	uxtb	r2, r1
 8000bc0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	69fa      	ldr	r2, [r7, #28]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d22b      	bcs.n	8000c2e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	699a      	ldr	r2, [r3, #24]
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8000be4:	68f9      	ldr	r1, [r7, #12]
 8000be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be8:	683a      	ldr	r2, [r7, #0]
 8000bea:	4413      	add	r3, r2
 8000bec:	b2ca      	uxtb	r2, r1
 8000bee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	0a19      	lsrs	r1, r3, #8
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	683a      	ldr	r2, [r7, #0]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	b2ca      	uxtb	r2, r1
 8000bfe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	0c19      	lsrs	r1, r3, #16
 8000c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c06:	3302      	adds	r3, #2
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b2ca      	uxtb	r2, r1
 8000c0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	0e19      	lsrs	r1, r3, #24
 8000c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c16:	3303      	adds	r3, #3
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	b2ca      	uxtb	r2, r1
 8000c1e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8000c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c22:	3304      	adds	r3, #4
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	61fb      	str	r3, [r7, #28]
 8000c2c:	e7ce      	b.n	8000bcc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	69d9      	ldr	r1, [r3, #28]
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	b2ca      	uxtb	r2, r1
 8000c3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	0a19      	lsrs	r1, r3, #8
 8000c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c44:	3301      	adds	r3, #1
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	4413      	add	r3, r2
 8000c4a:	b2ca      	uxtb	r2, r1
 8000c4c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	0c19      	lsrs	r1, r3, #16
 8000c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c56:	3302      	adds	r3, #2
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	b2ca      	uxtb	r2, r1
 8000c5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	69db      	ldr	r3, [r3, #28]
 8000c64:	0e19      	lsrs	r1, r3, #24
 8000c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c68:	3303      	adds	r3, #3
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	b2ca      	uxtb	r2, r1
 8000c70:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8000c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c74:	3304      	adds	r3, #4
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	69db      	ldr	r3, [r3, #28]
 8000c80:	69ba      	ldr	r2, [r7, #24]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d228      	bcs.n	8000cd8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fa5a 	bl	800014c <strlen>
 8000c98:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	6979      	ldr	r1, [r7, #20]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fc5a 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000caa:	3304      	adds	r3, #4
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8000cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	18d0      	adds	r0, r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4413      	add	r3, r2
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	697a      	ldr	r2, [r7, #20]
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f003 fd32 	bl	800472c <memcpy>
      offset += length_stringsi;
 8000cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	4413      	add	r3, r2
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	61bb      	str	r3, [r7, #24]
 8000cd6:	e7d1      	b.n	8000c7c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8000cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3728      	adds	r7, #40	; 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b08e      	sub	sp, #56	; 0x38
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	683a      	ldr	r2, [r7, #0]
 8000d00:	4413      	add	r3, r2
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	021b      	lsls	r3, r3, #8
 8000d06:	6a3a      	ldr	r2, [r7, #32]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d0e:	3302      	adds	r3, #2
 8000d10:	683a      	ldr	r2, [r7, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	041b      	lsls	r3, r3, #16
 8000d18:	6a3a      	ldr	r2, [r7, #32]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d20:	3303      	adds	r3, #3
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	4413      	add	r3, r2
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	061b      	lsls	r3, r3, #24
 8000d2a:	6a3a      	ldr	r2, [r7, #32]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8000d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d32:	3304      	adds	r3, #4
 8000d34:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	6a3a      	ldr	r2, [r7, #32]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d90a      	bls.n	8000d56 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	6a3b      	ldr	r3, [r7, #32]
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4610      	mov	r0, r2
 8000d4c:	f003 fd04 	bl	8004758 <realloc>
 8000d50:	4602      	mov	r2, r0
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6a3a      	ldr	r2, [r7, #32]
 8000d5a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	633b      	str	r3, [r7, #48]	; 0x30
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d236      	bcs.n	8000dd8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000d72:	6839      	ldr	r1, [r7, #0]
 8000d74:	440a      	add	r2, r1
 8000d76:	7812      	ldrb	r2, [r2, #0]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000d7c:	697a      	ldr	r2, [r7, #20]
 8000d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d80:	3301      	adds	r3, #1
 8000d82:	6839      	ldr	r1, [r7, #0]
 8000d84:	440b      	add	r3, r1
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	021b      	lsls	r3, r3, #8
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d92:	3302      	adds	r3, #2
 8000d94:	6839      	ldr	r1, [r7, #0]
 8000d96:	440b      	add	r3, r1
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	041b      	lsls	r3, r3, #16
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000da0:	697a      	ldr	r2, [r7, #20]
 8000da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000da4:	3303      	adds	r3, #3
 8000da6:	6839      	ldr	r1, [r7, #0]
 8000da8:	440b      	add	r3, r1
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	061b      	lsls	r3, r3, #24
 8000dae:	4313      	orrs	r3, r2
 8000db0:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8000db2:	697a      	ldr	r2, [r7, #20]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8000db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dba:	3304      	adds	r3, #4
 8000dbc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	68da      	ldr	r2, [r3, #12]
 8000dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	3208      	adds	r2, #8
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8000dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8000dd6:	e7c3      	b.n	8000d60 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de4:	3301      	adds	r3, #1
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	4413      	add	r3, r2
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	69fa      	ldr	r2, [r7, #28]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000df6:	3302      	adds	r3, #2
 8000df8:	683a      	ldr	r2, [r7, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	041b      	lsls	r3, r3, #16
 8000e00:	69fa      	ldr	r2, [r7, #28]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e08:	3303      	adds	r3, #3
 8000e0a:	683a      	ldr	r2, [r7, #0]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	061b      	lsls	r3, r3, #24
 8000e12:	69fa      	ldr	r2, [r7, #28]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8000e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e1a:	3304      	adds	r3, #4
 8000e1c:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	691b      	ldr	r3, [r3, #16]
 8000e22:	69fa      	ldr	r2, [r7, #28]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d90a      	bls.n	8000e3e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	699a      	ldr	r2, [r3, #24]
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	4619      	mov	r1, r3
 8000e32:	4610      	mov	r0, r2
 8000e34:	f003 fc90 	bl	8004758 <realloc>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69fa      	ldr	r2, [r7, #28]
 8000e42:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	691b      	ldr	r3, [r3, #16]
 8000e4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d236      	bcs.n	8000ec0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e5a:	6839      	ldr	r1, [r7, #0]
 8000e5c:	440a      	add	r2, r1
 8000e5e:	7812      	ldrb	r2, [r2, #0]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e68:	3301      	adds	r3, #1
 8000e6a:	6839      	ldr	r1, [r7, #0]
 8000e6c:	440b      	add	r3, r1
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	021b      	lsls	r3, r3, #8
 8000e72:	4313      	orrs	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	6839      	ldr	r1, [r7, #0]
 8000e7e:	440b      	add	r3, r1
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	041b      	lsls	r3, r3, #16
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e8c:	3303      	adds	r3, #3
 8000e8e:	6839      	ldr	r1, [r7, #0]
 8000e90:	440b      	add	r3, r1
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	061b      	lsls	r3, r3, #24
 8000e96:	4313      	orrs	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8000ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea2:	3304      	adds	r3, #4
 8000ea4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	699a      	ldr	r2, [r3, #24]
 8000eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	4413      	add	r3, r2
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	3214      	adds	r2, #20
 8000eb4:	6812      	ldr	r2, [r2, #0]
 8000eb6:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8000eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eba:	3301      	adds	r3, #1
 8000ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ebe:	e7c3      	b.n	8000e48 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ec2:	683a      	ldr	r2, [r7, #0]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ecc:	3301      	adds	r3, #1
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	021b      	lsls	r3, r3, #8
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ede:	3302      	adds	r3, #2
 8000ee0:	683a      	ldr	r2, [r7, #0]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	041b      	lsls	r3, r3, #16
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ef0:	3303      	adds	r3, #3
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	061b      	lsls	r3, r3, #24
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8000f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f02:	3304      	adds	r3, #4
 8000f04:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d90a      	bls.n	8000f26 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	f003 fc1c 	bl	8004758 <realloc>
 8000f20:	4602      	mov	r2, r0
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d23f      	bcs.n	8000fba <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8000f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3c:	683a      	ldr	r2, [r7, #0]
 8000f3e:	441a      	add	r2, r3
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fb25 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f4e:	3304      	adds	r3, #4
 8000f50:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8000f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
 8000f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d20c      	bcs.n	8000f7c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f66:	441a      	add	r2, r3
 8000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	6839      	ldr	r1, [r7, #0]
 8000f6e:	440b      	add	r3, r1
 8000f70:	7812      	ldrb	r2, [r2, #0]
 8000f72:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	3301      	adds	r3, #1
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
 8000f7a:	e7ec      	b.n	8000f56 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8000f7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	4413      	add	r3, r2
 8000f82:	3b01      	subs	r3, #1
 8000f84:	683a      	ldr	r2, [r7, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8000f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	441a      	add	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8000f98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	3220      	adds	r2, #32
 8000fae:	6812      	ldr	r2, [r2, #0]
 8000fb0:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8000fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fb8:	e7ba      	b.n	8000f30 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8000fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3738      	adds	r7, #56	; 0x38
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	4b02      	ldr	r3, [pc, #8]	; (8000fd8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x14>)
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	08004bb8 	.word	0x08004bb8

08000fdc <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	4b02      	ldr	r3, [pc, #8]	; (8000ff0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x14>)
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	08004b1c 	.word	0x08004b1c

08000ff4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4618      	mov	r0, r3
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <_ZN3ros9Publisher15getEndpointTypeEv>:

  int publish(const Msg * msg)
  {
    return nh_->publish(id_, msg);
  };
  int getEndpointType()
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	691b      	ldr	r3, [r3, #16]
  }
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr

08001036 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800104c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
	...

0800105c <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
      huart(&huart1), rind(0), twind(0), tfind(0){
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a0a      	ldr	r2, [pc, #40]	; (8001090 <_ZN13STM32HardwareC1Ev+0x34>)
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2200      	movs	r2, #0
 8001076:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4618      	mov	r0, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000090 	.word	0x20000090

08001094 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 f804 	bl	80010aa <_ZN13STM32Hardware10reset_rbufEv>
    }
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6818      	ldr	r0, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3304      	adds	r3, #4
 80010ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010be:	4619      	mov	r1, r3
 80010c0:	f002 fbcc 	bl	800385c <HAL_UART_Receive_DMA>
    }
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <_ZN13STM32Hardware4readEv>:

    int read(){
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
      int c = -1;
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
 80010d8:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ffa8 	bl	8001036 <_ZN13STM32Hardware10getRdmaIndEv>
 80010e6:	4603      	mov	r3, r0
 80010e8:	429c      	cmp	r4, r3
 80010ea:	bf14      	ite	ne
 80010ec:	2301      	movne	r3, #1
 80010ee:	2300      	moveq	r3, #0
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d012      	beq.n	800111c <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80010fc:	1c59      	adds	r1, r3, #1
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	4413      	add	r3, r2
 8001108:	791b      	ldrb	r3, [r3, #4]
 800110a:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001112:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 800111c:	68fb      	ldr	r3, [r7, #12]
    }
 800111e:	4618      	mov	r0, r3
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bd90      	pop	{r4, r7, pc}
	...

08001128 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b20      	cmp	r3, #32
 800113c:	d108      	bne.n	8001150 <_ZN13STM32Hardware5flushEv+0x28>
 800113e:	4b33      	ldr	r3, [pc, #204]	; (800120c <_ZN13STM32Hardware5flushEv+0xe4>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	f083 0301 	eor.w	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <_ZN13STM32Hardware5flushEv+0x28>
 800114c:	2301      	movs	r3, #1
 800114e:	e000      	b.n	8001152 <_ZN13STM32Hardware5flushEv+0x2a>
 8001150:	2300      	movs	r3, #0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d056      	beq.n	8001204 <_ZN13STM32Hardware5flushEv+0xdc>
        mutex = true;
 8001156:	4b2d      	ldr	r3, [pc, #180]	; (800120c <_ZN13STM32Hardware5flushEv+0xe4>)
 8001158:	2201      	movs	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001168:	429a      	cmp	r2, r3
 800116a:	d048      	beq.n	80011fe <_ZN13STM32Hardware5flushEv+0xd6>
          uint16_t len = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	81fb      	strh	r3, [r7, #14]
		  if(tfind < twind){
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800117c:	429a      	cmp	r2, r3
 800117e:	d217      	bcs.n	80011b0 <_ZN13STM32Hardware5flushEv+0x88>
			len = twind - tfind;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001186:	b29a      	uxth	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800118e:	b29b      	uxth	r3, r3
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800119e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	4413      	add	r3, r2
 80011a6:	89fa      	ldrh	r2, [r7, #14]
 80011a8:	4619      	mov	r1, r3
 80011aa:	f002 fae7 	bl	800377c <HAL_UART_Transmit_DMA>
 80011ae:	e020      	b.n	80011f2 <_ZN13STM32Hardware5flushEv+0xca>
		  }else{
			len = tbuflen - tfind;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80011bc:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80011c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4413      	add	r3, r2
 80011d0:	89fa      	ldrh	r2, [r7, #14]
 80011d2:	4619      	mov	r1, r3
 80011d4:	f002 fad2 	bl	800377c <HAL_UART_Transmit_DMA>
			HAL_UART_Transmit_DMA(huart, &(tbuf[twind]), len);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80011e2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	89fa      	ldrh	r2, [r7, #14]
 80011ec:	4619      	mov	r1, r3
 80011ee:	f002 fac5 	bl	800377c <HAL_UART_Transmit_DMA>
		  }
          tfind = twind;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 80011fe:	4b03      	ldr	r3, [pc, #12]	; (800120c <_ZN13STM32Hardware5flushEv+0xe4>)
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]
      }
    }
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000160 	.word	0x20000160

08001210 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
      int n = length;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001226:	bfa8      	it	ge
 8001228:	f44f 7300 	movge.w	r3, #512	; 0x200
 800122c:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001234:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	4293      	cmp	r3, r2
 800123c:	bf28      	it	cs
 800123e:	4613      	movcs	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001248:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	4413      	add	r3, r2
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	4618      	mov	r0, r3
 8001256:	f003 fa69 	bl	800472c <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	4413      	add	r3, r2
 8001264:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	429a      	cmp	r2, r3
 8001274:	d00b      	beq.n	800128e <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f503 7002 	add.w	r0, r3, #520	; 0x208
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	18d1      	adds	r1, r2, r3
 8001282:	697a      	ldr	r2, [r7, #20]
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	461a      	mov	r2, r3
 800128a:	f003 fa4f 	bl	800472c <memcpy>
      }

      flush();
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f7ff ff4a 	bl	8001128 <_ZN13STM32Hardware5flushEv>
    }
 8001294:	bf00      	nop
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	f001 f876 	bl	8002394 <HAL_GetTick>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
      data("")
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f86a 	bl	8000398 <_ZN3ros3MsgC1Ev>
 80012c4:	4a05      	ldr	r2, [pc, #20]	; (80012dc <_ZN8std_msgs6StringC1Ev+0x28>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <_ZN8std_msgs6StringC1Ev+0x2c>)
 80012ce:	605a      	str	r2, [r3, #4]
    {
    }
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	08004bf0 	.word	0x08004bf0
 80012e0:	08004aa0 	.word	0x08004aa0

080012e4 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7fe ff28 	bl	800014c <strlen>
 80012fc:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	4413      	add	r3, r2
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	4618      	mov	r0, r3
 8001308:	f000 f928 	bl	800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	3304      	adds	r3, #4
 8001310:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	18d0      	adds	r0, r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	68ba      	ldr	r2, [r7, #8]
 800131e:	4619      	mov	r1, r3
 8001320:	f003 fa04 	bl	800472c <memcpy>
      offset += length_data;
 8001324:	68fa      	ldr	r2, [r7, #12]
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	4413      	add	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
      return offset;
 800132c:	68fb      	ldr	r3, [r7, #12]
    }
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	683a      	ldr	r2, [r7, #0]
 8001348:	441a      	add	r2, r3
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f920 	bl	8001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	3304      	adds	r3, #4
 800135a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4413      	add	r3, r2
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	429a      	cmp	r2, r3
 800136a:	d20c      	bcs.n	8001386 <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	441a      	add	r2, r3
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	3b01      	subs	r3, #1
 8001376:	6839      	ldr	r1, [r7, #0]
 8001378:	440b      	add	r3, r1
 800137a:	7812      	ldrb	r2, [r2, #0]
 800137c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e7ec      	b.n	8001360 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4413      	add	r3, r2
 800138c:	3b01      	subs	r3, #1
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	4413      	add	r3, r2
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	3b01      	subs	r3, #1
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	441a      	add	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	605a      	str	r2, [r3, #4]
      offset += length_data;
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
     return offset;
 80013aa:	693b      	ldr	r3, [r7, #16]
    }
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_ZN8std_msgs6String7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/String"; };
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <_ZN8std_msgs6String7getTypeEv+0x14>)
 80013be:	4618      	mov	r0, r3
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	08004b40 	.word	0x08004b40

080013cc <_ZN8std_msgs6String6getMD5Ev>:
    virtual const char * getMD5() override { return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	4b02      	ldr	r3, [pc, #8]	; (80013e0 <_ZN8std_msgs6String6getMD5Ev+0x14>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	08004b50 	.word	0x08004b50

080013e4 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	4a04      	ldr	r2, [pc, #16]	; (8001400 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	08004c08 	.word	0x08004c08

08001404 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ffe8 	bl	80013e4 <_ZN3ros15NodeHandleBase_C1Ev>
 8001414:	4a36      	ldr	r2, [pc, #216]	; (80014f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xec>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	3304      	adds	r3, #4
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff fe1c 	bl	800105c <_ZN13STM32HardwareC1Ev>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800144a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f003 f979 	bl	8004748 <memset>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f203 6324 	addw	r3, r3, #1572	; 0x624
 800145c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f003 f970 	bl	8004748 <memset>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f603 0324 	addw	r3, r3, #2084	; 0x824
 800146e:	2264      	movs	r2, #100	; 0x64
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f003 f968 	bl	8004748 <memset>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f603 0388 	addw	r3, r3, #2184	; 0x888
 800147e:	2264      	movs	r2, #100	; 0x64
 8001480:	2100      	movs	r1, #0
 8001482:	4618      	mov	r0, r3
 8001484:	f003 f960 	bl	8004748 <memset>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f603 1314 	addw	r3, r3, #2324	; 0x914
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fac0 	bl	8000a64 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	08004bdc 	.word	0x08004bdc

080014f4 <HAL_UART_TxCpltCallback>:

std_msgs::String str_msg;
ros::Publisher chatter("chatter", &str_msg);
char hello[] = "Hello from Gia STM32!";

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 80014fc:	4805      	ldr	r0, [pc, #20]	; (8001514 <HAL_UART_TxCpltCallback+0x20>)
 80014fe:	f000 f86e 	bl	80015de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8001502:	4603      	mov	r3, r0
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fe0f 	bl	8001128 <_ZN13STM32Hardware5flushEv>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000164 	.word	0x20000164

08001518 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <HAL_UART_RxCpltCallback+0x20>)
 8001522:	f000 f85c 	bl	80015de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8001526:	4603      	mov	r3, r0
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fdbe 	bl	80010aa <_ZN13STM32Hardware10reset_rbufEv>
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000164 	.word	0x20000164

0800153c <setup>:

void setup(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  nh.initNode();
 8001540:	4804      	ldr	r0, [pc, #16]	; (8001554 <setup+0x18>)
 8001542:	f000 f857 	bl	80015f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.advertise(chatter);
 8001546:	4904      	ldr	r1, [pc, #16]	; (8001558 <setup+0x1c>)
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <setup+0x18>)
 800154a:	f000 f870 	bl	800162e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000164 	.word	0x20000164
 8001558:	20000aa8 	.word	0x20000aa8

0800155c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2b03      	cmp	r3, #3
 800156e:	d80d      	bhi.n	800158c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	fa22 f103 	lsr.w	r1, r2, r3
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4413      	add	r3, r2
 8001580:	b2ca      	uxtb	r2, r1
 8001582:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	3301      	adds	r3, #1
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	e7ee      	b.n	800156a <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8001596:	b480      	push	{r7}
 8001598:	b085      	sub	sp, #20
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b03      	cmp	r3, #3
 80015ae:	d811      	bhi.n	80015d4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6839      	ldr	r1, [r7, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	440a      	add	r2, r1
 80015ba:	7812      	ldrb	r2, [r2, #0]
 80015bc:	4611      	mov	r1, r2
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	00d2      	lsls	r2, r2, #3
 80015c2:	fa01 f202 	lsl.w	r2, r1, r2
 80015c6:	431a      	orrs	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	3301      	adds	r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	e7ea      	b.n	80015aa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr

080015de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 80015de:	b480      	push	{r7}
 80015e0:	b083      	sub	sp, #12
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3304      	adds	r3, #4
  }
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr

080015f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3304      	adds	r3, #4
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fd47 	bl	8001094 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 800162e:	b480      	push	{r7}
 8001630:	b085      	sub	sp, #20
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2b18      	cmp	r3, #24
 8001640:	dc1e      	bgt.n	8001680 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d111      	bne.n	8001678 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	60da      	str	r2, [r3, #12]
        return true;
 8001674:	2301      	movs	r3, #1
 8001676:	e004      	b.n	8001682 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	3301      	adds	r3, #1
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	e7dd      	b.n	800163c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 8001680:	2300      	movs	r3, #0
  }
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce() override
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3304      	adds	r3, #4
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff fdff 	bl	800129c <_ZN13STM32Hardware4timeEv>
 800169e:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d903      	bls.n	80016ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d009      	beq.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d903      	bls.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d014      	beq.n	800170c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3304      	adds	r3, #4
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fdd8 	bl	800129c <_ZN13STM32Hardware4timeEv>
 80016ec:	4602      	mov	r2, r0
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1ad2      	subs	r2, r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80016f8:	429a      	cmp	r2, r3
 80016fa:	bf8c      	ite	hi
 80016fc:	2301      	movhi	r3, #1
 80016fe:	2300      	movls	r3, #0
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	d002      	beq.n	800170c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 8001706:	f06f 0301 	mvn.w	r3, #1
 800170a:	e194      	b.n	8001a36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3304      	adds	r3, #4
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fcdb 	bl	80010cc <_ZN13STM32Hardware4readEv>
 8001716:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f2c0 8174 	blt.w	8001a08 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	441a      	add	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001736:	2b07      	cmp	r3, #7
 8001738:	d11e      	bne.n	8001778 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001740:	1c59      	adds	r1, r3, #1
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	b2d1      	uxtb	r1, r2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	460a      	mov	r2, r1
 8001752:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800175c:	1e5a      	subs	r2, r3, #1
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1b4      	bne.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2208      	movs	r2, #8
 8001772:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001776:	e7af      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800177e:	2b00      	cmp	r3, #0
 8001780:	d128      	bne.n	80017d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2bff      	cmp	r3, #255	; 0xff
 8001786:	d10d      	bne.n	80017a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f103 0214 	add.w	r2, r3, #20
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 80017a2:	e799      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3304      	adds	r3, #4
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fd77 	bl	800129c <_ZN13STM32Hardware4timeEv>
 80017ae:	4602      	mov	r2, r0
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b8:	4293      	cmp	r3, r2
 80017ba:	bf8c      	ite	hi
 80017bc:	2301      	movhi	r3, #1
 80017be:	2300      	movls	r3, #0
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d088      	beq.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 80017ce:	f06f 0301 	mvn.w	r3, #1
 80017d2:	e130      	b.n	8001a36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d118      	bne.n	8001810 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2bfe      	cmp	r3, #254	; 0xfe
 80017e2:	d107      	bne.n	80017f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80017f2:	e771      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001802:	2b00      	cmp	r3, #0
 8001804:	f47f af68 	bne.w	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 f918 	bl	8001a3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 800180e:	e763      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001816:	2b02      	cmp	r3, #2
 8001818:	d113      	bne.n	8001842 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001830:	1c5a      	adds	r2, r3, #1
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001840:	e74a      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001848:	2b03      	cmp	r3, #3
 800184a:	d110      	bne.n	800186e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	441a      	add	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001864:	1c5a      	adds	r2, r3, #1
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800186c:	e734      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001874:	2b04      	cmp	r3, #4
 8001876:	d116      	bne.n	80018a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 800187e:	425a      	negs	r2, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	b2d2      	uxtb	r2, r2
 8001884:	bf58      	it	pl
 8001886:	4253      	negpl	r3, r2
 8001888:	2bff      	cmp	r3, #255	; 0xff
 800188a:	d107      	bne.n	800189c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800189a:	e71d      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80018a4:	e718      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018ac:	2b05      	cmp	r3, #5
 80018ae:	d10f      	bne.n	80018d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018be:	1c5a      	adds	r2, r3, #1
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 80018ce:	e703      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80018d6:	2b06      	cmp	r3, #6
 80018d8:	d117      	bne.n	800190a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	441a      	add	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2207      	movs	r2, #7
 80018f0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f47f aeec 	bne.w	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2208      	movs	r2, #8
 8001904:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001908:	e6e6      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001910:	2b08      	cmp	r3, #8
 8001912:	f47f aee1 	bne.w	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001924:	425a      	negs	r2, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	b2d2      	uxtb	r2, r2
 800192a:	bf58      	it	pl
 800192c:	4253      	negpl	r3, r2
 800192e:	2bff      	cmp	r3, #255	; 0xff
 8001930:	f47f aed2 	bne.w	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800193a:	2b00      	cmp	r3, #0
 800193c:	d110      	bne.n	8001960 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f87d 	bl	8001a3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 f898 	bl	8001a7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 800195a:	f04f 33ff 	mov.w	r3, #4294967295
 800195e:	e06a      	b.n	8001a36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001966:	2b0a      	cmp	r3, #10
 8001968:	d107      	bne.n	800197a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001970:	4619      	mov	r1, r3
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f960 	bl	8001c38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8001978:	e6ae      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001980:	2b06      	cmp	r3, #6
 8001982:	d10e      	bne.n	80019a2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f603 1214 	addw	r2, r3, #2324	; 0x914
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001990:	4619      	mov	r1, r3
 8001992:	4610      	mov	r0, r2
 8001994:	f7ff f9a5 	bl	8000ce2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80019a0:	e69a      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019a8:	2b0b      	cmp	r3, #11
 80019aa:	d104      	bne.n	80019b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80019b4:	e690      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019bc:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f43f ae84 	beq.w	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019d6:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019e0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80019ea:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f202 2222 	addw	r2, r2, #546	; 0x222
 80019f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8001a02:	4611      	mov	r1, r2
 8001a04:	4798      	blx	r3
    while (true)
 8001a06:	e667      	b.n	80016d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8001a08:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00f      	beq.n	8001a34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d906      	bls.n	8001a34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f809 	bl	8001a3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 8001a34:	2300      	movs	r3, #0
  }
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8001a46:	f107 030c 	add.w	r3, r7, #12
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fcb4 	bl	80003b8 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f107 020c 	add.w	r2, r7, #12
 8001a5a:	210a      	movs	r1, #10
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	4798      	blx	r3
    rt_time = hardware_.time();
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3304      	adds	r3, #4
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fc19 	bl	800129c <_ZN13STM32Hardware4timeEv>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8001a72:	bf00      	nop
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8001a7a:	b590      	push	{r4, r7, lr}
 8001a7c:	b08b      	sub	sp, #44	; 0x2c
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7fe fd80 	bl	800058c <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a92:	2b18      	cmp	r3, #24
 8001a94:	dc63      	bgt.n	8001b5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d056      	beq.n	8001b56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	4413      	add	r3, r2
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	6859      	ldr	r1, [r3, #4]
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	3308      	adds	r3, #8
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4608      	mov	r0, r1
 8001af6:	4798      	blx	r3
 8001af8:	4603      	mov	r3, r0
 8001afa:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	330c      	adds	r3, #12
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4608      	mov	r0, r1
 8001b24:	4798      	blx	r3
 8001b26:	4603      	mov	r3, r0
 8001b28:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8001b2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b2e:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681c      	ldr	r4, [r3, #0]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fa6b 	bl	8001020 <_ZN3ros9Publisher15getEndpointTypeEv>
 8001b4a:	4601      	mov	r1, r0
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	461a      	mov	r2, r3
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	3301      	adds	r3, #1
 8001b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b5c:	e798      	b.n	8001a90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	2b18      	cmp	r3, #24
 8001b66:	dc5f      	bgt.n	8001c28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d053      	beq.n	8001c20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b8e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b9e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001ba2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001baa:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	3308      	adds	r3, #8
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4798      	blx	r3
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bc4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd0:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	330c      	adds	r3, #12
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4608      	mov	r0, r1
 8001be0:	4798      	blx	r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8001be6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bea:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681c      	ldr	r4, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bf6:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001bfa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c02:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4608      	mov	r0, r1
 8001c12:	4798      	blx	r3
 8001c14:	4601      	mov	r1, r0
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	3301      	adds	r3, #1
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
 8001c26:	e79c      	b.n	8001b62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8001c30:	bf00      	nop
 8001c32:	372c      	adds	r7, #44	; 0x2c
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd90      	pop	{r4, r7, pc}

08001c38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe fbb6 	bl	80003b8 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3304      	adds	r3, #4
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fb23 	bl	800129c <_ZN13STM32Hardware4timeEv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8001c62:	f107 0308 	add.w	r3, r7, #8
 8001c66:	6839      	ldr	r1, [r7, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fc14 	bl	8000496 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	4915      	ldr	r1, [pc, #84]	; (8001cc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8001c74:	fba1 1303 	umull	r1, r3, r1, r3
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	4413      	add	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8001c7e:	6939      	ldr	r1, [r7, #16]
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8001c84:	fba3 0302 	umull	r0, r3, r3, r2
 8001c88:	099b      	lsrs	r3, r3, #6
 8001c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c8e:	fb00 f303 	mul.w	r3, r0, r3
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	440b      	add	r3, r1
 8001c9c:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8001c9e:	f107 0308 	add.w	r3, r7, #8
 8001ca2:	3304      	adds	r3, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f8a6 	bl	8001df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3304      	adds	r3, #4
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff faf3 	bl	800129c <_ZN13STM32Hardware4timeEv>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8001cbe:	bf00      	nop
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	10624dd3 	.word	0x10624dd3
 8001ccc:	000f4240 	.word	0x000f4240

08001cd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	2b63      	cmp	r3, #99	; 0x63
 8001ce0:	dd09      	ble.n	8001cf6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001ce8:	f083 0301 	eor.w	r3, r3, #1
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	e079      	b.n	8001dea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	f202 6224 	addw	r2, r2, #1572	; 0x624
 8001d02:	3207      	adds	r2, #7
 8001d04:	4611      	mov	r1, r2
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	4798      	blx	r3
 8001d0a:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	22ff      	movs	r2, #255	; 0xff
 8001d10:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	22fe      	movs	r2, #254	; 0xfe
 8001d18:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8001d42:	4413      	add	r3, r2
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	121b      	asrs	r3, r3, #8
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8001d6e:	2305      	movs	r3, #5
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3306      	adds	r3, #6
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	dc0d      	bgt.n	8001d98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc8>
      chk += message_out[i];
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4413      	add	r3, r2
 8001d82:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	3301      	adds	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	e7ec      	b.n	8001d72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa2>
    l += 7;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	3307      	adds	r3, #7
 8001d9c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	425a      	negs	r2, r3
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	bf58      	it	pl
 8001da8:	4253      	negpl	r3, r2
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	1c59      	adds	r1, r3, #1
 8001db0:	6179      	str	r1, [r7, #20]
 8001db2:	43d2      	mvns	r2, r2
 8001db4:	b2d1      	uxtb	r1, r2
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4413      	add	r3, r2
 8001dba:	460a      	mov	r2, r1
 8001dbc:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dc6:	dc0a      	bgt.n	8001dde <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	1d18      	adds	r0, r3, #4
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f7ff fa1b 	bl	8001210 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	e005      	b.n	8001dea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8001dde:	4905      	ldr	r1, [pc, #20]	; (8001df4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f000 f849 	bl	8001e78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8001dea:	4618      	mov	r0, r3
 8001dec:	3720      	adds	r7, #32
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	08004b74 	.word	0x08004b74

08001df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3304      	adds	r3, #4
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fa48 	bl	800129c <_ZN13STM32Hardware4timeEv>
 8001e0c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4915      	ldr	r1, [pc, #84]	; (8001e6c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8001e16:	fba1 1303 	umull	r1, r3, r1, r3
 8001e1a:	099b      	lsrs	r3, r3, #6
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	1e5a      	subs	r2, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	6859      	ldr	r1, [r3, #4]
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8001e2e:	fba3 0302 	umull	r0, r3, r3, r2
 8001e32:	099b      	lsrs	r3, r3, #6
 8001e34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e38:	fb00 f303 	mul.w	r3, r0, r3
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	4a0c      	ldr	r2, [pc, #48]	; (8001e70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 8001e40:	fb02 f303 	mul.w	r3, r2, r3
 8001e44:	1aca      	subs	r2, r1, r3
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x7c>)
 8001e48:	4413      	add	r3, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4610      	mov	r0, r2
 8001e60:	f000 f9ee 	bl	8002240 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8001e64:	bf00      	nop
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	10624dd3 	.word	0x10624dd3
 8001e70:	000f4240 	.word	0x000f4240
 8001e74:	3b9aca00 	.word	0x3b9aca00

08001e78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	2103      	movs	r1, #3
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f804 	bl	8001e94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fd30 	bl	800090c <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8001eac:	7afb      	ldrb	r3, [r7, #11]
 8001eae:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f107 0214 	add.w	r2, r7, #20
 8001ebe:	2107      	movs	r1, #7
 8001ec0:	68f8      	ldr	r0, [r7, #12]
 8001ec2:	4798      	blx	r3
  }
 8001ec4:	bf00      	nop
 8001ec6:	3720      	adds	r7, #32
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_Z41__static_initialization_and_destruction_0ii>:
  str_msg.data = hello;
  chatter.publish(&str_msg);
  nh.spinOnce();

  HAL_Delay(1000);
}
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d110      	bne.n	8001efe <_Z41__static_initialization_and_destruction_0ii+0x32>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d10b      	bne.n	8001efe <_Z41__static_initialization_and_destruction_0ii+0x32>
ros::NodeHandle nh;
 8001ee6:	4808      	ldr	r0, [pc, #32]	; (8001f08 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001ee8:	f7ff fa8c 	bl	8001404 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 8001eec:	4807      	ldr	r0, [pc, #28]	; (8001f0c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001eee:	f7ff f9e1 	bl	80012b4 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	4a05      	ldr	r2, [pc, #20]	; (8001f0c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001ef6:	4906      	ldr	r1, [pc, #24]	; (8001f10 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001ef8:	4806      	ldr	r0, [pc, #24]	; (8001f14 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8001efa:	f7ff f87b 	bl	8000ff4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000164 	.word	0x20000164
 8001f0c:	20000aa0 	.word	0x20000aa0
 8001f10:	08004bb0 	.word	0x08004bb0
 8001f14:	20000aa8 	.word	0x20000aa8

08001f18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
    return configured_;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <_GLOBAL__sub_I_nh>:
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f38:	2001      	movs	r0, #1
 8001f3a:	f7ff ffc7 	bl	8001ecc <_Z41__static_initialization_and_destruction_0ii>
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	4a14      	ldr	r2, [pc, #80]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6193      	str	r3, [r2, #24]
 8001f52:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	4a0e      	ldr	r2, [pc, #56]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f68:	61d3      	str	r3, [r2, #28]
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <HAL_MspInit+0x5c>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f76:	4b0a      	ldr	r3, [pc, #40]	; (8001fa0 <HAL_MspInit+0x60>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_MspInit+0x60>)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010000 	.word	0x40010000

08001fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a47      	ldr	r2, [pc, #284]	; (80020dc <HAL_UART_MspInit+0x138>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	f040 8086 	bne.w	80020d2 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fc6:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a45      	ldr	r2, [pc, #276]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b43      	ldr	r3, [pc, #268]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b40      	ldr	r3, [pc, #256]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	4a3f      	ldr	r2, [pc, #252]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6193      	str	r3, [r2, #24]
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_UART_MspInit+0x13c>)
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002000:	2303      	movs	r3, #3
 8002002:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002004:	f107 0310 	add.w	r3, r7, #16
 8002008:	4619      	mov	r1, r3
 800200a:	4836      	ldr	r0, [pc, #216]	; (80020e4 <HAL_UART_MspInit+0x140>)
 800200c:	f000 fda0 	bl	8002b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002010:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002014:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201e:	f107 0310 	add.w	r3, r7, #16
 8002022:	4619      	mov	r1, r3
 8002024:	482f      	ldr	r0, [pc, #188]	; (80020e4 <HAL_UART_MspInit+0x140>)
 8002026:	f000 fd93 	bl	8002b50 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800202a:	4b2f      	ldr	r3, [pc, #188]	; (80020e8 <HAL_UART_MspInit+0x144>)
 800202c:	4a2f      	ldr	r2, [pc, #188]	; (80020ec <HAL_UART_MspInit+0x148>)
 800202e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002030:	4b2d      	ldr	r3, [pc, #180]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002032:	2200      	movs	r2, #0
 8002034:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002036:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800203c:	4b2a      	ldr	r3, [pc, #168]	; (80020e8 <HAL_UART_MspInit+0x144>)
 800203e:	2280      	movs	r2, #128	; 0x80
 8002040:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002042:	4b29      	ldr	r3, [pc, #164]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <HAL_UART_MspInit+0x144>)
 800204a:	2200      	movs	r2, #0
 800204c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800204e:	4b26      	ldr	r3, [pc, #152]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002050:	2220      	movs	r2, #32
 8002052:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002054:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800205a:	4823      	ldr	r0, [pc, #140]	; (80020e8 <HAL_UART_MspInit+0x144>)
 800205c:	f000 fad6 	bl	800260c <HAL_DMA_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002066:	f7fe f981 	bl	800036c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a1e      	ldr	r2, [pc, #120]	; (80020e8 <HAL_UART_MspInit+0x144>)
 800206e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002070:	4a1d      	ldr	r2, [pc, #116]	; (80020e8 <HAL_UART_MspInit+0x144>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002076:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 8002078:	4a1e      	ldr	r2, [pc, #120]	; (80020f4 <HAL_UART_MspInit+0x150>)
 800207a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800207c:	4b1c      	ldr	r3, [pc, #112]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 800207e:	2210      	movs	r2, #16
 8002080:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002082:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 8002084:	2200      	movs	r2, #0
 8002086:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002088:	4b19      	ldr	r3, [pc, #100]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 800208a:	2280      	movs	r2, #128	; 0x80
 800208c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800208e:	4b18      	ldr	r3, [pc, #96]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 8002090:	2200      	movs	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002094:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 8002096:	2200      	movs	r2, #0
 8002098:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 800209c:	2200      	movs	r2, #0
 800209e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80020a6:	4812      	ldr	r0, [pc, #72]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 80020a8:	f000 fab0 	bl	800260c <HAL_DMA_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80020b2:	f7fe f95b 	bl	800036c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a0d      	ldr	r2, [pc, #52]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 80020ba:	639a      	str	r2, [r3, #56]	; 0x38
 80020bc:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <HAL_UART_MspInit+0x14c>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2100      	movs	r1, #0
 80020c6:	2025      	movs	r0, #37	; 0x25
 80020c8:	f000 fa69 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020cc:	2025      	movs	r0, #37	; 0x25
 80020ce:	f000 fa82 	bl	80025d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80020d2:	bf00      	nop
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40013800 	.word	0x40013800
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40010800 	.word	0x40010800
 80020e8:	200000d8 	.word	0x200000d8
 80020ec:	40020058 	.word	0x40020058
 80020f0:	2000011c 	.word	0x2000011c
 80020f4:	40020044 	.word	0x40020044

080020f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020fc:	e7fe      	b.n	80020fc <NMI_Handler+0x4>

080020fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002102:	e7fe      	b.n	8002102 <HardFault_Handler+0x4>

08002104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002108:	e7fe      	b.n	8002108 <MemManage_Handler+0x4>

0800210a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210e:	e7fe      	b.n	800210e <BusFault_Handler+0x4>

08002110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002114:	e7fe      	b.n	8002114 <UsageFault_Handler+0x4>

08002116 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002116:	b480      	push	{r7}
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr

08002122 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002122:	b480      	push	{r7}
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800212e:	b480      	push	{r7}
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213e:	f000 f917 	bl	8002370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800214c:	4802      	ldr	r0, [pc, #8]	; (8002158 <DMA1_Channel4_IRQHandler+0x10>)
 800214e:	f000 fbcb 	bl	80028e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	2000011c 	.word	0x2000011c

0800215c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002160:	4802      	ldr	r0, [pc, #8]	; (800216c <DMA1_Channel5_IRQHandler+0x10>)
 8002162:	f000 fbc1 	bl	80028e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200000d8 	.word	0x200000d8

08002170 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <USART1_IRQHandler+0x10>)
 8002176:	f001 fb97 	bl	80038a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000090 	.word	0x20000090

08002184 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return 1;
 8002188:	2301      	movs	r3, #1
}
 800218a:	4618      	mov	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <_kill>:

int _kill(int pid, int sig)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b082      	sub	sp, #8
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800219c:	f002 fa9c 	bl	80046d8 <__errno>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2216      	movs	r2, #22
 80021a4:	601a      	str	r2, [r3, #0]
  return -1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <_exit>:

void _exit (int status)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021ba:	f04f 31ff 	mov.w	r1, #4294967295
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff ffe7 	bl	8002192 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021c4:	e7fe      	b.n	80021c4 <_exit+0x12>
	...

080021c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d0:	4a14      	ldr	r2, [pc, #80]	; (8002224 <_sbrk+0x5c>)
 80021d2:	4b15      	ldr	r3, [pc, #84]	; (8002228 <_sbrk+0x60>)
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021dc:	4b13      	ldr	r3, [pc, #76]	; (800222c <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d102      	bne.n	80021ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <_sbrk+0x64>)
 80021e6:	4a12      	ldr	r2, [pc, #72]	; (8002230 <_sbrk+0x68>)
 80021e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ea:	4b10      	ldr	r3, [pc, #64]	; (800222c <_sbrk+0x64>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d207      	bcs.n	8002208 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021f8:	f002 fa6e 	bl	80046d8 <__errno>
 80021fc:	4603      	mov	r3, r0
 80021fe:	220c      	movs	r2, #12
 8002200:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002202:	f04f 33ff 	mov.w	r3, #4294967295
 8002206:	e009      	b.n	800221c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002208:	4b08      	ldr	r3, [pc, #32]	; (800222c <_sbrk+0x64>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800220e:	4b07      	ldr	r3, [pc, #28]	; (800222c <_sbrk+0x64>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	4a05      	ldr	r2, [pc, #20]	; (800222c <_sbrk+0x64>)
 8002218:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800221a:	68fb      	ldr	r3, [r7, #12]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20005000 	.word	0x20005000
 8002228:	00000400 	.word	0x00000400
 800222c:	20000abc 	.word	0x20000abc
 8002230:	20000ad8 	.word	0x20000ad8

08002234 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0a5a      	lsrs	r2, r3, #9
 8002250:	490f      	ldr	r1, [pc, #60]	; (8002290 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8002252:	fba1 1202 	umull	r1, r2, r1, r2
 8002256:	09d2      	lsrs	r2, r2, #7
 8002258:	490e      	ldr	r1, [pc, #56]	; (8002294 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800225a:	fb01 f202 	mul.w	r2, r1, r2
 800225e:	1a9b      	subs	r3, r3, r2
 8002260:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	0a5b      	lsrs	r3, r3, #9
 8002268:	4a09      	ldr	r2, [pc, #36]	; (8002290 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	09db      	lsrs	r3, r3, #7
 8002270:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	441a      	add	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	601a      	str	r2, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	00044b83 	.word	0x00044b83
 8002294:	3b9aca00 	.word	0x3b9aca00

08002298 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002298:	f7ff ffcc 	bl	8002234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800229c:	480b      	ldr	r0, [pc, #44]	; (80022cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800229e:	490c      	ldr	r1, [pc, #48]	; (80022d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022a0:	4a0c      	ldr	r2, [pc, #48]	; (80022d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022a4:	e002      	b.n	80022ac <LoopCopyDataInit>

080022a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022aa:	3304      	adds	r3, #4

080022ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022b0:	d3f9      	bcc.n	80022a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022b2:	4a09      	ldr	r2, [pc, #36]	; (80022d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80022b4:	4c09      	ldr	r4, [pc, #36]	; (80022dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022b8:	e001      	b.n	80022be <LoopFillZerobss>

080022ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022bc:	3204      	adds	r2, #4

080022be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022c0:	d3fb      	bcc.n	80022ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022c2:	f002 fa0f 	bl	80046e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022c6:	f7fd ff49 	bl	800015c <main>
  bx lr
 80022ca:	4770      	bx	lr
  ldr r0, =_sdata
 80022cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022d0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80022d4:	08004cc4 	.word	0x08004cc4
  ldr r2, =_sbss
 80022d8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80022dc:	20000ad4 	.word	0x20000ad4

080022e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022e0:	e7fe      	b.n	80022e0 <ADC1_2_IRQHandler>
	...

080022e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e8:	4b08      	ldr	r3, [pc, #32]	; (800230c <HAL_Init+0x28>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a07      	ldr	r2, [pc, #28]	; (800230c <HAL_Init+0x28>)
 80022ee:	f043 0310 	orr.w	r3, r3, #16
 80022f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f4:	2003      	movs	r0, #3
 80022f6:	f000 f947 	bl	8002588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fa:	200f      	movs	r0, #15
 80022fc:	f000 f808 	bl	8002310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002300:	f7ff fe1e 	bl	8001f40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40022000 	.word	0x40022000

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <HAL_InitTick+0x54>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_InitTick+0x58>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002326:	fbb3 f3f1 	udiv	r3, r3, r1
 800232a:	fbb2 f3f3 	udiv	r3, r2, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f95f 	bl	80025f2 <HAL_SYSTICK_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e00e      	b.n	800235c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b0f      	cmp	r3, #15
 8002342:	d80a      	bhi.n	800235a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002344:	2200      	movs	r2, #0
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f000 f927 	bl	800259e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002350:	4a06      	ldr	r2, [pc, #24]	; (800236c <HAL_InitTick+0x5c>)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000000 	.word	0x20000000
 8002368:	20000008 	.word	0x20000008
 800236c:	20000004 	.word	0x20000004

08002370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <HAL_IncTick+0x1c>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_IncTick+0x20>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4413      	add	r3, r2
 8002380:	4a03      	ldr	r2, [pc, #12]	; (8002390 <HAL_IncTick+0x20>)
 8002382:	6013      	str	r3, [r2, #0]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	20000008 	.word	0x20000008
 8002390:	20000ac0 	.word	0x20000ac0

08002394 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return uwTick;
 8002398:	4b02      	ldr	r3, [pc, #8]	; (80023a4 <HAL_GetTick+0x10>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	4618      	mov	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr
 80023a4:	20000ac0 	.word	0x20000ac0

080023a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b0:	f7ff fff0 	bl	8002394 <HAL_GetTick>
 80023b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d005      	beq.n	80023ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023c2:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_Delay+0x44>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ce:	bf00      	nop
 80023d0:	f7ff ffe0 	bl	8002394 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d8f7      	bhi.n	80023d0 <HAL_Delay+0x28>
  {
  }
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000008 	.word	0x20000008

080023f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002422:	4a04      	ldr	r2, [pc, #16]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	60d3      	str	r3, [r2, #12]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <__NVIC_GetPriorityGrouping+0x18>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	f003 0307 	and.w	r3, r3, #7
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	2b00      	cmp	r3, #0
 8002464:	db0b      	blt.n	800247e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	f003 021f 	and.w	r2, r3, #31
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <__NVIC_EnableIRQ+0x34>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	095b      	lsrs	r3, r3, #5
 8002474:	2001      	movs	r0, #1
 8002476:	fa00 f202 	lsl.w	r2, r0, r2
 800247a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	e000e100 	.word	0xe000e100

0800248c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	6039      	str	r1, [r7, #0]
 8002496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	2b00      	cmp	r3, #0
 800249e:	db0a      	blt.n	80024b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	490c      	ldr	r1, [pc, #48]	; (80024d8 <__NVIC_SetPriority+0x4c>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	0112      	lsls	r2, r2, #4
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	440b      	add	r3, r1
 80024b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024b4:	e00a      	b.n	80024cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4908      	ldr	r1, [pc, #32]	; (80024dc <__NVIC_SetPriority+0x50>)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	3b04      	subs	r3, #4
 80024c4:	0112      	lsls	r2, r2, #4
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	440b      	add	r3, r1
 80024ca:	761a      	strb	r2, [r3, #24]
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000e100 	.word	0xe000e100
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f1c3 0307 	rsb	r3, r3, #7
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	bf28      	it	cs
 80024fe:	2304      	movcs	r3, #4
 8002500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3304      	adds	r3, #4
 8002506:	2b06      	cmp	r3, #6
 8002508:	d902      	bls.n	8002510 <NVIC_EncodePriority+0x30>
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3b03      	subs	r3, #3
 800250e:	e000      	b.n	8002512 <NVIC_EncodePriority+0x32>
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43da      	mvns	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	401a      	ands	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002528:	f04f 31ff 	mov.w	r1, #4294967295
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	fa01 f303 	lsl.w	r3, r1, r3
 8002532:	43d9      	mvns	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	4313      	orrs	r3, r2
         );
}
 800253a:	4618      	mov	r0, r3
 800253c:	3724      	adds	r7, #36	; 0x24
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002554:	d301      	bcc.n	800255a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002556:	2301      	movs	r3, #1
 8002558:	e00f      	b.n	800257a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <SysTick_Config+0x40>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002562:	210f      	movs	r1, #15
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	f7ff ff90 	bl	800248c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <SysTick_Config+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <SysTick_Config+0x40>)
 8002574:	2207      	movs	r2, #7
 8002576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	e000e010 	.word	0xe000e010

08002588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff2d 	bl	80023f0 <__NVIC_SetPriorityGrouping>
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b0:	f7ff ff42 	bl	8002438 <__NVIC_GetPriorityGrouping>
 80025b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7ff ff90 	bl	80024e0 <NVIC_EncodePriority>
 80025c0:	4602      	mov	r2, r0
 80025c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff5f 	bl	800248c <__NVIC_SetPriority>
}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff35 	bl	8002454 <__NVIC_EnableIRQ>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ffa2 	bl	8002544 <SysTick_Config>
 8002600:	4603      	mov	r3, r0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
	...

0800260c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e043      	b.n	80026aa <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	461a      	mov	r2, r3
 8002628:	4b22      	ldr	r3, [pc, #136]	; (80026b4 <HAL_DMA_Init+0xa8>)
 800262a:	4413      	add	r3, r2
 800262c:	4a22      	ldr	r2, [pc, #136]	; (80026b8 <HAL_DMA_Init+0xac>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	009a      	lsls	r2, r3, #2
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <HAL_DMA_Init+0xb0>)
 800263e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002656:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800265a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002664:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002670:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800267c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	bffdfff8 	.word	0xbffdfff8
 80026b8:	cccccccd 	.word	0xcccccccd
 80026bc:	40020000 	.word	0x40020000

080026c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_DMA_Start_IT+0x20>
 80026dc:	2302      	movs	r3, #2
 80026de:	e04b      	b.n	8002778 <HAL_DMA_Start_IT+0xb8>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d13a      	bne.n	800276a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0201 	bic.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 f9eb 	bl	8002af4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002722:	2b00      	cmp	r3, #0
 8002724:	d008      	beq.n	8002738 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 020e 	orr.w	r2, r2, #14
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	e00f      	b.n	8002758 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0204 	bic.w	r2, r2, #4
 8002746:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 020a 	orr.w	r2, r2, #10
 8002756:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	e005      	b.n	8002776 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002772:	2302      	movs	r3, #2
 8002774:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002776:	7dfb      	ldrb	r3, [r7, #23]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d008      	beq.n	80027aa <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2204      	movs	r2, #4
 800279c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e020      	b.n	80027ec <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 020e 	bic.w	r2, r2, #14
 80027b8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d2:	2101      	movs	r1, #1
 80027d4:	fa01 f202 	lsl.w	r2, r1, r2
 80027d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d005      	beq.n	800281c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2204      	movs	r2, #4
 8002814:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
 800281a:	e051      	b.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 020e 	bic.w	r2, r2, #14
 800282a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0201 	bic.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a22      	ldr	r2, [pc, #136]	; (80028cc <HAL_DMA_Abort_IT+0xd4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d029      	beq.n	800289a <HAL_DMA_Abort_IT+0xa2>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a21      	ldr	r2, [pc, #132]	; (80028d0 <HAL_DMA_Abort_IT+0xd8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d022      	beq.n	8002896 <HAL_DMA_Abort_IT+0x9e>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1f      	ldr	r2, [pc, #124]	; (80028d4 <HAL_DMA_Abort_IT+0xdc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d01a      	beq.n	8002890 <HAL_DMA_Abort_IT+0x98>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1e      	ldr	r2, [pc, #120]	; (80028d8 <HAL_DMA_Abort_IT+0xe0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d012      	beq.n	800288a <HAL_DMA_Abort_IT+0x92>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <HAL_DMA_Abort_IT+0xe4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d00a      	beq.n	8002884 <HAL_DMA_Abort_IT+0x8c>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_DMA_Abort_IT+0xe8>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d102      	bne.n	800287e <HAL_DMA_Abort_IT+0x86>
 8002878:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800287c:	e00e      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 800287e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002882:	e00b      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 8002884:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002888:	e008      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 800288a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800288e:	e005      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 8002890:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002894:	e002      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 8002896:	2310      	movs	r3, #16
 8002898:	e000      	b.n	800289c <HAL_DMA_Abort_IT+0xa4>
 800289a:	2301      	movs	r3, #1
 800289c:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <HAL_DMA_Abort_IT+0xec>)
 800289e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d003      	beq.n	80028c0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	4798      	blx	r3
    } 
  }
  return status;
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40020008 	.word	0x40020008
 80028d0:	4002001c 	.word	0x4002001c
 80028d4:	40020030 	.word	0x40020030
 80028d8:	40020044 	.word	0x40020044
 80028dc:	40020058 	.word	0x40020058
 80028e0:	4002006c 	.word	0x4002006c
 80028e4:	40020000 	.word	0x40020000

080028e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	2204      	movs	r2, #4
 8002906:	409a      	lsls	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d04f      	beq.n	80029b0 <HAL_DMA_IRQHandler+0xc8>
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b00      	cmp	r3, #0
 8002918:	d04a      	beq.n	80029b0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0320 	and.w	r3, r3, #32
 8002924:	2b00      	cmp	r3, #0
 8002926:	d107      	bne.n	8002938 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0204 	bic.w	r2, r2, #4
 8002936:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a66      	ldr	r2, [pc, #408]	; (8002ad8 <HAL_DMA_IRQHandler+0x1f0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d029      	beq.n	8002996 <HAL_DMA_IRQHandler+0xae>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a65      	ldr	r2, [pc, #404]	; (8002adc <HAL_DMA_IRQHandler+0x1f4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d022      	beq.n	8002992 <HAL_DMA_IRQHandler+0xaa>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a63      	ldr	r2, [pc, #396]	; (8002ae0 <HAL_DMA_IRQHandler+0x1f8>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d01a      	beq.n	800298c <HAL_DMA_IRQHandler+0xa4>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a62      	ldr	r2, [pc, #392]	; (8002ae4 <HAL_DMA_IRQHandler+0x1fc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d012      	beq.n	8002986 <HAL_DMA_IRQHandler+0x9e>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a60      	ldr	r2, [pc, #384]	; (8002ae8 <HAL_DMA_IRQHandler+0x200>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d00a      	beq.n	8002980 <HAL_DMA_IRQHandler+0x98>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a5f      	ldr	r2, [pc, #380]	; (8002aec <HAL_DMA_IRQHandler+0x204>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d102      	bne.n	800297a <HAL_DMA_IRQHandler+0x92>
 8002974:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002978:	e00e      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 800297a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800297e:	e00b      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 8002980:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002984:	e008      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 8002986:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800298a:	e005      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 800298c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002990:	e002      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 8002992:	2340      	movs	r3, #64	; 0x40
 8002994:	e000      	b.n	8002998 <HAL_DMA_IRQHandler+0xb0>
 8002996:	2304      	movs	r3, #4
 8002998:	4a55      	ldr	r2, [pc, #340]	; (8002af0 <HAL_DMA_IRQHandler+0x208>)
 800299a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8094 	beq.w	8002ace <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80029ae:	e08e      	b.n	8002ace <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	2202      	movs	r2, #2
 80029b6:	409a      	lsls	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4013      	ands	r3, r2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d056      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x186>
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d051      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0320 	and.w	r3, r3, #32
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10b      	bne.n	80029f0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 020a 	bic.w	r2, r2, #10
 80029e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a38      	ldr	r2, [pc, #224]	; (8002ad8 <HAL_DMA_IRQHandler+0x1f0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d029      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x166>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a37      	ldr	r2, [pc, #220]	; (8002adc <HAL_DMA_IRQHandler+0x1f4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d022      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x162>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a35      	ldr	r2, [pc, #212]	; (8002ae0 <HAL_DMA_IRQHandler+0x1f8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d01a      	beq.n	8002a44 <HAL_DMA_IRQHandler+0x15c>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a34      	ldr	r2, [pc, #208]	; (8002ae4 <HAL_DMA_IRQHandler+0x1fc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d012      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x156>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a32      	ldr	r2, [pc, #200]	; (8002ae8 <HAL_DMA_IRQHandler+0x200>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d00a      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x150>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a31      	ldr	r2, [pc, #196]	; (8002aec <HAL_DMA_IRQHandler+0x204>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d102      	bne.n	8002a32 <HAL_DMA_IRQHandler+0x14a>
 8002a2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a30:	e00e      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a36:	e00b      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a3c:	e008      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a42:	e005      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a48:	e002      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a4a:	2320      	movs	r3, #32
 8002a4c:	e000      	b.n	8002a50 <HAL_DMA_IRQHandler+0x168>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	4a27      	ldr	r2, [pc, #156]	; (8002af0 <HAL_DMA_IRQHandler+0x208>)
 8002a52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d034      	beq.n	8002ace <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a6c:	e02f      	b.n	8002ace <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	2208      	movs	r2, #8
 8002a74:	409a      	lsls	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d028      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x1e8>
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d023      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 020e 	bic.w	r2, r2, #14
 8002a96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d004      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
    }
  }
  return;
 8002ace:	bf00      	nop
 8002ad0:	bf00      	nop
}
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40020008 	.word	0x40020008
 8002adc:	4002001c 	.word	0x4002001c
 8002ae0:	40020030 	.word	0x40020030
 8002ae4:	40020044 	.word	0x40020044
 8002ae8:	40020058 	.word	0x40020058
 8002aec:	4002006c 	.word	0x4002006c
 8002af0:	40020000 	.word	0x40020000

08002af4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b10      	cmp	r3, #16
 8002b20:	d108      	bne.n	8002b34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b32:	e007      	b.n	8002b44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68ba      	ldr	r2, [r7, #8]
 8002b3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	60da      	str	r2, [r3, #12]
}
 8002b44:	bf00      	nop
 8002b46:	3714      	adds	r7, #20
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr
	...

08002b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b08b      	sub	sp, #44	; 0x2c
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	e169      	b.n	8002e38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b64:	2201      	movs	r2, #1
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	69fa      	ldr	r2, [r7, #28]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	f040 8158 	bne.w	8002e32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4a9a      	ldr	r2, [pc, #616]	; (8002df0 <HAL_GPIO_Init+0x2a0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d05e      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002b8c:	4a98      	ldr	r2, [pc, #608]	; (8002df0 <HAL_GPIO_Init+0x2a0>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d875      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002b92:	4a98      	ldr	r2, [pc, #608]	; (8002df4 <HAL_GPIO_Init+0x2a4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d058      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002b98:	4a96      	ldr	r2, [pc, #600]	; (8002df4 <HAL_GPIO_Init+0x2a4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d86f      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002b9e:	4a96      	ldr	r2, [pc, #600]	; (8002df8 <HAL_GPIO_Init+0x2a8>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d052      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002ba4:	4a94      	ldr	r2, [pc, #592]	; (8002df8 <HAL_GPIO_Init+0x2a8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d869      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002baa:	4a94      	ldr	r2, [pc, #592]	; (8002dfc <HAL_GPIO_Init+0x2ac>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d04c      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002bb0:	4a92      	ldr	r2, [pc, #584]	; (8002dfc <HAL_GPIO_Init+0x2ac>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d863      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bb6:	4a92      	ldr	r2, [pc, #584]	; (8002e00 <HAL_GPIO_Init+0x2b0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d046      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002bbc:	4a90      	ldr	r2, [pc, #576]	; (8002e00 <HAL_GPIO_Init+0x2b0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d85d      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bc2:	2b12      	cmp	r3, #18
 8002bc4:	d82a      	bhi.n	8002c1c <HAL_GPIO_Init+0xcc>
 8002bc6:	2b12      	cmp	r3, #18
 8002bc8:	d859      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bca:	a201      	add	r2, pc, #4	; (adr r2, 8002bd0 <HAL_GPIO_Init+0x80>)
 8002bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd0:	08002c4b 	.word	0x08002c4b
 8002bd4:	08002c25 	.word	0x08002c25
 8002bd8:	08002c37 	.word	0x08002c37
 8002bdc:	08002c79 	.word	0x08002c79
 8002be0:	08002c7f 	.word	0x08002c7f
 8002be4:	08002c7f 	.word	0x08002c7f
 8002be8:	08002c7f 	.word	0x08002c7f
 8002bec:	08002c7f 	.word	0x08002c7f
 8002bf0:	08002c7f 	.word	0x08002c7f
 8002bf4:	08002c7f 	.word	0x08002c7f
 8002bf8:	08002c7f 	.word	0x08002c7f
 8002bfc:	08002c7f 	.word	0x08002c7f
 8002c00:	08002c7f 	.word	0x08002c7f
 8002c04:	08002c7f 	.word	0x08002c7f
 8002c08:	08002c7f 	.word	0x08002c7f
 8002c0c:	08002c7f 	.word	0x08002c7f
 8002c10:	08002c7f 	.word	0x08002c7f
 8002c14:	08002c2d 	.word	0x08002c2d
 8002c18:	08002c41 	.word	0x08002c41
 8002c1c:	4a79      	ldr	r2, [pc, #484]	; (8002e04 <HAL_GPIO_Init+0x2b4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d013      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c22:	e02c      	b.n	8002c7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	623b      	str	r3, [r7, #32]
          break;
 8002c2a:	e029      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	3304      	adds	r3, #4
 8002c32:	623b      	str	r3, [r7, #32]
          break;
 8002c34:	e024      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	3308      	adds	r3, #8
 8002c3c:	623b      	str	r3, [r7, #32]
          break;
 8002c3e:	e01f      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	330c      	adds	r3, #12
 8002c46:	623b      	str	r3, [r7, #32]
          break;
 8002c48:	e01a      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d102      	bne.n	8002c58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c52:	2304      	movs	r3, #4
 8002c54:	623b      	str	r3, [r7, #32]
          break;
 8002c56:	e013      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d105      	bne.n	8002c6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c60:	2308      	movs	r3, #8
 8002c62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	611a      	str	r2, [r3, #16]
          break;
 8002c6a:	e009      	b.n	8002c80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c6c:	2308      	movs	r3, #8
 8002c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69fa      	ldr	r2, [r7, #28]
 8002c74:	615a      	str	r2, [r3, #20]
          break;
 8002c76:	e003      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	623b      	str	r3, [r7, #32]
          break;
 8002c7c:	e000      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          break;
 8002c7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	2bff      	cmp	r3, #255	; 0xff
 8002c84:	d801      	bhi.n	8002c8a <HAL_GPIO_Init+0x13a>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	e001      	b.n	8002c8e <HAL_GPIO_Init+0x13e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2bff      	cmp	r3, #255	; 0xff
 8002c94:	d802      	bhi.n	8002c9c <HAL_GPIO_Init+0x14c>
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	e002      	b.n	8002ca2 <HAL_GPIO_Init+0x152>
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	3b08      	subs	r3, #8
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	210f      	movs	r1, #15
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	6a39      	ldr	r1, [r7, #32]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 80b1 	beq.w	8002e32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cd0:	4b4d      	ldr	r3, [pc, #308]	; (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	4a4c      	ldr	r2, [pc, #304]	; (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cd6:	f043 0301 	orr.w	r3, r3, #1
 8002cda:	6193      	str	r3, [r2, #24]
 8002cdc:	4b4a      	ldr	r3, [pc, #296]	; (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ce8:	4a48      	ldr	r2, [pc, #288]	; (8002e0c <HAL_GPIO_Init+0x2bc>)
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	089b      	lsrs	r3, r3, #2
 8002cee:	3302      	adds	r3, #2
 8002cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	f003 0303 	and.w	r3, r3, #3
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	220f      	movs	r2, #15
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a40      	ldr	r2, [pc, #256]	; (8002e10 <HAL_GPIO_Init+0x2c0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d013      	beq.n	8002d3c <HAL_GPIO_Init+0x1ec>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a3f      	ldr	r2, [pc, #252]	; (8002e14 <HAL_GPIO_Init+0x2c4>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d00d      	beq.n	8002d38 <HAL_GPIO_Init+0x1e8>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a3e      	ldr	r2, [pc, #248]	; (8002e18 <HAL_GPIO_Init+0x2c8>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d007      	beq.n	8002d34 <HAL_GPIO_Init+0x1e4>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a3d      	ldr	r2, [pc, #244]	; (8002e1c <HAL_GPIO_Init+0x2cc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d101      	bne.n	8002d30 <HAL_GPIO_Init+0x1e0>
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e006      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d30:	2304      	movs	r3, #4
 8002d32:	e004      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d34:	2302      	movs	r3, #2
 8002d36:	e002      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d40:	f002 0203 	and.w	r2, r2, #3
 8002d44:	0092      	lsls	r2, r2, #2
 8002d46:	4093      	lsls	r3, r2
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d4e:	492f      	ldr	r1, [pc, #188]	; (8002e0c <HAL_GPIO_Init+0x2bc>)
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	3302      	adds	r3, #2
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d006      	beq.n	8002d76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d68:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	492c      	ldr	r1, [pc, #176]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	608b      	str	r3, [r1, #8]
 8002d74:	e006      	b.n	8002d84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d76:	4b2a      	ldr	r3, [pc, #168]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	4928      	ldr	r1, [pc, #160]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d006      	beq.n	8002d9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d90:	4b23      	ldr	r3, [pc, #140]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	4922      	ldr	r1, [pc, #136]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60cb      	str	r3, [r1, #12]
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d9e:	4b20      	ldr	r3, [pc, #128]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	491e      	ldr	r1, [pc, #120]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d006      	beq.n	8002dc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002db8:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	4918      	ldr	r1, [pc, #96]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	604b      	str	r3, [r1, #4]
 8002dc4:	e006      	b.n	8002dd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dc6:	4b16      	ldr	r3, [pc, #88]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	4914      	ldr	r1, [pc, #80]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d021      	beq.n	8002e24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002de0:	4b0f      	ldr	r3, [pc, #60]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	490e      	ldr	r1, [pc, #56]	; (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	600b      	str	r3, [r1, #0]
 8002dec:	e021      	b.n	8002e32 <HAL_GPIO_Init+0x2e2>
 8002dee:	bf00      	nop
 8002df0:	10320000 	.word	0x10320000
 8002df4:	10310000 	.word	0x10310000
 8002df8:	10220000 	.word	0x10220000
 8002dfc:	10210000 	.word	0x10210000
 8002e00:	10120000 	.word	0x10120000
 8002e04:	10110000 	.word	0x10110000
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40010000 	.word	0x40010000
 8002e10:	40010800 	.word	0x40010800
 8002e14:	40010c00 	.word	0x40010c00
 8002e18:	40011000 	.word	0x40011000
 8002e1c:	40011400 	.word	0x40011400
 8002e20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e24:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <HAL_GPIO_Init+0x304>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	4909      	ldr	r1, [pc, #36]	; (8002e54 <HAL_GPIO_Init+0x304>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	3301      	adds	r3, #1
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f47f ae8e 	bne.w	8002b64 <HAL_GPIO_Init+0x14>
  }
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	372c      	adds	r7, #44	; 0x2c
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	40010400 	.word	0x40010400

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e74:	e003      	b.n	8002e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	611a      	str	r2, [r3, #16]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e9a:	887a      	ldrh	r2, [r7, #2]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	041a      	lsls	r2, r3, #16
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	43d9      	mvns	r1, r3
 8002ea6:	887b      	ldrh	r3, [r7, #2]
 8002ea8:	400b      	ands	r3, r1
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	611a      	str	r2, [r3, #16]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
	...

08002ebc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e272      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 8087 	beq.w	8002fea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002edc:	4b92      	ldr	r3, [pc, #584]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d00c      	beq.n	8002f02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ee8:	4b8f      	ldr	r3, [pc, #572]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 030c 	and.w	r3, r3, #12
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d112      	bne.n	8002f1a <HAL_RCC_OscConfig+0x5e>
 8002ef4:	4b8c      	ldr	r3, [pc, #560]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f00:	d10b      	bne.n	8002f1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f02:	4b89      	ldr	r3, [pc, #548]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d06c      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x12c>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d168      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e24c      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f22:	d106      	bne.n	8002f32 <HAL_RCC_OscConfig+0x76>
 8002f24:	4b80      	ldr	r3, [pc, #512]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a7f      	ldr	r2, [pc, #508]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2e:	6013      	str	r3, [r2, #0]
 8002f30:	e02e      	b.n	8002f90 <HAL_RCC_OscConfig+0xd4>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0x98>
 8002f3a:	4b7b      	ldr	r3, [pc, #492]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7a      	ldr	r2, [pc, #488]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b78      	ldr	r3, [pc, #480]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a77      	ldr	r2, [pc, #476]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	e01d      	b.n	8002f90 <HAL_RCC_OscConfig+0xd4>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f5c:	d10c      	bne.n	8002f78 <HAL_RCC_OscConfig+0xbc>
 8002f5e:	4b72      	ldr	r3, [pc, #456]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a71      	ldr	r2, [pc, #452]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	4b6f      	ldr	r3, [pc, #444]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a6e      	ldr	r2, [pc, #440]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	e00b      	b.n	8002f90 <HAL_RCC_OscConfig+0xd4>
 8002f78:	4b6b      	ldr	r3, [pc, #428]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a6a      	ldr	r2, [pc, #424]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f82:	6013      	str	r3, [r2, #0]
 8002f84:	4b68      	ldr	r3, [pc, #416]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a67      	ldr	r2, [pc, #412]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d013      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f98:	f7ff f9fc 	bl	8002394 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa0:	f7ff f9f8 	bl	8002394 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b64      	cmp	r3, #100	; 0x64
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e200      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb2:	4b5d      	ldr	r3, [pc, #372]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xe4>
 8002fbe:	e014      	b.n	8002fea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7ff f9e8 	bl	8002394 <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc8:	f7ff f9e4 	bl	8002394 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b64      	cmp	r3, #100	; 0x64
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e1ec      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fda:	4b53      	ldr	r3, [pc, #332]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f0      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x10c>
 8002fe6:	e000      	b.n	8002fea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d063      	beq.n	80030be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff6:	4b4c      	ldr	r3, [pc, #304]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00b      	beq.n	800301a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003002:	4b49      	ldr	r3, [pc, #292]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f003 030c 	and.w	r3, r3, #12
 800300a:	2b08      	cmp	r3, #8
 800300c:	d11c      	bne.n	8003048 <HAL_RCC_OscConfig+0x18c>
 800300e:	4b46      	ldr	r3, [pc, #280]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d116      	bne.n	8003048 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800301a:	4b43      	ldr	r3, [pc, #268]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <HAL_RCC_OscConfig+0x176>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d001      	beq.n	8003032 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e1c0      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003032:	4b3d      	ldr	r3, [pc, #244]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	4939      	ldr	r1, [pc, #228]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8003042:	4313      	orrs	r3, r2
 8003044:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003046:	e03a      	b.n	80030be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d020      	beq.n	8003092 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003050:	4b36      	ldr	r3, [pc, #216]	; (800312c <HAL_RCC_OscConfig+0x270>)
 8003052:	2201      	movs	r2, #1
 8003054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003056:	f7ff f99d 	bl	8002394 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305e:	f7ff f999 	bl	8002394 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e1a1      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003070:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0f0      	beq.n	800305e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800307c:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	4927      	ldr	r1, [pc, #156]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 800308c:	4313      	orrs	r3, r2
 800308e:	600b      	str	r3, [r1, #0]
 8003090:	e015      	b.n	80030be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003092:	4b26      	ldr	r3, [pc, #152]	; (800312c <HAL_RCC_OscConfig+0x270>)
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003098:	f7ff f97c 	bl	8002394 <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a0:	f7ff f978 	bl	8002394 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e180      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b2:	4b1d      	ldr	r3, [pc, #116]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d03a      	beq.n	8003140 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d019      	beq.n	8003106 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d2:	4b17      	ldr	r3, [pc, #92]	; (8003130 <HAL_RCC_OscConfig+0x274>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d8:	f7ff f95c 	bl	8002394 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030e0:	f7ff f958 	bl	8002394 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e160      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f2:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <HAL_RCC_OscConfig+0x26c>)
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0f0      	beq.n	80030e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030fe:	2001      	movs	r0, #1
 8003100:	f000 face 	bl	80036a0 <RCC_Delay>
 8003104:	e01c      	b.n	8003140 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003106:	4b0a      	ldr	r3, [pc, #40]	; (8003130 <HAL_RCC_OscConfig+0x274>)
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310c:	f7ff f942 	bl	8002394 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003112:	e00f      	b.n	8003134 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003114:	f7ff f93e 	bl	8002394 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d908      	bls.n	8003134 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e146      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000
 800312c:	42420000 	.word	0x42420000
 8003130:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003134:	4b92      	ldr	r3, [pc, #584]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1e9      	bne.n	8003114 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80a6 	beq.w	800329a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2300      	movs	r3, #0
 8003150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003152:	4b8b      	ldr	r3, [pc, #556]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10d      	bne.n	800317a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	4b88      	ldr	r3, [pc, #544]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	4a87      	ldr	r2, [pc, #540]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003168:	61d3      	str	r3, [r2, #28]
 800316a:	4b85      	ldr	r3, [pc, #532]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003172:	60bb      	str	r3, [r7, #8]
 8003174:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003176:	2301      	movs	r3, #1
 8003178:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317a:	4b82      	ldr	r3, [pc, #520]	; (8003384 <HAL_RCC_OscConfig+0x4c8>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003182:	2b00      	cmp	r3, #0
 8003184:	d118      	bne.n	80031b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003186:	4b7f      	ldr	r3, [pc, #508]	; (8003384 <HAL_RCC_OscConfig+0x4c8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a7e      	ldr	r2, [pc, #504]	; (8003384 <HAL_RCC_OscConfig+0x4c8>)
 800318c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003190:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003192:	f7ff f8ff 	bl	8002394 <HAL_GetTick>
 8003196:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003198:	e008      	b.n	80031ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319a:	f7ff f8fb 	bl	8002394 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b64      	cmp	r3, #100	; 0x64
 80031a6:	d901      	bls.n	80031ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e103      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ac:	4b75      	ldr	r3, [pc, #468]	; (8003384 <HAL_RCC_OscConfig+0x4c8>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0f0      	beq.n	800319a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d106      	bne.n	80031ce <HAL_RCC_OscConfig+0x312>
 80031c0:	4b6f      	ldr	r3, [pc, #444]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	4a6e      	ldr	r2, [pc, #440]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031c6:	f043 0301 	orr.w	r3, r3, #1
 80031ca:	6213      	str	r3, [r2, #32]
 80031cc:	e02d      	b.n	800322a <HAL_RCC_OscConfig+0x36e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10c      	bne.n	80031f0 <HAL_RCC_OscConfig+0x334>
 80031d6:	4b6a      	ldr	r3, [pc, #424]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a69      	ldr	r2, [pc, #420]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	f023 0301 	bic.w	r3, r3, #1
 80031e0:	6213      	str	r3, [r2, #32]
 80031e2:	4b67      	ldr	r3, [pc, #412]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	4a66      	ldr	r2, [pc, #408]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	f023 0304 	bic.w	r3, r3, #4
 80031ec:	6213      	str	r3, [r2, #32]
 80031ee:	e01c      	b.n	800322a <HAL_RCC_OscConfig+0x36e>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	2b05      	cmp	r3, #5
 80031f6:	d10c      	bne.n	8003212 <HAL_RCC_OscConfig+0x356>
 80031f8:	4b61      	ldr	r3, [pc, #388]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	4a60      	ldr	r2, [pc, #384]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	f043 0304 	orr.w	r3, r3, #4
 8003202:	6213      	str	r3, [r2, #32]
 8003204:	4b5e      	ldr	r3, [pc, #376]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	4a5d      	ldr	r2, [pc, #372]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	6213      	str	r3, [r2, #32]
 8003210:	e00b      	b.n	800322a <HAL_RCC_OscConfig+0x36e>
 8003212:	4b5b      	ldr	r3, [pc, #364]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	4a5a      	ldr	r2, [pc, #360]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	6213      	str	r3, [r2, #32]
 800321e:	4b58      	ldr	r3, [pc, #352]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4a57      	ldr	r2, [pc, #348]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	f023 0304 	bic.w	r3, r3, #4
 8003228:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d015      	beq.n	800325e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003232:	f7ff f8af 	bl	8002394 <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003238:	e00a      	b.n	8003250 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323a:	f7ff f8ab 	bl	8002394 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	f241 3288 	movw	r2, #5000	; 0x1388
 8003248:	4293      	cmp	r3, r2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e0b1      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003250:	4b4b      	ldr	r3, [pc, #300]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0ee      	beq.n	800323a <HAL_RCC_OscConfig+0x37e>
 800325c:	e014      	b.n	8003288 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7ff f899 	bl	8002394 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7ff f895 	bl	8002394 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	; 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e09b      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327c:	4b40      	ldr	r3, [pc, #256]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1ee      	bne.n	8003266 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003288:	7dfb      	ldrb	r3, [r7, #23]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d105      	bne.n	800329a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328e:	4b3c      	ldr	r3, [pc, #240]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	4a3b      	ldr	r2, [pc, #236]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003294:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003298:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 8087 	beq.w	80033b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a4:	4b36      	ldr	r3, [pc, #216]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 030c 	and.w	r3, r3, #12
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d061      	beq.n	8003374 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d146      	bne.n	8003346 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b8:	4b33      	ldr	r3, [pc, #204]	; (8003388 <HAL_RCC_OscConfig+0x4cc>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032be:	f7ff f869 	bl	8002394 <HAL_GetTick>
 80032c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c6:	f7ff f865 	bl	8002394 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e06d      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d8:	4b29      	ldr	r3, [pc, #164]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f0      	bne.n	80032c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ec:	d108      	bne.n	8003300 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ee:	4b24      	ldr	r3, [pc, #144]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	4921      	ldr	r1, [pc, #132]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003300:	4b1f      	ldr	r3, [pc, #124]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a19      	ldr	r1, [r3, #32]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003310:	430b      	orrs	r3, r1
 8003312:	491b      	ldr	r1, [pc, #108]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003318:	4b1b      	ldr	r3, [pc, #108]	; (8003388 <HAL_RCC_OscConfig+0x4cc>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331e:	f7ff f839 	bl	8002394 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003326:	f7ff f835 	bl	8002394 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e03d      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003338:	4b11      	ldr	r3, [pc, #68]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x46a>
 8003344:	e035      	b.n	80033b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003346:	4b10      	ldr	r3, [pc, #64]	; (8003388 <HAL_RCC_OscConfig+0x4cc>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7ff f822 	bl	8002394 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003354:	f7ff f81e 	bl	8002394 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e026      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003366:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_RCC_OscConfig+0x4c4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0x498>
 8003372:	e01e      	b.n	80033b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d107      	bne.n	800338c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e019      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
 8003380:	40021000 	.word	0x40021000
 8003384:	40007000 	.word	0x40007000
 8003388:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800338c:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <HAL_RCC_OscConfig+0x500>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	429a      	cmp	r2, r3
 800339e:	d106      	bne.n	80033ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40021000 	.word	0x40021000

080033c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0d0      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033d4:	4b6a      	ldr	r3, [pc, #424]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d910      	bls.n	8003404 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e2:	4b67      	ldr	r3, [pc, #412]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f023 0207 	bic.w	r2, r3, #7
 80033ea:	4965      	ldr	r1, [pc, #404]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f2:	4b63      	ldr	r3, [pc, #396]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d001      	beq.n	8003404 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0b8      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d020      	beq.n	8003452 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d005      	beq.n	8003428 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800341c:	4b59      	ldr	r3, [pc, #356]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4a58      	ldr	r2, [pc, #352]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003426:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003434:	4b53      	ldr	r3, [pc, #332]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4a52      	ldr	r2, [pc, #328]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800343e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003440:	4b50      	ldr	r3, [pc, #320]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	494d      	ldr	r1, [pc, #308]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d040      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d107      	bne.n	8003476 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	4b47      	ldr	r3, [pc, #284]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d115      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e07f      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800347e:	4b41      	ldr	r3, [pc, #260]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e073      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348e:	4b3d      	ldr	r3, [pc, #244]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e06b      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800349e:	4b39      	ldr	r3, [pc, #228]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f023 0203 	bic.w	r2, r3, #3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	4936      	ldr	r1, [pc, #216]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034b0:	f7fe ff70 	bl	8002394 <HAL_GetTick>
 80034b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b6:	e00a      	b.n	80034ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b8:	f7fe ff6c 	bl	8002394 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e053      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ce:	4b2d      	ldr	r3, [pc, #180]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 020c 	and.w	r2, r3, #12
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	429a      	cmp	r2, r3
 80034de:	d1eb      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e0:	4b27      	ldr	r3, [pc, #156]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d210      	bcs.n	8003510 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ee:	4b24      	ldr	r3, [pc, #144]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f023 0207 	bic.w	r2, r3, #7
 80034f6:	4922      	ldr	r1, [pc, #136]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fe:	4b20      	ldr	r3, [pc, #128]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d001      	beq.n	8003510 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e032      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351c:	4b19      	ldr	r3, [pc, #100]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4916      	ldr	r1, [pc, #88]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800353a:	4b12      	ldr	r3, [pc, #72]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	490e      	ldr	r1, [pc, #56]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800354e:	f000 f821 	bl	8003594 <HAL_RCC_GetSysClockFreq>
 8003552:	4602      	mov	r2, r0
 8003554:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	490a      	ldr	r1, [pc, #40]	; (8003588 <HAL_RCC_ClockConfig+0x1c8>)
 8003560:	5ccb      	ldrb	r3, [r1, r3]
 8003562:	fa22 f303 	lsr.w	r3, r2, r3
 8003566:	4a09      	ldr	r2, [pc, #36]	; (800358c <HAL_RCC_ClockConfig+0x1cc>)
 8003568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800356a:	4b09      	ldr	r3, [pc, #36]	; (8003590 <HAL_RCC_ClockConfig+0x1d0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fece 	bl	8002310 <HAL_InitTick>

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40022000 	.word	0x40022000
 8003584:	40021000 	.word	0x40021000
 8003588:	08004c8c 	.word	0x08004c8c
 800358c:	20000000 	.word	0x20000000
 8003590:	20000004 	.word	0x20000004

08003594 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	2300      	movs	r3, #0
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	2300      	movs	r3, #0
 80035a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035ae:	4b1e      	ldr	r3, [pc, #120]	; (8003628 <HAL_RCC_GetSysClockFreq+0x94>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f003 030c 	and.w	r3, r3, #12
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d002      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0x30>
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d003      	beq.n	80035ca <HAL_RCC_GetSysClockFreq+0x36>
 80035c2:	e027      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035c4:	4b19      	ldr	r3, [pc, #100]	; (800362c <HAL_RCC_GetSysClockFreq+0x98>)
 80035c6:	613b      	str	r3, [r7, #16]
      break;
 80035c8:	e027      	b.n	800361a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	0c9b      	lsrs	r3, r3, #18
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	4a17      	ldr	r2, [pc, #92]	; (8003630 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035d4:	5cd3      	ldrb	r3, [r2, r3]
 80035d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d010      	beq.n	8003604 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035e2:	4b11      	ldr	r3, [pc, #68]	; (8003628 <HAL_RCC_GetSysClockFreq+0x94>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	0c5b      	lsrs	r3, r3, #17
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	4a11      	ldr	r2, [pc, #68]	; (8003634 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035ee:	5cd3      	ldrb	r3, [r2, r3]
 80035f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a0d      	ldr	r2, [pc, #52]	; (800362c <HAL_RCC_GetSysClockFreq+0x98>)
 80035f6:	fb03 f202 	mul.w	r2, r3, r2
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]
 8003602:	e004      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a0c      	ldr	r2, [pc, #48]	; (8003638 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003608:	fb02 f303 	mul.w	r3, r2, r3
 800360c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	613b      	str	r3, [r7, #16]
      break;
 8003612:	e002      	b.n	800361a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <HAL_RCC_GetSysClockFreq+0x98>)
 8003616:	613b      	str	r3, [r7, #16]
      break;
 8003618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800361a:	693b      	ldr	r3, [r7, #16]
}
 800361c:	4618      	mov	r0, r3
 800361e:	371c      	adds	r7, #28
 8003620:	46bd      	mov	sp, r7
 8003622:	bc80      	pop	{r7}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000
 800362c:	007a1200 	.word	0x007a1200
 8003630:	08004ca4 	.word	0x08004ca4
 8003634:	08004cb4 	.word	0x08004cb4
 8003638:	003d0900 	.word	0x003d0900

0800363c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003640:	4b02      	ldr	r3, [pc, #8]	; (800364c <HAL_RCC_GetHCLKFreq+0x10>)
 8003642:	681b      	ldr	r3, [r3, #0]
}
 8003644:	4618      	mov	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr
 800364c:	20000000 	.word	0x20000000

08003650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003654:	f7ff fff2 	bl	800363c <HAL_RCC_GetHCLKFreq>
 8003658:	4602      	mov	r2, r0
 800365a:	4b05      	ldr	r3, [pc, #20]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	0a1b      	lsrs	r3, r3, #8
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	4903      	ldr	r1, [pc, #12]	; (8003674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003666:	5ccb      	ldrb	r3, [r1, r3]
 8003668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800366c:	4618      	mov	r0, r3
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000
 8003674:	08004c9c 	.word	0x08004c9c

08003678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800367c:	f7ff ffde 	bl	800363c <HAL_RCC_GetHCLKFreq>
 8003680:	4602      	mov	r2, r0
 8003682:	4b05      	ldr	r3, [pc, #20]	; (8003698 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	0adb      	lsrs	r3, r3, #11
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	4903      	ldr	r1, [pc, #12]	; (800369c <HAL_RCC_GetPCLK2Freq+0x24>)
 800368e:	5ccb      	ldrb	r3, [r1, r3]
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40021000 	.word	0x40021000
 800369c:	08004c9c 	.word	0x08004c9c

080036a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036a8:	4b0a      	ldr	r3, [pc, #40]	; (80036d4 <RCC_Delay+0x34>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a0a      	ldr	r2, [pc, #40]	; (80036d8 <RCC_Delay+0x38>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	0a5b      	lsrs	r3, r3, #9
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036bc:	bf00      	nop
  }
  while (Delay --);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1e5a      	subs	r2, r3, #1
 80036c2:	60fa      	str	r2, [r7, #12]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1f9      	bne.n	80036bc <RCC_Delay+0x1c>
}
 80036c8:	bf00      	nop
 80036ca:	bf00      	nop
 80036cc:	3714      	adds	r7, #20
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr
 80036d4:	20000000 	.word	0x20000000
 80036d8:	10624dd3 	.word	0x10624dd3

080036dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e042      	b.n	8003774 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fe fc4e 	bl	8001fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2224      	movs	r2, #36	; 0x24
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800371e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 ff2f 	bl	8004584 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003734:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003744:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68da      	ldr	r2, [r3, #12]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003754:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08c      	sub	sp, #48	; 0x30
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	4613      	mov	r3, r2
 8003788:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b20      	cmp	r3, #32
 8003794:	d156      	bne.n	8003844 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <HAL_UART_Transmit_DMA+0x26>
 800379c:	88fb      	ldrh	r3, [r7, #6]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e04f      	b.n	8003846 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	88fa      	ldrh	r2, [r7, #6]
 80037b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	88fa      	ldrh	r2, [r7, #6]
 80037b6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2221      	movs	r2, #33	; 0x21
 80037c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ca:	4a21      	ldr	r2, [pc, #132]	; (8003850 <HAL_UART_Transmit_DMA+0xd4>)
 80037cc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d2:	4a20      	ldr	r2, [pc, #128]	; (8003854 <HAL_UART_Transmit_DMA+0xd8>)
 80037d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037da:	4a1f      	ldr	r2, [pc, #124]	; (8003858 <HAL_UART_Transmit_DMA+0xdc>)
 80037dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e2:	2200      	movs	r2, #0
 80037e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80037e6:	f107 0308 	add.w	r3, r7, #8
 80037ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80037f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f2:	6819      	ldr	r1, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	3304      	adds	r3, #4
 80037fa:	461a      	mov	r2, r3
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	f7fe ff5f 	bl	80026c0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800380a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3314      	adds	r3, #20
 8003812:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	e853 3f00 	ldrex	r3, [r3]
 800381a:	617b      	str	r3, [r7, #20]
   return(result);
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003822:	62bb      	str	r3, [r7, #40]	; 0x28
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	3314      	adds	r3, #20
 800382a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800382c:	627a      	str	r2, [r7, #36]	; 0x24
 800382e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003830:	6a39      	ldr	r1, [r7, #32]
 8003832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003834:	e841 2300 	strex	r3, r2, [r1]
 8003838:	61fb      	str	r3, [r7, #28]
   return(result);
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1e5      	bne.n	800380c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003840:	2300      	movs	r3, #0
 8003842:	e000      	b.n	8003846 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003844:	2302      	movs	r3, #2
  }
}
 8003846:	4618      	mov	r0, r3
 8003848:	3730      	adds	r7, #48	; 0x30
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	08003e19 	.word	0x08003e19
 8003854:	08003eb3 	.word	0x08003eb3
 8003858:	08004037 	.word	0x08004037

0800385c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b20      	cmp	r3, #32
 8003874:	d112      	bne.n	800389c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <HAL_UART_Receive_DMA+0x26>
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e00b      	b.n	800389e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	461a      	mov	r2, r3
 8003890:	68b9      	ldr	r1, [r7, #8]
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 fc1a 	bl	80040cc <UART_Start_Receive_DMA>
 8003898:	4603      	mov	r3, r0
 800389a:	e000      	b.n	800389e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800389c:	2302      	movs	r3, #2
  }
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b0ba      	sub	sp, #232	; 0xe8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80038e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10f      	bne.n	800390e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d009      	beq.n	800390e <HAL_UART_IRQHandler+0x66>
 80038fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038fe:	f003 0320 	and.w	r3, r3, #32
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 fd7e 	bl	8004408 <UART_Receive_IT>
      return;
 800390c:	e25b      	b.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800390e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 80de 	beq.w	8003ad4 <HAL_UART_IRQHandler+0x22c>
 8003918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d106      	bne.n	8003932 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003928:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 80d1 	beq.w	8003ad4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00b      	beq.n	8003956 <HAL_UART_IRQHandler+0xae>
 800393e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003946:	2b00      	cmp	r3, #0
 8003948:	d005      	beq.n	8003956 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	f043 0201 	orr.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800395a:	f003 0304 	and.w	r3, r3, #4
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00b      	beq.n	800397a <HAL_UART_IRQHandler+0xd2>
 8003962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003972:	f043 0202 	orr.w	r2, r3, #2
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800397a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00b      	beq.n	800399e <HAL_UART_IRQHandler+0xf6>
 8003986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d005      	beq.n	800399e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	f043 0204 	orr.w	r2, r3, #4
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800399e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d011      	beq.n	80039ce <HAL_UART_IRQHandler+0x126>
 80039aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039ae:	f003 0320 	and.w	r3, r3, #32
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d105      	bne.n	80039c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80039b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d005      	beq.n	80039ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c6:	f043 0208 	orr.w	r2, r3, #8
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 81f2 	beq.w	8003dbc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039dc:	f003 0320 	and.w	r3, r3, #32
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_UART_IRQHandler+0x14e>
 80039e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039e8:	f003 0320 	and.w	r3, r3, #32
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 fd09 	bl	8004408 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf14      	ite	ne
 8003a04:	2301      	movne	r3, #1
 8003a06:	2300      	moveq	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d103      	bne.n	8003a22 <HAL_UART_IRQHandler+0x17a>
 8003a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d04f      	beq.n	8003ac2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fc13 	bl	800424e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d041      	beq.n	8003aba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3314      	adds	r3, #20
 8003a3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a44:	e853 3f00 	ldrex	r3, [r3]
 8003a48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3314      	adds	r3, #20
 8003a5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003a62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003a66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003a6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003a72:	e841 2300 	strex	r3, r2, [r1]
 8003a76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003a7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1d9      	bne.n	8003a36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d013      	beq.n	8003ab2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a8e:	4a7e      	ldr	r2, [pc, #504]	; (8003c88 <HAL_UART_IRQHandler+0x3e0>)
 8003a90:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe feae 	bl	80027f8 <HAL_DMA_Abort_IT>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d016      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003aac:	4610      	mov	r0, r2
 8003aae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ab0:	e00e      	b.n	8003ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f99c 	bl	8003df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ab8:	e00a      	b.n	8003ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f998 	bl	8003df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac0:	e006      	b.n	8003ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f994 	bl	8003df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003ace:	e175      	b.n	8003dbc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad0:	bf00      	nop
    return;
 8003ad2:	e173      	b.n	8003dbc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	f040 814f 	bne.w	8003d7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 8148 	beq.w	8003d7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003af0:	f003 0310 	and.w	r3, r3, #16
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 8141 	beq.w	8003d7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003afa:	2300      	movs	r3, #0
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80b6 	beq.w	8003c8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 8145 	beq.w	8003dc0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	f080 813e 	bcs.w	8003dc0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	2b20      	cmp	r3, #32
 8003b54:	f000 8088 	beq.w	8003c68 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	330c      	adds	r3, #12
 8003b5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b66:	e853 3f00 	ldrex	r3, [r3]
 8003b6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	330c      	adds	r3, #12
 8003b80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003b84:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003b90:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1d9      	bne.n	8003b58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3314      	adds	r3, #20
 8003baa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bae:	e853 3f00 	ldrex	r3, [r3]
 8003bb2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003bb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003bb6:	f023 0301 	bic.w	r3, r3, #1
 8003bba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3314      	adds	r3, #20
 8003bc4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003bc8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003bcc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bce:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003bd0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003bd4:	e841 2300 	strex	r3, r2, [r1]
 8003bd8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003bda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1e1      	bne.n	8003ba4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	3314      	adds	r3, #20
 8003be6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003bf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3314      	adds	r3, #20
 8003c00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c04:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003c0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c0c:	e841 2300 	strex	r3, r2, [r1]
 8003c10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003c12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1e3      	bne.n	8003be0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	330c      	adds	r3, #12
 8003c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c38:	f023 0310 	bic.w	r3, r3, #16
 8003c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	330c      	adds	r3, #12
 8003c46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003c4a:	65ba      	str	r2, [r7, #88]	; 0x58
 8003c4c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003c50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c52:	e841 2300 	strex	r3, r2, [r1]
 8003c56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003c58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1e3      	bne.n	8003c26 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fe fd8c 	bl	8002780 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f8bf 	bl	8003e02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c84:	e09c      	b.n	8003dc0 <HAL_UART_IRQHandler+0x518>
 8003c86:	bf00      	nop
 8003c88:	08004313 	.word	0x08004313
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f000 808e 	beq.w	8003dc4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003ca8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8089 	beq.w	8003dc4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	330c      	adds	r3, #12
 8003cb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cbc:	e853 3f00 	ldrex	r3, [r3]
 8003cc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003cc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	330c      	adds	r3, #12
 8003cd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003cd6:	647a      	str	r2, [r7, #68]	; 0x44
 8003cd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003cdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003cde:	e841 2300 	strex	r3, r2, [r1]
 8003ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1e3      	bne.n	8003cb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3314      	adds	r3, #20
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	e853 3f00 	ldrex	r3, [r3]
 8003cf8:	623b      	str	r3, [r7, #32]
   return(result);
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	f023 0301 	bic.w	r3, r3, #1
 8003d00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3314      	adds	r3, #20
 8003d0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003d0e:	633a      	str	r2, [r7, #48]	; 0x30
 8003d10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d16:	e841 2300 	strex	r3, r2, [r1]
 8003d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e3      	bne.n	8003cea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2220      	movs	r2, #32
 8003d26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	330c      	adds	r3, #12
 8003d36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f023 0310 	bic.w	r3, r3, #16
 8003d46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	330c      	adds	r3, #12
 8003d50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003d54:	61fa      	str	r2, [r7, #28]
 8003d56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d58:	69b9      	ldr	r1, [r7, #24]
 8003d5a:	69fa      	ldr	r2, [r7, #28]
 8003d5c:	e841 2300 	strex	r3, r2, [r1]
 8003d60:	617b      	str	r3, [r7, #20]
   return(result);
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1e3      	bne.n	8003d30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d72:	4619      	mov	r1, r3
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 f844 	bl	8003e02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d7a:	e023      	b.n	8003dc4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d009      	beq.n	8003d9c <HAL_UART_IRQHandler+0x4f4>
 8003d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 fad0 	bl	800433a <UART_Transmit_IT>
    return;
 8003d9a:	e014      	b.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00e      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
 8003da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 fb0f 	bl	80043d8 <UART_EndTransmit_IT>
    return;
 8003dba:	e004      	b.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003dbc:	bf00      	nop
 8003dbe:	e002      	b.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003dc0:	bf00      	nop
 8003dc2:	e000      	b.n	8003dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003dc4:	bf00      	nop
  }
}
 8003dc6:	37e8      	adds	r7, #232	; 0xe8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bc80      	pop	{r7}
 8003ddc:	4770      	bx	lr

08003dde <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bc80      	pop	{r7}
 8003dee:	4770      	bx	lr

08003df0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bc80      	pop	{r7}
 8003e00:	4770      	bx	lr

08003e02 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b083      	sub	sp, #12
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b090      	sub	sp, #64	; 0x40
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d137      	bne.n	8003ea4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e36:	2200      	movs	r2, #0
 8003e38:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3314      	adds	r3, #20
 8003e40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e44:	e853 3f00 	ldrex	r3, [r3]
 8003e48:	623b      	str	r3, [r7, #32]
   return(result);
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e50:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3314      	adds	r3, #20
 8003e58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e5a:	633a      	str	r2, [r7, #48]	; 0x30
 8003e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e62:	e841 2300 	strex	r3, r2, [r1]
 8003e66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e5      	bne.n	8003e3a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	330c      	adds	r3, #12
 8003e74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	e853 3f00 	ldrex	r3, [r3]
 8003e7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e84:	637b      	str	r3, [r7, #52]	; 0x34
 8003e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	330c      	adds	r3, #12
 8003e8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e8e:	61fa      	str	r2, [r7, #28]
 8003e90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e92:	69b9      	ldr	r1, [r7, #24]
 8003e94:	69fa      	ldr	r2, [r7, #28]
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	617b      	str	r3, [r7, #20]
   return(result);
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e5      	bne.n	8003e6e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003ea2:	e002      	b.n	8003eaa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003ea4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003ea6:	f7fd fb25 	bl	80014f4 <HAL_UART_TxCpltCallback>
}
 8003eaa:	bf00      	nop
 8003eac:	3740      	adds	r7, #64	; 0x40
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b084      	sub	sp, #16
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f7ff ff83 	bl	8003dcc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ec6:	bf00      	nop
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b09c      	sub	sp, #112	; 0x70
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d172      	bne.n	8003fd0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eec:	2200      	movs	r2, #0
 8003eee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ef0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	330c      	adds	r3, #12
 8003ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003efa:	e853 3f00 	ldrex	r3, [r3]
 8003efe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f06:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	330c      	adds	r3, #12
 8003f0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f10:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f18:	e841 2300 	strex	r3, r2, [r1]
 8003f1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e5      	bne.n	8003ef0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3314      	adds	r3, #20
 8003f2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f2e:	e853 3f00 	ldrex	r3, [r3]
 8003f32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f36:	f023 0301 	bic.w	r3, r3, #1
 8003f3a:	667b      	str	r3, [r7, #100]	; 0x64
 8003f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3314      	adds	r3, #20
 8003f42:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003f44:	647a      	str	r2, [r7, #68]	; 0x44
 8003f46:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e5      	bne.n	8003f24 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	3314      	adds	r3, #20
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f62:	e853 3f00 	ldrex	r3, [r3]
 8003f66:	623b      	str	r3, [r7, #32]
   return(result);
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f6e:	663b      	str	r3, [r7, #96]	; 0x60
 8003f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3314      	adds	r3, #20
 8003f76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f78:	633a      	str	r2, [r7, #48]	; 0x30
 8003f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f80:	e841 2300 	strex	r3, r2, [r1]
 8003f84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1e5      	bne.n	8003f58 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d119      	bne.n	8003fd0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	330c      	adds	r3, #12
 8003fa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	e853 3f00 	ldrex	r3, [r3]
 8003faa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f023 0310 	bic.w	r3, r3, #16
 8003fb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	330c      	adds	r3, #12
 8003fba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fbc:	61fa      	str	r2, [r7, #28]
 8003fbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc0:	69b9      	ldr	r1, [r7, #24]
 8003fc2:	69fa      	ldr	r2, [r7, #28]
 8003fc4:	e841 2300 	strex	r3, r2, [r1]
 8003fc8:	617b      	str	r3, [r7, #20]
   return(result);
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1e5      	bne.n	8003f9c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d106      	bne.n	8003fec <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003fe6:	f7ff ff0c 	bl	8003e02 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003fea:	e002      	b.n	8003ff2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003fec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003fee:	f7fd fa93 	bl	8001518 <HAL_UART_RxCpltCallback>
}
 8003ff2:	bf00      	nop
 8003ff4:	3770      	adds	r7, #112	; 0x70
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2201      	movs	r2, #1
 800400c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004012:	2b01      	cmp	r3, #1
 8004014:	d108      	bne.n	8004028 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	b29b      	uxth	r3, r3
 800401e:	4619      	mov	r1, r3
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f7ff feee 	bl	8003e02 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004026:	e002      	b.n	800402e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f7ff fed8 	bl	8003dde <HAL_UART_RxHalfCpltCallback>
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b084      	sub	sp, #16
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004046:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004052:	2b00      	cmp	r3, #0
 8004054:	bf14      	ite	ne
 8004056:	2301      	movne	r3, #1
 8004058:	2300      	moveq	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b21      	cmp	r3, #33	; 0x21
 8004068:	d108      	bne.n	800407c <UART_DMAError+0x46>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d005      	beq.n	800407c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2200      	movs	r2, #0
 8004074:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004076:	68b8      	ldr	r0, [r7, #8]
 8004078:	f000 f8c2 	bl	8004200 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004086:	2b00      	cmp	r3, #0
 8004088:	bf14      	ite	ne
 800408a:	2301      	movne	r3, #1
 800408c:	2300      	moveq	r3, #0
 800408e:	b2db      	uxtb	r3, r3
 8004090:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b22      	cmp	r3, #34	; 0x22
 800409c:	d108      	bne.n	80040b0 <UART_DMAError+0x7a>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2200      	movs	r2, #0
 80040a8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80040aa:	68b8      	ldr	r0, [r7, #8]
 80040ac:	f000 f8cf 	bl	800424e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b4:	f043 0210 	orr.w	r2, r3, #16
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040bc:	68b8      	ldr	r0, [r7, #8]
 80040be:	f7ff fe97 	bl	8003df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b098      	sub	sp, #96	; 0x60
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	4613      	mov	r3, r2
 80040d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80040da:	68ba      	ldr	r2, [r7, #8]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	88fa      	ldrh	r2, [r7, #6]
 80040e4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2222      	movs	r2, #34	; 0x22
 80040f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f8:	4a3e      	ldr	r2, [pc, #248]	; (80041f4 <UART_Start_Receive_DMA+0x128>)
 80040fa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004100:	4a3d      	ldr	r2, [pc, #244]	; (80041f8 <UART_Start_Receive_DMA+0x12c>)
 8004102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004108:	4a3c      	ldr	r2, [pc, #240]	; (80041fc <UART_Start_Receive_DMA+0x130>)
 800410a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004110:	2200      	movs	r2, #0
 8004112:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004114:	f107 0308 	add.w	r3, r7, #8
 8004118:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3304      	adds	r3, #4
 8004124:	4619      	mov	r1, r3
 8004126:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	f7fe fac8 	bl	80026c0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004130:	2300      	movs	r3, #0
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	613b      	str	r3, [r7, #16]
 8004144:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d019      	beq.n	8004182 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004156:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800415e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004160:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004164:	65bb      	str	r3, [r7, #88]	; 0x58
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	330c      	adds	r3, #12
 800416c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800416e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004170:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004172:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004174:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004176:	e841 2300 	strex	r3, r2, [r1]
 800417a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800417c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1e5      	bne.n	800414e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3314      	adds	r3, #20
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	e853 3f00 	ldrex	r3, [r3]
 8004190:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	657b      	str	r3, [r7, #84]	; 0x54
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3314      	adds	r3, #20
 80041a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041a2:	63ba      	str	r2, [r7, #56]	; 0x38
 80041a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80041a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80041b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e5      	bne.n	8004182 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3314      	adds	r3, #20
 80041bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	e853 3f00 	ldrex	r3, [r3]
 80041c4:	617b      	str	r3, [r7, #20]
   return(result);
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041cc:	653b      	str	r3, [r7, #80]	; 0x50
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	3314      	adds	r3, #20
 80041d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80041d6:	627a      	str	r2, [r7, #36]	; 0x24
 80041d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041da:	6a39      	ldr	r1, [r7, #32]
 80041dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041de:	e841 2300 	strex	r3, r2, [r1]
 80041e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1e5      	bne.n	80041b6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3760      	adds	r7, #96	; 0x60
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	08003ecf 	.word	0x08003ecf
 80041f8:	08003ffb 	.word	0x08003ffb
 80041fc:	08004037 	.word	0x08004037

08004200 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004200:	b480      	push	{r7}
 8004202:	b089      	sub	sp, #36	; 0x24
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	330c      	adds	r3, #12
 800420e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	e853 3f00 	ldrex	r3, [r3]
 8004216:	60bb      	str	r3, [r7, #8]
   return(result);
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800421e:	61fb      	str	r3, [r7, #28]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	330c      	adds	r3, #12
 8004226:	69fa      	ldr	r2, [r7, #28]
 8004228:	61ba      	str	r2, [r7, #24]
 800422a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	6979      	ldr	r1, [r7, #20]
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	613b      	str	r3, [r7, #16]
   return(result);
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e5      	bne.n	8004208 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004244:	bf00      	nop
 8004246:	3724      	adds	r7, #36	; 0x24
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr

0800424e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800424e:	b480      	push	{r7}
 8004250:	b095      	sub	sp, #84	; 0x54
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	330c      	adds	r3, #12
 800425c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004260:	e853 3f00 	ldrex	r3, [r3]
 8004264:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004268:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800426c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	330c      	adds	r3, #12
 8004274:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004276:	643a      	str	r2, [r7, #64]	; 0x40
 8004278:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800427c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800427e:	e841 2300 	strex	r3, r2, [r1]
 8004282:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1e5      	bne.n	8004256 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	3314      	adds	r3, #20
 8004290:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	e853 3f00 	ldrex	r3, [r3]
 8004298:	61fb      	str	r3, [r7, #28]
   return(result);
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	f023 0301 	bic.w	r3, r3, #1
 80042a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	3314      	adds	r3, #20
 80042a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042b2:	e841 2300 	strex	r3, r2, [r1]
 80042b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e5      	bne.n	800428a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d119      	bne.n	80042fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	330c      	adds	r3, #12
 80042cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	e853 3f00 	ldrex	r3, [r3]
 80042d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f023 0310 	bic.w	r3, r3, #16
 80042dc:	647b      	str	r3, [r7, #68]	; 0x44
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	330c      	adds	r3, #12
 80042e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042e6:	61ba      	str	r2, [r7, #24]
 80042e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6979      	ldr	r1, [r7, #20]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	613b      	str	r3, [r7, #16]
   return(result);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e5      	bne.n	80042c6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004308:	bf00      	nop
 800430a:	3754      	adds	r7, #84	; 0x54
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr

08004312 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b084      	sub	sp, #16
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f7ff fd5f 	bl	8003df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800433a:	b480      	push	{r7}
 800433c:	b085      	sub	sp, #20
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b21      	cmp	r3, #33	; 0x21
 800434c:	d13e      	bne.n	80043cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	d114      	bne.n	8004382 <UART_Transmit_IT+0x48>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d110      	bne.n	8004382 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004374:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	1c9a      	adds	r2, r3, #2
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	621a      	str	r2, [r3, #32]
 8004380:	e008      	b.n	8004394 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	1c59      	adds	r1, r3, #1
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6211      	str	r1, [r2, #32]
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004398:	b29b      	uxth	r3, r3
 800439a:	3b01      	subs	r3, #1
 800439c:	b29b      	uxth	r3, r3
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	4619      	mov	r1, r3
 80043a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10f      	bne.n	80043c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043c8:	2300      	movs	r3, #0
 80043ca:	e000      	b.n	80043ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043cc:	2302      	movs	r3, #2
  }
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bc80      	pop	{r7}
 80043d6:	4770      	bx	lr

080043d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f7fd f87b 	bl	80014f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3708      	adds	r7, #8
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08c      	sub	sp, #48	; 0x30
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b22      	cmp	r3, #34	; 0x22
 800441a:	f040 80ae 	bne.w	800457a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004426:	d117      	bne.n	8004458 <UART_Receive_IT+0x50>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d113      	bne.n	8004458 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004430:	2300      	movs	r3, #0
 8004432:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004438:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	b29b      	uxth	r3, r3
 8004442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004446:	b29a      	uxth	r2, r3
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004450:	1c9a      	adds	r2, r3, #2
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	629a      	str	r2, [r3, #40]	; 0x28
 8004456:	e026      	b.n	80044a6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800446a:	d007      	beq.n	800447c <UART_Receive_IT+0x74>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10a      	bne.n	800448a <UART_Receive_IT+0x82>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d106      	bne.n	800448a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	b2da      	uxtb	r2, r3
 8004484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004486:	701a      	strb	r2, [r3, #0]
 8004488:	e008      	b.n	800449c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004496:	b2da      	uxtb	r2, r3
 8004498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	4619      	mov	r1, r3
 80044b4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d15d      	bne.n	8004576 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0220 	bic.w	r2, r2, #32
 80044c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695a      	ldr	r2, [r3, #20]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 0201 	bic.w	r2, r2, #1
 80044e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d135      	bne.n	800456c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	613b      	str	r3, [r7, #16]
   return(result);
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f023 0310 	bic.w	r3, r3, #16
 800451c:	627b      	str	r3, [r7, #36]	; 0x24
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	330c      	adds	r3, #12
 8004524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004526:	623a      	str	r2, [r7, #32]
 8004528:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	69f9      	ldr	r1, [r7, #28]
 800452c:	6a3a      	ldr	r2, [r7, #32]
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	61bb      	str	r3, [r7, #24]
   return(result);
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e5      	bne.n	8004506 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0310 	and.w	r3, r3, #16
 8004544:	2b10      	cmp	r3, #16
 8004546:	d10a      	bne.n	800455e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004548:	2300      	movs	r3, #0
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004562:	4619      	mov	r1, r3
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7ff fc4c 	bl	8003e02 <HAL_UARTEx_RxEventCallback>
 800456a:	e002      	b.n	8004572 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7fc ffd3 	bl	8001518 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	e002      	b.n	800457c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004576:	2300      	movs	r3, #0
 8004578:	e000      	b.n	800457c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800457a:	2302      	movs	r3, #2
  }
}
 800457c:	4618      	mov	r0, r3
 800457e:	3730      	adds	r7, #48	; 0x30
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045be:	f023 030c 	bic.w	r3, r3, #12
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6812      	ldr	r2, [r2, #0]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	430b      	orrs	r3, r1
 80045ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a2c      	ldr	r2, [pc, #176]	; (8004698 <UART_SetConfig+0x114>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d103      	bne.n	80045f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045ec:	f7ff f844 	bl	8003678 <HAL_RCC_GetPCLK2Freq>
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	e002      	b.n	80045fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045f4:	f7ff f82c 	bl	8003650 <HAL_RCC_GetPCLK1Freq>
 80045f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	009a      	lsls	r2, r3, #2
 8004604:	441a      	add	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	4a22      	ldr	r2, [pc, #136]	; (800469c <UART_SetConfig+0x118>)
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	095b      	lsrs	r3, r3, #5
 8004618:	0119      	lsls	r1, r3, #4
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	4613      	mov	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4413      	add	r3, r2
 8004622:	009a      	lsls	r2, r3, #2
 8004624:	441a      	add	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004630:	4b1a      	ldr	r3, [pc, #104]	; (800469c <UART_SetConfig+0x118>)
 8004632:	fba3 0302 	umull	r0, r3, r3, r2
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	2064      	movs	r0, #100	; 0x64
 800463a:	fb00 f303 	mul.w	r3, r0, r3
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	3332      	adds	r3, #50	; 0x32
 8004644:	4a15      	ldr	r2, [pc, #84]	; (800469c <UART_SetConfig+0x118>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004650:	4419      	add	r1, r3
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	009a      	lsls	r2, r3, #2
 800465c:	441a      	add	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	fbb2 f2f3 	udiv	r2, r2, r3
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <UART_SetConfig+0x118>)
 800466a:	fba3 0302 	umull	r0, r3, r3, r2
 800466e:	095b      	lsrs	r3, r3, #5
 8004670:	2064      	movs	r0, #100	; 0x64
 8004672:	fb00 f303 	mul.w	r3, r0, r3
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	3332      	adds	r3, #50	; 0x32
 800467c:	4a07      	ldr	r2, [pc, #28]	; (800469c <UART_SetConfig+0x118>)
 800467e:	fba2 2303 	umull	r2, r3, r2, r3
 8004682:	095b      	lsrs	r3, r3, #5
 8004684:	f003 020f 	and.w	r2, r3, #15
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	440a      	add	r2, r1
 800468e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004690:	bf00      	nop
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40013800 	.word	0x40013800
 800469c:	51eb851f 	.word	0x51eb851f

080046a0 <__cxa_pure_virtual>:
 80046a0:	b508      	push	{r3, lr}
 80046a2:	f000 f80d 	bl	80046c0 <_ZSt9terminatev>

080046a6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80046a6:	b508      	push	{r3, lr}
 80046a8:	4780      	blx	r0
 80046aa:	f000 f80e 	bl	80046ca <abort>
	...

080046b0 <_ZSt13get_terminatev>:
 80046b0:	4b02      	ldr	r3, [pc, #8]	; (80046bc <_ZSt13get_terminatev+0xc>)
 80046b2:	6818      	ldr	r0, [r3, #0]
 80046b4:	f3bf 8f5b 	dmb	ish
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	2000000c 	.word	0x2000000c

080046c0 <_ZSt9terminatev>:
 80046c0:	b508      	push	{r3, lr}
 80046c2:	f7ff fff5 	bl	80046b0 <_ZSt13get_terminatev>
 80046c6:	f7ff ffee 	bl	80046a6 <_ZN10__cxxabiv111__terminateEPFvvE>

080046ca <abort>:
 80046ca:	2006      	movs	r0, #6
 80046cc:	b508      	push	{r3, lr}
 80046ce:	f000 f873 	bl	80047b8 <raise>
 80046d2:	2001      	movs	r0, #1
 80046d4:	f7fd fd6d 	bl	80021b2 <_exit>

080046d8 <__errno>:
 80046d8:	4b01      	ldr	r3, [pc, #4]	; (80046e0 <__errno+0x8>)
 80046da:	6818      	ldr	r0, [r3, #0]
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	20000010 	.word	0x20000010

080046e4 <__libc_init_array>:
 80046e4:	b570      	push	{r4, r5, r6, lr}
 80046e6:	2600      	movs	r6, #0
 80046e8:	4d0c      	ldr	r5, [pc, #48]	; (800471c <__libc_init_array+0x38>)
 80046ea:	4c0d      	ldr	r4, [pc, #52]	; (8004720 <__libc_init_array+0x3c>)
 80046ec:	1b64      	subs	r4, r4, r5
 80046ee:	10a4      	asrs	r4, r4, #2
 80046f0:	42a6      	cmp	r6, r4
 80046f2:	d109      	bne.n	8004708 <__libc_init_array+0x24>
 80046f4:	f000 f9ae 	bl	8004a54 <_init>
 80046f8:	2600      	movs	r6, #0
 80046fa:	4d0a      	ldr	r5, [pc, #40]	; (8004724 <__libc_init_array+0x40>)
 80046fc:	4c0a      	ldr	r4, [pc, #40]	; (8004728 <__libc_init_array+0x44>)
 80046fe:	1b64      	subs	r4, r4, r5
 8004700:	10a4      	asrs	r4, r4, #2
 8004702:	42a6      	cmp	r6, r4
 8004704:	d105      	bne.n	8004712 <__libc_init_array+0x2e>
 8004706:	bd70      	pop	{r4, r5, r6, pc}
 8004708:	f855 3b04 	ldr.w	r3, [r5], #4
 800470c:	4798      	blx	r3
 800470e:	3601      	adds	r6, #1
 8004710:	e7ee      	b.n	80046f0 <__libc_init_array+0xc>
 8004712:	f855 3b04 	ldr.w	r3, [r5], #4
 8004716:	4798      	blx	r3
 8004718:	3601      	adds	r6, #1
 800471a:	e7f2      	b.n	8004702 <__libc_init_array+0x1e>
 800471c:	08004cb8 	.word	0x08004cb8
 8004720:	08004cb8 	.word	0x08004cb8
 8004724:	08004cb8 	.word	0x08004cb8
 8004728:	08004cc0 	.word	0x08004cc0

0800472c <memcpy>:
 800472c:	440a      	add	r2, r1
 800472e:	4291      	cmp	r1, r2
 8004730:	f100 33ff 	add.w	r3, r0, #4294967295
 8004734:	d100      	bne.n	8004738 <memcpy+0xc>
 8004736:	4770      	bx	lr
 8004738:	b510      	push	{r4, lr}
 800473a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800473e:	4291      	cmp	r1, r2
 8004740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004744:	d1f9      	bne.n	800473a <memcpy+0xe>
 8004746:	bd10      	pop	{r4, pc}

08004748 <memset>:
 8004748:	4603      	mov	r3, r0
 800474a:	4402      	add	r2, r0
 800474c:	4293      	cmp	r3, r2
 800474e:	d100      	bne.n	8004752 <memset+0xa>
 8004750:	4770      	bx	lr
 8004752:	f803 1b01 	strb.w	r1, [r3], #1
 8004756:	e7f9      	b.n	800474c <memset+0x4>

08004758 <realloc>:
 8004758:	4b02      	ldr	r3, [pc, #8]	; (8004764 <realloc+0xc>)
 800475a:	460a      	mov	r2, r1
 800475c:	4601      	mov	r1, r0
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	f000 b8da 	b.w	8004918 <_realloc_r>
 8004764:	20000010 	.word	0x20000010

08004768 <_raise_r>:
 8004768:	291f      	cmp	r1, #31
 800476a:	b538      	push	{r3, r4, r5, lr}
 800476c:	4604      	mov	r4, r0
 800476e:	460d      	mov	r5, r1
 8004770:	d904      	bls.n	800477c <_raise_r+0x14>
 8004772:	2316      	movs	r3, #22
 8004774:	6003      	str	r3, [r0, #0]
 8004776:	f04f 30ff 	mov.w	r0, #4294967295
 800477a:	bd38      	pop	{r3, r4, r5, pc}
 800477c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800477e:	b112      	cbz	r2, 8004786 <_raise_r+0x1e>
 8004780:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004784:	b94b      	cbnz	r3, 800479a <_raise_r+0x32>
 8004786:	4620      	mov	r0, r4
 8004788:	f000 f830 	bl	80047ec <_getpid_r>
 800478c:	462a      	mov	r2, r5
 800478e:	4601      	mov	r1, r0
 8004790:	4620      	mov	r0, r4
 8004792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004796:	f000 b817 	b.w	80047c8 <_kill_r>
 800479a:	2b01      	cmp	r3, #1
 800479c:	d00a      	beq.n	80047b4 <_raise_r+0x4c>
 800479e:	1c59      	adds	r1, r3, #1
 80047a0:	d103      	bne.n	80047aa <_raise_r+0x42>
 80047a2:	2316      	movs	r3, #22
 80047a4:	6003      	str	r3, [r0, #0]
 80047a6:	2001      	movs	r0, #1
 80047a8:	e7e7      	b.n	800477a <_raise_r+0x12>
 80047aa:	2400      	movs	r4, #0
 80047ac:	4628      	mov	r0, r5
 80047ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80047b2:	4798      	blx	r3
 80047b4:	2000      	movs	r0, #0
 80047b6:	e7e0      	b.n	800477a <_raise_r+0x12>

080047b8 <raise>:
 80047b8:	4b02      	ldr	r3, [pc, #8]	; (80047c4 <raise+0xc>)
 80047ba:	4601      	mov	r1, r0
 80047bc:	6818      	ldr	r0, [r3, #0]
 80047be:	f7ff bfd3 	b.w	8004768 <_raise_r>
 80047c2:	bf00      	nop
 80047c4:	20000010 	.word	0x20000010

080047c8 <_kill_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	2300      	movs	r3, #0
 80047cc:	4d06      	ldr	r5, [pc, #24]	; (80047e8 <_kill_r+0x20>)
 80047ce:	4604      	mov	r4, r0
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	602b      	str	r3, [r5, #0]
 80047d6:	f7fd fcdc 	bl	8002192 <_kill>
 80047da:	1c43      	adds	r3, r0, #1
 80047dc:	d102      	bne.n	80047e4 <_kill_r+0x1c>
 80047de:	682b      	ldr	r3, [r5, #0]
 80047e0:	b103      	cbz	r3, 80047e4 <_kill_r+0x1c>
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	bd38      	pop	{r3, r4, r5, pc}
 80047e6:	bf00      	nop
 80047e8:	20000acc 	.word	0x20000acc

080047ec <_getpid_r>:
 80047ec:	f7fd bcca 	b.w	8002184 <_getpid>

080047f0 <sbrk_aligned>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	4e0e      	ldr	r6, [pc, #56]	; (800482c <sbrk_aligned+0x3c>)
 80047f4:	460c      	mov	r4, r1
 80047f6:	6831      	ldr	r1, [r6, #0]
 80047f8:	4605      	mov	r5, r0
 80047fa:	b911      	cbnz	r1, 8004802 <sbrk_aligned+0x12>
 80047fc:	f000 f8bc 	bl	8004978 <_sbrk_r>
 8004800:	6030      	str	r0, [r6, #0]
 8004802:	4621      	mov	r1, r4
 8004804:	4628      	mov	r0, r5
 8004806:	f000 f8b7 	bl	8004978 <_sbrk_r>
 800480a:	1c43      	adds	r3, r0, #1
 800480c:	d00a      	beq.n	8004824 <sbrk_aligned+0x34>
 800480e:	1cc4      	adds	r4, r0, #3
 8004810:	f024 0403 	bic.w	r4, r4, #3
 8004814:	42a0      	cmp	r0, r4
 8004816:	d007      	beq.n	8004828 <sbrk_aligned+0x38>
 8004818:	1a21      	subs	r1, r4, r0
 800481a:	4628      	mov	r0, r5
 800481c:	f000 f8ac 	bl	8004978 <_sbrk_r>
 8004820:	3001      	adds	r0, #1
 8004822:	d101      	bne.n	8004828 <sbrk_aligned+0x38>
 8004824:	f04f 34ff 	mov.w	r4, #4294967295
 8004828:	4620      	mov	r0, r4
 800482a:	bd70      	pop	{r4, r5, r6, pc}
 800482c:	20000ac8 	.word	0x20000ac8

08004830 <_malloc_r>:
 8004830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004834:	1ccd      	adds	r5, r1, #3
 8004836:	f025 0503 	bic.w	r5, r5, #3
 800483a:	3508      	adds	r5, #8
 800483c:	2d0c      	cmp	r5, #12
 800483e:	bf38      	it	cc
 8004840:	250c      	movcc	r5, #12
 8004842:	2d00      	cmp	r5, #0
 8004844:	4607      	mov	r7, r0
 8004846:	db01      	blt.n	800484c <_malloc_r+0x1c>
 8004848:	42a9      	cmp	r1, r5
 800484a:	d905      	bls.n	8004858 <_malloc_r+0x28>
 800484c:	230c      	movs	r3, #12
 800484e:	2600      	movs	r6, #0
 8004850:	603b      	str	r3, [r7, #0]
 8004852:	4630      	mov	r0, r6
 8004854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004858:	4e2e      	ldr	r6, [pc, #184]	; (8004914 <_malloc_r+0xe4>)
 800485a:	f000 f89d 	bl	8004998 <__malloc_lock>
 800485e:	6833      	ldr	r3, [r6, #0]
 8004860:	461c      	mov	r4, r3
 8004862:	bb34      	cbnz	r4, 80048b2 <_malloc_r+0x82>
 8004864:	4629      	mov	r1, r5
 8004866:	4638      	mov	r0, r7
 8004868:	f7ff ffc2 	bl	80047f0 <sbrk_aligned>
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	4604      	mov	r4, r0
 8004870:	d14d      	bne.n	800490e <_malloc_r+0xde>
 8004872:	6834      	ldr	r4, [r6, #0]
 8004874:	4626      	mov	r6, r4
 8004876:	2e00      	cmp	r6, #0
 8004878:	d140      	bne.n	80048fc <_malloc_r+0xcc>
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	4631      	mov	r1, r6
 800487e:	4638      	mov	r0, r7
 8004880:	eb04 0803 	add.w	r8, r4, r3
 8004884:	f000 f878 	bl	8004978 <_sbrk_r>
 8004888:	4580      	cmp	r8, r0
 800488a:	d13a      	bne.n	8004902 <_malloc_r+0xd2>
 800488c:	6821      	ldr	r1, [r4, #0]
 800488e:	3503      	adds	r5, #3
 8004890:	1a6d      	subs	r5, r5, r1
 8004892:	f025 0503 	bic.w	r5, r5, #3
 8004896:	3508      	adds	r5, #8
 8004898:	2d0c      	cmp	r5, #12
 800489a:	bf38      	it	cc
 800489c:	250c      	movcc	r5, #12
 800489e:	4638      	mov	r0, r7
 80048a0:	4629      	mov	r1, r5
 80048a2:	f7ff ffa5 	bl	80047f0 <sbrk_aligned>
 80048a6:	3001      	adds	r0, #1
 80048a8:	d02b      	beq.n	8004902 <_malloc_r+0xd2>
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	442b      	add	r3, r5
 80048ae:	6023      	str	r3, [r4, #0]
 80048b0:	e00e      	b.n	80048d0 <_malloc_r+0xa0>
 80048b2:	6822      	ldr	r2, [r4, #0]
 80048b4:	1b52      	subs	r2, r2, r5
 80048b6:	d41e      	bmi.n	80048f6 <_malloc_r+0xc6>
 80048b8:	2a0b      	cmp	r2, #11
 80048ba:	d916      	bls.n	80048ea <_malloc_r+0xba>
 80048bc:	1961      	adds	r1, r4, r5
 80048be:	42a3      	cmp	r3, r4
 80048c0:	6025      	str	r5, [r4, #0]
 80048c2:	bf18      	it	ne
 80048c4:	6059      	strne	r1, [r3, #4]
 80048c6:	6863      	ldr	r3, [r4, #4]
 80048c8:	bf08      	it	eq
 80048ca:	6031      	streq	r1, [r6, #0]
 80048cc:	5162      	str	r2, [r4, r5]
 80048ce:	604b      	str	r3, [r1, #4]
 80048d0:	4638      	mov	r0, r7
 80048d2:	f104 060b 	add.w	r6, r4, #11
 80048d6:	f000 f865 	bl	80049a4 <__malloc_unlock>
 80048da:	f026 0607 	bic.w	r6, r6, #7
 80048de:	1d23      	adds	r3, r4, #4
 80048e0:	1af2      	subs	r2, r6, r3
 80048e2:	d0b6      	beq.n	8004852 <_malloc_r+0x22>
 80048e4:	1b9b      	subs	r3, r3, r6
 80048e6:	50a3      	str	r3, [r4, r2]
 80048e8:	e7b3      	b.n	8004852 <_malloc_r+0x22>
 80048ea:	6862      	ldr	r2, [r4, #4]
 80048ec:	42a3      	cmp	r3, r4
 80048ee:	bf0c      	ite	eq
 80048f0:	6032      	streq	r2, [r6, #0]
 80048f2:	605a      	strne	r2, [r3, #4]
 80048f4:	e7ec      	b.n	80048d0 <_malloc_r+0xa0>
 80048f6:	4623      	mov	r3, r4
 80048f8:	6864      	ldr	r4, [r4, #4]
 80048fa:	e7b2      	b.n	8004862 <_malloc_r+0x32>
 80048fc:	4634      	mov	r4, r6
 80048fe:	6876      	ldr	r6, [r6, #4]
 8004900:	e7b9      	b.n	8004876 <_malloc_r+0x46>
 8004902:	230c      	movs	r3, #12
 8004904:	4638      	mov	r0, r7
 8004906:	603b      	str	r3, [r7, #0]
 8004908:	f000 f84c 	bl	80049a4 <__malloc_unlock>
 800490c:	e7a1      	b.n	8004852 <_malloc_r+0x22>
 800490e:	6025      	str	r5, [r4, #0]
 8004910:	e7de      	b.n	80048d0 <_malloc_r+0xa0>
 8004912:	bf00      	nop
 8004914:	20000ac4 	.word	0x20000ac4

08004918 <_realloc_r>:
 8004918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491c:	4680      	mov	r8, r0
 800491e:	4614      	mov	r4, r2
 8004920:	460e      	mov	r6, r1
 8004922:	b921      	cbnz	r1, 800492e <_realloc_r+0x16>
 8004924:	4611      	mov	r1, r2
 8004926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800492a:	f7ff bf81 	b.w	8004830 <_malloc_r>
 800492e:	b92a      	cbnz	r2, 800493c <_realloc_r+0x24>
 8004930:	f000 f83e 	bl	80049b0 <_free_r>
 8004934:	4625      	mov	r5, r4
 8004936:	4628      	mov	r0, r5
 8004938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800493c:	f000 f880 	bl	8004a40 <_malloc_usable_size_r>
 8004940:	4284      	cmp	r4, r0
 8004942:	4607      	mov	r7, r0
 8004944:	d802      	bhi.n	800494c <_realloc_r+0x34>
 8004946:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800494a:	d812      	bhi.n	8004972 <_realloc_r+0x5a>
 800494c:	4621      	mov	r1, r4
 800494e:	4640      	mov	r0, r8
 8004950:	f7ff ff6e 	bl	8004830 <_malloc_r>
 8004954:	4605      	mov	r5, r0
 8004956:	2800      	cmp	r0, #0
 8004958:	d0ed      	beq.n	8004936 <_realloc_r+0x1e>
 800495a:	42bc      	cmp	r4, r7
 800495c:	4622      	mov	r2, r4
 800495e:	4631      	mov	r1, r6
 8004960:	bf28      	it	cs
 8004962:	463a      	movcs	r2, r7
 8004964:	f7ff fee2 	bl	800472c <memcpy>
 8004968:	4631      	mov	r1, r6
 800496a:	4640      	mov	r0, r8
 800496c:	f000 f820 	bl	80049b0 <_free_r>
 8004970:	e7e1      	b.n	8004936 <_realloc_r+0x1e>
 8004972:	4635      	mov	r5, r6
 8004974:	e7df      	b.n	8004936 <_realloc_r+0x1e>
	...

08004978 <_sbrk_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	2300      	movs	r3, #0
 800497c:	4d05      	ldr	r5, [pc, #20]	; (8004994 <_sbrk_r+0x1c>)
 800497e:	4604      	mov	r4, r0
 8004980:	4608      	mov	r0, r1
 8004982:	602b      	str	r3, [r5, #0]
 8004984:	f7fd fc20 	bl	80021c8 <_sbrk>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_sbrk_r+0x1a>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_sbrk_r+0x1a>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	20000acc 	.word	0x20000acc

08004998 <__malloc_lock>:
 8004998:	4801      	ldr	r0, [pc, #4]	; (80049a0 <__malloc_lock+0x8>)
 800499a:	f000 b859 	b.w	8004a50 <__retarget_lock_acquire_recursive>
 800499e:	bf00      	nop
 80049a0:	20000ad0 	.word	0x20000ad0

080049a4 <__malloc_unlock>:
 80049a4:	4801      	ldr	r0, [pc, #4]	; (80049ac <__malloc_unlock+0x8>)
 80049a6:	f000 b854 	b.w	8004a52 <__retarget_lock_release_recursive>
 80049aa:	bf00      	nop
 80049ac:	20000ad0 	.word	0x20000ad0

080049b0 <_free_r>:
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	4605      	mov	r5, r0
 80049b4:	2900      	cmp	r1, #0
 80049b6:	d040      	beq.n	8004a3a <_free_r+0x8a>
 80049b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049bc:	1f0c      	subs	r4, r1, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	bfb8      	it	lt
 80049c2:	18e4      	addlt	r4, r4, r3
 80049c4:	f7ff ffe8 	bl	8004998 <__malloc_lock>
 80049c8:	4a1c      	ldr	r2, [pc, #112]	; (8004a3c <_free_r+0x8c>)
 80049ca:	6813      	ldr	r3, [r2, #0]
 80049cc:	b933      	cbnz	r3, 80049dc <_free_r+0x2c>
 80049ce:	6063      	str	r3, [r4, #4]
 80049d0:	6014      	str	r4, [r2, #0]
 80049d2:	4628      	mov	r0, r5
 80049d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049d8:	f7ff bfe4 	b.w	80049a4 <__malloc_unlock>
 80049dc:	42a3      	cmp	r3, r4
 80049de:	d908      	bls.n	80049f2 <_free_r+0x42>
 80049e0:	6820      	ldr	r0, [r4, #0]
 80049e2:	1821      	adds	r1, r4, r0
 80049e4:	428b      	cmp	r3, r1
 80049e6:	bf01      	itttt	eq
 80049e8:	6819      	ldreq	r1, [r3, #0]
 80049ea:	685b      	ldreq	r3, [r3, #4]
 80049ec:	1809      	addeq	r1, r1, r0
 80049ee:	6021      	streq	r1, [r4, #0]
 80049f0:	e7ed      	b.n	80049ce <_free_r+0x1e>
 80049f2:	461a      	mov	r2, r3
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	b10b      	cbz	r3, 80049fc <_free_r+0x4c>
 80049f8:	42a3      	cmp	r3, r4
 80049fa:	d9fa      	bls.n	80049f2 <_free_r+0x42>
 80049fc:	6811      	ldr	r1, [r2, #0]
 80049fe:	1850      	adds	r0, r2, r1
 8004a00:	42a0      	cmp	r0, r4
 8004a02:	d10b      	bne.n	8004a1c <_free_r+0x6c>
 8004a04:	6820      	ldr	r0, [r4, #0]
 8004a06:	4401      	add	r1, r0
 8004a08:	1850      	adds	r0, r2, r1
 8004a0a:	4283      	cmp	r3, r0
 8004a0c:	6011      	str	r1, [r2, #0]
 8004a0e:	d1e0      	bne.n	80049d2 <_free_r+0x22>
 8004a10:	6818      	ldr	r0, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	4401      	add	r1, r0
 8004a16:	6011      	str	r1, [r2, #0]
 8004a18:	6053      	str	r3, [r2, #4]
 8004a1a:	e7da      	b.n	80049d2 <_free_r+0x22>
 8004a1c:	d902      	bls.n	8004a24 <_free_r+0x74>
 8004a1e:	230c      	movs	r3, #12
 8004a20:	602b      	str	r3, [r5, #0]
 8004a22:	e7d6      	b.n	80049d2 <_free_r+0x22>
 8004a24:	6820      	ldr	r0, [r4, #0]
 8004a26:	1821      	adds	r1, r4, r0
 8004a28:	428b      	cmp	r3, r1
 8004a2a:	bf01      	itttt	eq
 8004a2c:	6819      	ldreq	r1, [r3, #0]
 8004a2e:	685b      	ldreq	r3, [r3, #4]
 8004a30:	1809      	addeq	r1, r1, r0
 8004a32:	6021      	streq	r1, [r4, #0]
 8004a34:	6063      	str	r3, [r4, #4]
 8004a36:	6054      	str	r4, [r2, #4]
 8004a38:	e7cb      	b.n	80049d2 <_free_r+0x22>
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	20000ac4 	.word	0x20000ac4

08004a40 <_malloc_usable_size_r>:
 8004a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a44:	1f18      	subs	r0, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bfbc      	itt	lt
 8004a4a:	580b      	ldrlt	r3, [r1, r0]
 8004a4c:	18c0      	addlt	r0, r0, r3
 8004a4e:	4770      	bx	lr

08004a50 <__retarget_lock_acquire_recursive>:
 8004a50:	4770      	bx	lr

08004a52 <__retarget_lock_release_recursive>:
 8004a52:	4770      	bx	lr

08004a54 <_init>:
 8004a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a56:	bf00      	nop
 8004a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a5a:	bc08      	pop	{r3}
 8004a5c:	469e      	mov	lr, r3
 8004a5e:	4770      	bx	lr

08004a60 <_fini>:
 8004a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a62:	bf00      	nop
 8004a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a66:	bc08      	pop	{r3}
 8004a68:	469e      	mov	lr, r3
 8004a6a:	4770      	bx	lr
