// Seed: 1887123374
module module_0 (
    output logic id_0,
    output id_1
    , id_8,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_9;
  assign id_0 = 1;
  assign id_1 = !id_8;
  logic id_10;
  assign id_5 = 1 - id_2;
  logic id_11;
endmodule
`define pp_8 0
`timescale 1 ps / 1 ps
