// Seed: 4038355474
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_11,
    id_12
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_14 = id_12;
  initial begin
    if ((id_7 ? 1 : id_8)) id_13 = ~id_14;
    else begin
      do
      #1 begin
        id_2 <= id_2;
      end
      while (1);
    end
  end
  rtran (1, id_3);
  wire id_15;
  module_0();
endmodule
