[2025-09-17 06:09:22] START suite=qualcomm_srv trace=srv568_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2656288 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5063007 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5063007 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5063008 heartbeat IPC: 4.155 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13791210 heartbeat IPC: 1.146 cumulative IPC: 1.146 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22201708 heartbeat IPC: 1.189 cumulative IPC: 1.167 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31009449 heartbeat IPC: 1.135 cumulative IPC: 1.156 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39735284 heartbeat IPC: 1.146 cumulative IPC: 1.154 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 48328792 heartbeat IPC: 1.164 cumulative IPC: 1.156 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 57150876 heartbeat IPC: 1.134 cumulative IPC: 1.152 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 65926234 heartbeat IPC: 1.14 cumulative IPC: 1.15 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 74480569 heartbeat IPC: 1.169 cumulative IPC: 1.152 (Simulation time: 00 hr 10 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 83158523 heartbeat IPC: 1.152 cumulative IPC: 1.152 (Simulation time: 00 hr 11 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86759025 cumulative IPC: 1.153 (Simulation time: 00 hr 12 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86759025 cumulative IPC: 1.153 (Simulation time: 00 hr 12 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.153 instructions: 100000000 cycles: 86759025
CPU 0 Branch Prediction Accuracy: 91.28% MPKI: 15.4 Average ROB Occupancy at Mispredict: 26.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2831
BRANCH_INDIRECT: 0.4157
BRANCH_CONDITIONAL: 12.97
BRANCH_DIRECT_CALL: 0.7128
BRANCH_INDIRECT_CALL: 0.5107
BRANCH_RETURN: 0.5081


====Backend Stall Breakdown====
ROB_STALL: 172922
LQ_STALL: 0
SQ_STALL: 538398


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 88.33871
REPLAY_LOAD: 78.96154
NON_REPLAY_LOAD: 16.655537

== Total ==
ADDR_TRANS: 10954
REPLAY_LOAD: 12318
NON_REPLAY_LOAD: 149650

== Counts ==
ADDR_TRANS: 124
REPLAY_LOAD: 156
NON_REPLAY_LOAD: 8985

cpu0->cpu0_STLB TOTAL        ACCESS:    1799184 HIT:    1793525 MISS:       5659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1799184 HIT:    1793525 MISS:       5659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 186.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7817310 HIT:    6862890 MISS:     954420 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6323204 HIT:    5540038 MISS:     783166 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     547240 HIT:     400840 MISS:     146400 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     936450 HIT:     920848 MISS:      15602 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10416 HIT:       1164 MISS:       9252 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14461791 HIT:    8037329 MISS:    6424462 MSHR_MERGE:    1527821
cpu0->cpu0_L1I LOAD         ACCESS:   14461791 HIT:    8037329 MISS:    6424462 MSHR_MERGE:    1527821
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29973906 HIT:   26585030 MISS:    3388876 MSHR_MERGE:    1404626
cpu0->cpu0_L1D LOAD         ACCESS:   16936919 HIT:   15163313 MISS:    1773606 MSHR_MERGE:     347032
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13025218 HIT:   11420380 MISS:    1604838 MSHR_MERGE:    1057578
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11769 HIT:       1337 MISS:      10432 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12093668 HIT:   10348189 MISS:    1745479 MSHR_MERGE:     874099
cpu0->cpu0_ITLB LOAD         ACCESS:   12093668 HIT:   10348189 MISS:    1745479 MSHR_MERGE:     874099
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.136 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28369416 HIT:   27136957 MISS:    1232459 MSHR_MERGE:     304655
cpu0->cpu0_DTLB LOAD         ACCESS:   28369416 HIT:   27136957 MISS:    1232459 MSHR_MERGE:     304655
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.015 cycles
cpu0->LLC TOTAL        ACCESS:    1158746 HIT:    1090685 MISS:      68061 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     783166 HIT:     757214 MISS:      25952 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     146400 HIT:     108911 MISS:      37489 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     219928 HIT:     219710 MISS:        218 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9252 HIT:       4850 MISS:       4402 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3888
  ROW_BUFFER_MISS:      63951
  AVG DBUS CONGESTED CYCLE: 3.645
Channel 0 WQ ROW_BUFFER_HIT:       1588
  ROW_BUFFER_MISS:      32039
  FULL:          0
Channel 0 REFRESHES ISSUED:       7230

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537631       417551        84207         4865
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          247          487          230
  STLB miss resolved @ L2C                0          243          211          750          170
  STLB miss resolved @ LLC                0          296          550         2463          967
  STLB miss resolved @ MEM                0            1          275         2074         2429

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154142        50606      1174634       109969          583
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          232          186           34
  STLB miss resolved @ L2C                0           97          164           78            6
  STLB miss resolved @ LLC                0          184          361          698           99
  STLB miss resolved @ MEM                0            0           97          321          136
[2025-09-17 06:21:53] END   suite=qualcomm_srv trace=srv568_ap (rc=0)
