<profile>

<section name = "Vitis HLS Report for 'load_mlp_weights_one_layer'" level="0">
<item name = "Date">Mon Apr 12 16:08:28 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">371702, 371702, 3.717 ms, 3.717 ms, 371702, 371702, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_282_1">187800, 187800, 313, -, -, 600, no</column>
<column name=" + VITIS_LOOP_284_2">301, 301, 3, 1, 1, 300, yes</column>
<column name="- VITIS_LOOP_288_3">183900, 183900, 613, -, -, 300, no</column>
<column name=" + VITIS_LOOP_290_4">601, 601, 3, 1, 1, 600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 840, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 74, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 301, -</column>
<column name="Register">-, -, 968, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_10ns_12_1_1_U45">mul_3ns_10ns_12_1_1, 0, 0, 0, 62, 0</column>
<column name="mul_3ns_11ns_13_1_1_U43">mul_3ns_11ns_13_1_1, 0, 0, 0, 6, 0</column>
<column name="mul_3ns_19ns_21_1_1_U44">mul_3ns_19ns_21_1_1, 0, 0, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln282_1_fu_428_p2">+, 0, 0, 25, 18, 9</column>
<column name="add_ln282_2_fu_434_p2">+, 0, 0, 25, 18, 9</column>
<column name="add_ln282_fu_422_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln283_fu_450_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln284_fu_543_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln285_1_fu_559_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln285_fu_469_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln288_1_fu_575_p2">+, 0, 0, 25, 18, 10</column>
<column name="add_ln288_2_fu_581_p2">+, 0, 0, 25, 18, 10</column>
<column name="add_ln288_fu_569_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln289_fu_597_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln290_fu_636_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln291_1_fu_652_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln291_fu_616_p2">+, 0, 0, 70, 63, 63</column>
<column name="empty_72_fu_402_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_75_fu_501_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_76_fu_520_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_370_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln282_fu_440_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln284_fu_549_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln288_fu_587_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln290_fu_642_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 26, 1, 26</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="dim_in_1_reg_323">9, 2, 10, 20</column>
<column name="dim_in_reg_277">9, 2, 9, 18</column>
<column name="dim_out_1_reg_288">9, 2, 9, 18</column>
<column name="dim_out_reg_242">9, 2, 10, 20</column>
<column name="m_axi_mem_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="phi_mul39_reg_266">9, 2, 18, 36</column>
<column name="phi_mul41_reg_300">9, 2, 18, 36</column>
<column name="phi_mul43_reg_312">9, 2, 18, 36</column>
<column name="phi_mul_reg_254">9, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln282_1_reg_697">18, 0, 18, 0</column>
<column name="add_ln282_2_reg_702">18, 0, 18, 0</column>
<column name="add_ln282_reg_692">10, 0, 10, 0</column>
<column name="add_ln285_1_reg_746">18, 0, 18, 0</column>
<column name="add_ln285_1_reg_746_pp0_iter1_reg">18, 0, 18, 0</column>
<column name="add_ln288_1_reg_761">18, 0, 18, 0</column>
<column name="add_ln288_2_reg_766">18, 0, 18, 0</column>
<column name="add_ln288_reg_756">9, 0, 9, 0</column>
<column name="add_ln291_1_reg_800">18, 0, 18, 0</column>
<column name="add_ln291_1_reg_800_pp1_iter1_reg">18, 0, 18, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="dim_in_1_reg_323">10, 0, 10, 0</column>
<column name="dim_in_reg_277">9, 0, 9, 0</column>
<column name="dim_out_1_reg_288">9, 0, 9, 0</column>
<column name="dim_out_reg_242">10, 0, 10, 0</column>
<column name="icmp_ln284_reg_742">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_742_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln290_reg_796">1, 0, 1, 0</column>
<column name="icmp_ln290_reg_796_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="layer_cast2_reg_672">3, 0, 12, 9</column>
<column name="mem_addr_1_read_reg_786">32, 0, 32, 0</column>
<column name="mem_addr_1_reg_774">64, 0, 64, 0</column>
<column name="mem_addr_2_read_reg_751">32, 0, 32, 0</column>
<column name="mem_addr_2_reg_716">64, 0, 64, 0</column>
<column name="mem_addr_3_read_reg_805">32, 0, 32, 0</column>
<column name="mem_addr_3_reg_780">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_732">32, 0, 32, 0</column>
<column name="mem_addr_reg_710">64, 0, 64, 0</column>
<column name="p_cast5_reg_682">21, 0, 64, 43</column>
<column name="phi_mul39_reg_266">18, 0, 18, 0</column>
<column name="phi_mul41_reg_300">18, 0, 18, 0</column>
<column name="phi_mul43_reg_312">18, 0, 18, 0</column>
<column name="phi_mul_reg_254">18, 0, 18, 0</column>
<column name="sext_ln282_reg_687">63, 0, 63, 0</column>
<column name="sext_ln288_reg_727">63, 0, 63, 0</column>
<column name="trunc_ln282_cast_reg_677">63, 0, 63, 0</column>
<column name="trunc_ln288_cast_reg_722">63, 0, 63, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_mlp_weights_one_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="layer">in, 3, ap_none, layer, scalar</column>
<column name="gnn_node_mlp_1_weights_fixed">in, 64, ap_none, gnn_node_mlp_1_weights_fixed, scalar</column>
<column name="gnn_node_mlp_1_bias_fixed">in, 64, ap_none, gnn_node_mlp_1_bias_fixed, scalar</column>
<column name="gnn_node_mlp_2_weights_fixed">in, 64, ap_none, gnn_node_mlp_2_weights_fixed, scalar</column>
<column name="gnn_node_mlp_2_bias_fixed">in, 64, ap_none, gnn_node_mlp_2_bias_fixed, scalar</column>
<column name="mlp_1_bias_V_address0">out, 10, ap_memory, mlp_1_bias_V, array</column>
<column name="mlp_1_bias_V_ce0">out, 1, ap_memory, mlp_1_bias_V, array</column>
<column name="mlp_1_bias_V_we0">out, 1, ap_memory, mlp_1_bias_V, array</column>
<column name="mlp_1_bias_V_d0">out, 32, ap_memory, mlp_1_bias_V, array</column>
<column name="mlp_1_weights_V_address0">out, 18, ap_memory, mlp_1_weights_V, array</column>
<column name="mlp_1_weights_V_ce0">out, 1, ap_memory, mlp_1_weights_V, array</column>
<column name="mlp_1_weights_V_we0">out, 1, ap_memory, mlp_1_weights_V, array</column>
<column name="mlp_1_weights_V_d0">out, 32, ap_memory, mlp_1_weights_V, array</column>
<column name="mlp_2_bias_V_address0">out, 9, ap_memory, mlp_2_bias_V, array</column>
<column name="mlp_2_bias_V_ce0">out, 1, ap_memory, mlp_2_bias_V, array</column>
<column name="mlp_2_bias_V_we0">out, 1, ap_memory, mlp_2_bias_V, array</column>
<column name="mlp_2_bias_V_d0">out, 32, ap_memory, mlp_2_bias_V, array</column>
<column name="mlp_2_weights_V_address0">out, 18, ap_memory, mlp_2_weights_V, array</column>
<column name="mlp_2_weights_V_ce0">out, 1, ap_memory, mlp_2_weights_V, array</column>
<column name="mlp_2_weights_V_we0">out, 1, ap_memory, mlp_2_weights_V, array</column>
<column name="mlp_2_weights_V_d0">out, 32, ap_memory, mlp_2_weights_V, array</column>
</table>
</item>
</section>
</profile>
