// Seed: 211638188
`default_nettype id_1
module module_0 #(
    parameter id_1 = 32'd6,
    parameter id_3 = 32'd1,
    parameter id_5 = 32'd13
) (
    output _id_1,
    input  id_2
);
  assign id_1 = 1;
  type_9(
      1 ? id_1 : 1 + 1, id_1, 1'b0 - id_1, id_1, 1, id_3, 1
  );
  assign id_2 = "" - 1;
  assign id_1[1'b0 : 1'b0] = id_1[id_1];
  always id_3 <= 1;
  if (1) reg id_4;
  else logic _id_5;
  assign id_4 = id_3;
  always @(id_4[id_3 : id_5]) begin
    begin
      begin
        begin
          id_4 = 1;
        end
      end
      id_1 <= 1'b0;
    end
  end
  function id_6;
    input id_7;
    id_2 = id_5;
  endfunction
  logic [!  SystemTFIdentifier  (  1  )] id_8;
  assign id_2 = id_5;
endmodule
`define pp_2 0
module module_1 (
    input logic id_1,
    input id_2,
    output id_3
);
  type_5(
      .id_0(id_2), .id_1(id_2[1])
  );
  assign id_1 = id_2;
  assign id_3[1] = id_1;
endmodule
`default_nettype wire
