// Seed: 107044233
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2
);
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_28,
    input tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri id_15,
    input tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    output wor id_19,
    input wor id_20,
    input wire id_21,
    input tri0 id_22,
    input wand id_23,
    input wor id_24,
    input tri0 id_25,
    input tri0 id_26
);
  module_0(
      id_8, id_25, id_12
  );
  assign id_10 = 1'b0;
  assign id_1  = id_2;
  nand (
      id_12,
      id_3,
      id_23,
      id_14,
      id_15,
      id_22,
      id_13,
      id_21,
      id_26,
      id_28,
      id_24,
      id_18,
      id_11,
      id_20,
      id_17,
      id_2
  );
  assign id_7 = id_11;
endmodule
