Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 13 22:10:08 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_drc -file image_statistics_top_drc_routed.rpt -pb image_statistics_top_drc_routed.pb -rpx image_statistics_top_drc_routed.rpx
| Design       : image_statistics_top
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-------------+------------------+---------------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                         | Violations |
+-------------+------------------+---------------------------------------------------------------------+------------+
| IOSTDTYPE-1 | Critical Warning | IOStandard Type                                                     | 1          |
| AVAL-318    | Warning          | DSP_dynamic_PCIN_tieoff_only_on_bottom_sites                        | 2          |
| AVAL-155    | Advisory         | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 2          |
| AVAL-156    | Advisory         | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 2          |
+-------------+------------------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
IOSTDTYPE-1#1 Critical Warning
IOStandard Type  
I/O port clk_i is Single-Ended but has an IOStandard of LVDS which can only support Differential
Related violations: <none>

AVAL-318#1 Warning
DSP_dynamic_PCIN_tieoff_only_on_bottom_sites  
The DSP48E2 statistics_core_gradient/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
Related violations: <none>

AVAL-318#2 Warning
DSP_dynamic_PCIN_tieoff_only_on_bottom_sites  
The DSP48E2 statistics_core_laplacian/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
statistics_core_gradient/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
statistics_core_gradient/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


