#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  9 00:06:44 2024
# Process ID: 28852
# Current directory: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29276 C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.xpr
# Log file: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/vivado.log
# Journal file: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {C:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s C:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master} [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axis_dual_i2s:1.0 axis_dual_i2s_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "design_1" 
set_property location {0.5 -258 -200} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_1]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_ports reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
apply_board_connection -board_interface "reset" -ip_intf "proc_sys_reset_0/ext_reset" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
create_bd_cell -type module -reference volume_controller volume_controller_0
create_bd_cell -type module -reference balance_controller balance_controller_0
create_bd_cell -type module -reference LFO LFO_0
create_bd_cell -type module -reference debouncer debouncer_0
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
create_bd_cell -type module -reference edge_detector_toggle edge_detector_toggle_0
create_bd_cell -type module -reference effect_selector effect_selector_0
create_bd_cell -type module -reference led_controller led_controller_0
create_bd_cell -type module -reference led_level_controller led_level_controller_0
create_bd_cell -type module -reference moving_average_filter_en moving_average_filte_0
create_bd_cell -type module -reference mute_controller mute_controller_0
make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_dual_i2s_0/i2s_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_toggle_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins effect_selector_0/aclk]
endgroup
make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
connect_bd_net [get_bd_pins balance_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins balance_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins LFO_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins LFO_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins led_level_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins led_level_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins moving_average_filte_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins moving_average_filte_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
validate_bd_design
connect_bd_net [get_bd_pins axis_dual_i2s_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_dual_i2s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi4stream_spi_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_dual_i2s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi4stream_spi_master_0_0_synth_1 design_1_axis_dual_i2s_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_clk_wiz_0_1_synth_1 design_1_volume_controller_0_0_synth_1 design_1_balance_controller_0_0_synth_1 design_1_LFO_0_0_synth_1 design_1_debouncer_0_0_synth_1 design_1_digilent_jstk2_0_0_synth_1 design_1_edge_detector_toggle_0_0_synth_1 design_1_effect_selector_0_0_synth_1 design_1_led_controller_0_0_synth_1 design_1_led_level_controller_0_0_synth_1 design_1_moving_average_filte_0_0_synth_1 design_1_mute_controller_0_0_synth_1 -jobs 8
wait_on_run design_1_axi4stream_spi_master_0_0_synth_1
wait_on_run design_1_axis_dual_i2s_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_clk_wiz_0_1_synth_1
wait_on_run design_1_volume_controller_0_0_synth_1
wait_on_run design_1_balance_controller_0_0_synth_1
wait_on_run design_1_LFO_0_0_synth_1
wait_on_run design_1_debouncer_0_0_synth_1
wait_on_run design_1_digilent_jstk2_0_0_synth_1
wait_on_run design_1_edge_detector_toggle_0_0_synth_1
wait_on_run design_1_effect_selector_0_0_synth_1
wait_on_run design_1_led_controller_0_0_synth_1
wait_on_run design_1_led_level_controller_0_0_synth_1
wait_on_run design_1_moving_average_filte_0_0_synth_1
wait_on_run design_1_mute_controller_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property location {-950 -628} [get_bd_ports sys_clock]
set_property location {1.5 -207 -622} [get_bd_cells clk_wiz_0]
set_property location {6 831 -746} [get_bd_cells mute_controller_0]
set_property location {0.5 -314 -364} [get_bd_cells proc_sys_reset_0]
set_property location {1 -402 -628} [get_bd_cells clk_wiz_0]
set_property location {1.5 103 -648} [get_bd_cells proc_sys_reset_0]
set_property location {2 113 -568} [get_bd_cells proc_sys_reset_0]
set_property location {1 -310 -573} [get_bd_cells clk_wiz_0]
set_property location {-582 -545} [get_bd_ports sys_clock]
set_property location {-589 -510} [get_bd_ports reset]
set_property location {3 399 -835} [get_bd_cells effect_selector_0]
set_property location {3 390 -429} [get_bd_cells edge_detector_toggle_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
set_property location {-597 -575} [get_bd_ports reset]
set_property location {-610 -651} [get_bd_ports reset]
set_property location {1 -309 -483} [get_bd_cells clk_wiz_0]
set_property location {-597 -594} [get_bd_ports reset]
set_property location {-584 -471} [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property location {2 104 -245} [get_bd_cells effect_selector_0]
set_property location {3 354 -734} [get_bd_cells edge_detector_toggle_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins edge_detector_toggle_0/reset]
set_property location {4 579 -924} [get_bd_cells led_controller_0]
connect_bd_net [get_bd_pins edge_detector_toggle_0/output_signal] [get_bd_pins led_controller_0/mute_enable]
set_property location {1 -277 -208} [get_bd_cells led_level_controller_0]
set_property location {3 382 -226} [get_bd_cells balance_controller_0]
set_property location {4 656 -459} [get_bd_cells debouncer_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins debouncer_0/clk]
connect_bd_net [get_bd_pins edge_detector_toggle_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_cell -type module -reference edge_detector_toggle edge_detector_toggle_1
set_property location {3 78 -842} [get_bd_cells balance_controller_0]
set_property location {5 712 -244} [get_bd_cells edge_detector_toggle_1]
set_property location {6 1183 -439} [get_bd_cells volume_controller_0]
connect_bd_net [get_bd_pins edge_detector_toggle_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins edge_detector_toggle_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins edge_detector_toggle_1/output_signal] [get_bd_pins led_controller_0/filter_enable]
set_property location {5 957 -309} [get_bd_cells moving_average_filte_0]
set_property location {5 944 -1160} [get_bd_cells volume_controller_0]
set_property location {5 961 -923} [get_bd_cells volume_controller_0]
set_property location {6 1166 -922} [get_bd_cells mute_controller_0]
set_property location {7 1439 -762} [get_bd_cells digilent_jstk2_0]
set_property location {5.5 1080 -245} [get_bd_cells moving_average_filte_0]
set_property location {6 1076 -469} [get_bd_cells effect_selector_0]
connect_bd_net [get_bd_pins edge_detector_toggle_1/output_signal] [get_bd_pins moving_average_filte_0/enable_filter]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins effect_selector_0/aresetn]
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins effect_selector_0/effect]
connect_bd_net [get_bd_pins moving_average_filte_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins moving_average_filte_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins effect_selector_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {2 -51 -155} [get_bd_cells axis_dual_i2s_0]
set_property location {8 1561 -482} [get_bd_cells balance_controller_0]
set_property location {7 1334 -721} [get_bd_cells LFO_0]
set_property location {7 1395 -495} [get_bd_cells balance_controller_0]
set_property location {7 1334 -345} [get_bd_cells balance_controller_0]
connect_bd_intf_net [get_bd_intf_pins moving_average_filte_0/m_axis] [get_bd_intf_pins balance_controller_0/s_axis]
connect_bd_net [get_bd_pins balance_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins balance_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/balance] [get_bd_pins balance_controller_0/balance]
set_property location {8 1638 -351} [get_bd_cells volume_controller_0]
connect_bd_intf_net [get_bd_intf_pins balance_controller_0/m_axis] [get_bd_intf_pins volume_controller_0/s_axis]
set_property location {7 1613 -270} [get_bd_cells volume_controller_0]
set_property location {7 1603 -289} [get_bd_cells volume_controller_0]
set_property location {7 1603 -292} [get_bd_cells volume_controller_0]
set_property location {7 1603 -299} [get_bd_cells volume_controller_0]
set_property location {7 1605 -315} [get_bd_cells volume_controller_0]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/volume] [get_bd_pins volume_controller_0/volume]
set_property location {8 1896 -279} [get_bd_cells LFO_0]
set_property location {8 1867 -411} [get_bd_cells LFO_0]
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/m_axis] [get_bd_intf_pins LFO_0/s_axis]
connect_bd_net [get_bd_pins LFO_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins LFO_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {8.5 2207 -427} [get_bd_cells mute_controller_0]
connect_bd_intf_net [get_bd_intf_pins LFO_0/m_axis] [get_bd_intf_pins mute_controller_0/s_axis]
connect_bd_net [get_bd_pins mute_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mute_controller_0/mute] [get_bd_pins edge_detector_toggle_0/output_signal]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {9.5 2583 -428} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins mute_controller_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {10.5 2971 -233} [get_bd_cells digilent_jstk2_0]
set_property location {11 2961 -584} [get_bd_cells led_level_controller_0]
set_property location {10 2621 -883} [get_bd_cells axis_dual_i2s_0]
set_property location {9 2172 -861} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins led_level_controller_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins digilent_jstk2_0/s_axis]
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M00_AXIS]
set_property location {10 2610 -214} [get_bd_cells digilent_jstk2_0]
set_property location {11 2945 -268} [get_bd_cells axis_dual_i2s_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins axis_dual_i2s_0/s_axis]
connect_bd_net [get_bd_pins led_level_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins led_level_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins led_level_controller_0/led]
endgroup
connect_bd_net [get_bd_pins axis_dual_i2s_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_dual_i2s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins moving_average_filte_0/s_axis] [get_bd_intf_pins axis_dual_i2s_0/m_axis]
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_mclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_lrck]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_sdout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_mclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_lrck]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_sclk]
endgroup
set_property location {10 2481 -818} [get_bd_cells digilent_jstk2_0]
set_property location {11 2923 -829} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS] [get_bd_intf_pins digilent_jstk2_0/s_axis]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
endgroup
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/jstck_x] [get_bd_pins digilent_jstk2_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins effect_selector_0/jstck_y]
connect_bd_net [get_bd_pins LFO_0/jstk_y] [get_bd_pins effect_selector_0/jstk_y_lfo]
connect_bd_net [get_bd_pins led_controller_0/led_r] [get_bd_pins digilent_jstk2_0/led_r]
connect_bd_net [get_bd_pins led_controller_0/led_g] [get_bd_pins digilent_jstk2_0/led_g]
connect_bd_net [get_bd_pins led_controller_0/led_b] [get_bd_pins digilent_jstk2_0/led_b]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins edge_detector_toggle_1/input_signal]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins edge_detector_toggle_0/input_signal]
connect_bd_net [get_bd_pins edge_detector_toggle_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins LFO_0/lfo_enable]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins debouncer_0/input_signal]
endgroup
set_property name effect [get_bd_ports input_signal_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axis_dual_i2s_0/i2s_clk]
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_sdin]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
set_property location {10 2551 -166} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axis_dual_i2s_0/i2s_resetn]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out2]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_1/ext_reset_in]
set_property name lfo_enable [get_bd_ports lfo_enable_0]
set_property location {-596 -345} [get_bd_ports rx_sdin_0]
set_property location {-595 -399} [get_bd_ports effect]
validate_bd_design
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_edge_detector_toggle_1_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
wait_on_run design_1_clk_wiz_0_1_synth_1
wait_on_run design_1_edge_detector_toggle_1_0_synth_1
wait_on_run design_1_axis_broadcaster_0_0_synth_1
wait_on_run design_1_proc_sys_reset_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property name LED [get_bd_ports led_0]
save_bd_design
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_edge_detector_toggle_1_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
wait_on_run design_1_clk_wiz_0_1_synth_1
wait_on_run design_1_edge_detector_toggle_1_0_synth_1
wait_on_run design_1_axis_broadcaster_0_0_synth_1
wait_on_run design_1_proc_sys_reset_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {22.58065} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
wait_on_run design_1_clk_wiz_0_1_synth_1
wait_on_run design_1_proc_sys_reset_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_module_reference design_1_led_controller_0_0
update_module_reference design_1_led_controller_0_0
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_led_controller_0_0_synth_1 -jobs 8
wait_on_run design_1_led_controller_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_effect_selector_0_0
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_effect_selector_0_0_synth_1 -jobs 8
wait_on_run design_1_effect_selector_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
