 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : tpu
Version: T-2022.03
Date   : Mon Feb 27 22:10:41 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sys_row_0__sys_col_0__ul_mac_mat_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  state_reg_0_/CK (DFFRX1)                                0.00       0.50 r
  state_reg_0_/Q (DFFRX1)                                 0.69       1.19 r
  U820/Y (NAND2X2)                                        0.43       1.63 f
  U819/Y (OR2X2)                                          0.62       2.25 f
  U476/Y (INVX2)                                          0.66       2.91 r
  U1075/Y (OAI21XL)                                       0.47       3.38 f
  U1076/Y (AOI211X4)                                      0.78       4.17 r
  U802/Y (AND2X1)                                         0.57       4.73 r
  U1239/Y (CLKINVX1)                                      0.59       5.33 f
  U976/Y (NOR2XL)                                         0.52       5.85 r
  U1246/CO (ADDHXL)                                       0.36       6.21 r
  U1245/S (ADDFXL)                                        0.60       6.81 r
  U1249/CO (ADDFXL)                                       0.80       7.61 r
  U1248/CO (ADDFXL)                                       0.50       8.11 r
  U1247/CO (ADDFXL)                                       0.50       8.60 r
  U1848/CO (ADDFXL)                                       0.50       9.10 r
  U1853/CO (ADDFXL)                                       0.66       9.76 r
  U1856/Y (AOI2BB2X1)                                     0.35      10.11 f
  U1857/Y (AOI2BB2X1)                                     0.42      10.53 f
  U1873/Y (AOI2BB2X1)                                     0.43      10.96 f
  U1874/Y (AOI2BB2X1)                                     0.35      11.32 f
  sys_row_0__sys_col_0__ul_mac_mat_out_reg_7_/D (DFFRX1)
                                                          0.00      11.32 f
  data arrival time                                                 11.32

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.50      15.50
  clock uncertainty                                      -0.10      15.40
  sys_row_0__sys_col_0__ul_mac_mat_out_reg_7_/CK (DFFRX1)
                                                          0.00      15.40 r
  library setup time                                     -0.24      15.16
  data required time                                                15.16
  --------------------------------------------------------------------------
  data required time                                                15.16
  data arrival time                                                -11.32
  --------------------------------------------------------------------------
  slack (MET)                                                        3.84


1
