$date
	Thu Oct 23 14:02:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " ca $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 4 & i [3:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var reg 1 " ca $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#1000
1!
1%
b1 &
#2000
1$
0%
b10 &
#3000
1"
0!
1%
b11 &
#4000
0"
1!
1#
0$
0%
b100 &
#5000
1"
0!
1%
b101 &
#6000
1$
0%
b110 &
#7000
1!
1%
b111 &
#8000
b1000 &
