

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Fri Nov  3 02:33:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90609236|  90632084|  0.906 sec|  0.906 sec|  90609236|  90632084|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_742  |conv1_Pipeline_OUT_ROW_COL  |   520258|   520258|  5.203 ms|  5.203 ms|  520258|  520258|       no|
        |grp_conv1_Pipeline_RELU_fu_762         |conv1_Pipeline_RELU         |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv1_Pipeline_3_fu_773            |conv1_Pipeline_3            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_RELU7_fu_785        |conv1_Pipeline_RELU7        |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv1_Pipeline_5_fu_796            |conv1_Pipeline_5            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_BW_fu_808           |conv1_Pipeline_BW           |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv1_Pipeline_BW8_fu_817          |conv1_Pipeline_BW8          |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90609235|  90632083|  5329955 ~ 5331299|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5248632|   5249976|    656079 ~ 656247|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ EXPORT        |     99672|     99744|      12459 ~ 12468|          -|          -|     8|        no|
        |   +++ BH          |     12456|     12464|               1557|          -|          -|     8|        no|
        |  ++ CLEAR         |     33168|     33184|        4146 ~ 4148|          -|          -|     8|        no|
        |   +++ BH          |      4144|      4145|                518|          -|          -|     8|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2388|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  259|   14611|  17775|    -|
|Memory           |       69|    -|      72|    138|    0|
|Multiplexer      |        -|    -|       -|   2039|    -|
|Register         |        -|    -|    1622|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       69|  259|   16305|  22340|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       15|   71|      11|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |grp_conv1_Pipeline_3_fu_773            |conv1_Pipeline_3            |        0|    0|     47|     88|    0|
    |grp_conv1_Pipeline_5_fu_796            |conv1_Pipeline_5            |        0|    0|     47|     88|    0|
    |grp_conv1_Pipeline_BW_fu_808           |conv1_Pipeline_BW           |        0|    0|     10|     57|    0|
    |grp_conv1_Pipeline_BW8_fu_817          |conv1_Pipeline_BW8          |        0|    0|     10|     57|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_742  |conv1_Pipeline_OUT_ROW_COL  |        0|  252|  13799|  16745|    0|
    |grp_conv1_Pipeline_RELU_fu_762         |conv1_Pipeline_RELU         |        0|    0|    111|    216|    0|
    |grp_conv1_Pipeline_RELU7_fu_785        |conv1_Pipeline_RELU7        |        0|    0|    111|    216|    0|
    |mul_64s_8ns_64_1_1_U362                |mul_64s_8ns_64_1_1          |        0|    4|      0|     46|    0|
    |mul_6ns_19ns_24_1_1_U370               |mul_6ns_19ns_24_1_1         |        0|    1|      0|      6|    0|
    |mul_6ns_9ns_14_1_1_U369                |mul_6ns_9ns_14_1_1          |        0|    0|      0|     50|    0|
    |mul_9ns_11ns_19_1_1_U365               |mul_9ns_11ns_19_1_1         |        0|    1|      0|      5|    0|
    |mul_9ns_11ns_19_1_1_U368               |mul_9ns_11ns_19_1_1         |        0|    1|      0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U363           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U364           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U366           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U367           |urem_9ns_8ns_9_13_seq_1     |        0|    0|    119|     49|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                            |        0|  259|  14611|  17775|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |                                        Memory                                        |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi  |       30|   0|   0|    0|  15360|   32|     1|       491520|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U                       |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi  |       30|   0|   0|    0|  15360|   32|     1|       491520|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                                                                                 |                                                                                  |       69|  72| 138|    0|  37521|  172|     8|      1137516|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1481_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln113_2_fu_1465_p2             |         +|   0|  0|  15|           8|           5|
    |add_ln113_3_fu_1710_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln113_fu_1487_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln115_fu_1765_p2               |         +|   0|  0|  12|           4|           2|
    |add_ln119_1_fu_1590_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln119_2_fu_1670_p2             |         +|   0|  0|  15|           8|           5|
    |add_ln119_3_fu_1679_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln119_fu_1534_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln132_fu_1777_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln133_1_fu_1860_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln133_2_fu_1989_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln133_fu_2020_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln136_1_fu_1874_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln136_2_fu_1913_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln136_3_fu_1938_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln136_4_fu_1977_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln136_fu_1811_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln27_fu_1455_p2                |         +|   0|  0|  15|           8|           4|
    |add_ln31_fu_2074_p2                |         +|   0|  0|  14|           7|           4|
    |add_ln56_1_fu_887_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln56_2_fu_1165_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln69_fu_2042_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln70_1_fu_2090_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln70_2_fu_2113_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln70_fu_2124_p2                |         +|   0|  0|  12|           5|           2|
    |add_ln86_fu_1417_p2                |         +|   0|  0|  71|          64|           2|
    |add_ln90_2_fu_868_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln90_3_fu_1146_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln90_fu_850_p2                 |         +|   0|  0|  16|           9|           4|
    |add_ln96_1_fu_1337_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln96_fu_1044_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln98_2_fu_1226_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln98_fu_948_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln99_2_fu_1251_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln99_4_fu_1066_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln99_5_fu_1359_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln99_fu_973_p2                 |         +|   0|  0|  71|          64|          10|
    |arrayidx36612_sum_i_0_fu_1092_p2   |         +|   0|  0|  16|           9|           3|
    |arrayidx36612_sum_i_1_fu_1385_p2   |         +|   0|  0|  16|           9|           3|
    |empty_407_fu_1086_p2               |         +|   0|  0|  15|           8|           1|
    |empty_410_fu_1285_p2               |         +|   0|  0|  18|          11|          11|
    |empty_412_fu_1543_p2               |         +|   0|  0|  15|           8|           8|
    |empty_414_fu_1554_p2               |         +|   0|  0|  15|           8|           8|
    |empty_416_fu_1619_p2               |         +|   0|  0|  15|           8|           8|
    |empty_417_fu_1637_p2               |         +|   0|  0|  12|           4|           1|
    |empty_419_fu_1653_p2               |         +|   0|  0|  15|           8|           8|
    |empty_421_fu_1664_p2               |         +|   0|  0|  15|           8|           8|
    |empty_423_fu_1738_p2               |         +|   0|  0|  15|           8|           8|
    |empty_424_fu_1749_p2               |         +|   0|  0|  12|           4|           1|
    |empty_426_fu_1787_p2               |         +|   0|  0|  13|           6|           6|
    |empty_432_fu_1379_p2               |         +|   0|  0|  15|           8|           1|
    |empty_435_fu_1431_p2               |         +|   0|  0|  18|          11|          11|
    |grp_fu_1056_p0                     |         +|   0|  0|  16|           9|           9|
    |grp_fu_1349_p0                     |         +|   0|  0|  16|           9|           9|
    |sub_ln136_1_fu_1967_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln136_fu_1903_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln139_fu_1832_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln74_fu_2064_p2                |         -|   0|  0|  16|           9|           9|
    |sub_ln98_1_fu_1216_p2              |         -|   0|  0|  50|          43|          43|
    |sub_ln98_fu_938_p2                 |         -|   0|  0|  50|          43|          43|
    |ap_block_state115                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state128                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state139_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |exitcond1001_011_fu_1080_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond1001_113_fu_1373_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond100714_fu_1631_p2          |      icmp|   0|  0|  12|           4|           4|
    |exitcond100815_fu_1743_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln113_1_fu_1716_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln113_fu_1475_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln115_1_fu_1684_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln115_fu_1560_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln132_fu_1771_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln133_1_fu_1995_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln133_fu_1850_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln27_fu_840_p2                |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_1_fu_1159_p2             |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln56_fu_881_p2                |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln69_fu_2036_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln70_1_fu_2118_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln70_fu_2080_p2               |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln86_fu_1135_p2               |      icmp|   0|  0|  71|          64|           5|
    |icmp_ln96_1_fu_1331_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln96_fu_1038_p2               |      icmp|   0|  0|  12|           3|           4|
    |bh_1_fu_1124_p2                    |        or|   0|  0|  64|          64|           1|
    |or_ln119_fu_1643_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln136_fu_1928_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln55_1_fu_1178_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_900_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_2103_p2                 |        or|   0|  0|   4|           4|           1|
    |or_ln90_fu_1141_p2                 |        or|   0|  0|  32|          32|           1|
    |hclamp_1_fu_1184_p3                |    select|   0|  0|  32|           1|          32|
    |hclamp_fu_906_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln113_fu_1722_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln55_6_fu_1170_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_892_p3              |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2388|        1716|        1242|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                            | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                    |  748|        142|    1|        142|
    |bh_2_reg_707                                                                                 |    9|          2|    5|         10|
    |bh_reg_559                                                                                   |    9|          2|   64|        128|
    |bout_1_reg_695                                                                               |    9|          2|    4|          8|
    |bout_reg_627                                                                                 |    9|          2|    4|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0                     |   43|          8|   14|        112|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0                          |   43|          8|    1|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d0                           |   31|          6|   32|        192|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we0                          |   31|          6|    1|          6|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0                     |   31|          6|   11|         66|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0                           |   26|          5|   24|        120|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0                     |   20|          4|   11|         44|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0                           |   14|          3|   24|         72|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0                     |   31|          6|   11|         66|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0                           |   26|          5|   24|        120|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0                       |   43|          8|   14|        112|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0                            |   43|          8|    1|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1                            |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d0                             |   31|          6|   32|        192|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we0                            |   31|          6|    1|          6|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1                            |    9|          2|    1|          2|
    |grp_fu_826_p0                                                                                |   14|          3|   64|        192|
    |h_2_reg_730                                                                                  |    9|          2|    5|         10|
    |h_fu_266                                                                                     |    9|          2|    8|         16|
    |i1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |i1_blk_n_R                                                                                   |    9|          2|    1|          2|
    |i2_blk_n_AW                                                                                  |    9|          2|    1|          2|
    |i2_blk_n_B                                                                                   |    9|          2|    1|          2|
    |k_reg_661                                                                                    |    9|          2|    4|          8|
    |loop_index_0_i_reg_673                                                                       |    9|          2|    4|          8|
    |loop_index_1_i_reg_684                                                                       |    9|          2|    4|          8|
    |loop_index_i_0_reg_582                                                                       |    9|          2|    8|         16|
    |loop_index_i_1_reg_604                                                                       |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                                              |   26|          5|   64|        320|
    |m_axi_i1_ARLEN                                                                               |   14|          3|   32|         96|
    |m_axi_i2_AWADDR                                                                              |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                                             |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                                             |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                                                |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                                               |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                                              |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                                              |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                                               |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                                            |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                                              |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                                              |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                                             |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                                              |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                                               |   14|          3|   32|         96|
    |m_axi_i2_WID                                                                                 |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                                               |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                                               |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                                               |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                                              |   14|          3|    1|          3|
    |m_axi_w1_ARADDR                                                                              |   14|          3|   64|        192|
    |o_2_reg_719                                                                                  |    9|          2|    4|          8|
    |out_reg_615                                                                                  |    9|          2|    7|         14|
    |p_1_reg_593                                                                                  |    9|          2|    3|          6|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_address1  |   20|          4|    8|         32|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_d1        |   14|          3|   12|         36|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_address1  |   20|          4|    8|         32|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_d1        |   14|          3|   12|         36|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_address1  |   20|          4|    8|         32|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_d1        |   14|          3|   12|         36|
    |p_reg_571                                                                                    |    9|          2|    3|          6|
    |phi_mul_reg_638                                                                              |    9|          2|    8|         16|
    |phi_urem_reg_649                                                                             |    9|          2|    4|          8|
    |w1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |w1_blk_n_R                                                                                   |    9|          2|    1|          2|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                        | 2039|        408|  817|       3262|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                              Name                                             |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln113_1_reg_2342                                                                           |    4|   0|    4|          0|
    |add_ln113_2_reg_2334                                                                           |    8|   0|    8|          0|
    |add_ln119_4_reg_2372                                                                           |    7|   0|    8|          1|
    |add_ln119_reg_2357                                                                             |   64|   0|   64|          0|
    |add_ln132_reg_2476                                                                             |    4|   0|    4|          0|
    |add_ln133_1_reg_2514                                                                           |    7|   0|    7|          0|
    |add_ln133_2_reg_2531                                                                           |    7|   0|    7|          0|
    |add_ln133_reg_2552                                                                             |    5|   0|    5|          0|
    |add_ln136_4_reg_2526                                                                           |   64|   0|   64|          0|
    |add_ln136_reg_2486                                                                             |   64|   0|   64|          0|
    |add_ln69_reg_2565                                                                              |    4|   0|    4|          0|
    |add_ln70_1_reg_2589                                                                            |    7|   0|    7|          0|
    |add_ln70_2_reg_2599                                                                            |    7|   0|    7|          0|
    |add_ln70_reg_2607                                                                              |    5|   0|    5|          0|
    |add_ln96_1_reg_2286                                                                            |    3|   0|    3|          0|
    |add_ln96_reg_2213                                                                              |    3|   0|    3|          0|
    |ap_CS_fsm                                                                                      |  141|   0|  141|          0|
    |bh_2_reg_707                                                                                   |    5|   0|    5|          0|
    |bh_reg_559                                                                                     |   64|   0|   64|          0|
    |bout_1_reg_695                                                                                 |    4|   0|    4|          0|
    |bout_reg_627                                                                                   |    4|   0|    4|          0|
    |empty_407_reg_2226                                                                             |    8|   0|    8|          0|
    |empty_408_reg_2266                                                                             |   24|   0|   24|          0|
    |empty_411_reg_2347                                                                             |    4|   0|    8|          4|
    |empty_414_reg_2363                                                                             |    8|   0|    8|          0|
    |empty_417_reg_2401                                                                             |    4|   0|    4|          0|
    |empty_418_reg_2425                                                                             |   12|   0|   12|          0|
    |empty_421_reg_2406                                                                             |    8|   0|    8|          0|
    |empty_423_reg_2432                                                                             |    8|   0|    8|          0|
    |empty_424_reg_2441                                                                             |    4|   0|    4|          0|
    |empty_425_reg_2461                                                                             |   12|   0|   12|          0|
    |empty_432_reg_2299                                                                             |    8|   0|    8|          0|
    |empty_433_reg_2318                                                                             |   24|   0|   24|          0|
    |exitcond100815_reg_2437                                                                        |    1|   0|    1|          0|
    |grp_conv1_Pipeline_3_fu_773_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_conv1_Pipeline_5_fu_796_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW8_fu_817_ap_start_reg                                                     |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW_fu_808_ap_start_reg                                                      |    1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_742_ap_start_reg                                             |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU7_fu_785_ap_start_reg                                                   |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_762_ap_start_reg                                                    |    1|   0|    1|          0|
    |h_2_reg_730                                                                                    |    5|   0|    5|          0|
    |h_fu_266                                                                                       |    8|   0|    8|          0|
    |i1_addr_1_reg_2188                                                                             |   64|   0|   64|          0|
    |i1_addr_2_reg_2254                                                                             |   64|   0|   64|          0|
    |i1_addr_3_reg_2260                                                                             |   64|   0|   64|          0|
    |i1_addr_reg_2182                                                                               |   64|   0|   64|          0|
    |icmp_ln115_reg_2368                                                                            |    1|   0|    1|          0|
    |icmp_ln133_1_reg_2537                                                                          |    1|   0|    1|          0|
    |icmp_ln133_reg_2510                                                                            |    1|   0|    1|          0|
    |icmp_ln70_reg_2585                                                                             |    1|   0|    1|          0|
    |k_reg_661                                                                                      |    4|   0|    4|          0|
    |loop_index_0_i_reg_673                                                                         |    4|   0|    4|          0|
    |loop_index_1_i_reg_684                                                                         |    4|   0|    4|          0|
    |loop_index_i_0_reg_582                                                                         |    8|   0|    8|          0|
    |loop_index_i_1_reg_604                                                                         |    8|   0|    8|          0|
    |mul_ln98_1_reg_2240                                                                            |   64|   0|   64|          0|
    |o_2_reg_719                                                                                    |    4|   0|    4|          0|
    |out_reg_615                                                                                    |    7|   0|    7|          0|
    |p_1_reg_593                                                                                    |    3|   0|    3|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975_reg_2383  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976_reg_2388  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977_reg_2393  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978_reg_2446  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979_reg_2451  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980_reg_2456  |    8|   0|    8|          0|
    |p_cast6_reg_2309                                                                               |    2|   0|    2|          0|
    |p_cast_reg_2236                                                                                |    2|   0|    2|          0|
    |p_reg_571                                                                                      |    3|   0|    3|          0|
    |phi_mul_reg_638                                                                                |    8|   0|    8|          0|
    |phi_urem_reg_649                                                                               |    4|   0|    4|          0|
    |sext_ln86_reg_2171                                                                             |   32|   0|   32|          0|
    |sext_ln90_reg_2165                                                                             |   64|   0|   64|          0|
    |shl_ln5_reg_2497                                                                               |   10|   0|   30|         20|
    |sub_ln139_reg_2492                                                                             |    9|   0|    9|          0|
    |sub_ln74_reg_2570                                                                              |    9|   0|    9|          0|
    |trunc_ln113_reg_2353                                                                           |    2|   0|    2|          0|
    |trunc_ln128_reg_2328                                                                           |    6|   0|    6|          0|
    |trunc_ln139_reg_2505                                                                           |    7|   0|    7|          0|
    |trunc_ln146_1_reg_2546                                                                         |   62|   0|   62|          0|
    |trunc_ln3_reg_2520                                                                             |   62|   0|   62|          0|
    |trunc_ln74_1_reg_2594                                                                          |    7|   0|    7|          0|
    |trunc_ln74_reg_2575                                                                            |    7|   0|    7|          0|
    |trunc_ln86_reg_2245                                                                            |   11|   0|   11|          0|
    |trunc_ln90_reg_2177                                                                            |   32|   0|   32|          0|
    |trunc_ln98_1_reg_2204                                                                          |   11|   0|   11|          0|
    |trunc_ln98_4_reg_2273                                                                          |   24|   0|   24|          0|
    |trunc_ln98_reg_2194                                                                            |   24|   0|   24|          0|
    |trunc_ln99_1_reg_2278                                                                          |   24|   0|   24|          0|
    |trunc_ln99_reg_2199                                                                            |   24|   0|   24|          0|
    |w1_addr_1_reg_2414                                                                             |   64|   0|   64|          0|
    |w1_addr_reg_2377                                                                               |   64|   0|   64|          0|
    |zext_ln129_reg_2159                                                                            |    8|   0|    9|          1|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                          | 1622|   0| 1648|         26|
    +-----------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   16|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   16|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   14|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   10|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

