<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0"></ZoomStartTime>
      <ZoomEndTime time="8,193"></ZoomEndTime>
      <Cursor1Time time="0"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="125"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="3" />
   <wave_markers>
   </wave_markers>
   <wvobject type="array" fp_name="addra">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">addra[12:0]</obj_property>
      <obj_property name="ObjectShortName">addra[12:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="clk_out1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">clk_out1</obj_property>
      <obj_property name="ObjectShortName">clk_out1</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="UART_rx">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">UART_rx[7:0]</obj_property>
      <obj_property name="ObjectShortName">UART_rx[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
</wave_config>
