DECL|ADC_DataIdScanGet|function|uint32_t ADC_DataIdScanGet(ADC_TypeDef *adc, uint32_t *scanId)
DECL|ADC_InitScan|function|void ADC_InitScan(ADC_TypeDef *adc, const ADC_InitScan_TypeDef *init)
DECL|ADC_InitSingle|function|void ADC_InitSingle(ADC_TypeDef *adc, const ADC_InitSingle_TypeDef *init)
DECL|ADC_Init|function|void ADC_Init(ADC_TypeDef *adc, const ADC_Init_TypeDef *init)
DECL|ADC_LoadDevinfoCal|function|static void ADC_LoadDevinfoCal(ADC_TypeDef *adc, ADC_Ref_TypeDef ref, bool setScanCal)
DECL|ADC_MAX_CLOCK|macro|ADC_MAX_CLOCK
DECL|ADC_MAX_CLOCK|macro|ADC_MAX_CLOCK
DECL|ADC_MIN_CLOCK|macro|ADC_MIN_CLOCK
DECL|ADC_PrescaleCalc|function|uint8_t ADC_PrescaleCalc(uint32_t adcFreq, uint32_t hfperFreq)
DECL|ADC_REF_VALID|macro|ADC_REF_VALID
DECL|ADC_Reset|function|void ADC_Reset(ADC_TypeDef *adc)
DECL|ADC_ScanDifferentialInputAdd|function|uint32_t ADC_ScanDifferentialInputAdd(ADC_InitScan_TypeDef *scanInit, ADC_ScanInputGroup_TypeDef inputGroup, ADC_PosSel_TypeDef posSel, ADC_ScanNegInput_TypeDef negInput)
DECL|ADC_ScanInputClear|function|void ADC_ScanInputClear(ADC_InitScan_TypeDef *scanInit)
DECL|ADC_ScanSingleEndedInputAdd|function|uint32_t ADC_ScanSingleEndedInputAdd(ADC_InitScan_TypeDef *scanInit, ADC_ScanInputGroup_TypeDef inputGroup, ADC_PosSel_TypeDef singleEndedSel)
DECL|ADC_TimebaseCalc|function|uint8_t ADC_TimebaseCalc(uint32_t hfperFreq)
DECL|DEVINFO_ADC0_GAIN1V25_MASK|macro|DEVINFO_ADC0_GAIN1V25_MASK
DECL|DEVINFO_ADC0_GAIN1V25_MASK|macro|DEVINFO_ADC0_GAIN1V25_MASK
DECL|DEVINFO_ADC0_GAIN1V25_SHIFT|macro|DEVINFO_ADC0_GAIN1V25_SHIFT
DECL|DEVINFO_ADC0_GAIN1V25_SHIFT|macro|DEVINFO_ADC0_GAIN1V25_SHIFT
DECL|DEVINFO_ADC0_GAIN2V5_MASK|macro|DEVINFO_ADC0_GAIN2V5_MASK
DECL|DEVINFO_ADC0_GAIN2V5_MASK|macro|DEVINFO_ADC0_GAIN2V5_MASK
DECL|DEVINFO_ADC0_GAIN2V5_SHIFT|macro|DEVINFO_ADC0_GAIN2V5_SHIFT
DECL|DEVINFO_ADC0_GAIN2V5_SHIFT|macro|DEVINFO_ADC0_GAIN2V5_SHIFT
DECL|DEVINFO_ADC0_GAIN5VDIFF_MASK|macro|DEVINFO_ADC0_GAIN5VDIFF_MASK
DECL|DEVINFO_ADC0_GAIN5VDIFF_MASK|macro|DEVINFO_ADC0_GAIN5VDIFF_MASK
DECL|DEVINFO_ADC0_GAIN5VDIFF_SHIFT|macro|DEVINFO_ADC0_GAIN5VDIFF_SHIFT
DECL|DEVINFO_ADC0_GAIN5VDIFF_SHIFT|macro|DEVINFO_ADC0_GAIN5VDIFF_SHIFT
DECL|DEVINFO_ADC0_GAINVDD_MASK|macro|DEVINFO_ADC0_GAINVDD_MASK
DECL|DEVINFO_ADC0_GAINVDD_MASK|macro|DEVINFO_ADC0_GAINVDD_MASK
DECL|DEVINFO_ADC0_GAINVDD_SHIFT|macro|DEVINFO_ADC0_GAINVDD_SHIFT
DECL|DEVINFO_ADC0_GAINVDD_SHIFT|macro|DEVINFO_ADC0_GAINVDD_SHIFT
DECL|DEVINFO_ADC0_OFFSET1V25_MASK|macro|DEVINFO_ADC0_OFFSET1V25_MASK
DECL|DEVINFO_ADC0_OFFSET1V25_MASK|macro|DEVINFO_ADC0_OFFSET1V25_MASK
DECL|DEVINFO_ADC0_OFFSET1V25_SHIFT|macro|DEVINFO_ADC0_OFFSET1V25_SHIFT
DECL|DEVINFO_ADC0_OFFSET1V25_SHIFT|macro|DEVINFO_ADC0_OFFSET1V25_SHIFT
DECL|DEVINFO_ADC0_OFFSET2V5_MASK|macro|DEVINFO_ADC0_OFFSET2V5_MASK
DECL|DEVINFO_ADC0_OFFSET2V5_MASK|macro|DEVINFO_ADC0_OFFSET2V5_MASK
DECL|DEVINFO_ADC0_OFFSET2V5_SHIFT|macro|DEVINFO_ADC0_OFFSET2V5_SHIFT
DECL|DEVINFO_ADC0_OFFSET2V5_SHIFT|macro|DEVINFO_ADC0_OFFSET2V5_SHIFT
DECL|DEVINFO_ADC0_OFFSET2XVDD_MASK|macro|DEVINFO_ADC0_OFFSET2XVDD_MASK
DECL|DEVINFO_ADC0_OFFSET2XVDD_MASK|macro|DEVINFO_ADC0_OFFSET2XVDD_MASK
DECL|DEVINFO_ADC0_OFFSET2XVDD_SHIFT|macro|DEVINFO_ADC0_OFFSET2XVDD_SHIFT
DECL|DEVINFO_ADC0_OFFSET2XVDD_SHIFT|macro|DEVINFO_ADC0_OFFSET2XVDD_SHIFT
DECL|DEVINFO_ADC0_OFFSET5VDIFF_MASK|macro|DEVINFO_ADC0_OFFSET5VDIFF_MASK
DECL|DEVINFO_ADC0_OFFSET5VDIFF_MASK|macro|DEVINFO_ADC0_OFFSET5VDIFF_MASK
DECL|DEVINFO_ADC0_OFFSET5VDIFF_SHIFT|macro|DEVINFO_ADC0_OFFSET5VDIFF_SHIFT
DECL|DEVINFO_ADC0_OFFSET5VDIFF_SHIFT|macro|DEVINFO_ADC0_OFFSET5VDIFF_SHIFT
DECL|DEVINFO_ADC0_OFFSETVDD_MASK|macro|DEVINFO_ADC0_OFFSETVDD_MASK
DECL|DEVINFO_ADC0_OFFSETVDD_MASK|macro|DEVINFO_ADC0_OFFSETVDD_MASK
DECL|DEVINFO_ADC0_OFFSETVDD_SHIFT|macro|DEVINFO_ADC0_OFFSETVDD_SHIFT
DECL|DEVINFO_ADC0_OFFSETVDD_SHIFT|macro|DEVINFO_ADC0_OFFSETVDD_SHIFT
DECL|FIX_ADC_TEMP_BIAS_EN|macro|FIX_ADC_TEMP_BIAS_EN
