INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sources_1/new/PADDER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PADDER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PADDER_TB
WARNING: [VRFC 10-8497] literal value 'h00001111000011110000111100001111 truncated to fit in 64 bits [D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv:22]
WARNING: [VRFC 10-8497] literal value 'h22223333222233332222333322223333 truncated to fit in 64 bits [D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv:25]
WARNING: [VRFC 10-8497] literal value 'h44445555444455554444555544445555 truncated to fit in 64 bits [D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv:28]
WARNING: [VRFC 10-8497] literal value 'h66667777666677776666777766667777 truncated to fit in 64 bits [D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv:31]
WARNING: [VRFC 10-8497] literal value 'hFFFFAAAAFFFFAAAAFFFFAAAAFFFFAAAA truncated to fit in 64 bits [D:/vivado_projects/sha3/SHA3_vivado/sha3.srcs/sim_1/new/PADDER_TB.sv:34]
