// Seed: 3128385965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = id_3;
  always @(negedge id_1) begin : LABEL_0
    disable id_6;
  end
  logic [7:0] id_7;
  assign id_7[1] = id_5.id_4;
  assign id_3 = 1 << 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_9(
      .id_0(id_3),
      .id_1(id_6),
      .id_2(1 ~^ id_8),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_7),
      .id_6(id_2),
      .id_7(1),
      .id_8(id_6),
      .id_9(1),
      .id_10(id_7),
      .id_11(id_7)
  );
  module_0 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_2
  );
endmodule
