# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/ubuntu-MS-7D30:@/tmp/.ICE-unix/2145,unix/ubuntu-MS-7D30:/tmp/.ICE-unix/2145
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
TERM_PROGRAM_VERSION=1.88.1
RDI_APPROOT=/tools/Xilinx/Vitis/2023.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2023.1/bin
LC_ADDRESS=de_DE.UTF-8
XILINX_VIVADO=/tools/Xilinx/Vivado/2023.1
GNOME_SHELL_SESSION_MODE=ubuntu
LC_NAME=de_DE.UTF-8
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.1
RDI_INSTALLROOT=/tools/Xilinx
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
DESKTOP_SESSION=ubuntu
LC_MONETARY=de_DE.UTF-8
SSH_AGENT_PID=2044
XILINX_XRT=/opt/xilinx/xrt
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o
PWD=/home/ubuntu/Desktop/dsp_recon/system_project
XDG_SESSION_DESKTOP=ubuntu
LOGNAME=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
XAUTHORITY=/run/user/1000/gdm/Xauthority
VSCODE_GIT_ASKPASS_NODE=/home/ubuntu/.vscode/cli/servers/Stable-e170252f762678dec6ca2cc69aba1570769a5d39/server/node
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2023.1/bin
XILINX_DSP=
WINDOWPATH=2
HOME=/home/ubuntu
USERNAME=ubuntu
IM_CONFIG_PHASE=1
SYNTH_COMMON=/tools/Xilinx/Vitis/2023.1/scripts/rt/data
LC_PAPER=de_DE.UTF-8
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
PLATFORM_REPO_PATHS=/tools/Xilinx/Vitis/2023.1/base_platforms/:/p/tools/Xilinx/Vitis/2023.1/base_platforms:/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1:
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2023.1
GIT_ASKPASS=/home/ubuntu/.vscode/cli/servers/Stable-e170252f762678dec6ca2cc69aba1570769a5d39/server/extensions/git/dist/askpass.sh
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=ba696df69a24432dab230cf79210261e
MANAGERPID=1799
RDI_SESSION_INFO=/home/ubuntu/Desktop/dsp_recon/system_project:ubuntu-MS-7D30_1717429709_2685098
RT_TCL_PATH=/tools/Xilinx/Vitis/2023.1/scripts/rt/base_tcl/tcl
XILINX_SDK=/tools/Xilinx/Vitis/2023.1
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
RDI_SHARED_DATA=/tools/Xilinx/SharedData/2023.1/data
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
TERM=xterm-256color
LC_IDENTIFICATION=de_DE.UTF-8
LESSOPEN=| /usr/bin/lesspipe %s
USER=ubuntu
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2023.1
VSCODE_GIT_IPC_HANDLE=/run/user/1000/vscode-git-7f6978a4b7.sock
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2023.1/tps/lnx64
RDI_JAVA_VERSION=17.0.3_7
RDI_DATADIR=/tools/Xilinx/SharedData/2023.1/data:/tools/Xilinx/Vitis/2023.1/data
DISPLAY=:0
SHLVL=3
LC_TELEPHONE=de_DE.UTF-8
QT_IM_MODULE=ibus
LC_MEASUREMENT=de_DE.UTF-8
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2023.1
XIL_CHECK_TCL_DEBUG=False
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2023.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o:/tools/Xilinx/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib/:/tools/Xilinx/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib//server:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2023.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2023.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2023.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
LC_TIME=de_DE.UTF-8
TCL_LIBRARY=/tools/Xilinx/Vitis/2023.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
VSCODE_GIT_ASKPASS_MAIN=/home/ubuntu/.vscode/cli/servers/Stable-e170252f762678dec6ca2cc69aba1570769a5d39/server/extensions/git/dist/askpass-main.js
JOURNAL_STREAM=8:32470168
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
BROWSER=/home/ubuntu/.vscode/cli/servers/Stable-e170252f762678dec6ca2cc69aba1570769a5d39/server/bin/helpers/browser.sh
PATH=/tools/Xilinx/Vivado/2023.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2023.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2023.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2023.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2023.1/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2023.1/bin:/tools/Xilinx/Vitis/2023.1/tps/lnx64/jre17.0.3_7/bin:/tools/Xilinx/Vivado/2023.1/bin:/opt/xilinx/xrt/bin:/tools/Xilinx/Vitis_HLS/2023.1/bin:/tools/Xilinx/Model_Composer/2023.1/bin:/tools/Xilinx/Vitis/2023.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2023.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2023.1/aietools/bin:/home/ubuntu/.vscode/cli/servers/Stable-e170252f762678dec6ca2cc69aba1570769a5d39/server/bin/remote-cli:/home/ubuntu/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2023.1/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/tools/Xilinx/Vitis/2023.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2023.1/tps/isl
LC_NUMERIC=de_DE.UTF-8
XILINX_VITIS=/tools/Xilinx/Vitis/2023.1
OLDPWD=/tools/Xilinx/Vitis/2023.1/bin
TERM_PROGRAM=vscode
VSCODE_IPC_HOOK_CLI=/run/user/1000/vscode-ipc-1d99701a-55a4-4788-8cfe-dbd9cadc5843.sock
_=/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=46641
XILINX_CD_SESSION=547cd6c8-beaa-4600-9ce9-9f87165e909e


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++ --target hw --platform /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm --link --config hw_link/binary_container_1-link.cfg hls_component/mac.xo -o binary_container.xsa 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=mac
--config hw_link/binary_container_1-link.cfg
--connectivity.nk mac:1:mac_1
--debug
--input_files hls_component/mac.xo
--link
--log_dir mac/logs
--optimize 0
--output binary_container.xsa
--platform /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
--report_dir mac/reports
--report_level 0
--save-temps
--target hw
--temp_dir mac

PARSED COMMAND LINE OPTIONS
--target hw 
--platform /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm 
--link 
--config hw_link/binary_container_1-link.cfg 
hls_component/mac.xo 
-o binary_container.xsa 

PARSED CONFIG FILE (1) OPTIONS
file: hw_link/binary_container_1-link.cfg
debug 1 
save-temps 1 
temp_dir mac 
report_dir mac/reports 
log_dir mac/logs 
advanced.misc solution_name=mac 
connectivity.nk mac:1:mac_1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 03 Jun 2024 17:48:41
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 03 Jun 2024 17:48:41
output: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml
------------------------------------------
step: running system_link
timestamp: 03 Jun 2024 17:48:41
cmd: /tools/Xilinx/Vitis/2023.1/bin/system_link --xo /home/ubuntu/Desktop/dsp_recon/system_project/hls_component/mac.xo -keep --config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm --target hw --output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int --temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 03 Jun 2024 17:48:47
cmd: /tools/Xilinx/Vitis/2023.1/bin/cf2sw -sdsl /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/sdsl.dat -rtd /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/cf2sw.rtd -nofilter /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/cf2sw_full.rtd -xclbin /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.xml -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 03 Jun 2024 17:48:48
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 03 Jun 2024 17:48:48
cmd: /tools/Xilinx/Vitis/2023.1/bin/vpl -t hw -f /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm -s -g --remote_ip_cache /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache --output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int --log_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac --report_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac --config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vplConfig.ini -k /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac --no-info --iprepo /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0 --messageDb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link/vpl.pb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/dr.bd.tcl
Vivado Log File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=solution_name=mac
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/ubuntu/Desktop/dsp_recon/system_project
misc=BinaryName=binary_container
[connectivity]
nk=mac:1:mac_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc solution_name=mac
--advanced.misc BinaryName=binary_container
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/home/ubuntu/Desktop/dsp_recon/system_project
--config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vplConfig.ini
--connectivity.nk mac:1:mac_1
--debug
--input_file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/dr.bd.tcl
--iprepo /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0
--kernels /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/kernel_info.dat
--log_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac
--messageDb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link/vpl.pb
--no-info
--output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int
--platform /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
--remote_ip_cache /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache
--report_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac
--save_temps
--target hw
--temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm 
-s 
-g 
--remote_ip_cache /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache 
--output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int 
--log_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac 
--report_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac 
--config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vplConfig.ini 
-k /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac 
--no-info 
--iprepo /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0 
--messageDb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link/vpl.pb 
/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.misc solution_name=mac 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/home/ubuntu/Desktop/dsp_recon/system_project 
advanced.misc BinaryName=binary_container 
connectivity.nk mac:1:mac_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 03 Jun 2024 17:48:50
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 03 June 2024 17:48:53
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 03 June 2024 17:48:53
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:499
   timestamp: 03 June 2024 17:48:53
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:541
   timestamp: 03 June 2024 17:48:53
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:2405
   timestamp: 03 June 2024 17:49:05
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:2415
   timestamp: 03 June 2024 17:49:05
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files vitis_design.bd]
   File: vpl.tcl:198
   timestamp: 03 June 2024 17:49:05
   -----------------------
   VPL internal step: report locked IPs
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3126
   timestamp: 03 June 2024 17:49:14
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:223
   timestamp: 03 June 2024 17:49:14
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:240
   timestamp: 03 June 2024 17:49:15
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:286
   timestamp: 03 June 2024 17:49:16
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:298
   timestamp: 03 June 2024 17:49:16
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:308
   timestamp: 03 June 2024 17:49:16
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:312
   timestamp: 03 June 2024 17:49:16
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:315
   timestamp: 03 June 2024 17:49:16
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files vitis_design.bd]
   File: vpl.tcl:361
   timestamp: 03 June 2024 17:49:17
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files vitis_design.bd]]
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:2253
   timestamp: 03 June 2024 17:52:13
   -----------------------
   VPL internal step: write_hwdef -force -file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/system.hdf
   File: vpl.tcl:371
   timestamp: 03 June 2024 17:52:13
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:2481
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: add_files /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:2485
   timestamp: 03 June 2024 17:52:15
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3906
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:408
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:416
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:478
   timestamp: 03 June 2024 17:52:15
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 8  
   File: vpl.tcl:522
   timestamp: 03 June 2024 17:52:15
   -----------------------
   VPL internal step: generating resource usage report '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/resource.json'
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:5411
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/generated_reports.log'
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3002
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_cips_noc_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_noc_ddr4_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_noc_lpddr4_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_axi_intc_cascaded_1_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_axi_intc_parent_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_clk_wizard_0_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_104mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_156mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_312mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_78mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_208mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_416mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_psr_625mhz_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_icn_ctrl_1_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_icn_ctrl_2_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_dummy_slave_0_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_dummy_slave_1_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_dummy_slave_2_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_dummy_slave_3_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_icn_ctrl_3_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_icn_ctrl_4_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_icn_ctrl_5_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: launched run vitis_design_mac_1_0_synth_1
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 03 June 2024 17:55:17
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:592
   timestamp: 03 June 2024 17:55:17
   -----------------------
   VPL internal step: write_hw_platform -fixed    /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:1941
   timestamp: 03 June 2024 18:01:51
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/generated_reports.log'
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:927
   timestamp: 03 June 2024 18:01:59
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/ocl_util.tcl:1585
   timestamp: 03 June 2024 18:01:59
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 03 Jun 2024 18:02:00
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 03 Jun 2024 18:02:00
cmd: cf2sw -a /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/address_map.xml -sdsl /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/sdsl.dat -xclbin /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.xml -rtd /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.rtd -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 03 Jun 2024 18:02:01
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 03 Jun 2024 18:02:01
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 03 Jun 2024 18:02:01
cmd: /tools/Xilinx/Vitis/2023.1/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_xml.rtd --add-section BUILD_METADATA:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml --add-section SYSTEM_METADATA:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_vck190_base_202310_1_202310_1 --output /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 03 Jun 2024 18:02:01
cmd: /tools/Xilinx/Vitis/2023.1/bin/xclbinutil --quiet --force --info /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin.info --input /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 03 Jun 2024 18:02:01
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 03 Jun 2024 18:02:01
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 03 Jun 2024 18:02:01
output: /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac/system_estimate_binary_container.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 03 Jun 2024 18:02:01
------------------------------------------
V++ internal step: running xclbinutil to remove section BITSTREAM from /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin to generate /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/light.xclbin
timestamp: 03 Jun 2024 18:02:01
cmd: /tools/Xilinx/Vitis/2023.1/bin/xclbinutil --input /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin --remove-section BITSTREAM -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/light.xclbin --quiet --force
V++ internal step status: success
