{
  "processor": "Motorola 68030",
  "year": 1987,
  "specifications": {
    "data_width_bits": 32,
    "external_bus_bits": 32,
    "clock_mhz": 25.0,
    "transistors": 273000,
    "technology": "1.2um CMOS",
    "package": "132-pin PGA",
    "address_bus_bits": 32
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      90
    ],
    "typical_cpi": 3.0
  },
  "validated_performance": {
    "ips_min": 5000000,
    "ips_max": 10000000,
    "mips_typical": 8.0
  },
  "notes": "68020 with on-chip MMU and data cache",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "sources": [
    {
      "type": "datasheet",
      "name": "MC68030 User's Manual",
      "url": "http://www.bitsavers.org/components/motorola/68000/MC68030_Users_Manual.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip 68030",
      "url": "https://en.wikichip.org/wiki/motorola/68030",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia Motorola 68030",
      "url": "https://en.wikipedia.org/wiki/Motorola_68030",
      "verified": true
    }
  ],
  "timing_tests": [
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "No operation",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_Dn_Dn",
      "category": "data_transfer",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Register-to-register move",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_mem_Dn",
      "category": "memory",
      "expected_cycles": 3,
      "model_category": "load",
      "model_cycles": 2.0,
      "notes": "Memory to register (D-cache hit)",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_Dn_mem",
      "category": "memory",
      "expected_cycles": 3,
      "model_category": "store",
      "model_cycles": 1.0,
      "notes": "Register to memory",
      "source": "datasheet"
    },
    {
      "name": "ADD.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "32-bit register add",
      "source": "datasheet"
    },
    {
      "name": "ADD.L_mem_Dn",
      "category": "alu",
      "expected_cycles": 5,
      "model_category": "load",
      "model_cycles": 2.0,
      "notes": "Memory operand add",
      "source": "datasheet"
    },
    {
      "name": "SUB.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "32-bit register subtract",
      "source": "datasheet"
    },
    {
      "name": "MULU.L_Dn_Dn",
      "category": "multiply",
      "expected_cycles": 28,
      "model_category": "multiply",
      "model_cycles": 10.0,
      "notes": "32x32->64 unsigned multiply (faster than 68020)",
      "source": "datasheet"
    },
    {
      "name": "MULS.L_Dn_Dn",
      "category": "multiply",
      "expected_cycles": 28,
      "model_category": "multiply",
      "model_cycles": 10.0,
      "notes": "32x32->64 signed multiply",
      "source": "datasheet"
    },
    {
      "name": "DIVU.L_Dn_Dn",
      "category": "divide",
      "expected_cycles": 38,
      "model_category": "divide",
      "model_cycles": 30.0,
      "notes": "64/32 unsigned divide (faster than 68020)",
      "source": "datasheet"
    },
    {
      "name": "DIVS.L_Dn_Dn",
      "category": "divide",
      "expected_cycles": 38,
      "model_category": "divide",
      "model_cycles": 30.0,
      "notes": "64/32 signed divide",
      "source": "datasheet"
    },
    {
      "name": "BRA.W",
      "category": "control",
      "expected_cycles": 4,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Unconditional branch",
      "source": "datasheet"
    },
    {
      "name": "Bcc_taken",
      "category": "control",
      "expected_cycles": 4,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Conditional branch taken",
      "source": "datasheet"
    },
    {
      "name": "Bcc_not_taken",
      "category": "control",
      "expected_cycles": 4,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Conditional branch not taken",
      "source": "datasheet"
    },
    {
      "name": "JSR_abs",
      "category": "control",
      "expected_cycles": 8,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Jump to subroutine",
      "source": "datasheet"
    },
    {
      "name": "RTS",
      "category": "control",
      "expected_cycles": 8,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Return from subroutine",
      "source": "datasheet"
    },
    {
      "name": "CLR.L_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Clear register",
      "source": "datasheet"
    },
    {
      "name": "CMP.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Compare registers",
      "source": "datasheet"
    },
    {
      "name": "LEA_disp_An",
      "category": "data_transfer",
      "expected_cycles": 4,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Load effective address",
      "source": "datasheet"
    },
    {
      "name": "AND.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Logical AND",
      "source": "datasheet"
    },
    {
      "name": "OR.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 2,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Logical OR",
      "source": "datasheet"
    },
    {
      "name": "PFLUSH",
      "category": "mmu",
      "expected_cycles": 35,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Flush MMU TLB (68030 new)",
      "source": "datasheet"
    },
    {
      "name": "PTEST",
      "category": "mmu",
      "expected_cycles": 20,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Test MMU translation (68030 new)",
      "source": "datasheet"
    },
    {
      "name": "CINV",
      "category": "cache",
      "expected_cycles": 12,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Invalidate cache line (68030 new)",
      "source": "datasheet"
    },
    {
      "name": "CPUSH",
      "category": "cache",
      "expected_cycles": 15,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Push and invalidate cache line (68030 new)",
      "source": "datasheet"
    }
  ],
  "cross_validation": {
    "family": "68K",
    "base_processor": "M68020",
    "relationship": "68020 with on-chip MMU and D-cache",
    "expected_relative_performance": {
      "vs_m68020": "20-30% faster (data cache)",
      "vs_m68010": "5-6x faster",
      "vs_m68040": "2-3x slower"
    },
    "timing_consistency": {
      "instruction_cache": "256-byte direct-mapped",
      "data_cache": "256-byte direct-mapped",
      "mmu": "On-chip (vs external 68851)",
      "pipeline_stages": 3
    },
    "architectural_notes": [
      "First 68K with on-chip data cache",
      "First 68K with on-chip MMU",
      "Same pipeline as 68020",
      "Faster multiply/divide than 68020",
      "Used in Mac IIx/IIcx/SE30, Amiga 3000, NeXT"
    ]
  },
  "cache_system": {
    "instruction_cache_bytes": 256,
    "data_cache_bytes": 256,
    "cache_type": "direct_mapped",
    "i_cache_hit_rate": 0.95,
    "d_cache_hit_rate": 0.9,
    "hit_cycles": 1,
    "miss_cycles": 4
  },
  "mmu": {
    "on_chip": true,
    "tlb_entries": 22,
    "page_sizes": [
      256,
      512,
      1024,
      2048,
      4096,
      8192,
      16384,
      32768
    ],
    "address_translation": "Demand paging supported"
  },
  "accuracy": {
    "expected_cpi": 3.0,
    "expected_ipc": 0.333,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 3.01,
    "cpi_error_percent": 0.33,
    "ipc_error_percent": 0.33,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  }
}