design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/RISC_V,RISC_V,22_09_22_09_03,flow completed,0h27m46s0ms,0h16m56s0ms,-4.0,0.5623962728999999,-1,25.62,3569.0,-1,0,0,0,0,0,0,0,106,0,-1,-1,1604335,168922,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,1297180552.0,0.0,71.04,65.0,54.22,40.82,-1,6571,10627,164,4003,0,0,0,8928,34,224,64,112,454,168,18,5136,2256,4352,24,538,7588,0,8126,536497.0432,0.00224,0.00104,0.000116,0.00278,0.00132,1.88e-07,0.00318,0.00156,2.83e-07,5.440000000000001,101.0,9.900990099009901,100,AREA 0,10,25,1,153.6,153.18,0.26,0.25,sky130_fd_sc_hd,4,4
