(module DRL6 (layer F.Cu) (tedit 0)
  (fp_text reference IC12 (at -1.905 -0.9525) (layer F.SilkS)
    (effects (font (size 0.9652 0.9652) (thickness 0.09652)) (justify left bottom))
  )
  (fp_text value TPD4E001DRLR (at -2.2225 0.3175) (layer F.Fab)
    (effects (font (size 0.77216 0.77216) (thickness 0.077216)) (justify left bottom))
  )
  (fp_line (start -0.6604 0.8382) (end 0.6604 0.8382) (layer F.Fab) (width 0.1524))
  (fp_line (start 0.6604 0.8382) (end 0.6604 -0.8382) (layer F.Fab) (width 0.1524))
  (fp_line (start 0.6604 -0.8382) (end -0.6604 -0.8382) (layer F.Fab) (width 0.1524))
  (fp_line (start -0.6604 -0.8382) (end -0.6604 0.8382) (layer F.Fab) (width 0.1524))
  (fp_line (start 1.016 -0.8255) (end -1.1557 -0.8255) (layer F.SilkS) (width 0.127))
  (fp_line (start -1.1557 -0.8255) (end -1.1557 0.1905) (layer F.SilkS) (width 0.127))
  (pad 1 smd rect (at -0.65 -0.5) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
  (pad 2 smd rect (at -0.65 0) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
  (pad 3 smd rect (at -0.65 0.5) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
  (pad 4 smd rect (at 0.65 0.5) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
  (pad 5 smd rect (at 0.65 0) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
  (pad 6 smd rect (at 0.65 -0.5) (size 0.654 0.3008) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0635))
)
