Perfect. Day-24 is **UVM Phase Control & Objections** ‚Äî this is a **core interview + real-project topic**.
We‚Äôll do it **clean, complete, and hands-on**, without breaking your existing DUT or testbench structure.

---

# üü¶ Day-24: UVM Phase Control & Objections (COMPLETE HANDS-ON)

## üéØ Goal of Day-24

By end of today, you will **clearly understand and control simulation lifetime**, and you‚Äôll never again be confused about:

* *Why simulation ends early*
* *Who should raise/drop objections*
* *Where sequences actually run*
* *How run_phase really works*

---

## 1Ô∏è‚É£ UVM Phase Flow (What REALLY matters)

### üîπ Build-time phases (NO time)

```
build_phase
connect_phase
end_of_elaboration
start_of_simulation
```

Used for:

* Creating components
* Connecting TLM ports
* Printing topology

üö´ **No delays allowed**

---

### üîπ Run-time phases (TIME ADVANCES)

```
run_phase
reset_phase
configure_phase
main_phase
shutdown_phase
```

Used for:

* Driving stimulus
* Monitoring
* Checking

‚úî These phases **require objections**

---

## 2Ô∏è‚É£ Why Objections Exist (CRITICAL)

Without objections:

* `run_phase` ends immediately
* Simulation jumps to extract ‚Üí report ‚Üí finish
* Your test **does nothing**

üëâ Objections tell UVM:

> ‚ÄúHold simulation alive, I am still working.‚Äù

---

## 3Ô∏è‚É£ Objection Lifecycle (Core Concept)

```
raise_objection(this);
   // do time-consuming work
drop_objection(this);
```

If objection count becomes **0** ‚Üí phase ends.

---

## 4Ô∏è‚É£ Where Objections MUST Be Raised

| Component | Raise objection? |
| --------- | ---------------- |
| test      | ‚úÖ YES (PRIMARY)  |
| env       | ‚ùå NO             |
| agent     | ‚ùå NO             |
| driver    | ‚ùå NO             |
| monitor   | ‚ùå NO             |
| sequence  | ‚ùå NO (important) |

üìå **Golden rule**

> Objections belong in **test**, not in sequences or drivers.

---

## 5Ô∏è‚É£ HANDS-ON: Correct `my_test.sv`

### ‚úÖ This is the **ONLY correct pattern**

```systemverilog
class my_test extends uvm_test;
    `uvm_component_utils(my_test)

    my_env env;

    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        env = my_env::type_id::create("env", this);
    endfunction

    task run_phase(uvm_phase phase);
        my_sequence seq;

        phase.raise_objection(this);

        seq = my_sequence::type_id::create("seq");
        seq.start(env.agent.seqr);

        #100;   // allow monitor/scoreboard to finish

        phase.drop_objection(this);
    endtask
endclass
```

‚úî Simulation ends **only after sequence + checking complete**

---

## 6Ô∏è‚É£ What Happens If You Remove Objection?

Try this experiment:

```systemverilog
// phase.raise_objection(this);  ‚ùå removed
seq.start(env.agent.seqr);
// phase.drop_objection(this);   ‚ùå removed
```

### ‚ùå Result

* No stimulus
* No monitor activity
* Simulation ends at time 0

üìå This is a **very common interview trap**

---

## 7Ô∏è‚É£ Phases vs Sequences (BIG CONFUSION CLEARED)

| Question                      | Correct Answer      |
| ----------------------------- | ------------------- |
| Do sequences have phases?     | ‚ùå NO                |
| Where do sequences run?       | Inside `run_phase`  |
| Can sequence raise objection? | ‚ùå NEVER             |
| Who controls time?            | Test via objections |

---

## 8Ô∏è‚É£ Common Interview Questions (YOU NOW KNOW)

### Q1: Why simulation ends early in UVM?

‚û°Ô∏è No objections raised

### Q2: Can driver raise objection?

‚û°Ô∏è No, only test should

### Q3: Difference between run_phase and main_phase?

‚û°Ô∏è `run_phase` exists in **all components**, others are optional refinements

### Q4: Can we use delays in build_phase?

‚û°Ô∏è ‚ùå NEVER

---

## 9Ô∏è‚É£ Your Current Setup Status

‚úî DUT unchanged
‚úî Sequences unchanged
‚úî Driver unchanged
‚úî Monitor unchanged
‚úî Scoreboard unchanged

We **only added correct objection handling in test**

---

## ‚úÖ Day-24 Status

**COMPLETED FULLY**
No pending hands-on
No skipped topics
No future dependency broken

---

## üîú What Comes Next (FIXED ORDER)

‚û°Ô∏è **Day-25: Advanced Sequences**

* pre_body / post_body
* Sequence arbitration
* Layered sequences
* Priority & locking

Say: **‚ÄúProceed Day-25‚Äù** when ready.
