INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digital_clock'
INFO: [VRFC 10-3107] analyzing entity 'bin2hex'
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
