# 6bit-rate-limiter-verilog
Verilog implementation of a 6-bit rate limiter with synchronous reset and adjustable step size, including a testbench for verification.
