// Seed: 1253135230
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    output wire id_5,
    output wand id_6,
    input supply0 id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13,
    output supply1 id_14,
    input tri id_15,
    input wire id_16
);
  assign id_9 = id_15;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_22 = 32'd41,
    parameter id_6  = 32'd39
) (
    input uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri0 _id_6,
    input tri1 id_7,
    input wor id_8,
    output wire id_9,
    output supply0 id_10
    , id_64,
    output wand id_11,
    input tri0 id_12,
    input wire id_13,
    input tri1 id_14,
    input tri1 id_15,
    input uwire id_16
    , id_65,
    output tri0 id_17,
    input tri0 id_18,
    output wand id_19,
    output tri1 id_20,
    output uwire id_21,
    output supply1 _id_22,
    output supply0 id_23
    , id_66,
    output wand id_24,
    input uwire id_25,
    output tri1 id_26,
    input tri id_27,
    output tri0 id_28,
    input wire id_29,
    input tri id_30,
    output tri0 id_31,
    output wand id_32,
    input tri1 id_33,
    output tri0 id_34,
    output tri id_35,
    input supply1 id_36,
    input uwire id_37,
    input tri1 id_38,
    output uwire id_39,
    inout wand id_40,
    input tri0 id_41,
    output tri id_42,
    input wire id_43,
    input supply1 id_44,
    output tri1 id_45,
    output tri id_46,
    input uwire id_47,
    input supply0 id_48,
    output supply0 id_49,
    output wor id_50,
    output wor id_51,
    input uwire id_52,
    input tri1 id_53,
    input tri id_54,
    output wor id_55,
    output wire id_56,
    input tri1 id_57,
    input wor id_58,
    output supply0 id_59,
    input tri id_60,
    input wand id_61
    , id_67,
    input wand id_62
);
  module_0 modCall_1 (
      id_45,
      id_56,
      id_49,
      id_24,
      id_8,
      id_11,
      id_3,
      id_60,
      id_29,
      id_5,
      id_2,
      id_37,
      id_16,
      id_31,
      id_17,
      id_57,
      id_40
  );
  logic [-1  ?  id_22 : -1 : id_6] id_68;
  ;
endmodule
