Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gideon/proj/ultimate/fpga/nios/nios.qsys --synthesis=VHDL --output-directory=/home/gideon/proj/ultimate/fpga/nios/nios/synthesis --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding altmemddr_0 [altmemddr2 15.1]
Progress: Parameterizing module altmemddr_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 15.1]
Progress: Parameterizing module clk_1
Progress: Adding io_bridge_0 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_0
Progress: Adding mem32_to_avalon_0 [mem32_to_avalon 1.0]
Progress: Parameterizing module mem32_to_avalon_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.altmemddr_0: Cannot meet tRRD  requirement of 7.5 ns. For a Memory interface clock frequency of 125.0 MHz, the minimum is 8.8 ns. Click "Modify Parameters" to change the requirement or adjust the Memory interface clock frequency.
Warning: nios.altmemddr_0: Cannot meet tRTP  requirement of 7.5 ns. For a Memory interface clock frequency of 125.0 MHz, the minimum is 8.8 ns. Click "Modify Parameters" to change the requirement or adjust the Memory interface clock frequency.
Info: nios.altmemddr_0: The PLL will be generated with Memory clock frequency 125.0 MHz and 80 phase steps per cycle
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: Generating the Example Design.
Info: Generating the Pin Planner file.
Info: Generating the Synopsys Design Constraints file for the example top level.
Info: Generating the Synopsys Design Constraints file.
Info: Generating the Timing Report script.
Info: Generating the ALTPLL Megafunction instance.
Info: Generating the ALTMEMPHY Megafunction instance.
Info: Before compiling your variation in Quartus Prime, you should follow these steps:
Info: - Enable TimeQuest under Settings, Timing Analysis Settings.
Info: - Add the nios_altmemddr_0_phy_ddr_timing.sdc file to your Quartus Prime project.
Info: - Add I/O Standard assignments by running the nios_altmemddr_0_pin_assignments.tcl script.
Info: - Set the Default I/O standard to match the memory interface I/O standard setting.
Info: - Turn on Optimize multi-corner timing in the Quartus Prime Fitter Settings.
Info: - Please make sure that address/command pins are placed on the same edge as the CK/CK# pins.
Info: - Set the top level entity of the project to nios_altmemddr_0_example_top.
Info: See the User Guide for more details.
Info: altmemddr_0: "nios" instantiated altmemddr2 "altmemddr_0"
Info: io_bridge_0: "nios" instantiated io_bridge "io_bridge_0"
Info: mem32_to_avalon_0: "nios" instantiated mem32_to_avalon "mem32_to_avalon_0"
Info: nios2_gen2_0: "nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_0: Starting RTL generation for module 'nios_pio_0'
Info: pio_0:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=/tmp/alt6992_2381232279443298763.dir/0004_pio_0_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6992_2381232279443298763.dir/0004_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_pio_0'
Info: pio_0: "nios" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64//eperlcmd -I /opt/altera_lite/15.1/quartus/linux64//perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=/tmp/alt6992_2381232279443298763.dir/0007_cpu_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6992_2381232279443298763.dir/0007_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.07.10 12:33:37 (*) Starting Nios II generation
Info: cpu: # 2016.07.10 12:33:37 (*)   Checking for plaintext license.
Info: cpu: # 2016.07.10 12:33:41 (*)   Plaintext license not found.
Info: cpu: # 2016.07.10 12:33:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.07.10 12:33:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.07.10 12:33:41 (*)   Creating all objects for CPU
Info: cpu: # 2016.07.10 12:33:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.07.10 12:33:42 (*)   Creating plain-text RTL
Info: cpu: # 2016.07.10 12:33:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: mem32_to_avalon_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mem32_to_avalon_0_avalon_master_translator"
Info: altmemddr_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "altmemddr_0_s1_translator"
Info: mem32_to_avalon_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mem32_to_avalon_0_avalon_master_agent"
Info: altmemddr_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "altmemddr_0_s1_agent"
Info: altmemddr_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "altmemddr_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: io_bridge_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "io_bridge_0_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: io_bridge_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "io_bridge_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 38 modules, 116 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
