
ADC_SCAN_C_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059ac  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005b8c  08005b8c  00015b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c70  08005c70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005c70  08005c70  00015c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c78  08005c78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c78  08005c78  00015c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c7c  08005c7c  00015c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000070  08005cf0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08005cf0  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001727d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de2  00000000  00000000  0003731d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  0003a100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e00  00000000  00000000  0003b028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028806  00000000  00000000  0003be28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014aed  00000000  00000000  0006462e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fee54  00000000  00000000  0007911b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00177f6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045b0  00000000  00000000  00177fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005b74 	.word	0x08005b74

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08005b74 	.word	0x08005b74

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b08c      	sub	sp, #48	; 0x30
 80005bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]
 80005c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2220      	movs	r2, #32
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 fb71 	bl	8004cb8 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80005d6:	4b39      	ldr	r3, [pc, #228]	; (80006bc <MX_ADC1_Init+0x104>)
 80005d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80005dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005de:	4b37      	ldr	r3, [pc, #220]	; (80006bc <MX_ADC1_Init+0x104>)
 80005e0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80005e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005e6:	4b35      	ldr	r3, [pc, #212]	; (80006bc <MX_ADC1_Init+0x104>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ec:	4b33      	ldr	r3, [pc, #204]	; (80006bc <MX_ADC1_Init+0x104>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80005f2:	4b32      	ldr	r3, [pc, #200]	; (80006bc <MX_ADC1_Init+0x104>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80005f8:	4b30      	ldr	r3, [pc, #192]	; (80006bc <MX_ADC1_Init+0x104>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fe:	4b2f      	ldr	r3, [pc, #188]	; (80006bc <MX_ADC1_Init+0x104>)
 8000600:	2204      	movs	r2, #4
 8000602:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000604:	4b2d      	ldr	r3, [pc, #180]	; (80006bc <MX_ADC1_Init+0x104>)
 8000606:	2200      	movs	r2, #0
 8000608:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800060a:	4b2c      	ldr	r3, [pc, #176]	; (80006bc <MX_ADC1_Init+0x104>)
 800060c:	2201      	movs	r2, #1
 800060e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000610:	4b2a      	ldr	r3, [pc, #168]	; (80006bc <MX_ADC1_Init+0x104>)
 8000612:	2202      	movs	r2, #2
 8000614:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000616:	4b29      	ldr	r3, [pc, #164]	; (80006bc <MX_ADC1_Init+0x104>)
 8000618:	2200      	movs	r2, #0
 800061a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800061e:	4b27      	ldr	r3, [pc, #156]	; (80006bc <MX_ADC1_Init+0x104>)
 8000620:	2200      	movs	r2, #0
 8000622:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000624:	4b25      	ldr	r3, [pc, #148]	; (80006bc <MX_ADC1_Init+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <MX_ADC1_Init+0x104>)
 800062c:	2201      	movs	r2, #1
 800062e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000632:	4b22      	ldr	r3, [pc, #136]	; (80006bc <MX_ADC1_Init+0x104>)
 8000634:	2200      	movs	r2, #0
 8000636:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000638:	4b20      	ldr	r3, [pc, #128]	; (80006bc <MX_ADC1_Init+0x104>)
 800063a:	2200      	movs	r2, #0
 800063c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000640:	481e      	ldr	r0, [pc, #120]	; (80006bc <MX_ADC1_Init+0x104>)
 8000642:	f000 fe69 	bl	8001318 <HAL_ADC_Init>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800064c:	f000 f9d1 	bl	80009f2 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000650:	2300      	movs	r3, #0
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000658:	4619      	mov	r1, r3
 800065a:	4818      	ldr	r0, [pc, #96]	; (80006bc <MX_ADC1_Init+0x104>)
 800065c:	f001 fe66 	bl	800232c <HAL_ADCEx_MultiModeConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000666:	f000 f9c4 	bl	80009f2 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <MX_ADC1_Init+0x108>)
 800066c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800066e:	2306      	movs	r3, #6
 8000670:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000672:	2304      	movs	r3, #4
 8000674:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000676:	237f      	movs	r3, #127	; 0x7f
 8000678:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800067a:	2304      	movs	r3, #4
 800067c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	4619      	mov	r1, r3
 8000686:	480d      	ldr	r0, [pc, #52]	; (80006bc <MX_ADC1_Init+0x104>)
 8000688:	f001 f8f4 	bl	8001874 <HAL_ADC_ConfigChannel>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000692:	f000 f9ae 	bl	80009f2 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_ADC1_Init+0x10c>)
 8000698:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800069a:	230c      	movs	r3, #12
 800069c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4619      	mov	r1, r3
 80006a2:	4806      	ldr	r0, [pc, #24]	; (80006bc <MX_ADC1_Init+0x104>)
 80006a4:	f001 f8e6 	bl	8001874 <HAL_ADC_ConfigChannel>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80006ae:	f000 f9a0 	bl	80009f2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	3730      	adds	r7, #48	; 0x30
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000098 	.word	0x20000098
 80006c0:	19200040 	.word	0x19200040
 80006c4:	1d500080 	.word	0x1d500080

080006c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08a      	sub	sp, #40	; 0x28
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80006e8:	d14e      	bne.n	8000788 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80006ea:	4b29      	ldr	r3, [pc, #164]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ee:	4a28      	ldr	r2, [pc, #160]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 80006f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006f6:	4b26      	ldr	r3, [pc, #152]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000702:	4b23      	ldr	r3, [pc, #140]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000706:	4a22      	ldr	r2, [pc, #136]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 8000708:	f043 0304 	orr.w	r3, r3, #4
 800070c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800070e:	4b20      	ldr	r3, [pc, #128]	; (8000790 <HAL_ADC_MspInit+0xc8>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000712:	f003 0304 	and.w	r3, r3, #4
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800071a:	2303      	movs	r3, #3
 800071c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800071e:	2303      	movs	r3, #3
 8000720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	4619      	mov	r1, r3
 800072c:	4819      	ldr	r0, [pc, #100]	; (8000794 <HAL_ADC_MspInit+0xcc>)
 800072e:	f002 fa87 	bl	8002c40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000732:	4b19      	ldr	r3, [pc, #100]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000734:	4a19      	ldr	r2, [pc, #100]	; (800079c <HAL_ADC_MspInit+0xd4>)
 8000736:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000738:	4b17      	ldr	r3, [pc, #92]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 800073a:	2205      	movs	r2, #5
 800073c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800073e:	4b16      	ldr	r3, [pc, #88]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000744:	4b14      	ldr	r3, [pc, #80]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800074a:	4b13      	ldr	r3, [pc, #76]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 800074c:	2280      	movs	r2, #128	; 0x80
 800074e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000756:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 800075a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800075e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000762:	2220      	movs	r2, #32
 8000764:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000766:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000768:	2200      	movs	r2, #0
 800076a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800076c:	480a      	ldr	r0, [pc, #40]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 800076e:	f001 fff5 	bl	800275c <HAL_DMA_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8000778:	f000 f93b 	bl	80009f2 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a06      	ldr	r2, [pc, #24]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000780:	655a      	str	r2, [r3, #84]	; 0x54
 8000782:	4a05      	ldr	r2, [pc, #20]	; (8000798 <HAL_ADC_MspInit+0xd0>)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000788:	bf00      	nop
 800078a:	3728      	adds	r7, #40	; 0x28
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000
 8000794:	48000800 	.word	0x48000800
 8000798:	20000104 	.word	0x20000104
 800079c:	40020008 	.word	0x40020008

080007a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007a6:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <MX_DMA_Init+0x50>)
 80007a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007aa:	4a11      	ldr	r2, [pc, #68]	; (80007f0 <MX_DMA_Init+0x50>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6493      	str	r3, [r2, #72]	; 0x48
 80007b2:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_DMA_Init+0x50>)
 80007b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_DMA_Init+0x50>)
 80007c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007c2:	4a0b      	ldr	r2, [pc, #44]	; (80007f0 <MX_DMA_Init+0x50>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6493      	str	r3, [r2, #72]	; 0x48
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_DMA_Init+0x50>)
 80007cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	603b      	str	r3, [r7, #0]
 80007d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2100      	movs	r1, #0
 80007da:	200b      	movs	r0, #11
 80007dc:	f001 ff89 	bl	80026f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007e0:	200b      	movs	r0, #11
 80007e2:	f001 ffa0 	bl	8002726 <HAL_NVIC_EnableIRQ>

}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	4b2f      	ldr	r3, [pc, #188]	; (80008c8 <MX_GPIO_Init+0xd4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a2e      	ldr	r2, [pc, #184]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b2c      	ldr	r3, [pc, #176]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000822:	4b29      	ldr	r3, [pc, #164]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	4a28      	ldr	r2, [pc, #160]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000828:	f043 0320 	orr.w	r3, r3, #32
 800082c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082e:	4b26      	ldr	r3, [pc, #152]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	f003 0320 	and.w	r3, r3, #32
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <MX_GPIO_Init+0xd4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	4a22      	ldr	r2, [pc, #136]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000846:	4b20      	ldr	r3, [pc, #128]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	4b1d      	ldr	r3, [pc, #116]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a1c      	ldr	r2, [pc, #112]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2120      	movs	r1, #32
 800086e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000872:	f002 fb67 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000876:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800087c:	4b13      	ldr	r3, [pc, #76]	; (80008cc <MX_GPIO_Init+0xd8>)
 800087e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	4619      	mov	r1, r3
 800088a:	4811      	ldr	r0, [pc, #68]	; (80008d0 <MX_GPIO_Init+0xdc>)
 800088c:	f002 f9d8 	bl	8002c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000890:	2320      	movs	r3, #32
 8000892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008aa:	f002 f9c9 	bl	8002c40 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2100      	movs	r1, #0
 80008b2:	2028      	movs	r0, #40	; 0x28
 80008b4:	f001 ff1d 	bl	80026f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008b8:	2028      	movs	r0, #40	; 0x28
 80008ba:	f001 ff34 	bl	8002726 <HAL_NVIC_EnableIRQ>

}
 80008be:	bf00      	nop
 80008c0:	3728      	adds	r7, #40	; 0x28
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40021000 	.word	0x40021000
 80008cc:	10110000 	.word	0x10110000
 80008d0:	48000800 	.word	0x48000800

080008d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d8:	f000 fa6d 	bl	8000db6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008dc:	f000 f820 	bl	8000920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008e0:	f7ff ff88 	bl	80007f4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80008e4:	f000 f9a0 	bl	8000c28 <MX_LPUART1_UART_Init>
  MX_DMA_Init();
 80008e8:	f7ff ff5a 	bl	80007a0 <MX_DMA_Init>
  MX_ADC1_Init();
 80008ec:	f7ff fe64 	bl	80005b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)ADC_Value,sizeof(ADC_Value)/sizeof(ADC_Value[0]));
 80008f0:	2202      	movs	r2, #2
 80008f2:	4908      	ldr	r1, [pc, #32]	; (8000914 <main+0x40>)
 80008f4:	4808      	ldr	r0, [pc, #32]	; (8000918 <main+0x44>)
 80008f6:	f000 fed1 	bl	800169c <HAL_ADC_Start_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		HAL_Delay(2000);
 80008fa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80008fe:	f000 facb 	bl	8000e98 <HAL_Delay>
		printf(" %lu %lu\r\n",ADC_Value[0],ADC_Value[1]);//ËøôÈáå‰∏∫‰∫ÜÔø???????ÂçïÊºîÁ§∫ÔºåÔø???????‰ª•Âú®‰∏≠Êñ≠ÂõûË∞ÉÈáåÈù¢Áõ¥Êé•ÊâìÂç∞Ôø???????
 8000902:	4b04      	ldr	r3, [pc, #16]	; (8000914 <main+0x40>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a03      	ldr	r2, [pc, #12]	; (8000914 <main+0x40>)
 8000908:	6852      	ldr	r2, [r2, #4]
 800090a:	4619      	mov	r1, r3
 800090c:	4803      	ldr	r0, [pc, #12]	; (800091c <main+0x48>)
 800090e:	f004 f9db 	bl	8004cc8 <iprintf>
		HAL_Delay(2000);
 8000912:	e7f2      	b.n	80008fa <main+0x26>
 8000914:	20000164 	.word	0x20000164
 8000918:	20000098 	.word	0x20000098
 800091c:	08005b8c 	.word	0x08005b8c

08000920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b0a8      	sub	sp, #160	; 0xa0
 8000924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000926:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800092a:	2238      	movs	r2, #56	; 0x38
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f004 f9c2 	bl	8004cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000934:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000944:	463b      	mov	r3, r7
 8000946:	2254      	movs	r2, #84	; 0x54
 8000948:	2100      	movs	r1, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f004 f9b4 	bl	8004cb8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000950:	2000      	movs	r0, #0
 8000952:	f002 fb33 	bl	8002fbc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000956:	2301      	movs	r3, #1
 8000958:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800095a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800095e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000960:	2302      	movs	r3, #2
 8000962:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800096c:	2306      	movs	r3, #6
 800096e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000972:	2355      	movs	r3, #85	; 0x55
 8000974:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000978:	2302      	movs	r3, #2
 800097a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800097e:	2302      	movs	r3, #2
 8000980:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000984:	2302      	movs	r3, #2
 8000986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800098e:	4618      	mov	r0, r3
 8000990:	f002 fbc8 	bl	8003124 <HAL_RCC_OscConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800099a:	f000 f82a 	bl	80009f2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099e:	230f      	movs	r3, #15
 80009a0:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a2:	2303      	movs	r3, #3
 80009a4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a6:	2300      	movs	r3, #0
 80009a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009aa:	2300      	movs	r3, #0
 80009ac:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ae:	2300      	movs	r3, #0
 80009b0:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009b6:	2104      	movs	r1, #4
 80009b8:	4618      	mov	r0, r3
 80009ba:	f002 fecb 	bl	8003754 <HAL_RCC_ClockConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80009c4:	f000 f815 	bl	80009f2 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_ADC12;
 80009c8:	f248 0320 	movw	r3, #32800	; 0x8020
 80009cc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009d2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80009d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d8:	463b      	mov	r3, r7
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 f8d6 	bl	8003b8c <HAL_RCCEx_PeriphCLKConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0xca>
  {
    Error_Handler();
 80009e6:	f000 f804 	bl	80009f2 <Error_Handler>
  }
}
 80009ea:	bf00      	nop
 80009ec:	37a0      	adds	r7, #160	; 0xa0
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f6:	b672      	cpsid	i
}
 80009f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fa:	e7fe      	b.n	80009fa <Error_Handler+0x8>

080009fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <HAL_MspInit+0x44>)
 8000a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a06:	4a0e      	ldr	r2, [pc, #56]	; (8000a40 <HAL_MspInit+0x44>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <HAL_MspInit+0x44>)
 8000a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <HAL_MspInit+0x44>)
 8000a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a1e:	4a08      	ldr	r2, [pc, #32]	; (8000a40 <HAL_MspInit+0x44>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a24:	6593      	str	r3, [r2, #88]	; 0x58
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_MspInit+0x44>)
 8000a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a32:	f002 fb67 	bl	8003104 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40021000 	.word	0x40021000

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <NMI_Handler+0x4>

08000a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <MemManage_Handler+0x4>

08000a56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5a:	e7fe      	b.n	8000a5a <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f9e4 	bl	8000e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <DMA1_Channel1_IRQHandler+0x10>)
 8000a9e:	f001 ff80 	bl	80029a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000104 	.word	0x20000104

08000aac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ab0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ab4:	f002 fa5e 	bl	8002f74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}

08000abc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	e00a      	b.n	8000ae4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ace:	f3af 8000 	nop.w
 8000ad2:	4601      	mov	r1, r0
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	1c5a      	adds	r2, r3, #1
 8000ad8:	60ba      	str	r2, [r7, #8]
 8000ada:	b2ca      	uxtb	r2, r1
 8000adc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	697a      	ldr	r2, [r7, #20]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	dbf0      	blt.n	8000ace <_read+0x12>
	}

return len;
 8000aec:	687b      	ldr	r3, [r7, #4]
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3718      	adds	r7, #24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b086      	sub	sp, #24
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	60f8      	str	r0, [r7, #12]
 8000afe:	60b9      	str	r1, [r7, #8]
 8000b00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	e009      	b.n	8000b1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	1c5a      	adds	r2, r3, #1
 8000b0c:	60ba      	str	r2, [r7, #8]
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 f915 	bl	8000d40 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	dbf1      	blt.n	8000b08 <_write+0x12>
	}
	return len;
 8000b24:	687b      	ldr	r3, [r7, #4]
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3718      	adds	r7, #24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <_close>:

int _close(int file)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
	return -1;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
 8000b4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b56:	605a      	str	r2, [r3, #4]
	return 0;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <_isatty>:

int _isatty(int file)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b6e:	2301      	movs	r3, #1
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
	return 0;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3714      	adds	r7, #20
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
	...

08000b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba0:	4a14      	ldr	r2, [pc, #80]	; (8000bf4 <_sbrk+0x5c>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <_sbrk+0x60>)
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bac:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <_sbrk+0x64>)
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <_sbrk+0x68>)
 8000bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bba:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d207      	bcs.n	8000bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc8:	f004 f84c 	bl	8004c64 <__errno>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	220c      	movs	r2, #12
 8000bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	e009      	b.n	8000bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bde:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <_sbrk+0x64>)
 8000be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20020000 	.word	0x20020000
 8000bf8:	00000400 	.word	0x00000400
 8000bfc:	2000008c 	.word	0x2000008c
 8000c00:	20000210 	.word	0x20000210

08000c04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <SystemInit+0x20>)
 8000c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c0e:	4a05      	ldr	r2, [pc, #20]	; (8000c24 <SystemInit+0x20>)
 8000c10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c2c:	4b21      	ldr	r3, [pc, #132]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c2e:	4a22      	ldr	r2, [pc, #136]	; (8000cb8 <MX_LPUART1_UART_Init+0x90>)
 8000c30:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000c32:	4b20      	ldr	r3, [pc, #128]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c38:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3a:	4b1e      	ldr	r3, [pc, #120]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000c40:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000c46:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000c4c:	4b19      	ldr	r3, [pc, #100]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c4e:	220c      	movs	r2, #12
 8000c50:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c52:	4b18      	ldr	r3, [pc, #96]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c58:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c64:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000c6a:	4812      	ldr	r0, [pc, #72]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c6c:	f003 f9da 	bl	8004024 <HAL_UART_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c76:	f7ff febc 	bl	80009f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	480d      	ldr	r0, [pc, #52]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c7e:	f003 ff27 	bl	8004ad0 <HAL_UARTEx_SetTxFifoThreshold>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000c88:	f7ff feb3 	bl	80009f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4809      	ldr	r0, [pc, #36]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000c90:	f003 ff5c 	bl	8004b4c <HAL_UARTEx_SetRxFifoThreshold>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000c9a:	f7ff feaa 	bl	80009f2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_LPUART1_UART_Init+0x8c>)
 8000ca0:	f003 fedd 	bl	8004a5e <HAL_UARTEx_DisableFifoMode>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000caa:	f7ff fea2 	bl	80009f2 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	2000016c 	.word	0x2000016c
 8000cb8:	40008000 	.word	0x40008000

08000cbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	; 0x28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a17      	ldr	r2, [pc, #92]	; (8000d38 <HAL_UART_MspInit+0x7c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d128      	bne.n	8000d30 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ce2:	4a16      	ldr	r2, [pc, #88]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfa:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000d0e:	230c      	movs	r3, #12
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000d1e:	230c      	movs	r3, #12
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d2c:	f001 ff88 	bl	8002c40 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000d30:	bf00      	nop
 8000d32:	3728      	adds	r7, #40	; 0x28
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40008000 	.word	0x40008000
 8000d3c:	40021000 	.word	0x40021000

08000d40 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1,(uint8_t *)&ch,1,0xFFFF);
 8000d48:	1d39      	adds	r1, r7, #4
 8000d4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4803      	ldr	r0, [pc, #12]	; (8000d60 <__io_putchar+0x20>)
 8000d52:	f003 f9b7 	bl	80040c4 <HAL_UART_Transmit>
  return ch;
 8000d56:	687b      	ldr	r3, [r7, #4]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	2000016c 	.word	0x2000016c

08000d64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d64:	480d      	ldr	r0, [pc, #52]	; (8000d9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d66:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d6a:	490e      	ldr	r1, [pc, #56]	; (8000da4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d6c:	4a0e      	ldr	r2, [pc, #56]	; (8000da8 <LoopForever+0xe>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d70:	e002      	b.n	8000d78 <LoopCopyDataInit>

08000d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d76:	3304      	adds	r3, #4

08000d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d7c:	d3f9      	bcc.n	8000d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	; (8000dac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d80:	4c0b      	ldr	r4, [pc, #44]	; (8000db0 <LoopForever+0x16>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d84:	e001      	b.n	8000d8a <LoopFillZerobss>

08000d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d88:	3204      	adds	r2, #4

08000d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d8c:	d3fb      	bcc.n	8000d86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d8e:	f7ff ff39 	bl	8000c04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d92:	f003 ff6d 	bl	8004c70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d96:	f7ff fd9d 	bl	80008d4 <main>

08000d9a <LoopForever>:

LoopForever:
    b LoopForever
 8000d9a:	e7fe      	b.n	8000d9a <LoopForever>
  ldr   r0, =_estack
 8000d9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000da4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000da8:	08005c80 	.word	0x08005c80
  ldr r2, =_sbss
 8000dac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000db0:	20000210 	.word	0x20000210

08000db4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000db4:	e7fe      	b.n	8000db4 <ADC1_2_IRQHandler>

08000db6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc0:	2003      	movs	r0, #3
 8000dc2:	f001 fc8b 	bl	80026dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f000 f80e 	bl	8000de8 <HAL_InitTick>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d002      	beq.n	8000dd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	71fb      	strb	r3, [r7, #7]
 8000dd6:	e001      	b.n	8000ddc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000dd8:	f7ff fe10 	bl	80009fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ddc:	79fb      	ldrb	r3, [r7, #7]

}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000df4:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <HAL_InitTick+0x68>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d022      	beq.n	8000e42 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000dfc:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <HAL_InitTick+0x6c>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <HAL_InitTick+0x68>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e08:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e10:	4618      	mov	r0, r3
 8000e12:	f001 fc96 	bl	8002742 <HAL_SYSTICK_Config>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d10f      	bne.n	8000e3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2b0f      	cmp	r3, #15
 8000e20:	d809      	bhi.n	8000e36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e22:	2200      	movs	r2, #0
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2a:	f001 fc62 	bl	80026f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <HAL_InitTick+0x70>)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6013      	str	r3, [r2, #0]
 8000e34:	e007      	b.n	8000e46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	73fb      	strb	r3, [r7, #15]
 8000e3a:	e004      	b.n	8000e46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	73fb      	strb	r3, [r7, #15]
 8000e40:	e001      	b.n	8000e46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000008 	.word	0x20000008
 8000e54:	20000000 	.word	0x20000000
 8000e58:	20000004 	.word	0x20000004

08000e5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <HAL_IncTick+0x1c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <HAL_IncTick+0x20>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4413      	add	r3, r2
 8000e6a:	4a03      	ldr	r2, [pc, #12]	; (8000e78 <HAL_IncTick+0x1c>)
 8000e6c:	6013      	str	r3, [r2, #0]
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	200001fc 	.word	0x200001fc
 8000e7c:	20000008 	.word	0x20000008

08000e80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return uwTick;
 8000e84:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <HAL_GetTick+0x14>)
 8000e86:	681b      	ldr	r3, [r3, #0]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	200001fc 	.word	0x200001fc

08000e98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ea0:	f7ff ffee 	bl	8000e80 <HAL_GetTick>
 8000ea4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb0:	d004      	beq.n	8000ebc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eb2:	4b09      	ldr	r3, [pc, #36]	; (8000ed8 <HAL_Delay+0x40>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	4413      	add	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ebc:	bf00      	nop
 8000ebe:	f7ff ffdf 	bl	8000e80 <HAL_GetTick>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d8f7      	bhi.n	8000ebe <HAL_Delay+0x26>
  {
  }
}
 8000ece:	bf00      	nop
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000008 	.word	0x20000008

08000edc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	431a      	orrs	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	431a      	orrs	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b087      	sub	sp, #28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3360      	adds	r3, #96	; 0x60
 8000f56:	461a      	mov	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <LL_ADC_SetOffset+0x44>)
 8000f66:	4013      	ands	r3, r2
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000f6e:	683a      	ldr	r2, [r7, #0]
 8000f70:	430a      	orrs	r2, r1
 8000f72:	4313      	orrs	r3, r2
 8000f74:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f7c:	bf00      	nop
 8000f7e:	371c      	adds	r7, #28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	03fff000 	.word	0x03fff000

08000f8c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3360      	adds	r3, #96	; 0x60
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3714      	adds	r7, #20
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	3360      	adds	r3, #96	; 0x60
 8000fc8:	461a      	mov	r2, r3
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000fe2:	bf00      	nop
 8000fe4:	371c      	adds	r7, #28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b087      	sub	sp, #28
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	3360      	adds	r3, #96	; 0x60
 8000ffe:	461a      	mov	r2, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	4413      	add	r3, r2
 8001006:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	431a      	orrs	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001018:	bf00      	nop
 800101a:	371c      	adds	r7, #28
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001024:	b480      	push	{r7}
 8001026:	b087      	sub	sp, #28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3360      	adds	r3, #96	; 0x60
 8001034:	461a      	mov	r2, r3
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	431a      	orrs	r2, r3
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800104e:	bf00      	nop
 8001050:	371c      	adds	r7, #28
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	431a      	orrs	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	615a      	str	r2, [r3, #20]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b087      	sub	sp, #28
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	60f8      	str	r0, [r7, #12]
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	3330      	adds	r3, #48	; 0x30
 80010b6:	461a      	mov	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	0a1b      	lsrs	r3, r3, #8
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	f003 030c 	and.w	r3, r3, #12
 80010c2:	4413      	add	r3, r2
 80010c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f003 031f 	and.w	r3, r3, #31
 80010d0:	211f      	movs	r1, #31
 80010d2:	fa01 f303 	lsl.w	r3, r1, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	401a      	ands	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	0e9b      	lsrs	r3, r3, #26
 80010de:	f003 011f 	and.w	r1, r3, #31
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	f003 031f 	and.w	r3, r3, #31
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	431a      	orrs	r2, r3
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80010f2:	bf00      	nop
 80010f4:	371c      	adds	r7, #28
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010fe:	b480      	push	{r7}
 8001100:	b087      	sub	sp, #28
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	3314      	adds	r3, #20
 800110e:	461a      	mov	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	0e5b      	lsrs	r3, r3, #25
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	f003 0304 	and.w	r3, r3, #4
 800111a:	4413      	add	r3, r2
 800111c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	0d1b      	lsrs	r3, r3, #20
 8001126:	f003 031f 	and.w	r3, r3, #31
 800112a:	2107      	movs	r1, #7
 800112c:	fa01 f303 	lsl.w	r3, r1, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	401a      	ands	r2, r3
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	0d1b      	lsrs	r3, r3, #20
 8001138:	f003 031f 	and.w	r3, r3, #31
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	431a      	orrs	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001148:	bf00      	nop
 800114a:	371c      	adds	r7, #28
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0318 	and.w	r3, r3, #24
 8001176:	4908      	ldr	r1, [pc, #32]	; (8001198 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001178:	40d9      	lsrs	r1, r3
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	400b      	ands	r3, r1
 800117e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001182:	431a      	orrs	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800118a:	bf00      	nop
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	0007ffff 	.word	0x0007ffff

0800119c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 031f 	and.w	r3, r3, #31
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80011c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6093      	str	r3, [r2, #8]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011f0:	d101      	bne.n	80011f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001214:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001218:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001240:	d101      	bne.n	8001246 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001264:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001268:	f043 0201 	orr.w	r2, r3, #1
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	2b01      	cmp	r3, #1
 800128e:	d101      	bne.n	8001294 <LL_ADC_IsEnabled+0x18>
 8001290:	2301      	movs	r3, #1
 8001292:	e000      	b.n	8001296 <LL_ADC_IsEnabled+0x1a>
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012b6:	f043 0204 	orr.w	r2, r3, #4
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d101      	bne.n	80012e2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012de:	2301      	movs	r3, #1
 80012e0:	e000      	b.n	80012e4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 0308 	and.w	r3, r3, #8
 8001300:	2b08      	cmp	r3, #8
 8001302:	d101      	bne.n	8001308 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001304:	2301      	movs	r3, #1
 8001306:	e000      	b.n	800130a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b089      	sub	sp, #36	; 0x24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001320:	2300      	movs	r3, #0
 8001322:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e1af      	b.n	8001692 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800133c:	2b00      	cmp	r3, #0
 800133e:	d109      	bne.n	8001354 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff f9c1 	bl	80006c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff3f 	bl	80011dc <LL_ADC_IsDeepPowerDownEnabled>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff25 	bl	80011b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff5a 	bl	800122c <LL_ADC_IsInternalRegulatorEnabled>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d115      	bne.n	80013aa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ff3e 	bl	8001204 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001388:	4b9f      	ldr	r3, [pc, #636]	; (8001608 <HAL_ADC_Init+0x2f0>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	099b      	lsrs	r3, r3, #6
 800138e:	4a9f      	ldr	r2, [pc, #636]	; (800160c <HAL_ADC_Init+0x2f4>)
 8001390:	fba2 2303 	umull	r2, r3, r2, r3
 8001394:	099b      	lsrs	r3, r3, #6
 8001396:	3301      	adds	r3, #1
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800139c:	e002      	b.n	80013a4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	3b01      	subs	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f9      	bne.n	800139e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ff3c 	bl	800122c <LL_ADC_IsInternalRegulatorEnabled>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d10d      	bne.n	80013d6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013be:	f043 0210 	orr.w	r2, r3, #16
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ca:	f043 0201 	orr.w	r2, r3, #1
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff75 	bl	80012ca <LL_ADC_REG_IsConversionOngoing>
 80013e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013e6:	f003 0310 	and.w	r3, r3, #16
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f040 8148 	bne.w	8001680 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 8144 	bne.w	8001680 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001400:	f043 0202 	orr.w	r2, r3, #2
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff35 	bl	800127c <LL_ADC_IsEnabled>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d141      	bne.n	800149c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001420:	d004      	beq.n	800142c <HAL_ADC_Init+0x114>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a7a      	ldr	r2, [pc, #488]	; (8001610 <HAL_ADC_Init+0x2f8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d10f      	bne.n	800144c <HAL_ADC_Init+0x134>
 800142c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001430:	f7ff ff24 	bl	800127c <LL_ADC_IsEnabled>
 8001434:	4604      	mov	r4, r0
 8001436:	4876      	ldr	r0, [pc, #472]	; (8001610 <HAL_ADC_Init+0x2f8>)
 8001438:	f7ff ff20 	bl	800127c <LL_ADC_IsEnabled>
 800143c:	4603      	mov	r3, r0
 800143e:	4323      	orrs	r3, r4
 8001440:	2b00      	cmp	r3, #0
 8001442:	bf0c      	ite	eq
 8001444:	2301      	moveq	r3, #1
 8001446:	2300      	movne	r3, #0
 8001448:	b2db      	uxtb	r3, r3
 800144a:	e012      	b.n	8001472 <HAL_ADC_Init+0x15a>
 800144c:	4871      	ldr	r0, [pc, #452]	; (8001614 <HAL_ADC_Init+0x2fc>)
 800144e:	f7ff ff15 	bl	800127c <LL_ADC_IsEnabled>
 8001452:	4604      	mov	r4, r0
 8001454:	4870      	ldr	r0, [pc, #448]	; (8001618 <HAL_ADC_Init+0x300>)
 8001456:	f7ff ff11 	bl	800127c <LL_ADC_IsEnabled>
 800145a:	4603      	mov	r3, r0
 800145c:	431c      	orrs	r4, r3
 800145e:	486f      	ldr	r0, [pc, #444]	; (800161c <HAL_ADC_Init+0x304>)
 8001460:	f7ff ff0c 	bl	800127c <LL_ADC_IsEnabled>
 8001464:	4603      	mov	r3, r0
 8001466:	4323      	orrs	r3, r4
 8001468:	2b00      	cmp	r3, #0
 800146a:	bf0c      	ite	eq
 800146c:	2301      	moveq	r3, #1
 800146e:	2300      	movne	r3, #0
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d012      	beq.n	800149c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800147e:	d004      	beq.n	800148a <HAL_ADC_Init+0x172>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a62      	ldr	r2, [pc, #392]	; (8001610 <HAL_ADC_Init+0x2f8>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d101      	bne.n	800148e <HAL_ADC_Init+0x176>
 800148a:	4a65      	ldr	r2, [pc, #404]	; (8001620 <HAL_ADC_Init+0x308>)
 800148c:	e000      	b.n	8001490 <HAL_ADC_Init+0x178>
 800148e:	4a65      	ldr	r2, [pc, #404]	; (8001624 <HAL_ADC_Init+0x30c>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	4619      	mov	r1, r3
 8001496:	4610      	mov	r0, r2
 8001498:	f7ff fd20 	bl	8000edc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	7f5b      	ldrb	r3, [r3, #29]
 80014a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80014ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80014b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d106      	bne.n	80014d8 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	3b01      	subs	r3, #1
 80014d0:	045b      	lsls	r3, r3, #17
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d009      	beq.n	80014f4 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <HAL_ADC_Init+0x310>)
 80014fc:	4013      	ands	r3, r2
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	69b9      	ldr	r1, [r7, #24]
 8001504:	430b      	orrs	r3, r1
 8001506:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	691b      	ldr	r3, [r3, #16]
 800150e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	430a      	orrs	r2, r1
 800151c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fed1 	bl	80012ca <LL_ADC_REG_IsConversionOngoing>
 8001528:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fede 	bl	80012f0 <LL_ADC_INJ_IsConversionOngoing>
 8001534:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d17f      	bne.n	800163c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d17c      	bne.n	800163c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001546:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800154e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800155e:	f023 0302 	bic.w	r3, r3, #2
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	69b9      	ldr	r1, [r7, #24]
 8001568:	430b      	orrs	r3, r1
 800156a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d017      	beq.n	80015a4 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691a      	ldr	r2, [r3, #16]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001582:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800158c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001590:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	6911      	ldr	r1, [r2, #16]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	430b      	orrs	r3, r1
 800159e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80015a2:	e013      	b.n	80015cc <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80015c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015c8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d12a      	bne.n	800162c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80015e0:	f023 0304 	bic.w	r3, r3, #4
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80015ec:	4311      	orrs	r1, r2
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80015f2:	4311      	orrs	r1, r2
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015f8:	430a      	orrs	r2, r1
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f042 0201 	orr.w	r2, r2, #1
 8001604:	611a      	str	r2, [r3, #16]
 8001606:	e019      	b.n	800163c <HAL_ADC_Init+0x324>
 8001608:	20000000 	.word	0x20000000
 800160c:	053e2d63 	.word	0x053e2d63
 8001610:	50000100 	.word	0x50000100
 8001614:	50000400 	.word	0x50000400
 8001618:	50000500 	.word	0x50000500
 800161c:	50000600 	.word	0x50000600
 8001620:	50000300 	.word	0x50000300
 8001624:	50000700 	.word	0x50000700
 8001628:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	691a      	ldr	r2, [r3, #16]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0201 	bic.w	r2, r2, #1
 800163a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d10c      	bne.n	800165e <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	f023 010f 	bic.w	r1, r3, #15
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	1e5a      	subs	r2, r3, #1
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	430a      	orrs	r2, r1
 800165a:	631a      	str	r2, [r3, #48]	; 0x30
 800165c:	e007      	b.n	800166e <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 020f 	bic.w	r2, r2, #15
 800166c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001672:	f023 0303 	bic.w	r3, r3, #3
 8001676:	f043 0201 	orr.w	r2, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	65da      	str	r2, [r3, #92]	; 0x5c
 800167e:	e007      	b.n	8001690 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001684:	f043 0210 	orr.w	r2, r3, #16
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001690:	7ffb      	ldrb	r3, [r7, #31]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd90      	pop	{r4, r7, pc}
 800169a:	bf00      	nop

0800169c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016b0:	d004      	beq.n	80016bc <HAL_ADC_Start_DMA+0x20>
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a58      	ldr	r2, [pc, #352]	; (8001818 <HAL_ADC_Start_DMA+0x17c>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d101      	bne.n	80016c0 <HAL_ADC_Start_DMA+0x24>
 80016bc:	4b57      	ldr	r3, [pc, #348]	; (800181c <HAL_ADC_Start_DMA+0x180>)
 80016be:	e000      	b.n	80016c2 <HAL_ADC_Start_DMA+0x26>
 80016c0:	4b57      	ldr	r3, [pc, #348]	; (8001820 <HAL_ADC_Start_DMA+0x184>)
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fd6a 	bl	800119c <LL_ADC_GetMultimode>
 80016c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fdfb 	bl	80012ca <LL_ADC_REG_IsConversionOngoing>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f040 8096 	bne.w	8001808 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d101      	bne.n	80016ea <HAL_ADC_Start_DMA+0x4e>
 80016e6:	2302      	movs	r3, #2
 80016e8:	e091      	b.n	800180e <HAL_ADC_Start_DMA+0x172>
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	2b05      	cmp	r3, #5
 80016fc:	d002      	beq.n	8001704 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	2b09      	cmp	r3, #9
 8001702:	d17a      	bne.n	80017fa <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001704:	68f8      	ldr	r0, [r7, #12]
 8001706:	f000 fcf5 	bl	80020f4 <ADC_Enable>
 800170a:	4603      	mov	r3, r0
 800170c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d16d      	bne.n	80017f0 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001718:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800171c:	f023 0301 	bic.w	r3, r3, #1
 8001720:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a3a      	ldr	r2, [pc, #232]	; (8001818 <HAL_ADC_Start_DMA+0x17c>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d009      	beq.n	8001746 <HAL_ADC_Start_DMA+0xaa>
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a3b      	ldr	r2, [pc, #236]	; (8001824 <HAL_ADC_Start_DMA+0x188>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d002      	beq.n	8001742 <HAL_ADC_Start_DMA+0xa6>
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	e003      	b.n	800174a <HAL_ADC_Start_DMA+0xae>
 8001742:	4b39      	ldr	r3, [pc, #228]	; (8001828 <HAL_ADC_Start_DMA+0x18c>)
 8001744:	e001      	b.n	800174a <HAL_ADC_Start_DMA+0xae>
 8001746:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	4293      	cmp	r3, r2
 8001750:	d002      	beq.n	8001758 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d105      	bne.n	8001764 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001768:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d006      	beq.n	800177e <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001774:	f023 0206 	bic.w	r2, r3, #6
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	661a      	str	r2, [r3, #96]	; 0x60
 800177c:	e002      	b.n	8001784 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001788:	4a28      	ldr	r2, [pc, #160]	; (800182c <HAL_ADC_Start_DMA+0x190>)
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001790:	4a27      	ldr	r2, [pc, #156]	; (8001830 <HAL_ADC_Start_DMA+0x194>)
 8001792:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001798:	4a26      	ldr	r2, [pc, #152]	; (8001834 <HAL_ADC_Start_DMA+0x198>)
 800179a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	221c      	movs	r2, #28
 80017a2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0210 	orr.w	r2, r2, #16
 80017ba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f042 0201 	orr.w	r2, r2, #1
 80017ca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	3340      	adds	r3, #64	; 0x40
 80017d6:	4619      	mov	r1, r3
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f001 f866 	bl	80028ac <HAL_DMA_Start_IT>
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fd5a 	bl	80012a2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80017ee:	e00d      	b.n	800180c <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80017f8:	e008      	b.n	800180c <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001806:	e001      	b.n	800180c <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001808:	2302      	movs	r3, #2
 800180a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800180c:	7dfb      	ldrb	r3, [r7, #23]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	50000100 	.word	0x50000100
 800181c:	50000300 	.word	0x50000300
 8001820:	50000700 	.word	0x50000700
 8001824:	50000500 	.word	0x50000500
 8001828:	50000400 	.word	0x50000400
 800182c:	080021b9 	.word	0x080021b9
 8001830:	08002291 	.word	0x08002291
 8001834:	080022ad 	.word	0x080022ad

08001838 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b0b6      	sub	sp, #216	; 0xd8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800188e:	2b01      	cmp	r3, #1
 8001890:	d102      	bne.n	8001898 <HAL_ADC_ConfigChannel+0x24>
 8001892:	2302      	movs	r3, #2
 8001894:	f000 bc13 	b.w	80020be <HAL_ADC_ConfigChannel+0x84a>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff fd10 	bl	80012ca <LL_ADC_REG_IsConversionOngoing>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f040 83f3 	bne.w	8002098 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6818      	ldr	r0, [r3, #0]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	6859      	ldr	r1, [r3, #4]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	f7ff fbf1 	bl	80010a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fcfe 	bl	80012ca <LL_ADC_REG_IsConversionOngoing>
 80018ce:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fd0a 	bl	80012f0 <LL_ADC_INJ_IsConversionOngoing>
 80018dc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f040 81d9 	bne.w	8001c9c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f040 81d4 	bne.w	8001c9c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80018fc:	d10f      	bne.n	800191e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6818      	ldr	r0, [r3, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2200      	movs	r2, #0
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff fbf8 	bl	80010fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff fb9f 	bl	800105a <LL_ADC_SetSamplingTimeCommonConfig>
 800191c:	e00e      	b.n	800193c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6818      	ldr	r0, [r3, #0]
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	6819      	ldr	r1, [r3, #0]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	461a      	mov	r2, r3
 800192c:	f7ff fbe7 	bl	80010fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2100      	movs	r1, #0
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fb8f 	bl	800105a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	695a      	ldr	r2, [r3, #20]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	08db      	lsrs	r3, r3, #3
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	2b04      	cmp	r3, #4
 800195c:	d022      	beq.n	80019a4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6818      	ldr	r0, [r3, #0]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	6919      	ldr	r1, [r3, #16]
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800196e:	f7ff fae9 	bl	8000f44 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6818      	ldr	r0, [r3, #0]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	6919      	ldr	r1, [r3, #16]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	461a      	mov	r2, r3
 8001980:	f7ff fb35 	bl	8000fee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6919      	ldr	r1, [r3, #16]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	7f1b      	ldrb	r3, [r3, #28]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d102      	bne.n	800199a <HAL_ADC_ConfigChannel+0x126>
 8001994:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001998:	e000      	b.n	800199c <HAL_ADC_ConfigChannel+0x128>
 800199a:	2300      	movs	r3, #0
 800199c:	461a      	mov	r2, r3
 800199e:	f7ff fb41 	bl	8001024 <LL_ADC_SetOffsetSaturation>
 80019a2:	e17b      	b.n	8001c9c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff faee 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 80019b0:	4603      	mov	r3, r0
 80019b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10a      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x15c>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fae3 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 80019c6:	4603      	mov	r3, r0
 80019c8:	0e9b      	lsrs	r3, r3, #26
 80019ca:	f003 021f 	and.w	r2, r3, #31
 80019ce:	e01e      	b.n	8001a0e <HAL_ADC_ConfigChannel+0x19a>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fad8 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80019e6:	fa93 f3a3 	rbit	r3, r3
 80019ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80019f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80019f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80019fe:	2320      	movs	r3, #32
 8001a00:	e004      	b.n	8001a0c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001a02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a06:	fab3 f383 	clz	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d105      	bne.n	8001a26 <HAL_ADC_ConfigChannel+0x1b2>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	0e9b      	lsrs	r3, r3, #26
 8001a20:	f003 031f 	and.w	r3, r3, #31
 8001a24:	e018      	b.n	8001a58 <HAL_ADC_ConfigChannel+0x1e4>
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001a32:	fa93 f3a3 	rbit	r3, r3
 8001a36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001a3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001a42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001a4a:	2320      	movs	r3, #32
 8001a4c:	e004      	b.n	8001a58 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001a4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001a52:	fab3 f383 	clz	r3, r3
 8001a56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d106      	bne.n	8001a6a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2200      	movs	r2, #0
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff faa7 	bl	8000fb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2101      	movs	r1, #1
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fa8b 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001a76:	4603      	mov	r3, r0
 8001a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10a      	bne.n	8001a96 <HAL_ADC_ConfigChannel+0x222>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fa80 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	0e9b      	lsrs	r3, r3, #26
 8001a90:	f003 021f 	and.w	r2, r3, #31
 8001a94:	e01e      	b.n	8001ad4 <HAL_ADC_ConfigChannel+0x260>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fa75 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001aac:	fa93 f3a3 	rbit	r3, r3
 8001ab0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001ab4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001ab8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001abc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001ac4:	2320      	movs	r3, #32
 8001ac6:	e004      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001ac8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001acc:	fab3 f383 	clz	r3, r3
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d105      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x278>
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0e9b      	lsrs	r3, r3, #26
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	e018      	b.n	8001b1e <HAL_ADC_ConfigChannel+0x2aa>
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001af8:	fa93 f3a3 	rbit	r3, r3
 8001afc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001b00:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001b04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001b08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001b10:	2320      	movs	r3, #32
 8001b12:	e004      	b.n	8001b1e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001b14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001b18:	fab3 f383 	clz	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d106      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2200      	movs	r2, #0
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fa44 	bl	8000fb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2102      	movs	r1, #2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fa28 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d10a      	bne.n	8001b5c <HAL_ADC_ConfigChannel+0x2e8>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2102      	movs	r1, #2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fa1d 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001b52:	4603      	mov	r3, r0
 8001b54:	0e9b      	lsrs	r3, r3, #26
 8001b56:	f003 021f 	and.w	r2, r3, #31
 8001b5a:	e01e      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x326>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2102      	movs	r1, #2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fa12 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001b7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001b7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001b82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001b8a:	2320      	movs	r3, #32
 8001b8c:	e004      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001b8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b92:	fab3 f383 	clz	r3, r3
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d105      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x33e>
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	0e9b      	lsrs	r3, r3, #26
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	e016      	b.n	8001be0 <HAL_ADC_ConfigChannel+0x36c>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001bbe:	fa93 f3a3 	rbit	r3, r3
 8001bc2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001bc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001bca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	e004      	b.n	8001be0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001bd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bda:	fab3 f383 	clz	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d106      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2200      	movs	r2, #0
 8001bea:	2102      	movs	r1, #2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff f9e3 	bl	8000fb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2103      	movs	r1, #3
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff f9c7 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d10a      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x3aa>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2103      	movs	r1, #3
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f9bc 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001c14:	4603      	mov	r3, r0
 8001c16:	0e9b      	lsrs	r3, r3, #26
 8001c18:	f003 021f 	and.w	r2, r3, #31
 8001c1c:	e017      	b.n	8001c4e <HAL_ADC_ConfigChannel+0x3da>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2103      	movs	r1, #3
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff f9b1 	bl	8000f8c <LL_ADC_GetOffsetChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c30:	fa93 f3a3 	rbit	r3, r3
 8001c34:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001c36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c38:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001c3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001c40:	2320      	movs	r3, #32
 8001c42:	e003      	b.n	8001c4c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001c44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c46:	fab3 f383 	clz	r3, r3
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d105      	bne.n	8001c66 <HAL_ADC_ConfigChannel+0x3f2>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	0e9b      	lsrs	r3, r3, #26
 8001c60:	f003 031f 	and.w	r3, r3, #31
 8001c64:	e011      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x416>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c6e:	fa93 f3a3 	rbit	r3, r3
 8001c72:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001c74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c76:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001c7e:	2320      	movs	r3, #32
 8001c80:	e003      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c84:	fab3 f383 	clz	r3, r3
 8001c88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d106      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2200      	movs	r2, #0
 8001c94:	2103      	movs	r1, #3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff f98e 	bl	8000fb8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff faeb 	bl	800127c <LL_ADC_IsEnabled>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f040 813d 	bne.w	8001f28 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6818      	ldr	r0, [r3, #0]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	6819      	ldr	r1, [r3, #0]
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	f7ff fa4a 	bl	8001154 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4aa2      	ldr	r2, [pc, #648]	; (8001f50 <HAL_ADC_ConfigChannel+0x6dc>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	f040 812e 	bne.w	8001f28 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10b      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x480>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	0e9b      	lsrs	r3, r3, #26
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	f003 031f 	and.w	r3, r3, #31
 8001ce8:	2b09      	cmp	r3, #9
 8001cea:	bf94      	ite	ls
 8001cec:	2301      	movls	r3, #1
 8001cee:	2300      	movhi	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	e019      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x4b4>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001d02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d04:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001d06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001d0c:	2320      	movs	r3, #32
 8001d0e:	e003      	b.n	8001d18 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001d10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d12:	fab3 f383 	clz	r3, r3
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	3301      	adds	r3, #1
 8001d1a:	f003 031f 	and.w	r3, r3, #31
 8001d1e:	2b09      	cmp	r3, #9
 8001d20:	bf94      	ite	ls
 8001d22:	2301      	movls	r3, #1
 8001d24:	2300      	movhi	r3, #0
 8001d26:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d079      	beq.n	8001e20 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d107      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x4d4>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	0e9b      	lsrs	r3, r3, #26
 8001d3e:	3301      	adds	r3, #1
 8001d40:	069b      	lsls	r3, r3, #26
 8001d42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d46:	e015      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x500>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d58:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001d5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001d60:	2320      	movs	r3, #32
 8001d62:	e003      	b.n	8001d6c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001d64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d66:	fab3 f383 	clz	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	069b      	lsls	r3, r3, #26
 8001d70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d109      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x520>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	0e9b      	lsrs	r3, r3, #26
 8001d86:	3301      	adds	r3, #1
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d92:	e017      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x550>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d9c:	fa93 f3a3 	rbit	r3, r3
 8001da0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001da2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001da4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001da6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001dac:	2320      	movs	r3, #32
 8001dae:	e003      	b.n	8001db8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001db0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001db2:	fab3 f383 	clz	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	3301      	adds	r3, #1
 8001dba:	f003 031f 	and.w	r3, r3, #31
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	ea42 0103 	orr.w	r1, r2, r3
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10a      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x576>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	0e9b      	lsrs	r3, r3, #26
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f003 021f 	and.w	r2, r3, #31
 8001de0:	4613      	mov	r3, r2
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	4413      	add	r3, r2
 8001de6:	051b      	lsls	r3, r3, #20
 8001de8:	e018      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x5a8>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df2:	fa93 f3a3 	rbit	r3, r3
 8001df6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001e02:	2320      	movs	r3, #32
 8001e04:	e003      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e08:	fab3 f383 	clz	r3, r3
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	3301      	adds	r3, #1
 8001e10:	f003 021f 	and.w	r2, r3, #31
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e1c:	430b      	orrs	r3, r1
 8001e1e:	e07e      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d107      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x5c8>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	0e9b      	lsrs	r3, r3, #26
 8001e32:	3301      	adds	r3, #1
 8001e34:	069b      	lsls	r3, r3, #26
 8001e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e3a:	e015      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x5f4>
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e44:	fa93 f3a3 	rbit	r3, r3
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e4c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8001e54:	2320      	movs	r3, #32
 8001e56:	e003      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	3301      	adds	r3, #1
 8001e62:	069b      	lsls	r3, r3, #26
 8001e64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d109      	bne.n	8001e88 <HAL_ADC_ConfigChannel+0x614>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	0e9b      	lsrs	r3, r3, #26
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	f003 031f 	and.w	r3, r3, #31
 8001e80:	2101      	movs	r1, #1
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	e017      	b.n	8001eb8 <HAL_ADC_ConfigChannel+0x644>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	fa93 f3a3 	rbit	r3, r3
 8001e94:	61fb      	str	r3, [r7, #28]
  return result;
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	e003      	b.n	8001eac <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	3301      	adds	r3, #1
 8001eae:	f003 031f 	and.w	r3, r3, #31
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	ea42 0103 	orr.w	r1, r2, r3
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d10d      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x670>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	0e9b      	lsrs	r3, r3, #26
 8001ece:	3301      	adds	r3, #1
 8001ed0:	f003 021f 	and.w	r2, r3, #31
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	3b1e      	subs	r3, #30
 8001edc:	051b      	lsls	r3, r3, #20
 8001ede:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ee2:	e01b      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x6a8>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	613b      	str	r3, [r7, #16]
  return result;
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8001efc:	2320      	movs	r3, #32
 8001efe:	e003      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	fab3 f383 	clz	r3, r3
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	3301      	adds	r3, #1
 8001f0a:	f003 021f 	and.w	r2, r3, #31
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	3b1e      	subs	r3, #30
 8001f16:	051b      	lsls	r3, r3, #20
 8001f18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	683a      	ldr	r2, [r7, #0]
 8001f20:	6892      	ldr	r2, [r2, #8]
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7ff f8eb 	bl	80010fe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_ADC_ConfigChannel+0x6e0>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80be 	beq.w	80020b2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f3e:	d004      	beq.n	8001f4a <HAL_ADC_ConfigChannel+0x6d6>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <HAL_ADC_ConfigChannel+0x6e4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d10a      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x6ec>
 8001f4a:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <HAL_ADC_ConfigChannel+0x6e8>)
 8001f4c:	e009      	b.n	8001f62 <HAL_ADC_ConfigChannel+0x6ee>
 8001f4e:	bf00      	nop
 8001f50:	407f0000 	.word	0x407f0000
 8001f54:	80080000 	.word	0x80080000
 8001f58:	50000100 	.word	0x50000100
 8001f5c:	50000300 	.word	0x50000300
 8001f60:	4b59      	ldr	r3, [pc, #356]	; (80020c8 <HAL_ADC_ConfigChannel+0x854>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe ffe0 	bl	8000f28 <LL_ADC_GetCommonPathInternalCh>
 8001f68:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a56      	ldr	r2, [pc, #344]	; (80020cc <HAL_ADC_ConfigChannel+0x858>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d004      	beq.n	8001f80 <HAL_ADC_ConfigChannel+0x70c>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a55      	ldr	r2, [pc, #340]	; (80020d0 <HAL_ADC_ConfigChannel+0x85c>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d13a      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001f84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d134      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f94:	d005      	beq.n	8001fa2 <HAL_ADC_ConfigChannel+0x72e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a4e      	ldr	r2, [pc, #312]	; (80020d4 <HAL_ADC_ConfigChannel+0x860>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	f040 8085 	bne.w	80020ac <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001faa:	d004      	beq.n	8001fb6 <HAL_ADC_ConfigChannel+0x742>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a49      	ldr	r2, [pc, #292]	; (80020d8 <HAL_ADC_ConfigChannel+0x864>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d101      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x746>
 8001fb6:	4a49      	ldr	r2, [pc, #292]	; (80020dc <HAL_ADC_ConfigChannel+0x868>)
 8001fb8:	e000      	b.n	8001fbc <HAL_ADC_ConfigChannel+0x748>
 8001fba:	4a43      	ldr	r2, [pc, #268]	; (80020c8 <HAL_ADC_ConfigChannel+0x854>)
 8001fbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001fc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	f7fe ff9b 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fcc:	4b44      	ldr	r3, [pc, #272]	; (80020e0 <HAL_ADC_ConfigChannel+0x86c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	099b      	lsrs	r3, r3, #6
 8001fd2:	4a44      	ldr	r2, [pc, #272]	; (80020e4 <HAL_ADC_ConfigChannel+0x870>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	099b      	lsrs	r3, r3, #6
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	4613      	mov	r3, r2
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4413      	add	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f9      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ff4:	e05a      	b.n	80020ac <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a3b      	ldr	r2, [pc, #236]	; (80020e8 <HAL_ADC_ConfigChannel+0x874>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d125      	bne.n	800204c <HAL_ADC_ConfigChannel+0x7d8>
 8002000:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d11f      	bne.n	800204c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a31      	ldr	r2, [pc, #196]	; (80020d8 <HAL_ADC_ConfigChannel+0x864>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d104      	bne.n	8002020 <HAL_ADC_ConfigChannel+0x7ac>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a34      	ldr	r2, [pc, #208]	; (80020ec <HAL_ADC_ConfigChannel+0x878>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d047      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002028:	d004      	beq.n	8002034 <HAL_ADC_ConfigChannel+0x7c0>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a2a      	ldr	r2, [pc, #168]	; (80020d8 <HAL_ADC_ConfigChannel+0x864>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d101      	bne.n	8002038 <HAL_ADC_ConfigChannel+0x7c4>
 8002034:	4a29      	ldr	r2, [pc, #164]	; (80020dc <HAL_ADC_ConfigChannel+0x868>)
 8002036:	e000      	b.n	800203a <HAL_ADC_ConfigChannel+0x7c6>
 8002038:	4a23      	ldr	r2, [pc, #140]	; (80020c8 <HAL_ADC_ConfigChannel+0x854>)
 800203a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800203e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002042:	4619      	mov	r1, r3
 8002044:	4610      	mov	r0, r2
 8002046:	f7fe ff5c 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800204a:	e031      	b.n	80020b0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a27      	ldr	r2, [pc, #156]	; (80020f0 <HAL_ADC_ConfigChannel+0x87c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d12d      	bne.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002056:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800205a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d127      	bne.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1c      	ldr	r2, [pc, #112]	; (80020d8 <HAL_ADC_ConfigChannel+0x864>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d022      	beq.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002074:	d004      	beq.n	8002080 <HAL_ADC_ConfigChannel+0x80c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a17      	ldr	r2, [pc, #92]	; (80020d8 <HAL_ADC_ConfigChannel+0x864>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x810>
 8002080:	4a16      	ldr	r2, [pc, #88]	; (80020dc <HAL_ADC_ConfigChannel+0x868>)
 8002082:	e000      	b.n	8002086 <HAL_ADC_ConfigChannel+0x812>
 8002084:	4a10      	ldr	r2, [pc, #64]	; (80020c8 <HAL_ADC_ConfigChannel+0x854>)
 8002086:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800208a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800208e:	4619      	mov	r1, r3
 8002090:	4610      	mov	r0, r2
 8002092:	f7fe ff36 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
 8002096:	e00c      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209c:	f043 0220 	orr.w	r2, r3, #32
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80020aa:	e002      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020ac:	bf00      	nop
 80020ae:	e000      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80020ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80020be:	4618      	mov	r0, r3
 80020c0:	37d8      	adds	r7, #216	; 0xd8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	50000700 	.word	0x50000700
 80020cc:	c3210000 	.word	0xc3210000
 80020d0:	90c00010 	.word	0x90c00010
 80020d4:	50000600 	.word	0x50000600
 80020d8:	50000100 	.word	0x50000100
 80020dc:	50000300 	.word	0x50000300
 80020e0:	20000000 	.word	0x20000000
 80020e4:	053e2d63 	.word	0x053e2d63
 80020e8:	c7520000 	.word	0xc7520000
 80020ec:	50000500 	.word	0x50000500
 80020f0:	cb840000 	.word	0xcb840000

080020f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff f8bb 	bl	800127c <LL_ADC_IsEnabled>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d14d      	bne.n	80021a8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	4b28      	ldr	r3, [pc, #160]	; (80021b4 <ADC_Enable+0xc0>)
 8002114:	4013      	ands	r3, r2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00d      	beq.n	8002136 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800211e:	f043 0210 	orr.w	r2, r3, #16
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800212a:	f043 0201 	orr.w	r2, r3, #1
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e039      	b.n	80021aa <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff f88a 	bl	8001254 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002140:	f7fe fe9e 	bl	8000e80 <HAL_GetTick>
 8002144:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002146:	e028      	b.n	800219a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff f895 	bl	800127c <LL_ADC_IsEnabled>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d104      	bne.n	8002162 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff f879 	bl	8001254 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002162:	f7fe fe8d 	bl	8000e80 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d914      	bls.n	800219a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b01      	cmp	r3, #1
 800217c:	d00d      	beq.n	800219a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002182:	f043 0210 	orr.w	r2, r3, #16
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800218e:	f043 0201 	orr.w	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e007      	b.n	80021aa <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d1cf      	bne.n	8002148 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	8000003f 	.word	0x8000003f

080021b8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d14b      	bne.n	800226a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d021      	beq.n	8002230 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe ff45 	bl	8001080 <LL_ADC_REG_IsTriggerSourceSWStart>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d032      	beq.n	8002262 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d12b      	bne.n	8002262 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d11f      	bne.n	8002262 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002226:	f043 0201 	orr.w	r2, r3, #1
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	65da      	str	r2, [r3, #92]	; 0x5c
 800222e:	e018      	b.n	8002262 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d111      	bne.n	8002262 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002242:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d105      	bne.n	8002262 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225a:	f043 0201 	orr.w	r2, r3, #1
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f7ff fae8 	bl	8001838 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002268:	e00e      	b.n	8002288 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f7ff faf2 	bl	8001860 <HAL_ADC_ErrorCallback>
}
 800227c:	e004      	b.n	8002288 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	4798      	blx	r3
}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f7ff fad4 	bl	800184c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ca:	f043 0204 	orr.w	r2, r3, #4
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f7ff fac4 	bl	8001860 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022d8:	bf00      	nop
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <LL_ADC_IsEnabled>:
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <LL_ADC_IsEnabled+0x18>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <LL_ADC_IsEnabled+0x1a>
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <LL_ADC_REG_IsConversionOngoing>:
{
 8002306:	b480      	push	{r7}
 8002308:	b083      	sub	sp, #12
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b04      	cmp	r3, #4
 8002318:	d101      	bne.n	800231e <LL_ADC_REG_IsConversionOngoing+0x18>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b0a1      	sub	sp, #132	; 0x84
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002346:	2302      	movs	r3, #2
 8002348:	e0e7      	b.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002352:	2300      	movs	r3, #0
 8002354:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002356:	2300      	movs	r3, #0
 8002358:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002362:	d102      	bne.n	800236a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002364:	4b6f      	ldr	r3, [pc, #444]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	e009      	b.n	800237e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a6e      	ldr	r2, [pc, #440]	; (8002528 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002374:	4b6d      	ldr	r3, [pc, #436]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	e001      	b.n	800237e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10b      	bne.n	800239c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002388:	f043 0220 	orr.w	r2, r3, #32
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e0be      	b.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ffb1 	bl	8002306 <LL_ADC_REG_IsConversionOngoing>
 80023a4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ffab 	bl	8002306 <LL_ADC_REG_IsConversionOngoing>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f040 80a0 	bne.w	80024f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80023b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f040 809c 	bne.w	80024f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023c8:	d004      	beq.n	80023d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a55      	ldr	r2, [pc, #340]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d101      	bne.n	80023d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80023d4:	4b56      	ldr	r3, [pc, #344]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80023d6:	e000      	b.n	80023da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80023d8:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80023da:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d04b      	beq.n	800247c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80023e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6859      	ldr	r1, [r3, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80023f6:	035b      	lsls	r3, r3, #13
 80023f8:	430b      	orrs	r3, r1
 80023fa:	431a      	orrs	r2, r3
 80023fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002408:	d004      	beq.n	8002414 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a45      	ldr	r2, [pc, #276]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10f      	bne.n	8002434 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002414:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002418:	f7ff ff62 	bl	80022e0 <LL_ADC_IsEnabled>
 800241c:	4604      	mov	r4, r0
 800241e:	4841      	ldr	r0, [pc, #260]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002420:	f7ff ff5e 	bl	80022e0 <LL_ADC_IsEnabled>
 8002424:	4603      	mov	r3, r0
 8002426:	4323      	orrs	r3, r4
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	e012      	b.n	800245a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002434:	483c      	ldr	r0, [pc, #240]	; (8002528 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002436:	f7ff ff53 	bl	80022e0 <LL_ADC_IsEnabled>
 800243a:	4604      	mov	r4, r0
 800243c:	483b      	ldr	r0, [pc, #236]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800243e:	f7ff ff4f 	bl	80022e0 <LL_ADC_IsEnabled>
 8002442:	4603      	mov	r3, r0
 8002444:	431c      	orrs	r4, r3
 8002446:	483c      	ldr	r0, [pc, #240]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002448:	f7ff ff4a 	bl	80022e0 <LL_ADC_IsEnabled>
 800244c:	4603      	mov	r3, r0
 800244e:	4323      	orrs	r3, r4
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf0c      	ite	eq
 8002454:	2301      	moveq	r3, #1
 8002456:	2300      	movne	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d056      	beq.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800245e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002466:	f023 030f 	bic.w	r3, r3, #15
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	6811      	ldr	r1, [r2, #0]
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	6892      	ldr	r2, [r2, #8]
 8002472:	430a      	orrs	r2, r1
 8002474:	431a      	orrs	r2, r3
 8002476:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002478:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800247a:	e047      	b.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800247c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002484:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002486:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002490:	d004      	beq.n	800249c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a23      	ldr	r2, [pc, #140]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d10f      	bne.n	80024bc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800249c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024a0:	f7ff ff1e 	bl	80022e0 <LL_ADC_IsEnabled>
 80024a4:	4604      	mov	r4, r0
 80024a6:	481f      	ldr	r0, [pc, #124]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80024a8:	f7ff ff1a 	bl	80022e0 <LL_ADC_IsEnabled>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4323      	orrs	r3, r4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	bf0c      	ite	eq
 80024b4:	2301      	moveq	r3, #1
 80024b6:	2300      	movne	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	e012      	b.n	80024e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80024bc:	481a      	ldr	r0, [pc, #104]	; (8002528 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80024be:	f7ff ff0f 	bl	80022e0 <LL_ADC_IsEnabled>
 80024c2:	4604      	mov	r4, r0
 80024c4:	4819      	ldr	r0, [pc, #100]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80024c6:	f7ff ff0b 	bl	80022e0 <LL_ADC_IsEnabled>
 80024ca:	4603      	mov	r3, r0
 80024cc:	431c      	orrs	r4, r3
 80024ce:	481a      	ldr	r0, [pc, #104]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80024d0:	f7ff ff06 	bl	80022e0 <LL_ADC_IsEnabled>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4323      	orrs	r3, r4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	bf0c      	ite	eq
 80024dc:	2301      	moveq	r3, #1
 80024de:	2300      	movne	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d012      	beq.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80024e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024ee:	f023 030f 	bic.w	r3, r3, #15
 80024f2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80024f4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024f6:	e009      	b.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fc:	f043 0220 	orr.w	r2, r3, #32
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800250a:	e000      	b.n	800250e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800250c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002516:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800251a:	4618      	mov	r0, r3
 800251c:	3784      	adds	r7, #132	; 0x84
 800251e:	46bd      	mov	sp, r7
 8002520:	bd90      	pop	{r4, r7, pc}
 8002522:	bf00      	nop
 8002524:	50000100 	.word	0x50000100
 8002528:	50000400 	.word	0x50000400
 800252c:	50000500 	.word	0x50000500
 8002530:	50000300 	.word	0x50000300
 8002534:	50000700 	.word	0x50000700
 8002538:	50000600 	.word	0x50000600

0800253c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800254c:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002558:	4013      	ands	r3, r2
 800255a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800256c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800256e:	4a04      	ldr	r2, [pc, #16]	; (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	60d3      	str	r3, [r2, #12]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002588:	4b04      	ldr	r3, [pc, #16]	; (800259c <__NVIC_GetPriorityGrouping+0x18>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	f003 0307 	and.w	r3, r3, #7
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	db0b      	blt.n	80025ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	f003 021f 	and.w	r2, r3, #31
 80025b8:	4907      	ldr	r1, [pc, #28]	; (80025d8 <__NVIC_EnableIRQ+0x38>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	095b      	lsrs	r3, r3, #5
 80025c0:	2001      	movs	r0, #1
 80025c2:	fa00 f202 	lsl.w	r2, r0, r2
 80025c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	e000e100 	.word	0xe000e100

080025dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	6039      	str	r1, [r7, #0]
 80025e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	db0a      	blt.n	8002606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	490c      	ldr	r1, [pc, #48]	; (8002628 <__NVIC_SetPriority+0x4c>)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	0112      	lsls	r2, r2, #4
 80025fc:	b2d2      	uxtb	r2, r2
 80025fe:	440b      	add	r3, r1
 8002600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002604:	e00a      	b.n	800261c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	b2da      	uxtb	r2, r3
 800260a:	4908      	ldr	r1, [pc, #32]	; (800262c <__NVIC_SetPriority+0x50>)
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	f003 030f 	and.w	r3, r3, #15
 8002612:	3b04      	subs	r3, #4
 8002614:	0112      	lsls	r2, r2, #4
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	440b      	add	r3, r1
 800261a:	761a      	strb	r2, [r3, #24]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000e100 	.word	0xe000e100
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002630:	b480      	push	{r7}
 8002632:	b089      	sub	sp, #36	; 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f1c3 0307 	rsb	r3, r3, #7
 800264a:	2b04      	cmp	r3, #4
 800264c:	bf28      	it	cs
 800264e:	2304      	movcs	r3, #4
 8002650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3304      	adds	r3, #4
 8002656:	2b06      	cmp	r3, #6
 8002658:	d902      	bls.n	8002660 <NVIC_EncodePriority+0x30>
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3b03      	subs	r3, #3
 800265e:	e000      	b.n	8002662 <NVIC_EncodePriority+0x32>
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002664:	f04f 32ff 	mov.w	r2, #4294967295
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	401a      	ands	r2, r3
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002678:	f04f 31ff 	mov.w	r1, #4294967295
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	fa01 f303 	lsl.w	r3, r1, r3
 8002682:	43d9      	mvns	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	4313      	orrs	r3, r2
         );
}
 800268a:	4618      	mov	r0, r3
 800268c:	3724      	adds	r7, #36	; 0x24
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
	...

08002698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026a8:	d301      	bcc.n	80026ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026aa:	2301      	movs	r3, #1
 80026ac:	e00f      	b.n	80026ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ae:	4a0a      	ldr	r2, [pc, #40]	; (80026d8 <SysTick_Config+0x40>)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026b6:	210f      	movs	r1, #15
 80026b8:	f04f 30ff 	mov.w	r0, #4294967295
 80026bc:	f7ff ff8e 	bl	80025dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c0:	4b05      	ldr	r3, [pc, #20]	; (80026d8 <SysTick_Config+0x40>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026c6:	4b04      	ldr	r3, [pc, #16]	; (80026d8 <SysTick_Config+0x40>)
 80026c8:	2207      	movs	r2, #7
 80026ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	e000e010 	.word	0xe000e010

080026dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f7ff ff29 	bl	800253c <__NVIC_SetPriorityGrouping>
}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b086      	sub	sp, #24
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	4603      	mov	r3, r0
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002700:	f7ff ff40 	bl	8002584 <__NVIC_GetPriorityGrouping>
 8002704:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	6978      	ldr	r0, [r7, #20]
 800270c:	f7ff ff90 	bl	8002630 <NVIC_EncodePriority>
 8002710:	4602      	mov	r2, r0
 8002712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff ff5f 	bl	80025dc <__NVIC_SetPriority>
}
 800271e:	bf00      	nop
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	4603      	mov	r3, r0
 800272e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ff33 	bl	80025a0 <__NVIC_EnableIRQ>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff ffa4 	bl	8002698 <SysTick_Config>
 8002750:	4603      	mov	r3, r0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e08d      	b.n	800288a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	4b47      	ldr	r3, [pc, #284]	; (8002894 <HAL_DMA_Init+0x138>)
 8002776:	429a      	cmp	r2, r3
 8002778:	d80f      	bhi.n	800279a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	4b45      	ldr	r3, [pc, #276]	; (8002898 <HAL_DMA_Init+0x13c>)
 8002782:	4413      	add	r3, r2
 8002784:	4a45      	ldr	r2, [pc, #276]	; (800289c <HAL_DMA_Init+0x140>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	091b      	lsrs	r3, r3, #4
 800278c:	009a      	lsls	r2, r3, #2
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a42      	ldr	r2, [pc, #264]	; (80028a0 <HAL_DMA_Init+0x144>)
 8002796:	641a      	str	r2, [r3, #64]	; 0x40
 8002798:	e00e      	b.n	80027b8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b40      	ldr	r3, [pc, #256]	; (80028a4 <HAL_DMA_Init+0x148>)
 80027a2:	4413      	add	r3, r2
 80027a4:	4a3d      	ldr	r2, [pc, #244]	; (800289c <HAL_DMA_Init+0x140>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	009a      	lsls	r2, r3, #2
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a3c      	ldr	r2, [pc, #240]	; (80028a8 <HAL_DMA_Init+0x14c>)
 80027b6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80027ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80027dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f9b6 	bl	8002b7c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002818:	d102      	bne.n	8002820 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002834:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d010      	beq.n	8002860 <HAL_DMA_Init+0x104>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b04      	cmp	r3, #4
 8002844:	d80c      	bhi.n	8002860 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f9d6 	bl	8002bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	e008      	b.n	8002872 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40020407 	.word	0x40020407
 8002898:	bffdfff8 	.word	0xbffdfff8
 800289c:	cccccccd 	.word	0xcccccccd
 80028a0:	40020000 	.word	0x40020000
 80028a4:	bffdfbf8 	.word	0xbffdfbf8
 80028a8:	40020400 	.word	0x40020400

080028ac <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
 80028b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_DMA_Start_IT+0x20>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e066      	b.n	800299a <HAL_DMA_Start_IT+0xee>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d155      	bne.n	800298c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0201 	bic.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	68b9      	ldr	r1, [r7, #8]
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f8fb 	bl	8002b00 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	2b00      	cmp	r3, #0
 8002910:	d008      	beq.n	8002924 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 020e 	orr.w	r2, r2, #14
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e00f      	b.n	8002944 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0204 	bic.w	r2, r2, #4
 8002932:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 020a 	orr.w	r2, r2, #10
 8002942:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d007      	beq.n	8002962 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800295c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002960:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002974:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002978:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e005      	b.n	8002998 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002994:	2302      	movs	r3, #2
 8002996:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002998:	7dfb      	ldrb	r3, [r7, #23]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	2204      	movs	r2, #4
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d026      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x7a>
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d021      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0320 	and.w	r3, r3, #32
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d107      	bne.n	80029f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0204 	bic.w	r2, r2, #4
 80029f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fa:	f003 021f 	and.w	r2, r3, #31
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	2104      	movs	r1, #4
 8002a04:	fa01 f202 	lsl.w	r2, r1, r2
 8002a08:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d071      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a1a:	e06c      	b.n	8002af6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a20:	f003 031f 	and.w	r3, r3, #31
 8002a24:	2202      	movs	r2, #2
 8002a26:	409a      	lsls	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d02e      	beq.n	8002a8e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d029      	beq.n	8002a8e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0320 	and.w	r3, r3, #32
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10b      	bne.n	8002a60 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 020a 	bic.w	r2, r2, #10
 8002a56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a64:	f003 021f 	and.w	r2, r3, #31
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	2102      	movs	r1, #2
 8002a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a72:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d038      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a8c:	e033      	b.n	8002af6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	f003 031f 	and.w	r3, r3, #31
 8002a96:	2208      	movs	r2, #8
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d02a      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d025      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 020e 	bic.w	r2, r2, #14
 8002aba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac0:	f003 021f 	and.w	r2, r3, #31
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	2101      	movs	r1, #1
 8002aca:	fa01 f202 	lsl.w	r2, r1, r2
 8002ace:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d004      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002af6:	bf00      	nop
 8002af8:	bf00      	nop
}
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b16:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d004      	beq.n	8002b2a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b28:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2e:	f003 021f 	and.w	r2, r3, #31
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	2101      	movs	r1, #1
 8002b38:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b10      	cmp	r3, #16
 8002b4c:	d108      	bne.n	8002b60 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b5e:	e007      	b.n	8002b70 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	60da      	str	r2, [r3, #12]
}
 8002b70:	bf00      	nop
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b087      	sub	sp, #28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b16      	ldr	r3, [pc, #88]	; (8002be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d802      	bhi.n	8002b96 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002b90:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	e001      	b.n	8002b9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002b96:	4b15      	ldr	r3, [pc, #84]	; (8002bec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002b98:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	3b08      	subs	r3, #8
 8002ba6:	4a12      	ldr	r2, [pc, #72]	; (8002bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	091b      	lsrs	r3, r3, #4
 8002bae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb4:	089b      	lsrs	r3, r3, #2
 8002bb6:	009a      	lsls	r2, r3, #2
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4413      	add	r3, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a0b      	ldr	r2, [pc, #44]	; (8002bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002bc6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f003 031f 	and.w	r3, r3, #31
 8002bce:	2201      	movs	r2, #1
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002bd6:	bf00      	nop
 8002bd8:	371c      	adds	r7, #28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40020407 	.word	0x40020407
 8002be8:	40020800 	.word	0x40020800
 8002bec:	40020820 	.word	0x40020820
 8002bf0:	cccccccd 	.word	0xcccccccd
 8002bf4:	40020880 	.word	0x40020880

08002bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002c0c:	4413      	add	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	461a      	mov	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a08      	ldr	r2, [pc, #32]	; (8002c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002c1a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	f003 031f 	and.w	r3, r3, #31
 8002c24:	2201      	movs	r2, #1
 8002c26:	409a      	lsls	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	1000823f 	.word	0x1000823f
 8002c3c:	40020940 	.word	0x40020940

08002c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c4e:	e15a      	b.n	8002f06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	2101      	movs	r1, #1
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 814c 	beq.w	8002f00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d00b      	beq.n	8002c88 <HAL_GPIO_Init+0x48>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d007      	beq.n	8002c88 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c7c:	2b11      	cmp	r3, #17
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b12      	cmp	r3, #18
 8002c86:	d130      	bne.n	8002cea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	2203      	movs	r2, #3
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	091b      	lsrs	r3, r3, #4
 8002cd4:	f003 0201 	and.w	r2, r3, #1
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	2203      	movs	r2, #3
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d003      	beq.n	8002d2a <HAL_GPIO_Init+0xea>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b12      	cmp	r3, #18
 8002d28:	d123      	bne.n	8002d72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	08da      	lsrs	r2, r3, #3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3208      	adds	r2, #8
 8002d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	220f      	movs	r2, #15
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	691a      	ldr	r2, [r3, #16]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	08da      	lsrs	r2, r3, #3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3208      	adds	r2, #8
 8002d6c:	6939      	ldr	r1, [r7, #16]
 8002d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	4013      	ands	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 0203 	and.w	r2, r3, #3
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 80a6 	beq.w	8002f00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db4:	4b5b      	ldr	r3, [pc, #364]	; (8002f24 <HAL_GPIO_Init+0x2e4>)
 8002db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002db8:	4a5a      	ldr	r2, [pc, #360]	; (8002f24 <HAL_GPIO_Init+0x2e4>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6613      	str	r3, [r2, #96]	; 0x60
 8002dc0:	4b58      	ldr	r3, [pc, #352]	; (8002f24 <HAL_GPIO_Init+0x2e4>)
 8002dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dcc:	4a56      	ldr	r2, [pc, #344]	; (8002f28 <HAL_GPIO_Init+0x2e8>)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	089b      	lsrs	r3, r3, #2
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	220f      	movs	r2, #15
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002df6:	d01f      	beq.n	8002e38 <HAL_GPIO_Init+0x1f8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a4c      	ldr	r2, [pc, #304]	; (8002f2c <HAL_GPIO_Init+0x2ec>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d019      	beq.n	8002e34 <HAL_GPIO_Init+0x1f4>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a4b      	ldr	r2, [pc, #300]	; (8002f30 <HAL_GPIO_Init+0x2f0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d013      	beq.n	8002e30 <HAL_GPIO_Init+0x1f0>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a4a      	ldr	r2, [pc, #296]	; (8002f34 <HAL_GPIO_Init+0x2f4>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d00d      	beq.n	8002e2c <HAL_GPIO_Init+0x1ec>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a49      	ldr	r2, [pc, #292]	; (8002f38 <HAL_GPIO_Init+0x2f8>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d007      	beq.n	8002e28 <HAL_GPIO_Init+0x1e8>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a48      	ldr	r2, [pc, #288]	; (8002f3c <HAL_GPIO_Init+0x2fc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d101      	bne.n	8002e24 <HAL_GPIO_Init+0x1e4>
 8002e20:	2305      	movs	r3, #5
 8002e22:	e00a      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e24:	2306      	movs	r3, #6
 8002e26:	e008      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e28:	2304      	movs	r3, #4
 8002e2a:	e006      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e004      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e002      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e34:	2301      	movs	r3, #1
 8002e36:	e000      	b.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	f002 0203 	and.w	r2, r2, #3
 8002e40:	0092      	lsls	r2, r2, #2
 8002e42:	4093      	lsls	r3, r2
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e4a:	4937      	ldr	r1, [pc, #220]	; (8002f28 <HAL_GPIO_Init+0x2e8>)
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	3302      	adds	r3, #2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e58:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	43db      	mvns	r3, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e7c:	4a30      	ldr	r2, [pc, #192]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002e82:	4b2f      	ldr	r3, [pc, #188]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ea6:	4a26      	ldr	r2, [pc, #152]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002eac:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ed0:	4a1b      	ldr	r2, [pc, #108]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ed6:	4b1a      	ldr	r3, [pc, #104]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002efa:	4a11      	ldr	r2, [pc, #68]	; (8002f40 <HAL_GPIO_Init+0x300>)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	3301      	adds	r3, #1
 8002f04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f47f ae9d 	bne.w	8002c50 <HAL_GPIO_Init+0x10>
  }
}
 8002f16:	bf00      	nop
 8002f18:	bf00      	nop
 8002f1a:	371c      	adds	r7, #28
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40010000 	.word	0x40010000
 8002f2c:	48000400 	.word	0x48000400
 8002f30:	48000800 	.word	0x48000800
 8002f34:	48000c00 	.word	0x48000c00
 8002f38:	48001000 	.word	0x48001000
 8002f3c:	48001400 	.word	0x48001400
 8002f40:	40010400 	.word	0x40010400

08002f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	807b      	strh	r3, [r7, #2]
 8002f50:	4613      	mov	r3, r2
 8002f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f54:	787b      	ldrb	r3, [r7, #1]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f5a:	887a      	ldrh	r2, [r7, #2]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f60:	e002      	b.n	8002f68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f62:	887a      	ldrh	r2, [r7, #2]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f7e:	4b08      	ldr	r3, [pc, #32]	; (8002fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f80:	695a      	ldr	r2, [r3, #20]
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d006      	beq.n	8002f98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f8a:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f90:	88fb      	ldrh	r3, [r7, #6]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f806 	bl	8002fa4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40010400 	.word	0x40010400

08002fa4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
	...

08002fbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d141      	bne.n	800304e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fca:	4b4b      	ldr	r3, [pc, #300]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd6:	d131      	bne.n	800303c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fd8:	4b47      	ldr	r3, [pc, #284]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fde:	4a46      	ldr	r2, [pc, #280]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fe4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fe8:	4b43      	ldr	r3, [pc, #268]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ff0:	4a41      	ldr	r2, [pc, #260]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ff6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ff8:	4b40      	ldr	r3, [pc, #256]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2232      	movs	r2, #50	; 0x32
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	4a3f      	ldr	r2, [pc, #252]	; (8003100 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003004:	fba2 2303 	umull	r2, r3, r2, r3
 8003008:	0c9b      	lsrs	r3, r3, #18
 800300a:	3301      	adds	r3, #1
 800300c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800300e:	e002      	b.n	8003016 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	3b01      	subs	r3, #1
 8003014:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003016:	4b38      	ldr	r3, [pc, #224]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800301e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003022:	d102      	bne.n	800302a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f2      	bne.n	8003010 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800302a:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003036:	d158      	bne.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e057      	b.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800303c:	4b2e      	ldr	r3, [pc, #184]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003042:	4a2d      	ldr	r2, [pc, #180]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003044:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003048:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800304c:	e04d      	b.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003054:	d141      	bne.n	80030da <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003056:	4b28      	ldr	r3, [pc, #160]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003062:	d131      	bne.n	80030c8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003064:	4b24      	ldr	r3, [pc, #144]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003066:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800306a:	4a23      	ldr	r2, [pc, #140]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800306c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003070:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003074:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800307c:	4a1e      	ldr	r2, [pc, #120]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800307e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003082:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003084:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2232      	movs	r2, #50	; 0x32
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	4a1c      	ldr	r2, [pc, #112]	; (8003100 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	0c9b      	lsrs	r3, r3, #18
 8003096:	3301      	adds	r3, #1
 8003098:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800309a:	e002      	b.n	80030a2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	3b01      	subs	r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030a2:	4b15      	ldr	r3, [pc, #84]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ae:	d102      	bne.n	80030b6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f2      	bne.n	800309c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c2:	d112      	bne.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e011      	b.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030ce:	4a0a      	ldr	r2, [pc, #40]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80030d8:	e007      	b.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030da:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030e2:	4a05      	ldr	r2, [pc, #20]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030e8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	40007000 	.word	0x40007000
 80030fc:	20000000 	.word	0x20000000
 8003100:	431bde83 	.word	0x431bde83

08003104 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003108:	4b05      	ldr	r3, [pc, #20]	; (8003120 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	4a04      	ldr	r2, [pc, #16]	; (8003120 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800310e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003112:	6093      	str	r3, [r2, #8]
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	40007000 	.word	0x40007000

08003124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b088      	sub	sp, #32
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e308      	b.n	8003748 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d075      	beq.n	800322e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003142:	4ba3      	ldr	r3, [pc, #652]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800314c:	4ba0      	ldr	r3, [pc, #640]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	2b0c      	cmp	r3, #12
 800315a:	d102      	bne.n	8003162 <HAL_RCC_OscConfig+0x3e>
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	2b03      	cmp	r3, #3
 8003160:	d002      	beq.n	8003168 <HAL_RCC_OscConfig+0x44>
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	2b08      	cmp	r3, #8
 8003166:	d10b      	bne.n	8003180 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003168:	4b99      	ldr	r3, [pc, #612]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d05b      	beq.n	800322c <HAL_RCC_OscConfig+0x108>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d157      	bne.n	800322c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e2e3      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003188:	d106      	bne.n	8003198 <HAL_RCC_OscConfig+0x74>
 800318a:	4b91      	ldr	r3, [pc, #580]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a90      	ldr	r2, [pc, #576]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003194:	6013      	str	r3, [r2, #0]
 8003196:	e01d      	b.n	80031d4 <HAL_RCC_OscConfig+0xb0>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a0:	d10c      	bne.n	80031bc <HAL_RCC_OscConfig+0x98>
 80031a2:	4b8b      	ldr	r3, [pc, #556]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a8a      	ldr	r2, [pc, #552]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	4b88      	ldr	r3, [pc, #544]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a87      	ldr	r2, [pc, #540]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b8:	6013      	str	r3, [r2, #0]
 80031ba:	e00b      	b.n	80031d4 <HAL_RCC_OscConfig+0xb0>
 80031bc:	4b84      	ldr	r3, [pc, #528]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a83      	ldr	r2, [pc, #524]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	4b81      	ldr	r3, [pc, #516]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a80      	ldr	r2, [pc, #512]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d013      	beq.n	8003204 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7fd fe50 	bl	8000e80 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e4:	f7fd fe4c 	bl	8000e80 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e2a8      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f6:	4b76      	ldr	r3, [pc, #472]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0f0      	beq.n	80031e4 <HAL_RCC_OscConfig+0xc0>
 8003202:	e014      	b.n	800322e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003204:	f7fd fe3c 	bl	8000e80 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800320c:	f7fd fe38 	bl	8000e80 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b64      	cmp	r3, #100	; 0x64
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e294      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800321e:	4b6c      	ldr	r3, [pc, #432]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f0      	bne.n	800320c <HAL_RCC_OscConfig+0xe8>
 800322a:	e000      	b.n	800322e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800322c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d075      	beq.n	8003326 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800323a:	4b65      	ldr	r3, [pc, #404]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003244:	4b62      	ldr	r3, [pc, #392]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	2b0c      	cmp	r3, #12
 8003252:	d102      	bne.n	800325a <HAL_RCC_OscConfig+0x136>
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d002      	beq.n	8003260 <HAL_RCC_OscConfig+0x13c>
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b04      	cmp	r3, #4
 800325e:	d11f      	bne.n	80032a0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003260:	4b5b      	ldr	r3, [pc, #364]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003268:	2b00      	cmp	r3, #0
 800326a:	d005      	beq.n	8003278 <HAL_RCC_OscConfig+0x154>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e267      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003278:	4b55      	ldr	r3, [pc, #340]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	4952      	ldr	r1, [pc, #328]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003288:	4313      	orrs	r3, r2
 800328a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800328c:	4b51      	ldr	r3, [pc, #324]	; (80033d4 <HAL_RCC_OscConfig+0x2b0>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f7fd fda9 	bl	8000de8 <HAL_InitTick>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d043      	beq.n	8003324 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e253      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d023      	beq.n	80032f0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032a8:	4b49      	ldr	r3, [pc, #292]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a48      	ldr	r2, [pc, #288]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7fd fde4 	bl	8000e80 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032bc:	f7fd fde0 	bl	8000e80 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e23c      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ce:	4b40      	ldr	r3, [pc, #256]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032da:	4b3d      	ldr	r3, [pc, #244]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	061b      	lsls	r3, r3, #24
 80032e8:	4939      	ldr	r1, [pc, #228]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	604b      	str	r3, [r1, #4]
 80032ee:	e01a      	b.n	8003326 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f0:	4b37      	ldr	r3, [pc, #220]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a36      	ldr	r2, [pc, #216]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80032f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fc:	f7fd fdc0 	bl	8000e80 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003304:	f7fd fdbc 	bl	8000e80 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e218      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003316:	4b2e      	ldr	r3, [pc, #184]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_OscConfig+0x1e0>
 8003322:	e000      	b.n	8003326 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003324:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d03c      	beq.n	80033ac <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d01c      	beq.n	8003374 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800333a:	4b25      	ldr	r3, [pc, #148]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800333c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003340:	4a23      	ldr	r2, [pc, #140]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800334a:	f7fd fd99 	bl	8000e80 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003352:	f7fd fd95 	bl	8000e80 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e1f1      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003364:	4b1a      	ldr	r3, [pc, #104]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d0ef      	beq.n	8003352 <HAL_RCC_OscConfig+0x22e>
 8003372:	e01b      	b.n	80033ac <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003374:	4b16      	ldr	r3, [pc, #88]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 8003376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800337a:	4a15      	ldr	r2, [pc, #84]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 800337c:	f023 0301 	bic.w	r3, r3, #1
 8003380:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003384:	f7fd fd7c 	bl	8000e80 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800338c:	f7fd fd78 	bl	8000e80 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e1d4      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800339e:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80033a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1ef      	bne.n	800338c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80ab 	beq.w	8003510 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033be:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_RCC_OscConfig+0x2b4>
 80033ca:	2301      	movs	r3, #1
 80033cc:	e005      	b.n	80033da <HAL_RCC_OscConfig+0x2b6>
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000
 80033d4:	20000004 	.word	0x20000004
 80033d8:	2300      	movs	r3, #0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00d      	beq.n	80033fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	4baf      	ldr	r3, [pc, #700]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e2:	4aae      	ldr	r2, [pc, #696]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80033e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e8:	6593      	str	r3, [r2, #88]	; 0x58
 80033ea:	4bac      	ldr	r3, [pc, #688]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80033ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033f6:	2301      	movs	r3, #1
 80033f8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033fa:	4ba9      	ldr	r3, [pc, #676]	; (80036a0 <HAL_RCC_OscConfig+0x57c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003402:	2b00      	cmp	r3, #0
 8003404:	d118      	bne.n	8003438 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003406:	4ba6      	ldr	r3, [pc, #664]	; (80036a0 <HAL_RCC_OscConfig+0x57c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4aa5      	ldr	r2, [pc, #660]	; (80036a0 <HAL_RCC_OscConfig+0x57c>)
 800340c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003412:	f7fd fd35 	bl	8000e80 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341a:	f7fd fd31 	bl	8000e80 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e18d      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800342c:	4b9c      	ldr	r3, [pc, #624]	; (80036a0 <HAL_RCC_OscConfig+0x57c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d108      	bne.n	8003452 <HAL_RCC_OscConfig+0x32e>
 8003440:	4b96      	ldr	r3, [pc, #600]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003446:	4a95      	ldr	r2, [pc, #596]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003450:	e024      	b.n	800349c <HAL_RCC_OscConfig+0x378>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b05      	cmp	r3, #5
 8003458:	d110      	bne.n	800347c <HAL_RCC_OscConfig+0x358>
 800345a:	4b90      	ldr	r3, [pc, #576]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800345c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003460:	4a8e      	ldr	r2, [pc, #568]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003462:	f043 0304 	orr.w	r3, r3, #4
 8003466:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800346a:	4b8c      	ldr	r3, [pc, #560]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800346c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003470:	4a8a      	ldr	r2, [pc, #552]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003472:	f043 0301 	orr.w	r3, r3, #1
 8003476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800347a:	e00f      	b.n	800349c <HAL_RCC_OscConfig+0x378>
 800347c:	4b87      	ldr	r3, [pc, #540]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003482:	4a86      	ldr	r2, [pc, #536]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800348c:	4b83      	ldr	r3, [pc, #524]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800348e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003492:	4a82      	ldr	r2, [pc, #520]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003494:	f023 0304 	bic.w	r3, r3, #4
 8003498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d016      	beq.n	80034d2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a4:	f7fd fcec 	bl	8000e80 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034aa:	e00a      	b.n	80034c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ac:	f7fd fce8 	bl	8000e80 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e142      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c2:	4b76      	ldr	r3, [pc, #472]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80034c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0ed      	beq.n	80034ac <HAL_RCC_OscConfig+0x388>
 80034d0:	e015      	b.n	80034fe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d2:	f7fd fcd5 	bl	8000e80 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034d8:	e00a      	b.n	80034f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034da:	f7fd fcd1 	bl	8000e80 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e12b      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f0:	4b6a      	ldr	r3, [pc, #424]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ed      	bne.n	80034da <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034fe:	7ffb      	ldrb	r3, [r7, #31]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d105      	bne.n	8003510 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003504:	4b65      	ldr	r3, [pc, #404]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003508:	4a64      	ldr	r2, [pc, #400]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800350a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800350e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0320 	and.w	r3, r3, #32
 8003518:	2b00      	cmp	r3, #0
 800351a:	d03c      	beq.n	8003596 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01c      	beq.n	800355e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003524:	4b5d      	ldr	r3, [pc, #372]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003526:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800352a:	4a5c      	ldr	r2, [pc, #368]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800352c:	f043 0301 	orr.w	r3, r3, #1
 8003530:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003534:	f7fd fca4 	bl	8000e80 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800353c:	f7fd fca0 	bl	8000e80 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e0fc      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800354e:	4b53      	ldr	r3, [pc, #332]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003550:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0ef      	beq.n	800353c <HAL_RCC_OscConfig+0x418>
 800355c:	e01b      	b.n	8003596 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800355e:	4b4f      	ldr	r3, [pc, #316]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003560:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003564:	4a4d      	ldr	r2, [pc, #308]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003566:	f023 0301 	bic.w	r3, r3, #1
 800356a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800356e:	f7fd fc87 	bl	8000e80 <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003576:	f7fd fc83 	bl	8000e80 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e0df      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003588:	4b44      	ldr	r3, [pc, #272]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800358a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1ef      	bne.n	8003576 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 80d3 	beq.w	8003746 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035a0:	4b3e      	ldr	r3, [pc, #248]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 030c 	and.w	r3, r3, #12
 80035a8:	2b0c      	cmp	r3, #12
 80035aa:	f000 808d 	beq.w	80036c8 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d15a      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b6:	4b39      	ldr	r3, [pc, #228]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a38      	ldr	r2, [pc, #224]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80035bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c2:	f7fd fc5d 	bl	8000e80 <HAL_GetTick>
 80035c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035c8:	e008      	b.n	80035dc <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ca:	f7fd fc59 	bl	8000e80 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e0b5      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035dc:	4b2f      	ldr	r3, [pc, #188]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1f0      	bne.n	80035ca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e8:	4b2c      	ldr	r3, [pc, #176]	; (800369c <HAL_RCC_OscConfig+0x578>)
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	4b2d      	ldr	r3, [pc, #180]	; (80036a4 <HAL_RCC_OscConfig+0x580>)
 80035ee:	4013      	ands	r3, r2
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6a11      	ldr	r1, [r2, #32]
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035f8:	3a01      	subs	r2, #1
 80035fa:	0112      	lsls	r2, r2, #4
 80035fc:	4311      	orrs	r1, r2
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003602:	0212      	lsls	r2, r2, #8
 8003604:	4311      	orrs	r1, r2
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800360a:	0852      	lsrs	r2, r2, #1
 800360c:	3a01      	subs	r2, #1
 800360e:	0552      	lsls	r2, r2, #21
 8003610:	4311      	orrs	r1, r2
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003616:	0852      	lsrs	r2, r2, #1
 8003618:	3a01      	subs	r2, #1
 800361a:	0652      	lsls	r2, r2, #25
 800361c:	4311      	orrs	r1, r2
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003622:	06d2      	lsls	r2, r2, #27
 8003624:	430a      	orrs	r2, r1
 8003626:	491d      	ldr	r1, [pc, #116]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003628:	4313      	orrs	r3, r2
 800362a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800362c:	4b1b      	ldr	r3, [pc, #108]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1a      	ldr	r2, [pc, #104]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003636:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003638:	4b18      	ldr	r3, [pc, #96]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	4a17      	ldr	r2, [pc, #92]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800363e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003642:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003644:	f7fd fc1c 	bl	8000e80 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800364c:	f7fd fc18 	bl	8000e80 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e074      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800365e:	4b0f      	ldr	r3, [pc, #60]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d0f0      	beq.n	800364c <HAL_RCC_OscConfig+0x528>
 800366a:	e06c      	b.n	8003746 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366c:	4b0b      	ldr	r3, [pc, #44]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003672:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003676:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003678:	4b08      	ldr	r3, [pc, #32]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4a07      	ldr	r2, [pc, #28]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <HAL_RCC_OscConfig+0x578>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4a04      	ldr	r2, [pc, #16]	; (800369c <HAL_RCC_OscConfig+0x578>)
 800368a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800368e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003692:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003694:	f7fd fbf4 	bl	8000e80 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800369a:	e00e      	b.n	80036ba <HAL_RCC_OscConfig+0x596>
 800369c:	40021000 	.word	0x40021000
 80036a0:	40007000 	.word	0x40007000
 80036a4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fd fbea 	bl	8000e80 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e046      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ba:	4b25      	ldr	r3, [pc, #148]	; (8003750 <HAL_RCC_OscConfig+0x62c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x584>
 80036c6:	e03e      	b.n	8003746 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e039      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80036d4:	4b1e      	ldr	r3, [pc, #120]	; (8003750 <HAL_RCC_OscConfig+0x62c>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f003 0203 	and.w	r2, r3, #3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d12c      	bne.n	8003742 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	3b01      	subs	r3, #1
 80036f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d123      	bne.n	8003742 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d11b      	bne.n	8003742 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003716:	429a      	cmp	r2, r3
 8003718:	d113      	bne.n	8003742 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003724:	085b      	lsrs	r3, r3, #1
 8003726:	3b01      	subs	r3, #1
 8003728:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800372a:	429a      	cmp	r2, r3
 800372c:	d109      	bne.n	8003742 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003738:	085b      	lsrs	r3, r3, #1
 800373a:	3b01      	subs	r3, #1
 800373c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800373e:	429a      	cmp	r2, r3
 8003740:	d001      	beq.n	8003746 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3720      	adds	r7, #32
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40021000 	.word	0x40021000

08003754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e11e      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800376c:	4b91      	ldr	r3, [pc, #580]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 030f 	and.w	r3, r3, #15
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d910      	bls.n	800379c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377a:	4b8e      	ldr	r3, [pc, #568]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f023 020f 	bic.w	r2, r3, #15
 8003782:	498c      	ldr	r1, [pc, #560]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	4313      	orrs	r3, r2
 8003788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800378a:	4b8a      	ldr	r3, [pc, #552]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	683a      	ldr	r2, [r7, #0]
 8003794:	429a      	cmp	r2, r3
 8003796:	d001      	beq.n	800379c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e106      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d073      	beq.n	8003890 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b03      	cmp	r3, #3
 80037ae:	d129      	bne.n	8003804 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037b0:	4b81      	ldr	r3, [pc, #516]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0f4      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80037c0:	f000 f99e 	bl	8003b00 <RCC_GetSysClockFreqFromPLLSource>
 80037c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	4a7c      	ldr	r2, [pc, #496]	; (80039bc <HAL_RCC_ClockConfig+0x268>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d93f      	bls.n	800384e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80037ce:	4b7a      	ldr	r3, [pc, #488]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d009      	beq.n	80037ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d033      	beq.n	800384e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d12f      	bne.n	800384e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ee:	4b72      	ldr	r3, [pc, #456]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037f6:	4a70      	ldr	r2, [pc, #448]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80037f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	e024      	b.n	800384e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b02      	cmp	r3, #2
 800380a:	d107      	bne.n	800381c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800380c:	4b6a      	ldr	r3, [pc, #424]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d109      	bne.n	800382c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e0c6      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800381c:	4b66      	ldr	r3, [pc, #408]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0be      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800382c:	f000 f8ce 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 8003830:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4a61      	ldr	r2, [pc, #388]	; (80039bc <HAL_RCC_ClockConfig+0x268>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d909      	bls.n	800384e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800383a:	4b5f      	ldr	r3, [pc, #380]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003842:	4a5d      	ldr	r2, [pc, #372]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 8003844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003848:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800384a:	2380      	movs	r3, #128	; 0x80
 800384c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800384e:	4b5a      	ldr	r3, [pc, #360]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f023 0203 	bic.w	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	4957      	ldr	r1, [pc, #348]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800385c:	4313      	orrs	r3, r2
 800385e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003860:	f7fd fb0e 	bl	8000e80 <HAL_GetTick>
 8003864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003866:	e00a      	b.n	800387e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003868:	f7fd fb0a 	bl	8000e80 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	; 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e095      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	4b4e      	ldr	r3, [pc, #312]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 020c 	and.w	r2, r3, #12
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	429a      	cmp	r2, r3
 800388e:	d1eb      	bne.n	8003868 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d023      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0304 	and.w	r3, r3, #4
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038a8:	4b43      	ldr	r3, [pc, #268]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a42      	ldr	r2, [pc, #264]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80038c0:	4b3d      	ldr	r3, [pc, #244]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80038c8:	4a3b      	ldr	r2, [pc, #236]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038d0:	4b39      	ldr	r3, [pc, #228]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	4936      	ldr	r1, [pc, #216]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	608b      	str	r3, [r1, #8]
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	2b80      	cmp	r3, #128	; 0x80
 80038e8:	d105      	bne.n	80038f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80038ea:	4b33      	ldr	r3, [pc, #204]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	4a32      	ldr	r2, [pc, #200]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 80038f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f6:	4b2f      	ldr	r3, [pc, #188]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 030f 	and.w	r3, r3, #15
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d21d      	bcs.n	8003940 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003904:	4b2b      	ldr	r3, [pc, #172]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f023 020f 	bic.w	r2, r3, #15
 800390c:	4929      	ldr	r1, [pc, #164]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	4313      	orrs	r3, r2
 8003912:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003914:	f7fd fab4 	bl	8000e80 <HAL_GetTick>
 8003918:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800391a:	e00a      	b.n	8003932 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800391c:	f7fd fab0 	bl	8000e80 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	; 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e03b      	b.n	80039aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003932:	4b20      	ldr	r3, [pc, #128]	; (80039b4 <HAL_RCC_ClockConfig+0x260>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 030f 	and.w	r3, r3, #15
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d1ed      	bne.n	800391c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d008      	beq.n	800395e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800394c:	4b1a      	ldr	r3, [pc, #104]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	4917      	ldr	r1, [pc, #92]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800395a:	4313      	orrs	r3, r2
 800395c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0308 	and.w	r3, r3, #8
 8003966:	2b00      	cmp	r3, #0
 8003968:	d009      	beq.n	800397e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800396a:	4b13      	ldr	r3, [pc, #76]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	490f      	ldr	r1, [pc, #60]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 800397a:	4313      	orrs	r3, r2
 800397c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800397e:	f000 f825 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 8003982:	4602      	mov	r2, r0
 8003984:	4b0c      	ldr	r3, [pc, #48]	; (80039b8 <HAL_RCC_ClockConfig+0x264>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	091b      	lsrs	r3, r3, #4
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	490c      	ldr	r1, [pc, #48]	; (80039c0 <HAL_RCC_ClockConfig+0x26c>)
 8003990:	5ccb      	ldrb	r3, [r1, r3]
 8003992:	f003 031f 	and.w	r3, r3, #31
 8003996:	fa22 f303 	lsr.w	r3, r2, r3
 800399a:	4a0a      	ldr	r2, [pc, #40]	; (80039c4 <HAL_RCC_ClockConfig+0x270>)
 800399c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <HAL_RCC_ClockConfig+0x274>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fd fa20 	bl	8000de8 <HAL_InitTick>
 80039a8:	4603      	mov	r3, r0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3718      	adds	r7, #24
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40022000 	.word	0x40022000
 80039b8:	40021000 	.word	0x40021000
 80039bc:	04c4b400 	.word	0x04c4b400
 80039c0:	08005b98 	.word	0x08005b98
 80039c4:	20000000 	.word	0x20000000
 80039c8:	20000004 	.word	0x20000004

080039cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b087      	sub	sp, #28
 80039d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80039d2:	4b2c      	ldr	r3, [pc, #176]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 030c 	and.w	r3, r3, #12
 80039da:	2b04      	cmp	r3, #4
 80039dc:	d102      	bne.n	80039e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039de:	4b2a      	ldr	r3, [pc, #168]	; (8003a88 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	e047      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80039e4:	4b27      	ldr	r3, [pc, #156]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 030c 	and.w	r3, r3, #12
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d102      	bne.n	80039f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039f0:	4b26      	ldr	r3, [pc, #152]	; (8003a8c <HAL_RCC_GetSysClockFreq+0xc0>)
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	e03e      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80039f6:	4b23      	ldr	r3, [pc, #140]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
 80039fe:	2b0c      	cmp	r3, #12
 8003a00:	d136      	bne.n	8003a70 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a02:	4b20      	ldr	r3, [pc, #128]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a0c:	4b1d      	ldr	r3, [pc, #116]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	091b      	lsrs	r3, r3, #4
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	3301      	adds	r3, #1
 8003a18:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2b03      	cmp	r3, #3
 8003a1e:	d10c      	bne.n	8003a3a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a20:	4a1a      	ldr	r2, [pc, #104]	; (8003a8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	4a16      	ldr	r2, [pc, #88]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a2a:	68d2      	ldr	r2, [r2, #12]
 8003a2c:	0a12      	lsrs	r2, r2, #8
 8003a2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a32:	fb02 f303 	mul.w	r3, r2, r3
 8003a36:	617b      	str	r3, [r7, #20]
      break;
 8003a38:	e00c      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a3a:	4a13      	ldr	r2, [pc, #76]	; (8003a88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a42:	4a10      	ldr	r2, [pc, #64]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a44:	68d2      	ldr	r2, [r2, #12]
 8003a46:	0a12      	lsrs	r2, r2, #8
 8003a48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a4c:	fb02 f303 	mul.w	r3, r2, r3
 8003a50:	617b      	str	r3, [r7, #20]
      break;
 8003a52:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	0e5b      	lsrs	r3, r3, #25
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	3301      	adds	r3, #1
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6c:	613b      	str	r3, [r7, #16]
 8003a6e:	e001      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a74:	693b      	ldr	r3, [r7, #16]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	371c      	adds	r7, #28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40021000 	.word	0x40021000
 8003a88:	00f42400 	.word	0x00f42400
 8003a8c:	016e3600 	.word	0x016e3600

08003a90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a94:	4b03      	ldr	r3, [pc, #12]	; (8003aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a96:	681b      	ldr	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	20000000 	.word	0x20000000

08003aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003aac:	f7ff fff0 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b06      	ldr	r3, [pc, #24]	; (8003acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	4904      	ldr	r1, [pc, #16]	; (8003ad0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003abe:	5ccb      	ldrb	r3, [r1, r3]
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	08005ba8 	.word	0x08005ba8

08003ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ad8:	f7ff ffda 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003adc:	4602      	mov	r2, r0
 8003ade:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	0adb      	lsrs	r3, r3, #11
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	4904      	ldr	r1, [pc, #16]	; (8003afc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003aea:	5ccb      	ldrb	r3, [r1, r3]
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000
 8003afc:	08005ba8 	.word	0x08005ba8

08003b00 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b06:	4b1e      	ldr	r3, [pc, #120]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	091b      	lsrs	r3, r3, #4
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d10c      	bne.n	8003b3e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b24:	4a17      	ldr	r2, [pc, #92]	; (8003b84 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2c:	4a14      	ldr	r2, [pc, #80]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b2e:	68d2      	ldr	r2, [r2, #12]
 8003b30:	0a12      	lsrs	r2, r2, #8
 8003b32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b36:	fb02 f303 	mul.w	r3, r2, r3
 8003b3a:	617b      	str	r3, [r7, #20]
    break;
 8003b3c:	e00c      	b.n	8003b58 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b3e:	4a12      	ldr	r2, [pc, #72]	; (8003b88 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b46:	4a0e      	ldr	r2, [pc, #56]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b48:	68d2      	ldr	r2, [r2, #12]
 8003b4a:	0a12      	lsrs	r2, r2, #8
 8003b4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b50:	fb02 f303 	mul.w	r3, r2, r3
 8003b54:	617b      	str	r3, [r7, #20]
    break;
 8003b56:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	0e5b      	lsrs	r3, r3, #25
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	3301      	adds	r3, #1
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b70:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b72:	687b      	ldr	r3, [r7, #4]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	371c      	adds	r7, #28
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	40021000 	.word	0x40021000
 8003b84:	016e3600 	.word	0x016e3600
 8003b88:	00f42400 	.word	0x00f42400

08003b8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b94:	2300      	movs	r3, #0
 8003b96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b98:	2300      	movs	r3, #0
 8003b9a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 8098 	beq.w	8003cda <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003baa:	2300      	movs	r3, #0
 8003bac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bae:	4b43      	ldr	r3, [pc, #268]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10d      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bba:	4b40      	ldr	r3, [pc, #256]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bbe:	4a3f      	ldr	r2, [pc, #252]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc6:	4b3d      	ldr	r3, [pc, #244]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bd6:	4b3a      	ldr	r3, [pc, #232]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a39      	ldr	r2, [pc, #228]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003be0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003be2:	f7fd f94d 	bl	8000e80 <HAL_GetTick>
 8003be6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003be8:	e009      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bea:	f7fd f949 	bl	8000e80 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d902      	bls.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	74fb      	strb	r3, [r7, #19]
        break;
 8003bfc:	e005      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bfe:	4b30      	ldr	r3, [pc, #192]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0ef      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c0a:	7cfb      	ldrb	r3, [r7, #19]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d159      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c10:	4b2a      	ldr	r3, [pc, #168]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d01e      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d019      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c2c:	4b23      	ldr	r3, [pc, #140]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c38:	4b20      	ldr	r3, [pc, #128]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3e:	4a1f      	ldr	r2, [pc, #124]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c48:	4b1c      	ldr	r3, [pc, #112]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4e:	4a1b      	ldr	r2, [pc, #108]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c58:	4a18      	ldr	r2, [pc, #96]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d016      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6a:	f7fd f909 	bl	8000e80 <HAL_GetTick>
 8003c6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c70:	e00b      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c72:	f7fd f905 	bl	8000e80 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d902      	bls.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	74fb      	strb	r3, [r7, #19]
            break;
 8003c88:	e006      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0ec      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10b      	bne.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c9e:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cac:	4903      	ldr	r1, [pc, #12]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003cb4:	e008      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cb6:	7cfb      	ldrb	r3, [r7, #19]
 8003cb8:	74bb      	strb	r3, [r7, #18]
 8003cba:	e005      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cc8:	7c7b      	ldrb	r3, [r7, #17]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d105      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cce:	4baf      	ldr	r3, [pc, #700]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd2:	4aae      	ldr	r2, [pc, #696]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003cd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cd8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ce6:	4ba9      	ldr	r3, [pc, #676]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cec:	f023 0203 	bic.w	r2, r3, #3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	49a5      	ldr	r1, [pc, #660]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d08:	4ba0      	ldr	r3, [pc, #640]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0e:	f023 020c 	bic.w	r2, r3, #12
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	499d      	ldr	r1, [pc, #628]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d2a:	4b98      	ldr	r3, [pc, #608]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d30:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	4994      	ldr	r1, [pc, #592]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0308 	and.w	r3, r3, #8
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d4c:	4b8f      	ldr	r3, [pc, #572]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	498c      	ldr	r1, [pc, #560]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d6e:	4b87      	ldr	r3, [pc, #540]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	4983      	ldr	r1, [pc, #524]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0320 	and.w	r3, r3, #32
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d90:	4b7e      	ldr	r3, [pc, #504]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d96:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	497b      	ldr	r1, [pc, #492]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003db2:	4b76      	ldr	r3, [pc, #472]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69db      	ldr	r3, [r3, #28]
 8003dc0:	4972      	ldr	r1, [pc, #456]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dd4:	4b6d      	ldr	r3, [pc, #436]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dda:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	496a      	ldr	r1, [pc, #424]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003df6:	4b65      	ldr	r3, [pc, #404]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	4961      	ldr	r1, [pc, #388]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e18:	4b5c      	ldr	r3, [pc, #368]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e1e:	f023 0203 	bic.w	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e26:	4959      	ldr	r1, [pc, #356]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e3a:	4b54      	ldr	r3, [pc, #336]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	4950      	ldr	r1, [pc, #320]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d015      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e5c:	4b4b      	ldr	r3, [pc, #300]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	4948      	ldr	r1, [pc, #288]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e7a:	d105      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e7c:	4b43      	ldr	r3, [pc, #268]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4a42      	ldr	r2, [pc, #264]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e86:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d015      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e94:	4b3d      	ldr	r3, [pc, #244]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea2:	493a      	ldr	r1, [pc, #232]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb2:	d105      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eb4:	4b35      	ldr	r3, [pc, #212]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	4a34      	ldr	r2, [pc, #208]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003eba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ebe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d015      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ecc:	4b2f      	ldr	r3, [pc, #188]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eda:	492c      	ldr	r1, [pc, #176]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003eea:	d105      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eec:	4b27      	ldr	r3, [pc, #156]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4a26      	ldr	r2, [pc, #152]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ef6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d015      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f04:	4b21      	ldr	r3, [pc, #132]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f12:	491e      	ldr	r1, [pc, #120]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f22:	d105      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f24:	4b19      	ldr	r3, [pc, #100]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	4a18      	ldr	r2, [pc, #96]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f2e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d015      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f3c:	4b13      	ldr	r3, [pc, #76]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	4910      	ldr	r1, [pc, #64]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f5a:	d105      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	4a0a      	ldr	r2, [pc, #40]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f66:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d018      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f74:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f82:	4902      	ldr	r1, [pc, #8]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f8a:	e001      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003f8c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f98:	d105      	bne.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f9a:	4b21      	ldr	r3, [pc, #132]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	4a20      	ldr	r2, [pc, #128]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa4:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d015      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003fb2:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fc0:	4917      	ldr	r1, [pc, #92]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd0:	d105      	bne.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003fd2:	4b13      	ldr	r3, [pc, #76]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	4a12      	ldr	r2, [pc, #72]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d015      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003fea:	4b0d      	ldr	r3, [pc, #52]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ff0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff8:	4909      	ldr	r1, [pc, #36]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004004:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004008:	d105      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800400a:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	4a04      	ldr	r2, [pc, #16]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004010:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004014:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004016:	7cbb      	ldrb	r3, [r7, #18]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e042      	b.n	80040bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800403c:	2b00      	cmp	r3, #0
 800403e:	d106      	bne.n	800404e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7fc fe37 	bl	8000cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2224      	movs	r2, #36	; 0x24
 8004052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0201 	bic.w	r2, r2, #1
 8004064:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f8c2 	bl	80041f0 <UART_SetConfig>
 800406c:	4603      	mov	r3, r0
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e022      	b.n	80040bc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fb80 	bl	8004784 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 fc07 	bl	80048c8 <UART_CheckIdleState>
 80040ba:	4603      	mov	r3, r0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08a      	sub	sp, #40	; 0x28
 80040c8:	af02      	add	r7, sp, #8
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	4613      	mov	r3, r2
 80040d2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040da:	2b20      	cmp	r3, #32
 80040dc:	f040 8083 	bne.w	80041e6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d002      	beq.n	80040ec <HAL_UART_Transmit+0x28>
 80040e6:	88fb      	ldrh	r3, [r7, #6]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e07b      	b.n	80041e8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_UART_Transmit+0x3a>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e074      	b.n	80041e8 <HAL_UART_Transmit+0x124>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2221      	movs	r2, #33	; 0x21
 8004112:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004116:	f7fc feb3 	bl	8000e80 <HAL_GetTick>
 800411a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	88fa      	ldrh	r2, [r7, #6]
 8004128:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004134:	d108      	bne.n	8004148 <HAL_UART_Transmit+0x84>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d104      	bne.n	8004148 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	61bb      	str	r3, [r7, #24]
 8004146:	e003      	b.n	8004150 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800414c:	2300      	movs	r3, #0
 800414e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004158:	e02c      	b.n	80041b4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	2180      	movs	r1, #128	; 0x80
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 fbfa 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e039      	b.n	80041e8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10b      	bne.n	8004192 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	881b      	ldrh	r3, [r3, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004188:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	3302      	adds	r3, #2
 800418e:	61bb      	str	r3, [r7, #24]
 8004190:	e007      	b.n	80041a2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	781a      	ldrb	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	3301      	adds	r3, #1
 80041a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1cc      	bne.n	800415a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	2200      	movs	r2, #0
 80041c8:	2140      	movs	r1, #64	; 0x40
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 fbc7 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e006      	b.n	80041e8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80041e2:	2300      	movs	r3, #0
 80041e4:	e000      	b.n	80041e8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80041e6:	2302      	movs	r3, #2
  }
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3720      	adds	r7, #32
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041f0:	b5b0      	push	{r4, r5, r7, lr}
 80041f2:	b088      	sub	sp, #32
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4313      	orrs	r3, r2
 8004212:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	4bb1      	ldr	r3, [pc, #708]	; (80044e0 <UART_SetConfig+0x2f0>)
 800421c:	4013      	ands	r3, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	69f9      	ldr	r1, [r7, #28]
 8004224:	430b      	orrs	r3, r1
 8004226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4aa6      	ldr	r2, [pc, #664]	; (80044e4 <UART_SetConfig+0x2f4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	4313      	orrs	r3, r2
 8004256:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004262:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6812      	ldr	r2, [r2, #0]
 800426a:	69f9      	ldr	r1, [r7, #28]
 800426c:	430b      	orrs	r3, r1
 800426e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004276:	f023 010f 	bic.w	r1, r3, #15
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a97      	ldr	r2, [pc, #604]	; (80044e8 <UART_SetConfig+0x2f8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d120      	bne.n	80042d2 <UART_SetConfig+0xe2>
 8004290:	4b96      	ldr	r3, [pc, #600]	; (80044ec <UART_SetConfig+0x2fc>)
 8004292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004296:	f003 0303 	and.w	r3, r3, #3
 800429a:	2b03      	cmp	r3, #3
 800429c:	d816      	bhi.n	80042cc <UART_SetConfig+0xdc>
 800429e:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <UART_SetConfig+0xb4>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042b5 	.word	0x080042b5
 80042a8:	080042c1 	.word	0x080042c1
 80042ac:	080042bb 	.word	0x080042bb
 80042b0:	080042c7 	.word	0x080042c7
 80042b4:	2301      	movs	r3, #1
 80042b6:	76fb      	strb	r3, [r7, #27]
 80042b8:	e0e7      	b.n	800448a <UART_SetConfig+0x29a>
 80042ba:	2302      	movs	r3, #2
 80042bc:	76fb      	strb	r3, [r7, #27]
 80042be:	e0e4      	b.n	800448a <UART_SetConfig+0x29a>
 80042c0:	2304      	movs	r3, #4
 80042c2:	76fb      	strb	r3, [r7, #27]
 80042c4:	e0e1      	b.n	800448a <UART_SetConfig+0x29a>
 80042c6:	2308      	movs	r3, #8
 80042c8:	76fb      	strb	r3, [r7, #27]
 80042ca:	e0de      	b.n	800448a <UART_SetConfig+0x29a>
 80042cc:	2310      	movs	r3, #16
 80042ce:	76fb      	strb	r3, [r7, #27]
 80042d0:	e0db      	b.n	800448a <UART_SetConfig+0x29a>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a86      	ldr	r2, [pc, #536]	; (80044f0 <UART_SetConfig+0x300>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d132      	bne.n	8004342 <UART_SetConfig+0x152>
 80042dc:	4b83      	ldr	r3, [pc, #524]	; (80044ec <UART_SetConfig+0x2fc>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	2b0c      	cmp	r3, #12
 80042e8:	d828      	bhi.n	800433c <UART_SetConfig+0x14c>
 80042ea:	a201      	add	r2, pc, #4	; (adr r2, 80042f0 <UART_SetConfig+0x100>)
 80042ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f0:	08004325 	.word	0x08004325
 80042f4:	0800433d 	.word	0x0800433d
 80042f8:	0800433d 	.word	0x0800433d
 80042fc:	0800433d 	.word	0x0800433d
 8004300:	08004331 	.word	0x08004331
 8004304:	0800433d 	.word	0x0800433d
 8004308:	0800433d 	.word	0x0800433d
 800430c:	0800433d 	.word	0x0800433d
 8004310:	0800432b 	.word	0x0800432b
 8004314:	0800433d 	.word	0x0800433d
 8004318:	0800433d 	.word	0x0800433d
 800431c:	0800433d 	.word	0x0800433d
 8004320:	08004337 	.word	0x08004337
 8004324:	2300      	movs	r3, #0
 8004326:	76fb      	strb	r3, [r7, #27]
 8004328:	e0af      	b.n	800448a <UART_SetConfig+0x29a>
 800432a:	2302      	movs	r3, #2
 800432c:	76fb      	strb	r3, [r7, #27]
 800432e:	e0ac      	b.n	800448a <UART_SetConfig+0x29a>
 8004330:	2304      	movs	r3, #4
 8004332:	76fb      	strb	r3, [r7, #27]
 8004334:	e0a9      	b.n	800448a <UART_SetConfig+0x29a>
 8004336:	2308      	movs	r3, #8
 8004338:	76fb      	strb	r3, [r7, #27]
 800433a:	e0a6      	b.n	800448a <UART_SetConfig+0x29a>
 800433c:	2310      	movs	r3, #16
 800433e:	76fb      	strb	r3, [r7, #27]
 8004340:	e0a3      	b.n	800448a <UART_SetConfig+0x29a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a6b      	ldr	r2, [pc, #428]	; (80044f4 <UART_SetConfig+0x304>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d120      	bne.n	800438e <UART_SetConfig+0x19e>
 800434c:	4b67      	ldr	r3, [pc, #412]	; (80044ec <UART_SetConfig+0x2fc>)
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004352:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004356:	2b30      	cmp	r3, #48	; 0x30
 8004358:	d013      	beq.n	8004382 <UART_SetConfig+0x192>
 800435a:	2b30      	cmp	r3, #48	; 0x30
 800435c:	d814      	bhi.n	8004388 <UART_SetConfig+0x198>
 800435e:	2b20      	cmp	r3, #32
 8004360:	d009      	beq.n	8004376 <UART_SetConfig+0x186>
 8004362:	2b20      	cmp	r3, #32
 8004364:	d810      	bhi.n	8004388 <UART_SetConfig+0x198>
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <UART_SetConfig+0x180>
 800436a:	2b10      	cmp	r3, #16
 800436c:	d006      	beq.n	800437c <UART_SetConfig+0x18c>
 800436e:	e00b      	b.n	8004388 <UART_SetConfig+0x198>
 8004370:	2300      	movs	r3, #0
 8004372:	76fb      	strb	r3, [r7, #27]
 8004374:	e089      	b.n	800448a <UART_SetConfig+0x29a>
 8004376:	2302      	movs	r3, #2
 8004378:	76fb      	strb	r3, [r7, #27]
 800437a:	e086      	b.n	800448a <UART_SetConfig+0x29a>
 800437c:	2304      	movs	r3, #4
 800437e:	76fb      	strb	r3, [r7, #27]
 8004380:	e083      	b.n	800448a <UART_SetConfig+0x29a>
 8004382:	2308      	movs	r3, #8
 8004384:	76fb      	strb	r3, [r7, #27]
 8004386:	e080      	b.n	800448a <UART_SetConfig+0x29a>
 8004388:	2310      	movs	r3, #16
 800438a:	76fb      	strb	r3, [r7, #27]
 800438c:	e07d      	b.n	800448a <UART_SetConfig+0x29a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a59      	ldr	r2, [pc, #356]	; (80044f8 <UART_SetConfig+0x308>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d120      	bne.n	80043da <UART_SetConfig+0x1ea>
 8004398:	4b54      	ldr	r3, [pc, #336]	; (80044ec <UART_SetConfig+0x2fc>)
 800439a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80043a2:	2bc0      	cmp	r3, #192	; 0xc0
 80043a4:	d013      	beq.n	80043ce <UART_SetConfig+0x1de>
 80043a6:	2bc0      	cmp	r3, #192	; 0xc0
 80043a8:	d814      	bhi.n	80043d4 <UART_SetConfig+0x1e4>
 80043aa:	2b80      	cmp	r3, #128	; 0x80
 80043ac:	d009      	beq.n	80043c2 <UART_SetConfig+0x1d2>
 80043ae:	2b80      	cmp	r3, #128	; 0x80
 80043b0:	d810      	bhi.n	80043d4 <UART_SetConfig+0x1e4>
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <UART_SetConfig+0x1cc>
 80043b6:	2b40      	cmp	r3, #64	; 0x40
 80043b8:	d006      	beq.n	80043c8 <UART_SetConfig+0x1d8>
 80043ba:	e00b      	b.n	80043d4 <UART_SetConfig+0x1e4>
 80043bc:	2300      	movs	r3, #0
 80043be:	76fb      	strb	r3, [r7, #27]
 80043c0:	e063      	b.n	800448a <UART_SetConfig+0x29a>
 80043c2:	2302      	movs	r3, #2
 80043c4:	76fb      	strb	r3, [r7, #27]
 80043c6:	e060      	b.n	800448a <UART_SetConfig+0x29a>
 80043c8:	2304      	movs	r3, #4
 80043ca:	76fb      	strb	r3, [r7, #27]
 80043cc:	e05d      	b.n	800448a <UART_SetConfig+0x29a>
 80043ce:	2308      	movs	r3, #8
 80043d0:	76fb      	strb	r3, [r7, #27]
 80043d2:	e05a      	b.n	800448a <UART_SetConfig+0x29a>
 80043d4:	2310      	movs	r3, #16
 80043d6:	76fb      	strb	r3, [r7, #27]
 80043d8:	e057      	b.n	800448a <UART_SetConfig+0x29a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a47      	ldr	r2, [pc, #284]	; (80044fc <UART_SetConfig+0x30c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d125      	bne.n	8004430 <UART_SetConfig+0x240>
 80043e4:	4b41      	ldr	r3, [pc, #260]	; (80044ec <UART_SetConfig+0x2fc>)
 80043e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043f2:	d017      	beq.n	8004424 <UART_SetConfig+0x234>
 80043f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043f8:	d817      	bhi.n	800442a <UART_SetConfig+0x23a>
 80043fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043fe:	d00b      	beq.n	8004418 <UART_SetConfig+0x228>
 8004400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004404:	d811      	bhi.n	800442a <UART_SetConfig+0x23a>
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <UART_SetConfig+0x222>
 800440a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800440e:	d006      	beq.n	800441e <UART_SetConfig+0x22e>
 8004410:	e00b      	b.n	800442a <UART_SetConfig+0x23a>
 8004412:	2300      	movs	r3, #0
 8004414:	76fb      	strb	r3, [r7, #27]
 8004416:	e038      	b.n	800448a <UART_SetConfig+0x29a>
 8004418:	2302      	movs	r3, #2
 800441a:	76fb      	strb	r3, [r7, #27]
 800441c:	e035      	b.n	800448a <UART_SetConfig+0x29a>
 800441e:	2304      	movs	r3, #4
 8004420:	76fb      	strb	r3, [r7, #27]
 8004422:	e032      	b.n	800448a <UART_SetConfig+0x29a>
 8004424:	2308      	movs	r3, #8
 8004426:	76fb      	strb	r3, [r7, #27]
 8004428:	e02f      	b.n	800448a <UART_SetConfig+0x29a>
 800442a:	2310      	movs	r3, #16
 800442c:	76fb      	strb	r3, [r7, #27]
 800442e:	e02c      	b.n	800448a <UART_SetConfig+0x29a>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a2b      	ldr	r2, [pc, #172]	; (80044e4 <UART_SetConfig+0x2f4>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d125      	bne.n	8004486 <UART_SetConfig+0x296>
 800443a:	4b2c      	ldr	r3, [pc, #176]	; (80044ec <UART_SetConfig+0x2fc>)
 800443c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004440:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004444:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004448:	d017      	beq.n	800447a <UART_SetConfig+0x28a>
 800444a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800444e:	d817      	bhi.n	8004480 <UART_SetConfig+0x290>
 8004450:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004454:	d00b      	beq.n	800446e <UART_SetConfig+0x27e>
 8004456:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800445a:	d811      	bhi.n	8004480 <UART_SetConfig+0x290>
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <UART_SetConfig+0x278>
 8004460:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004464:	d006      	beq.n	8004474 <UART_SetConfig+0x284>
 8004466:	e00b      	b.n	8004480 <UART_SetConfig+0x290>
 8004468:	2300      	movs	r3, #0
 800446a:	76fb      	strb	r3, [r7, #27]
 800446c:	e00d      	b.n	800448a <UART_SetConfig+0x29a>
 800446e:	2302      	movs	r3, #2
 8004470:	76fb      	strb	r3, [r7, #27]
 8004472:	e00a      	b.n	800448a <UART_SetConfig+0x29a>
 8004474:	2304      	movs	r3, #4
 8004476:	76fb      	strb	r3, [r7, #27]
 8004478:	e007      	b.n	800448a <UART_SetConfig+0x29a>
 800447a:	2308      	movs	r3, #8
 800447c:	76fb      	strb	r3, [r7, #27]
 800447e:	e004      	b.n	800448a <UART_SetConfig+0x29a>
 8004480:	2310      	movs	r3, #16
 8004482:	76fb      	strb	r3, [r7, #27]
 8004484:	e001      	b.n	800448a <UART_SetConfig+0x29a>
 8004486:	2310      	movs	r3, #16
 8004488:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a15      	ldr	r2, [pc, #84]	; (80044e4 <UART_SetConfig+0x2f4>)
 8004490:	4293      	cmp	r3, r2
 8004492:	f040 809f 	bne.w	80045d4 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004496:	7efb      	ldrb	r3, [r7, #27]
 8004498:	2b08      	cmp	r3, #8
 800449a:	d837      	bhi.n	800450c <UART_SetConfig+0x31c>
 800449c:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <UART_SetConfig+0x2b4>)
 800449e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a2:	bf00      	nop
 80044a4:	080044c9 	.word	0x080044c9
 80044a8:	0800450d 	.word	0x0800450d
 80044ac:	080044d1 	.word	0x080044d1
 80044b0:	0800450d 	.word	0x0800450d
 80044b4:	080044d7 	.word	0x080044d7
 80044b8:	0800450d 	.word	0x0800450d
 80044bc:	0800450d 	.word	0x0800450d
 80044c0:	0800450d 	.word	0x0800450d
 80044c4:	08004505 	.word	0x08004505
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044c8:	f7ff faee 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 80044cc:	6178      	str	r0, [r7, #20]
        break;
 80044ce:	e022      	b.n	8004516 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <UART_SetConfig+0x310>)
 80044d2:	617b      	str	r3, [r7, #20]
        break;
 80044d4:	e01f      	b.n	8004516 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044d6:	f7ff fa79 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 80044da:	6178      	str	r0, [r7, #20]
        break;
 80044dc:	e01b      	b.n	8004516 <UART_SetConfig+0x326>
 80044de:	bf00      	nop
 80044e0:	cfff69f3 	.word	0xcfff69f3
 80044e4:	40008000 	.word	0x40008000
 80044e8:	40013800 	.word	0x40013800
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40004400 	.word	0x40004400
 80044f4:	40004800 	.word	0x40004800
 80044f8:	40004c00 	.word	0x40004c00
 80044fc:	40005000 	.word	0x40005000
 8004500:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004504:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004508:	617b      	str	r3, [r7, #20]
        break;
 800450a:	e004      	b.n	8004516 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	76bb      	strb	r3, [r7, #26]
        break;
 8004514:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 811b 	beq.w	8004754 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004522:	4a96      	ldr	r2, [pc, #600]	; (800477c <UART_SetConfig+0x58c>)
 8004524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004528:	461a      	mov	r2, r3
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004530:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	4413      	add	r3, r2
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	429a      	cmp	r2, r3
 8004540:	d305      	bcc.n	800454e <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	429a      	cmp	r2, r3
 800454c:	d902      	bls.n	8004554 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	76bb      	strb	r3, [r7, #26]
 8004552:	e0ff      	b.n	8004754 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	4618      	mov	r0, r3
 8004558:	f04f 0100 	mov.w	r1, #0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	4a86      	ldr	r2, [pc, #536]	; (800477c <UART_SetConfig+0x58c>)
 8004562:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004566:	b29a      	uxth	r2, r3
 8004568:	f04f 0300 	mov.w	r3, #0
 800456c:	f7fb fea8 	bl	80002c0 <__aeabi_uldivmod>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4610      	mov	r0, r2
 8004576:	4619      	mov	r1, r3
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	020b      	lsls	r3, r1, #8
 8004582:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004586:	0202      	lsls	r2, r0, #8
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	6849      	ldr	r1, [r1, #4]
 800458c:	0849      	lsrs	r1, r1, #1
 800458e:	4608      	mov	r0, r1
 8004590:	f04f 0100 	mov.w	r1, #0
 8004594:	1814      	adds	r4, r2, r0
 8004596:	eb43 0501 	adc.w	r5, r3, r1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	461a      	mov	r2, r3
 80045a0:	f04f 0300 	mov.w	r3, #0
 80045a4:	4620      	mov	r0, r4
 80045a6:	4629      	mov	r1, r5
 80045a8:	f7fb fe8a 	bl	80002c0 <__aeabi_uldivmod>
 80045ac:	4602      	mov	r2, r0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4613      	mov	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045ba:	d308      	bcc.n	80045ce <UART_SetConfig+0x3de>
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045c2:	d204      	bcs.n	80045ce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	60da      	str	r2, [r3, #12]
 80045cc:	e0c2      	b.n	8004754 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	76bb      	strb	r3, [r7, #26]
 80045d2:	e0bf      	b.n	8004754 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045dc:	d165      	bne.n	80046aa <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 80045de:	7efb      	ldrb	r3, [r7, #27]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d828      	bhi.n	8004636 <UART_SetConfig+0x446>
 80045e4:	a201      	add	r2, pc, #4	; (adr r2, 80045ec <UART_SetConfig+0x3fc>)
 80045e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ea:	bf00      	nop
 80045ec:	08004611 	.word	0x08004611
 80045f0:	08004619 	.word	0x08004619
 80045f4:	08004621 	.word	0x08004621
 80045f8:	08004637 	.word	0x08004637
 80045fc:	08004627 	.word	0x08004627
 8004600:	08004637 	.word	0x08004637
 8004604:	08004637 	.word	0x08004637
 8004608:	08004637 	.word	0x08004637
 800460c:	0800462f 	.word	0x0800462f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004610:	f7ff fa4a 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 8004614:	6178      	str	r0, [r7, #20]
        break;
 8004616:	e013      	b.n	8004640 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004618:	f7ff fa5c 	bl	8003ad4 <HAL_RCC_GetPCLK2Freq>
 800461c:	6178      	str	r0, [r7, #20]
        break;
 800461e:	e00f      	b.n	8004640 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004620:	4b57      	ldr	r3, [pc, #348]	; (8004780 <UART_SetConfig+0x590>)
 8004622:	617b      	str	r3, [r7, #20]
        break;
 8004624:	e00c      	b.n	8004640 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004626:	f7ff f9d1 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 800462a:	6178      	str	r0, [r7, #20]
        break;
 800462c:	e008      	b.n	8004640 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800462e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004632:	617b      	str	r3, [r7, #20]
        break;
 8004634:	e004      	b.n	8004640 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	76bb      	strb	r3, [r7, #26]
        break;
 800463e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8086 	beq.w	8004754 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	4a4b      	ldr	r2, [pc, #300]	; (800477c <UART_SetConfig+0x58c>)
 800464e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004652:	461a      	mov	r2, r3
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	fbb3 f3f2 	udiv	r3, r3, r2
 800465a:	005a      	lsls	r2, r3, #1
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	085b      	lsrs	r3, r3, #1
 8004662:	441a      	add	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	b29b      	uxth	r3, r3
 800466e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	2b0f      	cmp	r3, #15
 8004674:	d916      	bls.n	80046a4 <UART_SetConfig+0x4b4>
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800467c:	d212      	bcs.n	80046a4 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	b29b      	uxth	r3, r3
 8004682:	f023 030f 	bic.w	r3, r3, #15
 8004686:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	085b      	lsrs	r3, r3, #1
 800468c:	b29b      	uxth	r3, r3
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	b29a      	uxth	r2, r3
 8004694:	89fb      	ldrh	r3, [r7, #14]
 8004696:	4313      	orrs	r3, r2
 8004698:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	89fa      	ldrh	r2, [r7, #14]
 80046a0:	60da      	str	r2, [r3, #12]
 80046a2:	e057      	b.n	8004754 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	76bb      	strb	r3, [r7, #26]
 80046a8:	e054      	b.n	8004754 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046aa:	7efb      	ldrb	r3, [r7, #27]
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d828      	bhi.n	8004702 <UART_SetConfig+0x512>
 80046b0:	a201      	add	r2, pc, #4	; (adr r2, 80046b8 <UART_SetConfig+0x4c8>)
 80046b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b6:	bf00      	nop
 80046b8:	080046dd 	.word	0x080046dd
 80046bc:	080046e5 	.word	0x080046e5
 80046c0:	080046ed 	.word	0x080046ed
 80046c4:	08004703 	.word	0x08004703
 80046c8:	080046f3 	.word	0x080046f3
 80046cc:	08004703 	.word	0x08004703
 80046d0:	08004703 	.word	0x08004703
 80046d4:	08004703 	.word	0x08004703
 80046d8:	080046fb 	.word	0x080046fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046dc:	f7ff f9e4 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 80046e0:	6178      	str	r0, [r7, #20]
        break;
 80046e2:	e013      	b.n	800470c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046e4:	f7ff f9f6 	bl	8003ad4 <HAL_RCC_GetPCLK2Freq>
 80046e8:	6178      	str	r0, [r7, #20]
        break;
 80046ea:	e00f      	b.n	800470c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046ec:	4b24      	ldr	r3, [pc, #144]	; (8004780 <UART_SetConfig+0x590>)
 80046ee:	617b      	str	r3, [r7, #20]
        break;
 80046f0:	e00c      	b.n	800470c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046f2:	f7ff f96b 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 80046f6:	6178      	str	r0, [r7, #20]
        break;
 80046f8:	e008      	b.n	800470c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046fe:	617b      	str	r3, [r7, #20]
        break;
 8004700:	e004      	b.n	800470c <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8004702:	2300      	movs	r3, #0
 8004704:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	76bb      	strb	r3, [r7, #26]
        break;
 800470a:	bf00      	nop
    }

    if (pclk != 0U)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d020      	beq.n	8004754 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	4a19      	ldr	r2, [pc, #100]	; (800477c <UART_SetConfig+0x58c>)
 8004718:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800471c:	461a      	mov	r2, r3
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	fbb3 f2f2 	udiv	r2, r3, r2
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	085b      	lsrs	r3, r3, #1
 800472a:	441a      	add	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	fbb2 f3f3 	udiv	r3, r2, r3
 8004734:	b29b      	uxth	r3, r3
 8004736:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2b0f      	cmp	r3, #15
 800473c:	d908      	bls.n	8004750 <UART_SetConfig+0x560>
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004744:	d204      	bcs.n	8004750 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	60da      	str	r2, [r3, #12]
 800474e:	e001      	b.n	8004754 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004770:	7ebb      	ldrb	r3, [r7, #26]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3720      	adds	r7, #32
 8004776:	46bd      	mov	sp, r7
 8004778:	bdb0      	pop	{r4, r5, r7, pc}
 800477a:	bf00      	nop
 800477c:	08005bb0 	.word	0x08005bb0
 8004780:	00f42400 	.word	0x00f42400

08004784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00a      	beq.n	80047ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	430a      	orrs	r2, r1
 80047ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00a      	beq.n	80047d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	430a      	orrs	r2, r1
 80047ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00a      	beq.n	80047f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00a      	beq.n	8004814 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004818:	f003 0310 	and.w	r3, r3, #16
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01a      	beq.n	800489a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004882:	d10a      	bne.n	800489a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	605a      	str	r2, [r3, #4]
  }
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048d8:	f7fc fad2 	bl	8000e80 <HAL_GetTick>
 80048dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d10e      	bne.n	800490a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f82f 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e025      	b.n	8004956 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b04      	cmp	r3, #4
 8004916:	d10e      	bne.n	8004936 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004918:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f819 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e00f      	b.n	8004956 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2220      	movs	r2, #32
 800493a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b084      	sub	sp, #16
 8004962:	af00      	add	r7, sp, #0
 8004964:	60f8      	str	r0, [r7, #12]
 8004966:	60b9      	str	r1, [r7, #8]
 8004968:	603b      	str	r3, [r7, #0]
 800496a:	4613      	mov	r3, r2
 800496c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800496e:	e062      	b.n	8004a36 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004976:	d05e      	beq.n	8004a36 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004978:	f7fc fa82 	bl	8000e80 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	429a      	cmp	r2, r3
 8004986:	d302      	bcc.n	800498e <UART_WaitOnFlagUntilTimeout+0x30>
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d11d      	bne.n	80049ca <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800499c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0201 	bic.w	r2, r2, #1
 80049ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e045      	b.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d02e      	beq.n	8004a36 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	69db      	ldr	r3, [r3, #28]
 80049de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049e6:	d126      	bne.n	8004a36 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049f0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a00:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 0201 	bic.w	r2, r2, #1
 8004a10:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2220      	movs	r2, #32
 8004a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2220      	movs	r2, #32
 8004a26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e00f      	b.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69da      	ldr	r2, [r3, #28]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	bf0c      	ite	eq
 8004a46:	2301      	moveq	r3, #1
 8004a48:	2300      	movne	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	79fb      	ldrb	r3, [r7, #7]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d08d      	beq.n	8004970 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b085      	sub	sp, #20
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <HAL_UARTEx_DisableFifoMode+0x16>
 8004a70:	2302      	movs	r3, #2
 8004a72:	e027      	b.n	8004ac4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2224      	movs	r2, #36	; 0x24
 8004a80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0201 	bic.w	r2, r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004aa2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d101      	bne.n	8004ae8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	e02d      	b.n	8004b44 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2224      	movs	r2, #36	; 0x24
 8004af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0201 	bic.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	430a      	orrs	r2, r1
 8004b22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f84f 	bl	8004bc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2220      	movs	r2, #32
 8004b36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e02d      	b.n	8004bc0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2224      	movs	r2, #36	; 0x24
 8004b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0201 	bic.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f811 	bl	8004bc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d108      	bne.n	8004bea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004be8:	e031      	b.n	8004c4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004bea:	2308      	movs	r3, #8
 8004bec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004bee:	2308      	movs	r3, #8
 8004bf0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	0e5b      	lsrs	r3, r3, #25
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	0f5b      	lsrs	r3, r3, #29
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c12:	7bbb      	ldrb	r3, [r7, #14]
 8004c14:	7b3a      	ldrb	r2, [r7, #12]
 8004c16:	4911      	ldr	r1, [pc, #68]	; (8004c5c <UARTEx_SetNbDataToProcess+0x94>)
 8004c18:	5c8a      	ldrb	r2, [r1, r2]
 8004c1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004c1e:	7b3a      	ldrb	r2, [r7, #12]
 8004c20:	490f      	ldr	r1, [pc, #60]	; (8004c60 <UARTEx_SetNbDataToProcess+0x98>)
 8004c22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c24:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	7b7a      	ldrb	r2, [r7, #13]
 8004c34:	4909      	ldr	r1, [pc, #36]	; (8004c5c <UARTEx_SetNbDataToProcess+0x94>)
 8004c36:	5c8a      	ldrb	r2, [r1, r2]
 8004c38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004c3c:	7b7a      	ldrb	r2, [r7, #13]
 8004c3e:	4908      	ldr	r1, [pc, #32]	; (8004c60 <UARTEx_SetNbDataToProcess+0x98>)
 8004c40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c42:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	08005bc8 	.word	0x08005bc8
 8004c60:	08005bd0 	.word	0x08005bd0

08004c64 <__errno>:
 8004c64:	4b01      	ldr	r3, [pc, #4]	; (8004c6c <__errno+0x8>)
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	2000000c 	.word	0x2000000c

08004c70 <__libc_init_array>:
 8004c70:	b570      	push	{r4, r5, r6, lr}
 8004c72:	4d0d      	ldr	r5, [pc, #52]	; (8004ca8 <__libc_init_array+0x38>)
 8004c74:	4c0d      	ldr	r4, [pc, #52]	; (8004cac <__libc_init_array+0x3c>)
 8004c76:	1b64      	subs	r4, r4, r5
 8004c78:	10a4      	asrs	r4, r4, #2
 8004c7a:	2600      	movs	r6, #0
 8004c7c:	42a6      	cmp	r6, r4
 8004c7e:	d109      	bne.n	8004c94 <__libc_init_array+0x24>
 8004c80:	4d0b      	ldr	r5, [pc, #44]	; (8004cb0 <__libc_init_array+0x40>)
 8004c82:	4c0c      	ldr	r4, [pc, #48]	; (8004cb4 <__libc_init_array+0x44>)
 8004c84:	f000 ff76 	bl	8005b74 <_init>
 8004c88:	1b64      	subs	r4, r4, r5
 8004c8a:	10a4      	asrs	r4, r4, #2
 8004c8c:	2600      	movs	r6, #0
 8004c8e:	42a6      	cmp	r6, r4
 8004c90:	d105      	bne.n	8004c9e <__libc_init_array+0x2e>
 8004c92:	bd70      	pop	{r4, r5, r6, pc}
 8004c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c98:	4798      	blx	r3
 8004c9a:	3601      	adds	r6, #1
 8004c9c:	e7ee      	b.n	8004c7c <__libc_init_array+0xc>
 8004c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ca2:	4798      	blx	r3
 8004ca4:	3601      	adds	r6, #1
 8004ca6:	e7f2      	b.n	8004c8e <__libc_init_array+0x1e>
 8004ca8:	08005c78 	.word	0x08005c78
 8004cac:	08005c78 	.word	0x08005c78
 8004cb0:	08005c78 	.word	0x08005c78
 8004cb4:	08005c7c 	.word	0x08005c7c

08004cb8 <memset>:
 8004cb8:	4402      	add	r2, r0
 8004cba:	4603      	mov	r3, r0
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d100      	bne.n	8004cc2 <memset+0xa>
 8004cc0:	4770      	bx	lr
 8004cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8004cc6:	e7f9      	b.n	8004cbc <memset+0x4>

08004cc8 <iprintf>:
 8004cc8:	b40f      	push	{r0, r1, r2, r3}
 8004cca:	4b0a      	ldr	r3, [pc, #40]	; (8004cf4 <iprintf+0x2c>)
 8004ccc:	b513      	push	{r0, r1, r4, lr}
 8004cce:	681c      	ldr	r4, [r3, #0]
 8004cd0:	b124      	cbz	r4, 8004cdc <iprintf+0x14>
 8004cd2:	69a3      	ldr	r3, [r4, #24]
 8004cd4:	b913      	cbnz	r3, 8004cdc <iprintf+0x14>
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	f000 f866 	bl	8004da8 <__sinit>
 8004cdc:	ab05      	add	r3, sp, #20
 8004cde:	9a04      	ldr	r2, [sp, #16]
 8004ce0:	68a1      	ldr	r1, [r4, #8]
 8004ce2:	9301      	str	r3, [sp, #4]
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	f000 f983 	bl	8004ff0 <_vfiprintf_r>
 8004cea:	b002      	add	sp, #8
 8004cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cf0:	b004      	add	sp, #16
 8004cf2:	4770      	bx	lr
 8004cf4:	2000000c 	.word	0x2000000c

08004cf8 <std>:
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	b510      	push	{r4, lr}
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8004d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d06:	6083      	str	r3, [r0, #8]
 8004d08:	8181      	strh	r1, [r0, #12]
 8004d0a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d0c:	81c2      	strh	r2, [r0, #14]
 8004d0e:	6183      	str	r3, [r0, #24]
 8004d10:	4619      	mov	r1, r3
 8004d12:	2208      	movs	r2, #8
 8004d14:	305c      	adds	r0, #92	; 0x5c
 8004d16:	f7ff ffcf 	bl	8004cb8 <memset>
 8004d1a:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <std+0x38>)
 8004d1c:	6263      	str	r3, [r4, #36]	; 0x24
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <std+0x3c>)
 8004d20:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d22:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <std+0x40>)
 8004d24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d26:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <std+0x44>)
 8004d28:	6224      	str	r4, [r4, #32]
 8004d2a:	6323      	str	r3, [r4, #48]	; 0x30
 8004d2c:	bd10      	pop	{r4, pc}
 8004d2e:	bf00      	nop
 8004d30:	08005599 	.word	0x08005599
 8004d34:	080055bb 	.word	0x080055bb
 8004d38:	080055f3 	.word	0x080055f3
 8004d3c:	08005617 	.word	0x08005617

08004d40 <_cleanup_r>:
 8004d40:	4901      	ldr	r1, [pc, #4]	; (8004d48 <_cleanup_r+0x8>)
 8004d42:	f000 b8af 	b.w	8004ea4 <_fwalk_reent>
 8004d46:	bf00      	nop
 8004d48:	080058f1 	.word	0x080058f1

08004d4c <__sfmoreglue>:
 8004d4c:	b570      	push	{r4, r5, r6, lr}
 8004d4e:	1e4a      	subs	r2, r1, #1
 8004d50:	2568      	movs	r5, #104	; 0x68
 8004d52:	4355      	muls	r5, r2
 8004d54:	460e      	mov	r6, r1
 8004d56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d5a:	f000 f8c5 	bl	8004ee8 <_malloc_r>
 8004d5e:	4604      	mov	r4, r0
 8004d60:	b140      	cbz	r0, 8004d74 <__sfmoreglue+0x28>
 8004d62:	2100      	movs	r1, #0
 8004d64:	e9c0 1600 	strd	r1, r6, [r0]
 8004d68:	300c      	adds	r0, #12
 8004d6a:	60a0      	str	r0, [r4, #8]
 8004d6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004d70:	f7ff ffa2 	bl	8004cb8 <memset>
 8004d74:	4620      	mov	r0, r4
 8004d76:	bd70      	pop	{r4, r5, r6, pc}

08004d78 <__sfp_lock_acquire>:
 8004d78:	4801      	ldr	r0, [pc, #4]	; (8004d80 <__sfp_lock_acquire+0x8>)
 8004d7a:	f000 b8b3 	b.w	8004ee4 <__retarget_lock_acquire_recursive>
 8004d7e:	bf00      	nop
 8004d80:	20000208 	.word	0x20000208

08004d84 <__sfp_lock_release>:
 8004d84:	4801      	ldr	r0, [pc, #4]	; (8004d8c <__sfp_lock_release+0x8>)
 8004d86:	f000 b8ae 	b.w	8004ee6 <__retarget_lock_release_recursive>
 8004d8a:	bf00      	nop
 8004d8c:	20000208 	.word	0x20000208

08004d90 <__sinit_lock_acquire>:
 8004d90:	4801      	ldr	r0, [pc, #4]	; (8004d98 <__sinit_lock_acquire+0x8>)
 8004d92:	f000 b8a7 	b.w	8004ee4 <__retarget_lock_acquire_recursive>
 8004d96:	bf00      	nop
 8004d98:	20000203 	.word	0x20000203

08004d9c <__sinit_lock_release>:
 8004d9c:	4801      	ldr	r0, [pc, #4]	; (8004da4 <__sinit_lock_release+0x8>)
 8004d9e:	f000 b8a2 	b.w	8004ee6 <__retarget_lock_release_recursive>
 8004da2:	bf00      	nop
 8004da4:	20000203 	.word	0x20000203

08004da8 <__sinit>:
 8004da8:	b510      	push	{r4, lr}
 8004daa:	4604      	mov	r4, r0
 8004dac:	f7ff fff0 	bl	8004d90 <__sinit_lock_acquire>
 8004db0:	69a3      	ldr	r3, [r4, #24]
 8004db2:	b11b      	cbz	r3, 8004dbc <__sinit+0x14>
 8004db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004db8:	f7ff bff0 	b.w	8004d9c <__sinit_lock_release>
 8004dbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004dc0:	6523      	str	r3, [r4, #80]	; 0x50
 8004dc2:	4b13      	ldr	r3, [pc, #76]	; (8004e10 <__sinit+0x68>)
 8004dc4:	4a13      	ldr	r2, [pc, #76]	; (8004e14 <__sinit+0x6c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004dca:	42a3      	cmp	r3, r4
 8004dcc:	bf04      	itt	eq
 8004dce:	2301      	moveq	r3, #1
 8004dd0:	61a3      	streq	r3, [r4, #24]
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f000 f820 	bl	8004e18 <__sfp>
 8004dd8:	6060      	str	r0, [r4, #4]
 8004dda:	4620      	mov	r0, r4
 8004ddc:	f000 f81c 	bl	8004e18 <__sfp>
 8004de0:	60a0      	str	r0, [r4, #8]
 8004de2:	4620      	mov	r0, r4
 8004de4:	f000 f818 	bl	8004e18 <__sfp>
 8004de8:	2200      	movs	r2, #0
 8004dea:	60e0      	str	r0, [r4, #12]
 8004dec:	2104      	movs	r1, #4
 8004dee:	6860      	ldr	r0, [r4, #4]
 8004df0:	f7ff ff82 	bl	8004cf8 <std>
 8004df4:	68a0      	ldr	r0, [r4, #8]
 8004df6:	2201      	movs	r2, #1
 8004df8:	2109      	movs	r1, #9
 8004dfa:	f7ff ff7d 	bl	8004cf8 <std>
 8004dfe:	68e0      	ldr	r0, [r4, #12]
 8004e00:	2202      	movs	r2, #2
 8004e02:	2112      	movs	r1, #18
 8004e04:	f7ff ff78 	bl	8004cf8 <std>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	61a3      	str	r3, [r4, #24]
 8004e0c:	e7d2      	b.n	8004db4 <__sinit+0xc>
 8004e0e:	bf00      	nop
 8004e10:	08005bd8 	.word	0x08005bd8
 8004e14:	08004d41 	.word	0x08004d41

08004e18 <__sfp>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	4607      	mov	r7, r0
 8004e1c:	f7ff ffac 	bl	8004d78 <__sfp_lock_acquire>
 8004e20:	4b1e      	ldr	r3, [pc, #120]	; (8004e9c <__sfp+0x84>)
 8004e22:	681e      	ldr	r6, [r3, #0]
 8004e24:	69b3      	ldr	r3, [r6, #24]
 8004e26:	b913      	cbnz	r3, 8004e2e <__sfp+0x16>
 8004e28:	4630      	mov	r0, r6
 8004e2a:	f7ff ffbd 	bl	8004da8 <__sinit>
 8004e2e:	3648      	adds	r6, #72	; 0x48
 8004e30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	d503      	bpl.n	8004e40 <__sfp+0x28>
 8004e38:	6833      	ldr	r3, [r6, #0]
 8004e3a:	b30b      	cbz	r3, 8004e80 <__sfp+0x68>
 8004e3c:	6836      	ldr	r6, [r6, #0]
 8004e3e:	e7f7      	b.n	8004e30 <__sfp+0x18>
 8004e40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004e44:	b9d5      	cbnz	r5, 8004e7c <__sfp+0x64>
 8004e46:	4b16      	ldr	r3, [pc, #88]	; (8004ea0 <__sfp+0x88>)
 8004e48:	60e3      	str	r3, [r4, #12]
 8004e4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e4e:	6665      	str	r5, [r4, #100]	; 0x64
 8004e50:	f000 f847 	bl	8004ee2 <__retarget_lock_init_recursive>
 8004e54:	f7ff ff96 	bl	8004d84 <__sfp_lock_release>
 8004e58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e60:	6025      	str	r5, [r4, #0]
 8004e62:	61a5      	str	r5, [r4, #24]
 8004e64:	2208      	movs	r2, #8
 8004e66:	4629      	mov	r1, r5
 8004e68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e6c:	f7ff ff24 	bl	8004cb8 <memset>
 8004e70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004e74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004e78:	4620      	mov	r0, r4
 8004e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e7c:	3468      	adds	r4, #104	; 0x68
 8004e7e:	e7d9      	b.n	8004e34 <__sfp+0x1c>
 8004e80:	2104      	movs	r1, #4
 8004e82:	4638      	mov	r0, r7
 8004e84:	f7ff ff62 	bl	8004d4c <__sfmoreglue>
 8004e88:	4604      	mov	r4, r0
 8004e8a:	6030      	str	r0, [r6, #0]
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d1d5      	bne.n	8004e3c <__sfp+0x24>
 8004e90:	f7ff ff78 	bl	8004d84 <__sfp_lock_release>
 8004e94:	230c      	movs	r3, #12
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	e7ee      	b.n	8004e78 <__sfp+0x60>
 8004e9a:	bf00      	nop
 8004e9c:	08005bd8 	.word	0x08005bd8
 8004ea0:	ffff0001 	.word	0xffff0001

08004ea4 <_fwalk_reent>:
 8004ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ea8:	4606      	mov	r6, r0
 8004eaa:	4688      	mov	r8, r1
 8004eac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004eb0:	2700      	movs	r7, #0
 8004eb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004eb6:	f1b9 0901 	subs.w	r9, r9, #1
 8004eba:	d505      	bpl.n	8004ec8 <_fwalk_reent+0x24>
 8004ebc:	6824      	ldr	r4, [r4, #0]
 8004ebe:	2c00      	cmp	r4, #0
 8004ec0:	d1f7      	bne.n	8004eb2 <_fwalk_reent+0xe>
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ec8:	89ab      	ldrh	r3, [r5, #12]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d907      	bls.n	8004ede <_fwalk_reent+0x3a>
 8004ece:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	d003      	beq.n	8004ede <_fwalk_reent+0x3a>
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	4630      	mov	r0, r6
 8004eda:	47c0      	blx	r8
 8004edc:	4307      	orrs	r7, r0
 8004ede:	3568      	adds	r5, #104	; 0x68
 8004ee0:	e7e9      	b.n	8004eb6 <_fwalk_reent+0x12>

08004ee2 <__retarget_lock_init_recursive>:
 8004ee2:	4770      	bx	lr

08004ee4 <__retarget_lock_acquire_recursive>:
 8004ee4:	4770      	bx	lr

08004ee6 <__retarget_lock_release_recursive>:
 8004ee6:	4770      	bx	lr

08004ee8 <_malloc_r>:
 8004ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eea:	1ccd      	adds	r5, r1, #3
 8004eec:	f025 0503 	bic.w	r5, r5, #3
 8004ef0:	3508      	adds	r5, #8
 8004ef2:	2d0c      	cmp	r5, #12
 8004ef4:	bf38      	it	cc
 8004ef6:	250c      	movcc	r5, #12
 8004ef8:	2d00      	cmp	r5, #0
 8004efa:	4606      	mov	r6, r0
 8004efc:	db01      	blt.n	8004f02 <_malloc_r+0x1a>
 8004efe:	42a9      	cmp	r1, r5
 8004f00:	d903      	bls.n	8004f0a <_malloc_r+0x22>
 8004f02:	230c      	movs	r3, #12
 8004f04:	6033      	str	r3, [r6, #0]
 8004f06:	2000      	movs	r0, #0
 8004f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f0a:	f000 fda3 	bl	8005a54 <__malloc_lock>
 8004f0e:	4921      	ldr	r1, [pc, #132]	; (8004f94 <_malloc_r+0xac>)
 8004f10:	680a      	ldr	r2, [r1, #0]
 8004f12:	4614      	mov	r4, r2
 8004f14:	b99c      	cbnz	r4, 8004f3e <_malloc_r+0x56>
 8004f16:	4f20      	ldr	r7, [pc, #128]	; (8004f98 <_malloc_r+0xb0>)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	b923      	cbnz	r3, 8004f26 <_malloc_r+0x3e>
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f000 fb2a 	bl	8005578 <_sbrk_r>
 8004f24:	6038      	str	r0, [r7, #0]
 8004f26:	4629      	mov	r1, r5
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f000 fb25 	bl	8005578 <_sbrk_r>
 8004f2e:	1c43      	adds	r3, r0, #1
 8004f30:	d123      	bne.n	8004f7a <_malloc_r+0x92>
 8004f32:	230c      	movs	r3, #12
 8004f34:	6033      	str	r3, [r6, #0]
 8004f36:	4630      	mov	r0, r6
 8004f38:	f000 fd92 	bl	8005a60 <__malloc_unlock>
 8004f3c:	e7e3      	b.n	8004f06 <_malloc_r+0x1e>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	1b5b      	subs	r3, r3, r5
 8004f42:	d417      	bmi.n	8004f74 <_malloc_r+0x8c>
 8004f44:	2b0b      	cmp	r3, #11
 8004f46:	d903      	bls.n	8004f50 <_malloc_r+0x68>
 8004f48:	6023      	str	r3, [r4, #0]
 8004f4a:	441c      	add	r4, r3
 8004f4c:	6025      	str	r5, [r4, #0]
 8004f4e:	e004      	b.n	8004f5a <_malloc_r+0x72>
 8004f50:	6863      	ldr	r3, [r4, #4]
 8004f52:	42a2      	cmp	r2, r4
 8004f54:	bf0c      	ite	eq
 8004f56:	600b      	streq	r3, [r1, #0]
 8004f58:	6053      	strne	r3, [r2, #4]
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	f000 fd80 	bl	8005a60 <__malloc_unlock>
 8004f60:	f104 000b 	add.w	r0, r4, #11
 8004f64:	1d23      	adds	r3, r4, #4
 8004f66:	f020 0007 	bic.w	r0, r0, #7
 8004f6a:	1ac2      	subs	r2, r0, r3
 8004f6c:	d0cc      	beq.n	8004f08 <_malloc_r+0x20>
 8004f6e:	1a1b      	subs	r3, r3, r0
 8004f70:	50a3      	str	r3, [r4, r2]
 8004f72:	e7c9      	b.n	8004f08 <_malloc_r+0x20>
 8004f74:	4622      	mov	r2, r4
 8004f76:	6864      	ldr	r4, [r4, #4]
 8004f78:	e7cc      	b.n	8004f14 <_malloc_r+0x2c>
 8004f7a:	1cc4      	adds	r4, r0, #3
 8004f7c:	f024 0403 	bic.w	r4, r4, #3
 8004f80:	42a0      	cmp	r0, r4
 8004f82:	d0e3      	beq.n	8004f4c <_malloc_r+0x64>
 8004f84:	1a21      	subs	r1, r4, r0
 8004f86:	4630      	mov	r0, r6
 8004f88:	f000 faf6 	bl	8005578 <_sbrk_r>
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d1dd      	bne.n	8004f4c <_malloc_r+0x64>
 8004f90:	e7cf      	b.n	8004f32 <_malloc_r+0x4a>
 8004f92:	bf00      	nop
 8004f94:	20000090 	.word	0x20000090
 8004f98:	20000094 	.word	0x20000094

08004f9c <__sfputc_r>:
 8004f9c:	6893      	ldr	r3, [r2, #8]
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	b410      	push	{r4}
 8004fa4:	6093      	str	r3, [r2, #8]
 8004fa6:	da08      	bge.n	8004fba <__sfputc_r+0x1e>
 8004fa8:	6994      	ldr	r4, [r2, #24]
 8004faa:	42a3      	cmp	r3, r4
 8004fac:	db01      	blt.n	8004fb2 <__sfputc_r+0x16>
 8004fae:	290a      	cmp	r1, #10
 8004fb0:	d103      	bne.n	8004fba <__sfputc_r+0x1e>
 8004fb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fb6:	f000 bb33 	b.w	8005620 <__swbuf_r>
 8004fba:	6813      	ldr	r3, [r2, #0]
 8004fbc:	1c58      	adds	r0, r3, #1
 8004fbe:	6010      	str	r0, [r2, #0]
 8004fc0:	7019      	strb	r1, [r3, #0]
 8004fc2:	4608      	mov	r0, r1
 8004fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <__sfputs_r>:
 8004fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fcc:	4606      	mov	r6, r0
 8004fce:	460f      	mov	r7, r1
 8004fd0:	4614      	mov	r4, r2
 8004fd2:	18d5      	adds	r5, r2, r3
 8004fd4:	42ac      	cmp	r4, r5
 8004fd6:	d101      	bne.n	8004fdc <__sfputs_r+0x12>
 8004fd8:	2000      	movs	r0, #0
 8004fda:	e007      	b.n	8004fec <__sfputs_r+0x22>
 8004fdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fe0:	463a      	mov	r2, r7
 8004fe2:	4630      	mov	r0, r6
 8004fe4:	f7ff ffda 	bl	8004f9c <__sfputc_r>
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	d1f3      	bne.n	8004fd4 <__sfputs_r+0xa>
 8004fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ff0 <_vfiprintf_r>:
 8004ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff4:	460d      	mov	r5, r1
 8004ff6:	b09d      	sub	sp, #116	; 0x74
 8004ff8:	4614      	mov	r4, r2
 8004ffa:	4698      	mov	r8, r3
 8004ffc:	4606      	mov	r6, r0
 8004ffe:	b118      	cbz	r0, 8005008 <_vfiprintf_r+0x18>
 8005000:	6983      	ldr	r3, [r0, #24]
 8005002:	b90b      	cbnz	r3, 8005008 <_vfiprintf_r+0x18>
 8005004:	f7ff fed0 	bl	8004da8 <__sinit>
 8005008:	4b89      	ldr	r3, [pc, #548]	; (8005230 <_vfiprintf_r+0x240>)
 800500a:	429d      	cmp	r5, r3
 800500c:	d11b      	bne.n	8005046 <_vfiprintf_r+0x56>
 800500e:	6875      	ldr	r5, [r6, #4]
 8005010:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005012:	07d9      	lsls	r1, r3, #31
 8005014:	d405      	bmi.n	8005022 <_vfiprintf_r+0x32>
 8005016:	89ab      	ldrh	r3, [r5, #12]
 8005018:	059a      	lsls	r2, r3, #22
 800501a:	d402      	bmi.n	8005022 <_vfiprintf_r+0x32>
 800501c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800501e:	f7ff ff61 	bl	8004ee4 <__retarget_lock_acquire_recursive>
 8005022:	89ab      	ldrh	r3, [r5, #12]
 8005024:	071b      	lsls	r3, r3, #28
 8005026:	d501      	bpl.n	800502c <_vfiprintf_r+0x3c>
 8005028:	692b      	ldr	r3, [r5, #16]
 800502a:	b9eb      	cbnz	r3, 8005068 <_vfiprintf_r+0x78>
 800502c:	4629      	mov	r1, r5
 800502e:	4630      	mov	r0, r6
 8005030:	f000 fb5a 	bl	80056e8 <__swsetup_r>
 8005034:	b1c0      	cbz	r0, 8005068 <_vfiprintf_r+0x78>
 8005036:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005038:	07dc      	lsls	r4, r3, #31
 800503a:	d50e      	bpl.n	800505a <_vfiprintf_r+0x6a>
 800503c:	f04f 30ff 	mov.w	r0, #4294967295
 8005040:	b01d      	add	sp, #116	; 0x74
 8005042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005046:	4b7b      	ldr	r3, [pc, #492]	; (8005234 <_vfiprintf_r+0x244>)
 8005048:	429d      	cmp	r5, r3
 800504a:	d101      	bne.n	8005050 <_vfiprintf_r+0x60>
 800504c:	68b5      	ldr	r5, [r6, #8]
 800504e:	e7df      	b.n	8005010 <_vfiprintf_r+0x20>
 8005050:	4b79      	ldr	r3, [pc, #484]	; (8005238 <_vfiprintf_r+0x248>)
 8005052:	429d      	cmp	r5, r3
 8005054:	bf08      	it	eq
 8005056:	68f5      	ldreq	r5, [r6, #12]
 8005058:	e7da      	b.n	8005010 <_vfiprintf_r+0x20>
 800505a:	89ab      	ldrh	r3, [r5, #12]
 800505c:	0598      	lsls	r0, r3, #22
 800505e:	d4ed      	bmi.n	800503c <_vfiprintf_r+0x4c>
 8005060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005062:	f7ff ff40 	bl	8004ee6 <__retarget_lock_release_recursive>
 8005066:	e7e9      	b.n	800503c <_vfiprintf_r+0x4c>
 8005068:	2300      	movs	r3, #0
 800506a:	9309      	str	r3, [sp, #36]	; 0x24
 800506c:	2320      	movs	r3, #32
 800506e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005072:	f8cd 800c 	str.w	r8, [sp, #12]
 8005076:	2330      	movs	r3, #48	; 0x30
 8005078:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800523c <_vfiprintf_r+0x24c>
 800507c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005080:	f04f 0901 	mov.w	r9, #1
 8005084:	4623      	mov	r3, r4
 8005086:	469a      	mov	sl, r3
 8005088:	f813 2b01 	ldrb.w	r2, [r3], #1
 800508c:	b10a      	cbz	r2, 8005092 <_vfiprintf_r+0xa2>
 800508e:	2a25      	cmp	r2, #37	; 0x25
 8005090:	d1f9      	bne.n	8005086 <_vfiprintf_r+0x96>
 8005092:	ebba 0b04 	subs.w	fp, sl, r4
 8005096:	d00b      	beq.n	80050b0 <_vfiprintf_r+0xc0>
 8005098:	465b      	mov	r3, fp
 800509a:	4622      	mov	r2, r4
 800509c:	4629      	mov	r1, r5
 800509e:	4630      	mov	r0, r6
 80050a0:	f7ff ff93 	bl	8004fca <__sfputs_r>
 80050a4:	3001      	adds	r0, #1
 80050a6:	f000 80aa 	beq.w	80051fe <_vfiprintf_r+0x20e>
 80050aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050ac:	445a      	add	r2, fp
 80050ae:	9209      	str	r2, [sp, #36]	; 0x24
 80050b0:	f89a 3000 	ldrb.w	r3, [sl]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 80a2 	beq.w	80051fe <_vfiprintf_r+0x20e>
 80050ba:	2300      	movs	r3, #0
 80050bc:	f04f 32ff 	mov.w	r2, #4294967295
 80050c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050c4:	f10a 0a01 	add.w	sl, sl, #1
 80050c8:	9304      	str	r3, [sp, #16]
 80050ca:	9307      	str	r3, [sp, #28]
 80050cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050d0:	931a      	str	r3, [sp, #104]	; 0x68
 80050d2:	4654      	mov	r4, sl
 80050d4:	2205      	movs	r2, #5
 80050d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050da:	4858      	ldr	r0, [pc, #352]	; (800523c <_vfiprintf_r+0x24c>)
 80050dc:	f7fb f8a0 	bl	8000220 <memchr>
 80050e0:	9a04      	ldr	r2, [sp, #16]
 80050e2:	b9d8      	cbnz	r0, 800511c <_vfiprintf_r+0x12c>
 80050e4:	06d1      	lsls	r1, r2, #27
 80050e6:	bf44      	itt	mi
 80050e8:	2320      	movmi	r3, #32
 80050ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050ee:	0713      	lsls	r3, r2, #28
 80050f0:	bf44      	itt	mi
 80050f2:	232b      	movmi	r3, #43	; 0x2b
 80050f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050f8:	f89a 3000 	ldrb.w	r3, [sl]
 80050fc:	2b2a      	cmp	r3, #42	; 0x2a
 80050fe:	d015      	beq.n	800512c <_vfiprintf_r+0x13c>
 8005100:	9a07      	ldr	r2, [sp, #28]
 8005102:	4654      	mov	r4, sl
 8005104:	2000      	movs	r0, #0
 8005106:	f04f 0c0a 	mov.w	ip, #10
 800510a:	4621      	mov	r1, r4
 800510c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005110:	3b30      	subs	r3, #48	; 0x30
 8005112:	2b09      	cmp	r3, #9
 8005114:	d94e      	bls.n	80051b4 <_vfiprintf_r+0x1c4>
 8005116:	b1b0      	cbz	r0, 8005146 <_vfiprintf_r+0x156>
 8005118:	9207      	str	r2, [sp, #28]
 800511a:	e014      	b.n	8005146 <_vfiprintf_r+0x156>
 800511c:	eba0 0308 	sub.w	r3, r0, r8
 8005120:	fa09 f303 	lsl.w	r3, r9, r3
 8005124:	4313      	orrs	r3, r2
 8005126:	9304      	str	r3, [sp, #16]
 8005128:	46a2      	mov	sl, r4
 800512a:	e7d2      	b.n	80050d2 <_vfiprintf_r+0xe2>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	1d19      	adds	r1, r3, #4
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	9103      	str	r1, [sp, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	bfbb      	ittet	lt
 8005138:	425b      	neglt	r3, r3
 800513a:	f042 0202 	orrlt.w	r2, r2, #2
 800513e:	9307      	strge	r3, [sp, #28]
 8005140:	9307      	strlt	r3, [sp, #28]
 8005142:	bfb8      	it	lt
 8005144:	9204      	strlt	r2, [sp, #16]
 8005146:	7823      	ldrb	r3, [r4, #0]
 8005148:	2b2e      	cmp	r3, #46	; 0x2e
 800514a:	d10c      	bne.n	8005166 <_vfiprintf_r+0x176>
 800514c:	7863      	ldrb	r3, [r4, #1]
 800514e:	2b2a      	cmp	r3, #42	; 0x2a
 8005150:	d135      	bne.n	80051be <_vfiprintf_r+0x1ce>
 8005152:	9b03      	ldr	r3, [sp, #12]
 8005154:	1d1a      	adds	r2, r3, #4
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	9203      	str	r2, [sp, #12]
 800515a:	2b00      	cmp	r3, #0
 800515c:	bfb8      	it	lt
 800515e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005162:	3402      	adds	r4, #2
 8005164:	9305      	str	r3, [sp, #20]
 8005166:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800524c <_vfiprintf_r+0x25c>
 800516a:	7821      	ldrb	r1, [r4, #0]
 800516c:	2203      	movs	r2, #3
 800516e:	4650      	mov	r0, sl
 8005170:	f7fb f856 	bl	8000220 <memchr>
 8005174:	b140      	cbz	r0, 8005188 <_vfiprintf_r+0x198>
 8005176:	2340      	movs	r3, #64	; 0x40
 8005178:	eba0 000a 	sub.w	r0, r0, sl
 800517c:	fa03 f000 	lsl.w	r0, r3, r0
 8005180:	9b04      	ldr	r3, [sp, #16]
 8005182:	4303      	orrs	r3, r0
 8005184:	3401      	adds	r4, #1
 8005186:	9304      	str	r3, [sp, #16]
 8005188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800518c:	482c      	ldr	r0, [pc, #176]	; (8005240 <_vfiprintf_r+0x250>)
 800518e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005192:	2206      	movs	r2, #6
 8005194:	f7fb f844 	bl	8000220 <memchr>
 8005198:	2800      	cmp	r0, #0
 800519a:	d03f      	beq.n	800521c <_vfiprintf_r+0x22c>
 800519c:	4b29      	ldr	r3, [pc, #164]	; (8005244 <_vfiprintf_r+0x254>)
 800519e:	bb1b      	cbnz	r3, 80051e8 <_vfiprintf_r+0x1f8>
 80051a0:	9b03      	ldr	r3, [sp, #12]
 80051a2:	3307      	adds	r3, #7
 80051a4:	f023 0307 	bic.w	r3, r3, #7
 80051a8:	3308      	adds	r3, #8
 80051aa:	9303      	str	r3, [sp, #12]
 80051ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ae:	443b      	add	r3, r7
 80051b0:	9309      	str	r3, [sp, #36]	; 0x24
 80051b2:	e767      	b.n	8005084 <_vfiprintf_r+0x94>
 80051b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80051b8:	460c      	mov	r4, r1
 80051ba:	2001      	movs	r0, #1
 80051bc:	e7a5      	b.n	800510a <_vfiprintf_r+0x11a>
 80051be:	2300      	movs	r3, #0
 80051c0:	3401      	adds	r4, #1
 80051c2:	9305      	str	r3, [sp, #20]
 80051c4:	4619      	mov	r1, r3
 80051c6:	f04f 0c0a 	mov.w	ip, #10
 80051ca:	4620      	mov	r0, r4
 80051cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051d0:	3a30      	subs	r2, #48	; 0x30
 80051d2:	2a09      	cmp	r2, #9
 80051d4:	d903      	bls.n	80051de <_vfiprintf_r+0x1ee>
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0c5      	beq.n	8005166 <_vfiprintf_r+0x176>
 80051da:	9105      	str	r1, [sp, #20]
 80051dc:	e7c3      	b.n	8005166 <_vfiprintf_r+0x176>
 80051de:	fb0c 2101 	mla	r1, ip, r1, r2
 80051e2:	4604      	mov	r4, r0
 80051e4:	2301      	movs	r3, #1
 80051e6:	e7f0      	b.n	80051ca <_vfiprintf_r+0x1da>
 80051e8:	ab03      	add	r3, sp, #12
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	462a      	mov	r2, r5
 80051ee:	4b16      	ldr	r3, [pc, #88]	; (8005248 <_vfiprintf_r+0x258>)
 80051f0:	a904      	add	r1, sp, #16
 80051f2:	4630      	mov	r0, r6
 80051f4:	f3af 8000 	nop.w
 80051f8:	4607      	mov	r7, r0
 80051fa:	1c78      	adds	r0, r7, #1
 80051fc:	d1d6      	bne.n	80051ac <_vfiprintf_r+0x1bc>
 80051fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005200:	07d9      	lsls	r1, r3, #31
 8005202:	d405      	bmi.n	8005210 <_vfiprintf_r+0x220>
 8005204:	89ab      	ldrh	r3, [r5, #12]
 8005206:	059a      	lsls	r2, r3, #22
 8005208:	d402      	bmi.n	8005210 <_vfiprintf_r+0x220>
 800520a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800520c:	f7ff fe6b 	bl	8004ee6 <__retarget_lock_release_recursive>
 8005210:	89ab      	ldrh	r3, [r5, #12]
 8005212:	065b      	lsls	r3, r3, #25
 8005214:	f53f af12 	bmi.w	800503c <_vfiprintf_r+0x4c>
 8005218:	9809      	ldr	r0, [sp, #36]	; 0x24
 800521a:	e711      	b.n	8005040 <_vfiprintf_r+0x50>
 800521c:	ab03      	add	r3, sp, #12
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	462a      	mov	r2, r5
 8005222:	4b09      	ldr	r3, [pc, #36]	; (8005248 <_vfiprintf_r+0x258>)
 8005224:	a904      	add	r1, sp, #16
 8005226:	4630      	mov	r0, r6
 8005228:	f000 f880 	bl	800532c <_printf_i>
 800522c:	e7e4      	b.n	80051f8 <_vfiprintf_r+0x208>
 800522e:	bf00      	nop
 8005230:	08005bfc 	.word	0x08005bfc
 8005234:	08005c1c 	.word	0x08005c1c
 8005238:	08005bdc 	.word	0x08005bdc
 800523c:	08005c3c 	.word	0x08005c3c
 8005240:	08005c46 	.word	0x08005c46
 8005244:	00000000 	.word	0x00000000
 8005248:	08004fcb 	.word	0x08004fcb
 800524c:	08005c42 	.word	0x08005c42

08005250 <_printf_common>:
 8005250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005254:	4616      	mov	r6, r2
 8005256:	4699      	mov	r9, r3
 8005258:	688a      	ldr	r2, [r1, #8]
 800525a:	690b      	ldr	r3, [r1, #16]
 800525c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005260:	4293      	cmp	r3, r2
 8005262:	bfb8      	it	lt
 8005264:	4613      	movlt	r3, r2
 8005266:	6033      	str	r3, [r6, #0]
 8005268:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800526c:	4607      	mov	r7, r0
 800526e:	460c      	mov	r4, r1
 8005270:	b10a      	cbz	r2, 8005276 <_printf_common+0x26>
 8005272:	3301      	adds	r3, #1
 8005274:	6033      	str	r3, [r6, #0]
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	0699      	lsls	r1, r3, #26
 800527a:	bf42      	ittt	mi
 800527c:	6833      	ldrmi	r3, [r6, #0]
 800527e:	3302      	addmi	r3, #2
 8005280:	6033      	strmi	r3, [r6, #0]
 8005282:	6825      	ldr	r5, [r4, #0]
 8005284:	f015 0506 	ands.w	r5, r5, #6
 8005288:	d106      	bne.n	8005298 <_printf_common+0x48>
 800528a:	f104 0a19 	add.w	sl, r4, #25
 800528e:	68e3      	ldr	r3, [r4, #12]
 8005290:	6832      	ldr	r2, [r6, #0]
 8005292:	1a9b      	subs	r3, r3, r2
 8005294:	42ab      	cmp	r3, r5
 8005296:	dc26      	bgt.n	80052e6 <_printf_common+0x96>
 8005298:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800529c:	1e13      	subs	r3, r2, #0
 800529e:	6822      	ldr	r2, [r4, #0]
 80052a0:	bf18      	it	ne
 80052a2:	2301      	movne	r3, #1
 80052a4:	0692      	lsls	r2, r2, #26
 80052a6:	d42b      	bmi.n	8005300 <_printf_common+0xb0>
 80052a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052ac:	4649      	mov	r1, r9
 80052ae:	4638      	mov	r0, r7
 80052b0:	47c0      	blx	r8
 80052b2:	3001      	adds	r0, #1
 80052b4:	d01e      	beq.n	80052f4 <_printf_common+0xa4>
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	68e5      	ldr	r5, [r4, #12]
 80052ba:	6832      	ldr	r2, [r6, #0]
 80052bc:	f003 0306 	and.w	r3, r3, #6
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	bf08      	it	eq
 80052c4:	1aad      	subeq	r5, r5, r2
 80052c6:	68a3      	ldr	r3, [r4, #8]
 80052c8:	6922      	ldr	r2, [r4, #16]
 80052ca:	bf0c      	ite	eq
 80052cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d0:	2500      	movne	r5, #0
 80052d2:	4293      	cmp	r3, r2
 80052d4:	bfc4      	itt	gt
 80052d6:	1a9b      	subgt	r3, r3, r2
 80052d8:	18ed      	addgt	r5, r5, r3
 80052da:	2600      	movs	r6, #0
 80052dc:	341a      	adds	r4, #26
 80052de:	42b5      	cmp	r5, r6
 80052e0:	d11a      	bne.n	8005318 <_printf_common+0xc8>
 80052e2:	2000      	movs	r0, #0
 80052e4:	e008      	b.n	80052f8 <_printf_common+0xa8>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4649      	mov	r1, r9
 80052ec:	4638      	mov	r0, r7
 80052ee:	47c0      	blx	r8
 80052f0:	3001      	adds	r0, #1
 80052f2:	d103      	bne.n	80052fc <_printf_common+0xac>
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fc:	3501      	adds	r5, #1
 80052fe:	e7c6      	b.n	800528e <_printf_common+0x3e>
 8005300:	18e1      	adds	r1, r4, r3
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	2030      	movs	r0, #48	; 0x30
 8005306:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800530a:	4422      	add	r2, r4
 800530c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005314:	3302      	adds	r3, #2
 8005316:	e7c7      	b.n	80052a8 <_printf_common+0x58>
 8005318:	2301      	movs	r3, #1
 800531a:	4622      	mov	r2, r4
 800531c:	4649      	mov	r1, r9
 800531e:	4638      	mov	r0, r7
 8005320:	47c0      	blx	r8
 8005322:	3001      	adds	r0, #1
 8005324:	d0e6      	beq.n	80052f4 <_printf_common+0xa4>
 8005326:	3601      	adds	r6, #1
 8005328:	e7d9      	b.n	80052de <_printf_common+0x8e>
	...

0800532c <_printf_i>:
 800532c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005330:	460c      	mov	r4, r1
 8005332:	4691      	mov	r9, r2
 8005334:	7e27      	ldrb	r7, [r4, #24]
 8005336:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005338:	2f78      	cmp	r7, #120	; 0x78
 800533a:	4680      	mov	r8, r0
 800533c:	469a      	mov	sl, r3
 800533e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005342:	d807      	bhi.n	8005354 <_printf_i+0x28>
 8005344:	2f62      	cmp	r7, #98	; 0x62
 8005346:	d80a      	bhi.n	800535e <_printf_i+0x32>
 8005348:	2f00      	cmp	r7, #0
 800534a:	f000 80d8 	beq.w	80054fe <_printf_i+0x1d2>
 800534e:	2f58      	cmp	r7, #88	; 0x58
 8005350:	f000 80a3 	beq.w	800549a <_printf_i+0x16e>
 8005354:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005358:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800535c:	e03a      	b.n	80053d4 <_printf_i+0xa8>
 800535e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005362:	2b15      	cmp	r3, #21
 8005364:	d8f6      	bhi.n	8005354 <_printf_i+0x28>
 8005366:	a001      	add	r0, pc, #4	; (adr r0, 800536c <_printf_i+0x40>)
 8005368:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800536c:	080053c5 	.word	0x080053c5
 8005370:	080053d9 	.word	0x080053d9
 8005374:	08005355 	.word	0x08005355
 8005378:	08005355 	.word	0x08005355
 800537c:	08005355 	.word	0x08005355
 8005380:	08005355 	.word	0x08005355
 8005384:	080053d9 	.word	0x080053d9
 8005388:	08005355 	.word	0x08005355
 800538c:	08005355 	.word	0x08005355
 8005390:	08005355 	.word	0x08005355
 8005394:	08005355 	.word	0x08005355
 8005398:	080054e5 	.word	0x080054e5
 800539c:	08005409 	.word	0x08005409
 80053a0:	080054c7 	.word	0x080054c7
 80053a4:	08005355 	.word	0x08005355
 80053a8:	08005355 	.word	0x08005355
 80053ac:	08005507 	.word	0x08005507
 80053b0:	08005355 	.word	0x08005355
 80053b4:	08005409 	.word	0x08005409
 80053b8:	08005355 	.word	0x08005355
 80053bc:	08005355 	.word	0x08005355
 80053c0:	080054cf 	.word	0x080054cf
 80053c4:	680b      	ldr	r3, [r1, #0]
 80053c6:	1d1a      	adds	r2, r3, #4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	600a      	str	r2, [r1, #0]
 80053cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80053d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053d4:	2301      	movs	r3, #1
 80053d6:	e0a3      	b.n	8005520 <_printf_i+0x1f4>
 80053d8:	6825      	ldr	r5, [r4, #0]
 80053da:	6808      	ldr	r0, [r1, #0]
 80053dc:	062e      	lsls	r6, r5, #24
 80053de:	f100 0304 	add.w	r3, r0, #4
 80053e2:	d50a      	bpl.n	80053fa <_printf_i+0xce>
 80053e4:	6805      	ldr	r5, [r0, #0]
 80053e6:	600b      	str	r3, [r1, #0]
 80053e8:	2d00      	cmp	r5, #0
 80053ea:	da03      	bge.n	80053f4 <_printf_i+0xc8>
 80053ec:	232d      	movs	r3, #45	; 0x2d
 80053ee:	426d      	negs	r5, r5
 80053f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053f4:	485e      	ldr	r0, [pc, #376]	; (8005570 <_printf_i+0x244>)
 80053f6:	230a      	movs	r3, #10
 80053f8:	e019      	b.n	800542e <_printf_i+0x102>
 80053fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80053fe:	6805      	ldr	r5, [r0, #0]
 8005400:	600b      	str	r3, [r1, #0]
 8005402:	bf18      	it	ne
 8005404:	b22d      	sxthne	r5, r5
 8005406:	e7ef      	b.n	80053e8 <_printf_i+0xbc>
 8005408:	680b      	ldr	r3, [r1, #0]
 800540a:	6825      	ldr	r5, [r4, #0]
 800540c:	1d18      	adds	r0, r3, #4
 800540e:	6008      	str	r0, [r1, #0]
 8005410:	0628      	lsls	r0, r5, #24
 8005412:	d501      	bpl.n	8005418 <_printf_i+0xec>
 8005414:	681d      	ldr	r5, [r3, #0]
 8005416:	e002      	b.n	800541e <_printf_i+0xf2>
 8005418:	0669      	lsls	r1, r5, #25
 800541a:	d5fb      	bpl.n	8005414 <_printf_i+0xe8>
 800541c:	881d      	ldrh	r5, [r3, #0]
 800541e:	4854      	ldr	r0, [pc, #336]	; (8005570 <_printf_i+0x244>)
 8005420:	2f6f      	cmp	r7, #111	; 0x6f
 8005422:	bf0c      	ite	eq
 8005424:	2308      	moveq	r3, #8
 8005426:	230a      	movne	r3, #10
 8005428:	2100      	movs	r1, #0
 800542a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800542e:	6866      	ldr	r6, [r4, #4]
 8005430:	60a6      	str	r6, [r4, #8]
 8005432:	2e00      	cmp	r6, #0
 8005434:	bfa2      	ittt	ge
 8005436:	6821      	ldrge	r1, [r4, #0]
 8005438:	f021 0104 	bicge.w	r1, r1, #4
 800543c:	6021      	strge	r1, [r4, #0]
 800543e:	b90d      	cbnz	r5, 8005444 <_printf_i+0x118>
 8005440:	2e00      	cmp	r6, #0
 8005442:	d04d      	beq.n	80054e0 <_printf_i+0x1b4>
 8005444:	4616      	mov	r6, r2
 8005446:	fbb5 f1f3 	udiv	r1, r5, r3
 800544a:	fb03 5711 	mls	r7, r3, r1, r5
 800544e:	5dc7      	ldrb	r7, [r0, r7]
 8005450:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005454:	462f      	mov	r7, r5
 8005456:	42bb      	cmp	r3, r7
 8005458:	460d      	mov	r5, r1
 800545a:	d9f4      	bls.n	8005446 <_printf_i+0x11a>
 800545c:	2b08      	cmp	r3, #8
 800545e:	d10b      	bne.n	8005478 <_printf_i+0x14c>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07df      	lsls	r7, r3, #31
 8005464:	d508      	bpl.n	8005478 <_printf_i+0x14c>
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	6861      	ldr	r1, [r4, #4]
 800546a:	4299      	cmp	r1, r3
 800546c:	bfde      	ittt	le
 800546e:	2330      	movle	r3, #48	; 0x30
 8005470:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005474:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005478:	1b92      	subs	r2, r2, r6
 800547a:	6122      	str	r2, [r4, #16]
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	464b      	mov	r3, r9
 8005482:	aa03      	add	r2, sp, #12
 8005484:	4621      	mov	r1, r4
 8005486:	4640      	mov	r0, r8
 8005488:	f7ff fee2 	bl	8005250 <_printf_common>
 800548c:	3001      	adds	r0, #1
 800548e:	d14c      	bne.n	800552a <_printf_i+0x1fe>
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	b004      	add	sp, #16
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	4835      	ldr	r0, [pc, #212]	; (8005570 <_printf_i+0x244>)
 800549c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	680e      	ldr	r6, [r1, #0]
 80054a4:	061f      	lsls	r7, r3, #24
 80054a6:	f856 5b04 	ldr.w	r5, [r6], #4
 80054aa:	600e      	str	r6, [r1, #0]
 80054ac:	d514      	bpl.n	80054d8 <_printf_i+0x1ac>
 80054ae:	07d9      	lsls	r1, r3, #31
 80054b0:	bf44      	itt	mi
 80054b2:	f043 0320 	orrmi.w	r3, r3, #32
 80054b6:	6023      	strmi	r3, [r4, #0]
 80054b8:	b91d      	cbnz	r5, 80054c2 <_printf_i+0x196>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	f023 0320 	bic.w	r3, r3, #32
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	2310      	movs	r3, #16
 80054c4:	e7b0      	b.n	8005428 <_printf_i+0xfc>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	f043 0320 	orr.w	r3, r3, #32
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	2378      	movs	r3, #120	; 0x78
 80054d0:	4828      	ldr	r0, [pc, #160]	; (8005574 <_printf_i+0x248>)
 80054d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054d6:	e7e3      	b.n	80054a0 <_printf_i+0x174>
 80054d8:	065e      	lsls	r6, r3, #25
 80054da:	bf48      	it	mi
 80054dc:	b2ad      	uxthmi	r5, r5
 80054de:	e7e6      	b.n	80054ae <_printf_i+0x182>
 80054e0:	4616      	mov	r6, r2
 80054e2:	e7bb      	b.n	800545c <_printf_i+0x130>
 80054e4:	680b      	ldr	r3, [r1, #0]
 80054e6:	6826      	ldr	r6, [r4, #0]
 80054e8:	6960      	ldr	r0, [r4, #20]
 80054ea:	1d1d      	adds	r5, r3, #4
 80054ec:	600d      	str	r5, [r1, #0]
 80054ee:	0635      	lsls	r5, r6, #24
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	d501      	bpl.n	80054f8 <_printf_i+0x1cc>
 80054f4:	6018      	str	r0, [r3, #0]
 80054f6:	e002      	b.n	80054fe <_printf_i+0x1d2>
 80054f8:	0671      	lsls	r1, r6, #25
 80054fa:	d5fb      	bpl.n	80054f4 <_printf_i+0x1c8>
 80054fc:	8018      	strh	r0, [r3, #0]
 80054fe:	2300      	movs	r3, #0
 8005500:	6123      	str	r3, [r4, #16]
 8005502:	4616      	mov	r6, r2
 8005504:	e7ba      	b.n	800547c <_printf_i+0x150>
 8005506:	680b      	ldr	r3, [r1, #0]
 8005508:	1d1a      	adds	r2, r3, #4
 800550a:	600a      	str	r2, [r1, #0]
 800550c:	681e      	ldr	r6, [r3, #0]
 800550e:	6862      	ldr	r2, [r4, #4]
 8005510:	2100      	movs	r1, #0
 8005512:	4630      	mov	r0, r6
 8005514:	f7fa fe84 	bl	8000220 <memchr>
 8005518:	b108      	cbz	r0, 800551e <_printf_i+0x1f2>
 800551a:	1b80      	subs	r0, r0, r6
 800551c:	6060      	str	r0, [r4, #4]
 800551e:	6863      	ldr	r3, [r4, #4]
 8005520:	6123      	str	r3, [r4, #16]
 8005522:	2300      	movs	r3, #0
 8005524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005528:	e7a8      	b.n	800547c <_printf_i+0x150>
 800552a:	6923      	ldr	r3, [r4, #16]
 800552c:	4632      	mov	r2, r6
 800552e:	4649      	mov	r1, r9
 8005530:	4640      	mov	r0, r8
 8005532:	47d0      	blx	sl
 8005534:	3001      	adds	r0, #1
 8005536:	d0ab      	beq.n	8005490 <_printf_i+0x164>
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	079b      	lsls	r3, r3, #30
 800553c:	d413      	bmi.n	8005566 <_printf_i+0x23a>
 800553e:	68e0      	ldr	r0, [r4, #12]
 8005540:	9b03      	ldr	r3, [sp, #12]
 8005542:	4298      	cmp	r0, r3
 8005544:	bfb8      	it	lt
 8005546:	4618      	movlt	r0, r3
 8005548:	e7a4      	b.n	8005494 <_printf_i+0x168>
 800554a:	2301      	movs	r3, #1
 800554c:	4632      	mov	r2, r6
 800554e:	4649      	mov	r1, r9
 8005550:	4640      	mov	r0, r8
 8005552:	47d0      	blx	sl
 8005554:	3001      	adds	r0, #1
 8005556:	d09b      	beq.n	8005490 <_printf_i+0x164>
 8005558:	3501      	adds	r5, #1
 800555a:	68e3      	ldr	r3, [r4, #12]
 800555c:	9903      	ldr	r1, [sp, #12]
 800555e:	1a5b      	subs	r3, r3, r1
 8005560:	42ab      	cmp	r3, r5
 8005562:	dcf2      	bgt.n	800554a <_printf_i+0x21e>
 8005564:	e7eb      	b.n	800553e <_printf_i+0x212>
 8005566:	2500      	movs	r5, #0
 8005568:	f104 0619 	add.w	r6, r4, #25
 800556c:	e7f5      	b.n	800555a <_printf_i+0x22e>
 800556e:	bf00      	nop
 8005570:	08005c4d 	.word	0x08005c4d
 8005574:	08005c5e 	.word	0x08005c5e

08005578 <_sbrk_r>:
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	4d06      	ldr	r5, [pc, #24]	; (8005594 <_sbrk_r+0x1c>)
 800557c:	2300      	movs	r3, #0
 800557e:	4604      	mov	r4, r0
 8005580:	4608      	mov	r0, r1
 8005582:	602b      	str	r3, [r5, #0]
 8005584:	f7fb fb08 	bl	8000b98 <_sbrk>
 8005588:	1c43      	adds	r3, r0, #1
 800558a:	d102      	bne.n	8005592 <_sbrk_r+0x1a>
 800558c:	682b      	ldr	r3, [r5, #0]
 800558e:	b103      	cbz	r3, 8005592 <_sbrk_r+0x1a>
 8005590:	6023      	str	r3, [r4, #0]
 8005592:	bd38      	pop	{r3, r4, r5, pc}
 8005594:	2000020c 	.word	0x2000020c

08005598 <__sread>:
 8005598:	b510      	push	{r4, lr}
 800559a:	460c      	mov	r4, r1
 800559c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055a0:	f000 fab4 	bl	8005b0c <_read_r>
 80055a4:	2800      	cmp	r0, #0
 80055a6:	bfab      	itete	ge
 80055a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055aa:	89a3      	ldrhlt	r3, [r4, #12]
 80055ac:	181b      	addge	r3, r3, r0
 80055ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055b2:	bfac      	ite	ge
 80055b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80055b6:	81a3      	strhlt	r3, [r4, #12]
 80055b8:	bd10      	pop	{r4, pc}

080055ba <__swrite>:
 80055ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055be:	461f      	mov	r7, r3
 80055c0:	898b      	ldrh	r3, [r1, #12]
 80055c2:	05db      	lsls	r3, r3, #23
 80055c4:	4605      	mov	r5, r0
 80055c6:	460c      	mov	r4, r1
 80055c8:	4616      	mov	r6, r2
 80055ca:	d505      	bpl.n	80055d8 <__swrite+0x1e>
 80055cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d0:	2302      	movs	r3, #2
 80055d2:	2200      	movs	r2, #0
 80055d4:	f000 f9c8 	bl	8005968 <_lseek_r>
 80055d8:	89a3      	ldrh	r3, [r4, #12]
 80055da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055e2:	81a3      	strh	r3, [r4, #12]
 80055e4:	4632      	mov	r2, r6
 80055e6:	463b      	mov	r3, r7
 80055e8:	4628      	mov	r0, r5
 80055ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055ee:	f000 b869 	b.w	80056c4 <_write_r>

080055f2 <__sseek>:
 80055f2:	b510      	push	{r4, lr}
 80055f4:	460c      	mov	r4, r1
 80055f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055fa:	f000 f9b5 	bl	8005968 <_lseek_r>
 80055fe:	1c43      	adds	r3, r0, #1
 8005600:	89a3      	ldrh	r3, [r4, #12]
 8005602:	bf15      	itete	ne
 8005604:	6560      	strne	r0, [r4, #84]	; 0x54
 8005606:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800560a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800560e:	81a3      	strheq	r3, [r4, #12]
 8005610:	bf18      	it	ne
 8005612:	81a3      	strhne	r3, [r4, #12]
 8005614:	bd10      	pop	{r4, pc}

08005616 <__sclose>:
 8005616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800561a:	f000 b8d3 	b.w	80057c4 <_close_r>
	...

08005620 <__swbuf_r>:
 8005620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005622:	460e      	mov	r6, r1
 8005624:	4614      	mov	r4, r2
 8005626:	4605      	mov	r5, r0
 8005628:	b118      	cbz	r0, 8005632 <__swbuf_r+0x12>
 800562a:	6983      	ldr	r3, [r0, #24]
 800562c:	b90b      	cbnz	r3, 8005632 <__swbuf_r+0x12>
 800562e:	f7ff fbbb 	bl	8004da8 <__sinit>
 8005632:	4b21      	ldr	r3, [pc, #132]	; (80056b8 <__swbuf_r+0x98>)
 8005634:	429c      	cmp	r4, r3
 8005636:	d12b      	bne.n	8005690 <__swbuf_r+0x70>
 8005638:	686c      	ldr	r4, [r5, #4]
 800563a:	69a3      	ldr	r3, [r4, #24]
 800563c:	60a3      	str	r3, [r4, #8]
 800563e:	89a3      	ldrh	r3, [r4, #12]
 8005640:	071a      	lsls	r2, r3, #28
 8005642:	d52f      	bpl.n	80056a4 <__swbuf_r+0x84>
 8005644:	6923      	ldr	r3, [r4, #16]
 8005646:	b36b      	cbz	r3, 80056a4 <__swbuf_r+0x84>
 8005648:	6923      	ldr	r3, [r4, #16]
 800564a:	6820      	ldr	r0, [r4, #0]
 800564c:	1ac0      	subs	r0, r0, r3
 800564e:	6963      	ldr	r3, [r4, #20]
 8005650:	b2f6      	uxtb	r6, r6
 8005652:	4283      	cmp	r3, r0
 8005654:	4637      	mov	r7, r6
 8005656:	dc04      	bgt.n	8005662 <__swbuf_r+0x42>
 8005658:	4621      	mov	r1, r4
 800565a:	4628      	mov	r0, r5
 800565c:	f000 f948 	bl	80058f0 <_fflush_r>
 8005660:	bb30      	cbnz	r0, 80056b0 <__swbuf_r+0x90>
 8005662:	68a3      	ldr	r3, [r4, #8]
 8005664:	3b01      	subs	r3, #1
 8005666:	60a3      	str	r3, [r4, #8]
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	6022      	str	r2, [r4, #0]
 800566e:	701e      	strb	r6, [r3, #0]
 8005670:	6963      	ldr	r3, [r4, #20]
 8005672:	3001      	adds	r0, #1
 8005674:	4283      	cmp	r3, r0
 8005676:	d004      	beq.n	8005682 <__swbuf_r+0x62>
 8005678:	89a3      	ldrh	r3, [r4, #12]
 800567a:	07db      	lsls	r3, r3, #31
 800567c:	d506      	bpl.n	800568c <__swbuf_r+0x6c>
 800567e:	2e0a      	cmp	r6, #10
 8005680:	d104      	bne.n	800568c <__swbuf_r+0x6c>
 8005682:	4621      	mov	r1, r4
 8005684:	4628      	mov	r0, r5
 8005686:	f000 f933 	bl	80058f0 <_fflush_r>
 800568a:	b988      	cbnz	r0, 80056b0 <__swbuf_r+0x90>
 800568c:	4638      	mov	r0, r7
 800568e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005690:	4b0a      	ldr	r3, [pc, #40]	; (80056bc <__swbuf_r+0x9c>)
 8005692:	429c      	cmp	r4, r3
 8005694:	d101      	bne.n	800569a <__swbuf_r+0x7a>
 8005696:	68ac      	ldr	r4, [r5, #8]
 8005698:	e7cf      	b.n	800563a <__swbuf_r+0x1a>
 800569a:	4b09      	ldr	r3, [pc, #36]	; (80056c0 <__swbuf_r+0xa0>)
 800569c:	429c      	cmp	r4, r3
 800569e:	bf08      	it	eq
 80056a0:	68ec      	ldreq	r4, [r5, #12]
 80056a2:	e7ca      	b.n	800563a <__swbuf_r+0x1a>
 80056a4:	4621      	mov	r1, r4
 80056a6:	4628      	mov	r0, r5
 80056a8:	f000 f81e 	bl	80056e8 <__swsetup_r>
 80056ac:	2800      	cmp	r0, #0
 80056ae:	d0cb      	beq.n	8005648 <__swbuf_r+0x28>
 80056b0:	f04f 37ff 	mov.w	r7, #4294967295
 80056b4:	e7ea      	b.n	800568c <__swbuf_r+0x6c>
 80056b6:	bf00      	nop
 80056b8:	08005bfc 	.word	0x08005bfc
 80056bc:	08005c1c 	.word	0x08005c1c
 80056c0:	08005bdc 	.word	0x08005bdc

080056c4 <_write_r>:
 80056c4:	b538      	push	{r3, r4, r5, lr}
 80056c6:	4d07      	ldr	r5, [pc, #28]	; (80056e4 <_write_r+0x20>)
 80056c8:	4604      	mov	r4, r0
 80056ca:	4608      	mov	r0, r1
 80056cc:	4611      	mov	r1, r2
 80056ce:	2200      	movs	r2, #0
 80056d0:	602a      	str	r2, [r5, #0]
 80056d2:	461a      	mov	r2, r3
 80056d4:	f7fb fa0f 	bl	8000af6 <_write>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d102      	bne.n	80056e2 <_write_r+0x1e>
 80056dc:	682b      	ldr	r3, [r5, #0]
 80056de:	b103      	cbz	r3, 80056e2 <_write_r+0x1e>
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	bd38      	pop	{r3, r4, r5, pc}
 80056e4:	2000020c 	.word	0x2000020c

080056e8 <__swsetup_r>:
 80056e8:	4b32      	ldr	r3, [pc, #200]	; (80057b4 <__swsetup_r+0xcc>)
 80056ea:	b570      	push	{r4, r5, r6, lr}
 80056ec:	681d      	ldr	r5, [r3, #0]
 80056ee:	4606      	mov	r6, r0
 80056f0:	460c      	mov	r4, r1
 80056f2:	b125      	cbz	r5, 80056fe <__swsetup_r+0x16>
 80056f4:	69ab      	ldr	r3, [r5, #24]
 80056f6:	b913      	cbnz	r3, 80056fe <__swsetup_r+0x16>
 80056f8:	4628      	mov	r0, r5
 80056fa:	f7ff fb55 	bl	8004da8 <__sinit>
 80056fe:	4b2e      	ldr	r3, [pc, #184]	; (80057b8 <__swsetup_r+0xd0>)
 8005700:	429c      	cmp	r4, r3
 8005702:	d10f      	bne.n	8005724 <__swsetup_r+0x3c>
 8005704:	686c      	ldr	r4, [r5, #4]
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800570c:	0719      	lsls	r1, r3, #28
 800570e:	d42c      	bmi.n	800576a <__swsetup_r+0x82>
 8005710:	06dd      	lsls	r5, r3, #27
 8005712:	d411      	bmi.n	8005738 <__swsetup_r+0x50>
 8005714:	2309      	movs	r3, #9
 8005716:	6033      	str	r3, [r6, #0]
 8005718:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800571c:	81a3      	strh	r3, [r4, #12]
 800571e:	f04f 30ff 	mov.w	r0, #4294967295
 8005722:	e03e      	b.n	80057a2 <__swsetup_r+0xba>
 8005724:	4b25      	ldr	r3, [pc, #148]	; (80057bc <__swsetup_r+0xd4>)
 8005726:	429c      	cmp	r4, r3
 8005728:	d101      	bne.n	800572e <__swsetup_r+0x46>
 800572a:	68ac      	ldr	r4, [r5, #8]
 800572c:	e7eb      	b.n	8005706 <__swsetup_r+0x1e>
 800572e:	4b24      	ldr	r3, [pc, #144]	; (80057c0 <__swsetup_r+0xd8>)
 8005730:	429c      	cmp	r4, r3
 8005732:	bf08      	it	eq
 8005734:	68ec      	ldreq	r4, [r5, #12]
 8005736:	e7e6      	b.n	8005706 <__swsetup_r+0x1e>
 8005738:	0758      	lsls	r0, r3, #29
 800573a:	d512      	bpl.n	8005762 <__swsetup_r+0x7a>
 800573c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800573e:	b141      	cbz	r1, 8005752 <__swsetup_r+0x6a>
 8005740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005744:	4299      	cmp	r1, r3
 8005746:	d002      	beq.n	800574e <__swsetup_r+0x66>
 8005748:	4630      	mov	r0, r6
 800574a:	f000 f98f 	bl	8005a6c <_free_r>
 800574e:	2300      	movs	r3, #0
 8005750:	6363      	str	r3, [r4, #52]	; 0x34
 8005752:	89a3      	ldrh	r3, [r4, #12]
 8005754:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005758:	81a3      	strh	r3, [r4, #12]
 800575a:	2300      	movs	r3, #0
 800575c:	6063      	str	r3, [r4, #4]
 800575e:	6923      	ldr	r3, [r4, #16]
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	89a3      	ldrh	r3, [r4, #12]
 8005764:	f043 0308 	orr.w	r3, r3, #8
 8005768:	81a3      	strh	r3, [r4, #12]
 800576a:	6923      	ldr	r3, [r4, #16]
 800576c:	b94b      	cbnz	r3, 8005782 <__swsetup_r+0x9a>
 800576e:	89a3      	ldrh	r3, [r4, #12]
 8005770:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005778:	d003      	beq.n	8005782 <__swsetup_r+0x9a>
 800577a:	4621      	mov	r1, r4
 800577c:	4630      	mov	r0, r6
 800577e:	f000 f929 	bl	80059d4 <__smakebuf_r>
 8005782:	89a0      	ldrh	r0, [r4, #12]
 8005784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005788:	f010 0301 	ands.w	r3, r0, #1
 800578c:	d00a      	beq.n	80057a4 <__swsetup_r+0xbc>
 800578e:	2300      	movs	r3, #0
 8005790:	60a3      	str	r3, [r4, #8]
 8005792:	6963      	ldr	r3, [r4, #20]
 8005794:	425b      	negs	r3, r3
 8005796:	61a3      	str	r3, [r4, #24]
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	b943      	cbnz	r3, 80057ae <__swsetup_r+0xc6>
 800579c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057a0:	d1ba      	bne.n	8005718 <__swsetup_r+0x30>
 80057a2:	bd70      	pop	{r4, r5, r6, pc}
 80057a4:	0781      	lsls	r1, r0, #30
 80057a6:	bf58      	it	pl
 80057a8:	6963      	ldrpl	r3, [r4, #20]
 80057aa:	60a3      	str	r3, [r4, #8]
 80057ac:	e7f4      	b.n	8005798 <__swsetup_r+0xb0>
 80057ae:	2000      	movs	r0, #0
 80057b0:	e7f7      	b.n	80057a2 <__swsetup_r+0xba>
 80057b2:	bf00      	nop
 80057b4:	2000000c 	.word	0x2000000c
 80057b8:	08005bfc 	.word	0x08005bfc
 80057bc:	08005c1c 	.word	0x08005c1c
 80057c0:	08005bdc 	.word	0x08005bdc

080057c4 <_close_r>:
 80057c4:	b538      	push	{r3, r4, r5, lr}
 80057c6:	4d06      	ldr	r5, [pc, #24]	; (80057e0 <_close_r+0x1c>)
 80057c8:	2300      	movs	r3, #0
 80057ca:	4604      	mov	r4, r0
 80057cc:	4608      	mov	r0, r1
 80057ce:	602b      	str	r3, [r5, #0]
 80057d0:	f7fb f9ad 	bl	8000b2e <_close>
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d102      	bne.n	80057de <_close_r+0x1a>
 80057d8:	682b      	ldr	r3, [r5, #0]
 80057da:	b103      	cbz	r3, 80057de <_close_r+0x1a>
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	bd38      	pop	{r3, r4, r5, pc}
 80057e0:	2000020c 	.word	0x2000020c

080057e4 <__sflush_r>:
 80057e4:	898a      	ldrh	r2, [r1, #12]
 80057e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ea:	4605      	mov	r5, r0
 80057ec:	0710      	lsls	r0, r2, #28
 80057ee:	460c      	mov	r4, r1
 80057f0:	d458      	bmi.n	80058a4 <__sflush_r+0xc0>
 80057f2:	684b      	ldr	r3, [r1, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	dc05      	bgt.n	8005804 <__sflush_r+0x20>
 80057f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	dc02      	bgt.n	8005804 <__sflush_r+0x20>
 80057fe:	2000      	movs	r0, #0
 8005800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005804:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005806:	2e00      	cmp	r6, #0
 8005808:	d0f9      	beq.n	80057fe <__sflush_r+0x1a>
 800580a:	2300      	movs	r3, #0
 800580c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005810:	682f      	ldr	r7, [r5, #0]
 8005812:	602b      	str	r3, [r5, #0]
 8005814:	d032      	beq.n	800587c <__sflush_r+0x98>
 8005816:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	075a      	lsls	r2, r3, #29
 800581c:	d505      	bpl.n	800582a <__sflush_r+0x46>
 800581e:	6863      	ldr	r3, [r4, #4]
 8005820:	1ac0      	subs	r0, r0, r3
 8005822:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005824:	b10b      	cbz	r3, 800582a <__sflush_r+0x46>
 8005826:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005828:	1ac0      	subs	r0, r0, r3
 800582a:	2300      	movs	r3, #0
 800582c:	4602      	mov	r2, r0
 800582e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005830:	6a21      	ldr	r1, [r4, #32]
 8005832:	4628      	mov	r0, r5
 8005834:	47b0      	blx	r6
 8005836:	1c43      	adds	r3, r0, #1
 8005838:	89a3      	ldrh	r3, [r4, #12]
 800583a:	d106      	bne.n	800584a <__sflush_r+0x66>
 800583c:	6829      	ldr	r1, [r5, #0]
 800583e:	291d      	cmp	r1, #29
 8005840:	d82c      	bhi.n	800589c <__sflush_r+0xb8>
 8005842:	4a2a      	ldr	r2, [pc, #168]	; (80058ec <__sflush_r+0x108>)
 8005844:	40ca      	lsrs	r2, r1
 8005846:	07d6      	lsls	r6, r2, #31
 8005848:	d528      	bpl.n	800589c <__sflush_r+0xb8>
 800584a:	2200      	movs	r2, #0
 800584c:	6062      	str	r2, [r4, #4]
 800584e:	04d9      	lsls	r1, r3, #19
 8005850:	6922      	ldr	r2, [r4, #16]
 8005852:	6022      	str	r2, [r4, #0]
 8005854:	d504      	bpl.n	8005860 <__sflush_r+0x7c>
 8005856:	1c42      	adds	r2, r0, #1
 8005858:	d101      	bne.n	800585e <__sflush_r+0x7a>
 800585a:	682b      	ldr	r3, [r5, #0]
 800585c:	b903      	cbnz	r3, 8005860 <__sflush_r+0x7c>
 800585e:	6560      	str	r0, [r4, #84]	; 0x54
 8005860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005862:	602f      	str	r7, [r5, #0]
 8005864:	2900      	cmp	r1, #0
 8005866:	d0ca      	beq.n	80057fe <__sflush_r+0x1a>
 8005868:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800586c:	4299      	cmp	r1, r3
 800586e:	d002      	beq.n	8005876 <__sflush_r+0x92>
 8005870:	4628      	mov	r0, r5
 8005872:	f000 f8fb 	bl	8005a6c <_free_r>
 8005876:	2000      	movs	r0, #0
 8005878:	6360      	str	r0, [r4, #52]	; 0x34
 800587a:	e7c1      	b.n	8005800 <__sflush_r+0x1c>
 800587c:	6a21      	ldr	r1, [r4, #32]
 800587e:	2301      	movs	r3, #1
 8005880:	4628      	mov	r0, r5
 8005882:	47b0      	blx	r6
 8005884:	1c41      	adds	r1, r0, #1
 8005886:	d1c7      	bne.n	8005818 <__sflush_r+0x34>
 8005888:	682b      	ldr	r3, [r5, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d0c4      	beq.n	8005818 <__sflush_r+0x34>
 800588e:	2b1d      	cmp	r3, #29
 8005890:	d001      	beq.n	8005896 <__sflush_r+0xb2>
 8005892:	2b16      	cmp	r3, #22
 8005894:	d101      	bne.n	800589a <__sflush_r+0xb6>
 8005896:	602f      	str	r7, [r5, #0]
 8005898:	e7b1      	b.n	80057fe <__sflush_r+0x1a>
 800589a:	89a3      	ldrh	r3, [r4, #12]
 800589c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058a0:	81a3      	strh	r3, [r4, #12]
 80058a2:	e7ad      	b.n	8005800 <__sflush_r+0x1c>
 80058a4:	690f      	ldr	r7, [r1, #16]
 80058a6:	2f00      	cmp	r7, #0
 80058a8:	d0a9      	beq.n	80057fe <__sflush_r+0x1a>
 80058aa:	0793      	lsls	r3, r2, #30
 80058ac:	680e      	ldr	r6, [r1, #0]
 80058ae:	bf08      	it	eq
 80058b0:	694b      	ldreq	r3, [r1, #20]
 80058b2:	600f      	str	r7, [r1, #0]
 80058b4:	bf18      	it	ne
 80058b6:	2300      	movne	r3, #0
 80058b8:	eba6 0807 	sub.w	r8, r6, r7
 80058bc:	608b      	str	r3, [r1, #8]
 80058be:	f1b8 0f00 	cmp.w	r8, #0
 80058c2:	dd9c      	ble.n	80057fe <__sflush_r+0x1a>
 80058c4:	6a21      	ldr	r1, [r4, #32]
 80058c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058c8:	4643      	mov	r3, r8
 80058ca:	463a      	mov	r2, r7
 80058cc:	4628      	mov	r0, r5
 80058ce:	47b0      	blx	r6
 80058d0:	2800      	cmp	r0, #0
 80058d2:	dc06      	bgt.n	80058e2 <__sflush_r+0xfe>
 80058d4:	89a3      	ldrh	r3, [r4, #12]
 80058d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058da:	81a3      	strh	r3, [r4, #12]
 80058dc:	f04f 30ff 	mov.w	r0, #4294967295
 80058e0:	e78e      	b.n	8005800 <__sflush_r+0x1c>
 80058e2:	4407      	add	r7, r0
 80058e4:	eba8 0800 	sub.w	r8, r8, r0
 80058e8:	e7e9      	b.n	80058be <__sflush_r+0xda>
 80058ea:	bf00      	nop
 80058ec:	20400001 	.word	0x20400001

080058f0 <_fflush_r>:
 80058f0:	b538      	push	{r3, r4, r5, lr}
 80058f2:	690b      	ldr	r3, [r1, #16]
 80058f4:	4605      	mov	r5, r0
 80058f6:	460c      	mov	r4, r1
 80058f8:	b913      	cbnz	r3, 8005900 <_fflush_r+0x10>
 80058fa:	2500      	movs	r5, #0
 80058fc:	4628      	mov	r0, r5
 80058fe:	bd38      	pop	{r3, r4, r5, pc}
 8005900:	b118      	cbz	r0, 800590a <_fflush_r+0x1a>
 8005902:	6983      	ldr	r3, [r0, #24]
 8005904:	b90b      	cbnz	r3, 800590a <_fflush_r+0x1a>
 8005906:	f7ff fa4f 	bl	8004da8 <__sinit>
 800590a:	4b14      	ldr	r3, [pc, #80]	; (800595c <_fflush_r+0x6c>)
 800590c:	429c      	cmp	r4, r3
 800590e:	d11b      	bne.n	8005948 <_fflush_r+0x58>
 8005910:	686c      	ldr	r4, [r5, #4]
 8005912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0ef      	beq.n	80058fa <_fflush_r+0xa>
 800591a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800591c:	07d0      	lsls	r0, r2, #31
 800591e:	d404      	bmi.n	800592a <_fflush_r+0x3a>
 8005920:	0599      	lsls	r1, r3, #22
 8005922:	d402      	bmi.n	800592a <_fflush_r+0x3a>
 8005924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005926:	f7ff fadd 	bl	8004ee4 <__retarget_lock_acquire_recursive>
 800592a:	4628      	mov	r0, r5
 800592c:	4621      	mov	r1, r4
 800592e:	f7ff ff59 	bl	80057e4 <__sflush_r>
 8005932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005934:	07da      	lsls	r2, r3, #31
 8005936:	4605      	mov	r5, r0
 8005938:	d4e0      	bmi.n	80058fc <_fflush_r+0xc>
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	059b      	lsls	r3, r3, #22
 800593e:	d4dd      	bmi.n	80058fc <_fflush_r+0xc>
 8005940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005942:	f7ff fad0 	bl	8004ee6 <__retarget_lock_release_recursive>
 8005946:	e7d9      	b.n	80058fc <_fflush_r+0xc>
 8005948:	4b05      	ldr	r3, [pc, #20]	; (8005960 <_fflush_r+0x70>)
 800594a:	429c      	cmp	r4, r3
 800594c:	d101      	bne.n	8005952 <_fflush_r+0x62>
 800594e:	68ac      	ldr	r4, [r5, #8]
 8005950:	e7df      	b.n	8005912 <_fflush_r+0x22>
 8005952:	4b04      	ldr	r3, [pc, #16]	; (8005964 <_fflush_r+0x74>)
 8005954:	429c      	cmp	r4, r3
 8005956:	bf08      	it	eq
 8005958:	68ec      	ldreq	r4, [r5, #12]
 800595a:	e7da      	b.n	8005912 <_fflush_r+0x22>
 800595c:	08005bfc 	.word	0x08005bfc
 8005960:	08005c1c 	.word	0x08005c1c
 8005964:	08005bdc 	.word	0x08005bdc

08005968 <_lseek_r>:
 8005968:	b538      	push	{r3, r4, r5, lr}
 800596a:	4d07      	ldr	r5, [pc, #28]	; (8005988 <_lseek_r+0x20>)
 800596c:	4604      	mov	r4, r0
 800596e:	4608      	mov	r0, r1
 8005970:	4611      	mov	r1, r2
 8005972:	2200      	movs	r2, #0
 8005974:	602a      	str	r2, [r5, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	f7fb f900 	bl	8000b7c <_lseek>
 800597c:	1c43      	adds	r3, r0, #1
 800597e:	d102      	bne.n	8005986 <_lseek_r+0x1e>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	b103      	cbz	r3, 8005986 <_lseek_r+0x1e>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd38      	pop	{r3, r4, r5, pc}
 8005988:	2000020c 	.word	0x2000020c

0800598c <__swhatbuf_r>:
 800598c:	b570      	push	{r4, r5, r6, lr}
 800598e:	460e      	mov	r6, r1
 8005990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005994:	2900      	cmp	r1, #0
 8005996:	b096      	sub	sp, #88	; 0x58
 8005998:	4614      	mov	r4, r2
 800599a:	461d      	mov	r5, r3
 800599c:	da07      	bge.n	80059ae <__swhatbuf_r+0x22>
 800599e:	2300      	movs	r3, #0
 80059a0:	602b      	str	r3, [r5, #0]
 80059a2:	89b3      	ldrh	r3, [r6, #12]
 80059a4:	061a      	lsls	r2, r3, #24
 80059a6:	d410      	bmi.n	80059ca <__swhatbuf_r+0x3e>
 80059a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059ac:	e00e      	b.n	80059cc <__swhatbuf_r+0x40>
 80059ae:	466a      	mov	r2, sp
 80059b0:	f000 f8be 	bl	8005b30 <_fstat_r>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	dbf2      	blt.n	800599e <__swhatbuf_r+0x12>
 80059b8:	9a01      	ldr	r2, [sp, #4]
 80059ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80059be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80059c2:	425a      	negs	r2, r3
 80059c4:	415a      	adcs	r2, r3
 80059c6:	602a      	str	r2, [r5, #0]
 80059c8:	e7ee      	b.n	80059a8 <__swhatbuf_r+0x1c>
 80059ca:	2340      	movs	r3, #64	; 0x40
 80059cc:	2000      	movs	r0, #0
 80059ce:	6023      	str	r3, [r4, #0]
 80059d0:	b016      	add	sp, #88	; 0x58
 80059d2:	bd70      	pop	{r4, r5, r6, pc}

080059d4 <__smakebuf_r>:
 80059d4:	898b      	ldrh	r3, [r1, #12]
 80059d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059d8:	079d      	lsls	r5, r3, #30
 80059da:	4606      	mov	r6, r0
 80059dc:	460c      	mov	r4, r1
 80059de:	d507      	bpl.n	80059f0 <__smakebuf_r+0x1c>
 80059e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	6123      	str	r3, [r4, #16]
 80059e8:	2301      	movs	r3, #1
 80059ea:	6163      	str	r3, [r4, #20]
 80059ec:	b002      	add	sp, #8
 80059ee:	bd70      	pop	{r4, r5, r6, pc}
 80059f0:	ab01      	add	r3, sp, #4
 80059f2:	466a      	mov	r2, sp
 80059f4:	f7ff ffca 	bl	800598c <__swhatbuf_r>
 80059f8:	9900      	ldr	r1, [sp, #0]
 80059fa:	4605      	mov	r5, r0
 80059fc:	4630      	mov	r0, r6
 80059fe:	f7ff fa73 	bl	8004ee8 <_malloc_r>
 8005a02:	b948      	cbnz	r0, 8005a18 <__smakebuf_r+0x44>
 8005a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a08:	059a      	lsls	r2, r3, #22
 8005a0a:	d4ef      	bmi.n	80059ec <__smakebuf_r+0x18>
 8005a0c:	f023 0303 	bic.w	r3, r3, #3
 8005a10:	f043 0302 	orr.w	r3, r3, #2
 8005a14:	81a3      	strh	r3, [r4, #12]
 8005a16:	e7e3      	b.n	80059e0 <__smakebuf_r+0xc>
 8005a18:	4b0d      	ldr	r3, [pc, #52]	; (8005a50 <__smakebuf_r+0x7c>)
 8005a1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005a1c:	89a3      	ldrh	r3, [r4, #12]
 8005a1e:	6020      	str	r0, [r4, #0]
 8005a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a24:	81a3      	strh	r3, [r4, #12]
 8005a26:	9b00      	ldr	r3, [sp, #0]
 8005a28:	6163      	str	r3, [r4, #20]
 8005a2a:	9b01      	ldr	r3, [sp, #4]
 8005a2c:	6120      	str	r0, [r4, #16]
 8005a2e:	b15b      	cbz	r3, 8005a48 <__smakebuf_r+0x74>
 8005a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a34:	4630      	mov	r0, r6
 8005a36:	f000 f88d 	bl	8005b54 <_isatty_r>
 8005a3a:	b128      	cbz	r0, 8005a48 <__smakebuf_r+0x74>
 8005a3c:	89a3      	ldrh	r3, [r4, #12]
 8005a3e:	f023 0303 	bic.w	r3, r3, #3
 8005a42:	f043 0301 	orr.w	r3, r3, #1
 8005a46:	81a3      	strh	r3, [r4, #12]
 8005a48:	89a0      	ldrh	r0, [r4, #12]
 8005a4a:	4305      	orrs	r5, r0
 8005a4c:	81a5      	strh	r5, [r4, #12]
 8005a4e:	e7cd      	b.n	80059ec <__smakebuf_r+0x18>
 8005a50:	08004d41 	.word	0x08004d41

08005a54 <__malloc_lock>:
 8005a54:	4801      	ldr	r0, [pc, #4]	; (8005a5c <__malloc_lock+0x8>)
 8005a56:	f7ff ba45 	b.w	8004ee4 <__retarget_lock_acquire_recursive>
 8005a5a:	bf00      	nop
 8005a5c:	20000204 	.word	0x20000204

08005a60 <__malloc_unlock>:
 8005a60:	4801      	ldr	r0, [pc, #4]	; (8005a68 <__malloc_unlock+0x8>)
 8005a62:	f7ff ba40 	b.w	8004ee6 <__retarget_lock_release_recursive>
 8005a66:	bf00      	nop
 8005a68:	20000204 	.word	0x20000204

08005a6c <_free_r>:
 8005a6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a6e:	2900      	cmp	r1, #0
 8005a70:	d048      	beq.n	8005b04 <_free_r+0x98>
 8005a72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a76:	9001      	str	r0, [sp, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f1a1 0404 	sub.w	r4, r1, #4
 8005a7e:	bfb8      	it	lt
 8005a80:	18e4      	addlt	r4, r4, r3
 8005a82:	f7ff ffe7 	bl	8005a54 <__malloc_lock>
 8005a86:	4a20      	ldr	r2, [pc, #128]	; (8005b08 <_free_r+0x9c>)
 8005a88:	9801      	ldr	r0, [sp, #4]
 8005a8a:	6813      	ldr	r3, [r2, #0]
 8005a8c:	4615      	mov	r5, r2
 8005a8e:	b933      	cbnz	r3, 8005a9e <_free_r+0x32>
 8005a90:	6063      	str	r3, [r4, #4]
 8005a92:	6014      	str	r4, [r2, #0]
 8005a94:	b003      	add	sp, #12
 8005a96:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a9a:	f7ff bfe1 	b.w	8005a60 <__malloc_unlock>
 8005a9e:	42a3      	cmp	r3, r4
 8005aa0:	d90b      	bls.n	8005aba <_free_r+0x4e>
 8005aa2:	6821      	ldr	r1, [r4, #0]
 8005aa4:	1862      	adds	r2, r4, r1
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	bf04      	itt	eq
 8005aaa:	681a      	ldreq	r2, [r3, #0]
 8005aac:	685b      	ldreq	r3, [r3, #4]
 8005aae:	6063      	str	r3, [r4, #4]
 8005ab0:	bf04      	itt	eq
 8005ab2:	1852      	addeq	r2, r2, r1
 8005ab4:	6022      	streq	r2, [r4, #0]
 8005ab6:	602c      	str	r4, [r5, #0]
 8005ab8:	e7ec      	b.n	8005a94 <_free_r+0x28>
 8005aba:	461a      	mov	r2, r3
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	b10b      	cbz	r3, 8005ac4 <_free_r+0x58>
 8005ac0:	42a3      	cmp	r3, r4
 8005ac2:	d9fa      	bls.n	8005aba <_free_r+0x4e>
 8005ac4:	6811      	ldr	r1, [r2, #0]
 8005ac6:	1855      	adds	r5, r2, r1
 8005ac8:	42a5      	cmp	r5, r4
 8005aca:	d10b      	bne.n	8005ae4 <_free_r+0x78>
 8005acc:	6824      	ldr	r4, [r4, #0]
 8005ace:	4421      	add	r1, r4
 8005ad0:	1854      	adds	r4, r2, r1
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	6011      	str	r1, [r2, #0]
 8005ad6:	d1dd      	bne.n	8005a94 <_free_r+0x28>
 8005ad8:	681c      	ldr	r4, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	6053      	str	r3, [r2, #4]
 8005ade:	4421      	add	r1, r4
 8005ae0:	6011      	str	r1, [r2, #0]
 8005ae2:	e7d7      	b.n	8005a94 <_free_r+0x28>
 8005ae4:	d902      	bls.n	8005aec <_free_r+0x80>
 8005ae6:	230c      	movs	r3, #12
 8005ae8:	6003      	str	r3, [r0, #0]
 8005aea:	e7d3      	b.n	8005a94 <_free_r+0x28>
 8005aec:	6825      	ldr	r5, [r4, #0]
 8005aee:	1961      	adds	r1, r4, r5
 8005af0:	428b      	cmp	r3, r1
 8005af2:	bf04      	itt	eq
 8005af4:	6819      	ldreq	r1, [r3, #0]
 8005af6:	685b      	ldreq	r3, [r3, #4]
 8005af8:	6063      	str	r3, [r4, #4]
 8005afa:	bf04      	itt	eq
 8005afc:	1949      	addeq	r1, r1, r5
 8005afe:	6021      	streq	r1, [r4, #0]
 8005b00:	6054      	str	r4, [r2, #4]
 8005b02:	e7c7      	b.n	8005a94 <_free_r+0x28>
 8005b04:	b003      	add	sp, #12
 8005b06:	bd30      	pop	{r4, r5, pc}
 8005b08:	20000090 	.word	0x20000090

08005b0c <_read_r>:
 8005b0c:	b538      	push	{r3, r4, r5, lr}
 8005b0e:	4d07      	ldr	r5, [pc, #28]	; (8005b2c <_read_r+0x20>)
 8005b10:	4604      	mov	r4, r0
 8005b12:	4608      	mov	r0, r1
 8005b14:	4611      	mov	r1, r2
 8005b16:	2200      	movs	r2, #0
 8005b18:	602a      	str	r2, [r5, #0]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f7fa ffce 	bl	8000abc <_read>
 8005b20:	1c43      	adds	r3, r0, #1
 8005b22:	d102      	bne.n	8005b2a <_read_r+0x1e>
 8005b24:	682b      	ldr	r3, [r5, #0]
 8005b26:	b103      	cbz	r3, 8005b2a <_read_r+0x1e>
 8005b28:	6023      	str	r3, [r4, #0]
 8005b2a:	bd38      	pop	{r3, r4, r5, pc}
 8005b2c:	2000020c 	.word	0x2000020c

08005b30 <_fstat_r>:
 8005b30:	b538      	push	{r3, r4, r5, lr}
 8005b32:	4d07      	ldr	r5, [pc, #28]	; (8005b50 <_fstat_r+0x20>)
 8005b34:	2300      	movs	r3, #0
 8005b36:	4604      	mov	r4, r0
 8005b38:	4608      	mov	r0, r1
 8005b3a:	4611      	mov	r1, r2
 8005b3c:	602b      	str	r3, [r5, #0]
 8005b3e:	f7fb f802 	bl	8000b46 <_fstat>
 8005b42:	1c43      	adds	r3, r0, #1
 8005b44:	d102      	bne.n	8005b4c <_fstat_r+0x1c>
 8005b46:	682b      	ldr	r3, [r5, #0]
 8005b48:	b103      	cbz	r3, 8005b4c <_fstat_r+0x1c>
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	bd38      	pop	{r3, r4, r5, pc}
 8005b4e:	bf00      	nop
 8005b50:	2000020c 	.word	0x2000020c

08005b54 <_isatty_r>:
 8005b54:	b538      	push	{r3, r4, r5, lr}
 8005b56:	4d06      	ldr	r5, [pc, #24]	; (8005b70 <_isatty_r+0x1c>)
 8005b58:	2300      	movs	r3, #0
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	4608      	mov	r0, r1
 8005b5e:	602b      	str	r3, [r5, #0]
 8005b60:	f7fb f801 	bl	8000b66 <_isatty>
 8005b64:	1c43      	adds	r3, r0, #1
 8005b66:	d102      	bne.n	8005b6e <_isatty_r+0x1a>
 8005b68:	682b      	ldr	r3, [r5, #0]
 8005b6a:	b103      	cbz	r3, 8005b6e <_isatty_r+0x1a>
 8005b6c:	6023      	str	r3, [r4, #0]
 8005b6e:	bd38      	pop	{r3, r4, r5, pc}
 8005b70:	2000020c 	.word	0x2000020c

08005b74 <_init>:
 8005b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b76:	bf00      	nop
 8005b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7a:	bc08      	pop	{r3}
 8005b7c:	469e      	mov	lr, r3
 8005b7e:	4770      	bx	lr

08005b80 <_fini>:
 8005b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b82:	bf00      	nop
 8005b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b86:	bc08      	pop	{r3}
 8005b88:	469e      	mov	lr, r3
 8005b8a:	4770      	bx	lr
