
*** Running vivado
    with args -log design_1_matrix_processor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/contral_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/mem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/mux_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/matrix_processor'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 277.871 ; gain = 26.781
Command: synth_design -top design_1_matrix_processor_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.938 ; gain = 98.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_0_0' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_0_0/synth/design_1_matrix_processor_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:1]
	Parameter idle bound to: 0 - type: integer 
	Parameter fetch bound to: 1 - type: integer 
	Parameter read bound to: 2 - type: integer 
	Parameter cal bound to: 3 - type: integer 
	Parameter out bound to: 4 - type: integer 
	Parameter finish bound to: 5 - type: integer 
	Parameter add bound to: 0 - type: integer 
	Parameter sub bound to: 1 - type: integer 
	Parameter mul bound to: 2 - type: integer 
	Parameter det bound to: 3 - type: integer 
	Parameter trans bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor' (1#1) [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_0_0' (2#1) [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_0_0/synth/design_1_matrix_processor_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 451.914 ; gain = 154.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 451.914 ; gain = 154.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 451.914 ; gain = 154.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 798.883 ; gain = 1.473
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 798.883 ; gain = 501.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 798.883 ; gain = 501.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 798.883 ; gain = 501.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:168]
INFO: [Synth 8-5544] ROM "write_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 798.883 ; gain = 501.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   6 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_processor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   6 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/A_reg[7:0]' into 'inst/A_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:40]
INFO: [Synth 8-4471] merging register 'inst/C_reg[7:0]' into 'inst/C_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:42]
INFO: [Synth 8-4471] merging register 'inst/A_reg[7:0]' into 'inst/A_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:40]
INFO: [Synth 8-4471] merging register 'inst/C_reg[7:0]' into 'inst/C_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:42]
INFO: [Synth 8-4471] merging register 'inst/c_reg[7:0]' into 'inst/c_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:46]
INFO: [Synth 8-4471] merging register 'inst/c_reg[7:0]' into 'inst/c_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:46]
INFO: [Synth 8-4471] merging register 'inst/C_reg[7:0]' into 'inst/C_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:42]
INFO: [Synth 8-4471] merging register 'inst/d_reg[7:0]' into 'inst/d_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:47]
INFO: [Synth 8-4471] merging register 'inst/d_reg[7:0]' into 'inst/d_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:47]
INFO: [Synth 8-4471] merging register 'inst/B_reg[7:0]' into 'inst/B_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:41]
INFO: [Synth 8-4471] merging register 'inst/B_reg[7:0]' into 'inst/B_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:41]
INFO: [Synth 8-4471] merging register 'inst/b_reg[7:0]' into 'inst/b_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:45]
INFO: [Synth 8-4471] merging register 'inst/B_reg[7:0]' into 'inst/B_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:41]
INFO: [Synth 8-4471] merging register 'inst/a_reg[7:0]' into 'inst/a_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:44]
INFO: [Synth 8-4471] merging register 'inst/D_reg[7:0]' into 'inst/D_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:43]
INFO: [Synth 8-4471] merging register 'inst/b_reg[7:0]' into 'inst/b_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:45]
INFO: [Synth 8-4471] merging register 'inst/D_reg[7:0]' into 'inst/D_reg[7:0]' [d:/FPGA/HW5/HW5.srcs/sources_1/bd/design_1/ipshared/7353/src/matrix_processor.v:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 798.883 ; gain = 501.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 799.016 ; gain = 501.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 799.461 ; gain = 501.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    62|
|2     |LUT1   |     1|
|3     |LUT2   |   127|
|4     |LUT3   |    55|
|5     |LUT4   |   104|
|6     |LUT5   |    38|
|7     |LUT6   |   208|
|8     |FDCE   |    19|
|9     |FDRE   |   104|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   718|
|2     |  inst   |matrix_processor |   664|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 823.422 ; gain = 178.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 823.422 ; gain = 525.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 823.422 ; gain = 534.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/HW5/HW5.runs/design_1_matrix_processor_0_0_synth_1/design_1_matrix_processor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matrix_processor_0_0, cache-ID = 169c14ecdddf2eef
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/HW5/HW5.runs/design_1_matrix_processor_0_0_synth_1/design_1_matrix_processor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matrix_processor_0_0_utilization_synth.rpt -pb design_1_matrix_processor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 20:07:30 2019...
