{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591886095572 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monochr EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"monochr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591886095579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591886095620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591886095620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591886095927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591886095933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591886096700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591886096700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591886096700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591886096700 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 605 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591886096703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 607 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591886096703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 609 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591886096703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 611 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591886096703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 613 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591886096703 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591886096703 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591886096705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monochr.sdc " "Synopsys Design Constraints File file not found: 'monochr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591886097066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591886097067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591886097072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591886097073 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591886097073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""}  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 600 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591886097095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzs_test:COMP_CCD\|ccd_ready  " "Automatically promoted node pzs_test:COMP_CCD\|ccd_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:COMP_USB\|compl_buf " "Destination node usb:COMP_USB\|compl_buf" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:COMP_USB\|WR~0 " "Destination node usb:COMP_USB\|WR~0" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 256 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591886097095 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591886097095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzs_test:COMP_CCD\|clk_div  " "Automatically promoted node pzs_test:COMP_CCD\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzs_test:COMP_CCD\|clk_div~0 " "Destination node pzs_test:COMP_CCD\|clk_div~0" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591886097095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591886097095 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591886097095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591886097384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591886097384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591886097385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591886097385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591886097386 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591886097387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591886097387 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591886097387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591886097401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591886097401 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591886097401 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[0\] " "Node \"VGA_BLU\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[1\] " "Node \"VGA_BLU\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[2\] " "Node \"VGA_BLU\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[3\] " "Node \"VGA_BLU\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLU\[4\] " "Node \"VGA_BLU\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLU\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[0\] " "Node \"VGA_GRN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[1\] " "Node \"VGA_GRN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[2\] " "Node \"VGA_GRN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[3\] " "Node \"VGA_GRN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[4\] " "Node \"VGA_GRN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GRN\[5\] " "Node \"VGA_GRN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GRN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[0\] " "Node \"VGA_RED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[1\] " "Node \"VGA_RED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[2\] " "Node \"VGA_RED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[3\] " "Node \"VGA_RED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[4\] " "Node \"VGA_RED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591886097423 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591886097423 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591886097424 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591886097427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591886098197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591886098299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591886098309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591886099137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591886099137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591886099391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591886099861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591886099861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591886100563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591886100563 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591886100563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591886100576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591886100631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591886100784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591886100834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591886101010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591886101324 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591886101478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg " "Generated suppressed messages file C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591886101530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591886101864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 17:35:01 2020 " "Processing ended: Thu Jun 11 17:35:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591886101864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591886101864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591886101864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591886101864 ""}
