{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2890, "design__instance__area": 67965.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 62, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05761750042438507, "power__switching__total": 0.02131841517984867, "power__leakage__total": 1.0739913705037907e-06, "power__total": 0.07893698662519455, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5388255549810768, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5408479372999309, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5839885407217049, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2874218722157686, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583989, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.312613, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 62, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7691963950169193, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7731455694495036, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.115593760057927, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.340045556892881, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -65.93417554114215, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.340045556892881, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.323235, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.340045, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 51, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 62, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4364603524358682, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4376145403249112, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2641420490432153, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.308909795375898, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264142, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.747061, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 62, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.43404100986333266, "clock__skew__worst_setup": 0.43509266865315177, "timing__hold__ws": 0.07976375341546245, "timing__setup__ws": -2.4795046717631086, "timing__hold__tns": 0, "timing__setup__tns": -75.6294461796614, "timing__hold__wns": 0, "timing__setup__wns": -2.4795046717631086, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262861, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 188, "timing__setup_r2r__ws": -2.479505, "timing__setup_r2r_vio__count": 155, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4122, "design__instance__area__stdcell": 73374.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.464804, "design__instance__utilization__stdcell": 0.464804, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4816.27, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22939.8, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 25446.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 180, "design__instance__area__class:timing_repair_buffer": 4717.48, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73855, "design__violations": 0, "design__instance__count__class:clock_buffer": 124, "design__instance__area__class:clock_buffer": 6208.03, "design__instance__count__class:clock_inverter": 46, "design__instance__area__class:clock_inverter": 821.005, "design__instance__count__setup_buffer": 49, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 670, "design__instance__area__class:antenna_cell": 2941.57, "antenna_diodes_count": 0, "route__net": 2167, "route__net__special": 2, "route__drc_errors__iter:0": 323, "route__wirelength__iter:0": 83376, "route__drc_errors__iter:1": 43, "route__wirelength__iter:1": 82350, "route__drc_errors__iter:2": 29, "route__wirelength__iter:2": 82207, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 82188, "route__drc_errors": 0, "route__wirelength": 82188, "route__vias": 14247, "route__vias__singlecut": 14247, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 659.16, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 62, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5352467509599821, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5374744135218951, "timing__hold__ws__corner:min_tt_025C_5v00": 0.581973374852715, "timing__setup__ws__corner:min_tt_025C_5v00": 2.337891280074971, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.581973, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.371926, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 62, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7633131009984347, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7673421004687473, "timing__hold__ws__corner:min_ss_125C_4v50": 0.14565304929978787, "timing__setup__ws__corner:min_ss_125C_4v50": -2.228791436716342, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -58.240471871444164, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.228791436716342, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.319731, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.223659, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 50, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 62, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43404100986333266, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43509266865315177, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26286062959195194, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.342748505945078, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262861, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.78491, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 62, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5432021652902306, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5455703820910363, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5865489371335084, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2269591245846794, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586549, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.241302, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 81, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 62, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.776589037280069, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7808727219194336, "timing__hold__ws__corner:max_ss_125C_4v50": 0.07976375341546245, "timing__setup__ws__corner:max_ss_125C_4v50": -2.4795046717631086, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -75.6294461796614, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.4795046717631086, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.327686, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.479505, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 81, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 62, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43937080217723623, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44078794639709856, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2657877326791603, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.268233887138499, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265788, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.701515, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 81, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 81, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99833, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00167311, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00136027, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000400063, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00136027, "design_powergrid__voltage__worst": 0.00136027, "design_powergrid__voltage__worst__net:VDD": 4.99833, "design_powergrid__drop__worst": 0.00167311, "design_powergrid__drop__worst__net:VDD": 0.00167311, "design_powergrid__voltage__worst__net:VSS": 0.00136027, "design_powergrid__drop__worst__net:VSS": 0.00136027, "ir__voltage__worst": 5, "ir__drop__avg": 0.000407, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}