MC_SEQ_MISC0_GDDR5_SHIFT	,	V_42
GRBM_STATUS_SE1	,	V_85
GRBM_STATUS_SE0	,	V_84
radeon_atom_get_clock_dividers	,	F_200
DMA_RB_CNTL	,	V_438
MCB_BUSY	,	V_426
SOFT_RESET_DB	,	V_442
SOFT_RESET_DC	,	V_451
DMA_PACKET	,	F_146
cayman_fence_ring_emit	,	F_73
ring_obj	,	V_461
radeon_fence	,	V_288
ENABLE_L2_FRAGMENT_PROCESSING	,	V_242
size	,	V_77
r600_vram_scratch_init	,	F_138
pr_err	,	F_19
PA_SC_LINE_STIPPLE_STATE	,	V_214
"cayman startup failed on resume\n"	,	L_49
r600_ih_ring_init	,	F_175
CB_PERF_CTR2_SEL_0	,	V_219
CB_PERF_CTR2_SEL_1	,	V_220
sumo_rlc_fini	,	F_179
MC_SEQ_SUP_CNTL	,	V_43
DMA1_BUSY	,	V_415
sx_max_export_size	,	V_119
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_348
ASIC_IS_AVIVO	,	F_165
RADEON_WB_SCRATCH_OFFSET	,	V_382
"disabling GPU acceleration\n"	,	L_54
RREG32	,	F_4
"CB"	,	L_56
CG_CGTT_LOCAL_1	,	V_229
CG_CGTT_LOCAL_0	,	V_228
num_tile_pipes	,	V_142
cayman_io_mc_regs	,	V_38
PACKET3_MODE_CONTROL	,	V_308
ucode_size	,	V_26
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_239
PAGE_TABLE_DEPTH	,	F_64
CP_INT_CNTL	,	V_287
CP_RB0_CNTL	,	V_353
"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n"	,	L_75
real_vram_size	,	V_389
i	,	V_25
irq	,	V_476
j	,	V_105
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_61
CP_RB0_RPTR_ADDR_HI	,	V_361
r	,	V_5
CP_RB2_RPTR_ADDR_HI	,	V_363
scrapper_golden_registers	,	V_19
"TURKS"	,	L_4
v	,	V_9
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_27
CHIP_BARTS	,	V_30
max_simds_per_se	,	V_111
cgts_tcc_disable	,	V_98
SOFT_RESET_IA	,	V_447
EVENT_TYPE	,	F_76
GRBM_SOFT_RESET	,	V_370
ni_mc_load_microcode	,	F_10
max_texture_channel_caches	,	V_113
SCRATCH_UMSK	,	V_325
TN_SMC_IND_DATA_0	,	V_8
DMA0_REGISTER_OFFSET	,	V_89
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_272
"DMA"	,	L_72
"ni_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_10
CP_BUSY	,	V_406
reg	,	V_3
ASIC_IS_DCE6	,	F_29
MC_VM_MX_L1_TLB_CNTL	,	V_234
CAYMAN_PM4_UCODE_SIZE	,	V_70
SQ_PSTMP_RING_BASE	,	V_195
vce_v1_0_resume	,	F_132
CAYMAN_RING_TYPE_CP2_INDEX	,	V_351
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_281
reg_list_size	,	V_471
spin_unlock_irqrestore	,	F_5
PA_SC_FIFO_SIZE	,	V_199
NUM_GPUS_SHIFT	,	V_150
MC_SEQ_IO_DEBUG_INDEX	,	V_47
SOFT_RESET_IH	,	V_454
CP_PFP_HALT	,	V_324
EVERGREEN_PFP_UCODE_SIZE	,	V_63
cayman_uvd_start	,	F_121
VM_CONTEXT1_CNTL2	,	V_268
IH_BUSY	,	V_419
is_atom_bios	,	V_487
"Wait for MC idle timedout !\n"	,	L_28
"CB_FMASK"	,	L_57
R600_RING_TYPE_UVD_INDEX	,	V_460
atom_asic_init	,	F_152
CP_RB2_BASE	,	V_367
RADEON_RESET_VMC	,	V_425
hard	,	V_458
TN_RING_TYPE_VCE2_INDEX	,	V_465
radeon_ttm_set_active_vram_size	,	F_85
gtt_end	,	V_254
cayman_vm_init	,	F_192
DMA_TILING_CONFIG	,	V_171
CP_RB1_RPTR	,	V_333
MC_ARB_RAMCFG	,	V_133
disabled_rb_mask	,	V_104
cayman_pcie_gart_tlb_flush	,	F_56
CHIP_CAICOS	,	V_36
PACKET3_TC_ACTION_ENA	,	V_295
"HDP"	,	L_73
atom_context	,	V_483
VGT_CACHE_INVALIDATION	,	V_210
DRM_DEBUG	,	F_14
RADEON_RESET_IH	,	V_420
family	,	V_10
"Loading %s Microcode\n"	,	L_8
cp_rb_rptr_addr	,	V_356
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_257
VM_L2_CNTL	,	V_240
SOFT_RESET_MC	,	V_456
num_gpus	,	V_138
pfp_fw	,	V_74
RLC_BUSY	,	V_417
MULTI_GPU_TILE_SIZE_SHIFT	,	V_152
RLC_GFX_INDEX	,	V_161
CP_MEQ_THRESHOLDS	,	V_183
tmp	,	V_103
DMIF_ADDR_CONFIG	,	V_168
evergreen_mc_save	,	V_434
ENABLE_L1_FRAGMENT_PROCESSING	,	V_236
block	,	V_504
CP_ME_CNTL	,	V_317
"RLC"	,	L_71
ddev	,	V_489
radeon_gart_table_vram_unpin	,	F_67
cayman_dma_resume	,	F_147
MC_SEQ_SUP_PGM	,	V_50
PACKET3_SET_CONFIG_REG_START	,	V_313
IA_BUSY	,	V_401
dvst_golden_registers2	,	V_18
UVD_UDEC_DB_ADDR_CONFIG	,	V_173
radeon_uvd_fini	,	F_184
ridx	,	V_350
radeon_audio_init	,	F_150
tn_set_vce_clocks	,	F_199
DRM_INFO	,	F_17
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_475
CP_RB1_BASE	,	V_366
save	,	V_435
GB_BACKEND_MAP	,	V_176
cayman_vce_resume	,	F_133
post_div	,	V_518
CP_RB0_RPTR	,	V_331
CP_PFP_UCODE_DATA	,	V_339
dpm_enabled	,	V_467
ROW_SIZE_SHIFT	,	V_154
multi_gpu_tile_size	,	V_139
PF_RQ_PENDING	,	V_405
RADEON_RESET_GRBM	,	V_410
ENABLE_L1_TLB	,	V_235
saved_table_addr	,	V_266
err	,	V_62
caicos_io_mc_regs	,	V_37
rlc	,	V_468
SOFT_RESET_PA	,	V_372
RADEON_RESET_DMA1	,	V_413
CB_PERF_CTR1_SEL_0	,	V_217
CB_PERF_CTR1_SEL_1	,	V_218
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_20
"failed initializing CP fences (%d).\n"	,	L_44
DMA_STATUS_REG	,	V_88
MEM_FALL_OUT_CMD	,	V_53
radeon_audio_fini	,	F_156
cayman_fini	,	F_182
FUS_MC_VM_FB_OFFSET	,	V_492
max_pfn	,	V_265
RADEON_RESET_CP	,	V_408
cp_int_cntl	,	V_285
radeon_fence_driver_start_ring	,	F_123
cayman_vce_init	,	F_128
SOFT_RESET_SPI	,	V_375
"failed initializing DMA fences (%d).\n"	,	L_45
shader_engine_tile_size	,	V_137
VGT_OFFCHIP_LDS_BASE	,	V_189
WREG32_P	,	F_101
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_144
cayman_cp_int_cntl_setup	,	F_71
GRBM_EE_BUSY	,	V_409
cayman_vm_fini	,	F_193
smx_dc_ctl0	,	V_100
"BARTS"	,	L_2
SC_PRIM_FIFO_SIZE	,	F_38
BUF_SWAP_32BIT	,	V_386
SOFT_RESET_SH	,	V_373
accel_working	,	V_486
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_93
SOFT_RESET_SC	,	V_444
"SRBM_SOFT_RESET=0x%08X\n"	,	L_30
running	,	V_22
cayman_pcie_gart_disable	,	F_66
SOFT_RESET_DMA1	,	V_450
"  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_25
max_threads	,	V_115
evergreen_gpu_pci_config_reset	,	F_113
visible_vram_size	,	V_322
"radeon/%s_pfp.bin"	,	L_9
mem_row_size_in_kb	,	V_136
pfp_req_size	,	V_56
cayman_gfx_get_wptr	,	F_87
mc_shared_chmap	,	V_96
"CP"	,	L_67
EVERGREEN_RLC_UCODE_SIZE	,	V_65
"VGT"	,	L_69
IA_BUSY_NO_DMA	,	V_402
radeon_ib	,	V_302
SOFT_RESET_TA	,	V_446
CP_PERFMON_CNTL	,	V_201
DMA_RB_ENABLE	,	V_439
smc_fw	,	V_81
SOFT_RESET_TC	,	V_445
sc_earlyz_tile_fifo_size	,	V_126
sumo_rlc_init	,	F_140
r600_irq_fini	,	F_178
RADEON_RESET_GFX	,	V_403
SOFT_RESET_SX	,	V_376
CS1_PRIO	,	F_47
CP_RB1_RPTR_ADDR_HI	,	V_362
SOFT_RESET_GRBM	,	V_448
radeon_uvd_suspend	,	F_160
"unknown"	,	L_74
"radeon: cp failed to lock ring (%d).\n"	,	L_21
cp_rb_rptr	,	V_368
SQ_VSTMP_RING_BASE	,	V_194
MC_SEQ_MISC0_GDDR5_MASK	,	V_41
ring	,	V_284
radeon_vce_fini	,	F_185
"TC_TFETCH"	,	L_64
CGTS_SM_CTRL_REG	,	V_181
POSITION_BUFFER_SIZE	,	F_36
GDS_BUSY	,	V_399
SQ_LSTMP_RING_BASE	,	V_190
r600_set_bios_scratch_engine_hung	,	F_114
PACKET0	,	F_126
PACKET3	,	F_75
"CAYMAN"	,	L_6
radeon_ring_lockup_update	,	F_116
CB_PERF_CTR3_SEL_0	,	V_221
CB_PERF_CTR3_SEL_1	,	V_222
vmid	,	V_498
cayman_cp_resume	,	F_98
RADEON_GPU_PAGE_SIZE	,	V_385
EXPORT_SRC_C	,	V_206
RADEON_WB_CP_RPTR_OFFSET	,	V_387
CAYMAN_MAX_BACKENDS	,	V_175
cayman_golden_registers	,	V_12
mc_fw	,	V_28
SC_HIZ_TILE_FIFO_SIZE	,	F_39
DB_BUSY	,	V_397
CG_ECLK_STATUS	,	V_514
max_backends_per_se	,	V_112
VM_CONTEXT0_CNTL	,	V_261
radeon_wb_disable	,	F_162
NOOFCOLS_MASK	,	V_134
mc_id	,	V_495
"failed UVD (%d) init.\n"	,	L_31
sx_max_export_pos_size	,	V_120
BUG	,	F_16
RREG32_SMC	,	F_23
radeon_surface_init	,	F_169
be32_to_cpup	,	F_11
NUM_SHADER_ENGINES_SHIFT	,	V_147
NUMBER_OF_SETS	,	F_33
uvd_v1_0_init	,	F_127
"radeon: MC ucode required for NI+.\n"	,	L_55
sq_num_cf_insts	,	V_123
NUM_PIPES_SHIFT	,	V_141
cayman_init	,	F_163
NOOFCOLS_SHIFT	,	V_135
fw_data	,	V_20
"failed initializing UVD fences (%d).\n"	,	L_33
r600_pcie_gart_init	,	F_176
ecclk	,	V_510
SMX_DC_CTL0	,	V_186
radeon_bo_init	,	F_173
RADEON_CP_PACKET2	,	V_478
SOFT_RESET_VMC	,	V_455
mdelay	,	F_99
CP_RB1_WPTR	,	V_336
RREG32_CG	,	F_54
ni_init_golden_registers	,	F_7
blackout	,	V_23
radeon_ring	,	V_290
uvd_v2_2_resume	,	F_122
r600_irq_init	,	F_143
rlc_chip_name	,	V_55
INVALIDATE_L2_CACHE	,	V_247
ETIMEDOUT	,	V_516
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_481
CACHE_FLUSH_AND_INV_EVENT_TS	,	V_300
GB_ADDR_CONFIG	,	V_167
VM_L2_STATUS	,	V_432
cayman_ring_ib_execute	,	F_82
TURKS_SMC_UCODE_SIZE	,	V_67
NUM_PIPES_MASK	,	V_140
ES_AND_GS_AUTO	,	V_212
UVD_UDEC_DBW_ADDR_CONFIG	,	V_174
radeon_vce_init	,	F_129
WREG32	,	F_3
TA_CNTL_AUX	,	V_196
gpu_addr	,	V_292
VM_L2_CNTL2	,	V_245
"BTC"	,	L_3
VM_L2_CNTL3	,	V_248
cayman_default_state	,	V_347
VGT_NUM_INSTANCES	,	V_200
me_req_size	,	V_57
evergreen_is_display_hung	,	F_104
"write"	,	L_76
RADEON_IS_IGP	,	V_80
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_280
TN_RING_TYPE_VCE1_INDEX	,	V_464
HDP_FLUSH_INVALIDATE_CACHE	,	V_224
UVD_STATUS	,	V_91
__BIG_ENDIAN	,	F_83
FORCE_EOV_MAX_CLK_CNT	,	F_49
me_fw	,	V_78
GRBM_STATUS	,	V_83
evergreen_pcie_gen2_enable	,	F_136
radeon_pm_suspend	,	F_155
dummy_page	,	V_258
CACHE_FIFO_SIZE	,	F_41
uint64_t	,	T_6
CRC_SIMD_ID_WADDR_DISABLE	,	V_188
CGTS_USER_SYS_TCC_DISABLE	,	V_179
cayman_cp_enable	,	F_84
"  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_24
"GPU not posted. posting now...\n"	,	L_52
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_271
atom_clock_dividers	,	V_511
CHIP_CAYMAN	,	V_11
CLIP_VTX_REORDER_ENA	,	V_227
FETCH_FIFO_HIWATER	,	F_42
PACKET3_PREAMBLE_CNTL	,	V_345
CP_COHERENCY_BUSY	,	V_407
"Failed to load MC firmware!\n"	,	L_42
tn_smc_rreg	,	F_1
mc_arb_ramcfg	,	V_97
wptr	,	V_311
BTC_MC_UCODE_SIZE	,	V_32
MCC_BUSY	,	V_428
reg_list	,	V_469
VGT_GS_VERTEX_REUSE	,	V_213
DMIF_ADDR_CALC	,	V_169
RADEON_RESET_DISPLAY	,	V_431
has_uvd	,	V_459
CAICOS_SMC_UCODE_SIZE	,	V_68
SOFT_RESET_GDS	,	V_443
PAGE_TABLE_BLOCK_SIZE	,	F_65
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_230
PROTECTIONS_SHIFT	,	V_503
rptr_offs	,	V_329
flags	,	V_4
TN_SMC_IND_INDEX_0	,	V_7
"vm manager initialization failed (%d).\n"	,	L_48
enabled	,	V_328
CAYMAN_GB_ADDR_CONFIG_GOLDEN	,	V_127
TA_BUSY	,	V_395
pm_method	,	V_484
cayman_pcie_gart_fini	,	F_68
NUM_CLIP_SEQ	,	F_53
cayman_get_allowed_info_register	,	F_21
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_249
DATA_SEL	,	F_80
"\n"	,	L_1
SH_BUSY	,	V_393
radeon_vm_block_size	,	V_270
EVENT_INDEX	,	F_77
CP_SEM_WAIT_TIMER	,	V_377
next_rptr	,	V_310
GRBM_GFX_INDEX	,	V_159
"ARUBA"	,	L_7
DMA_IDLE	,	V_411
cayman_dma_stop	,	F_158
r600_ring_init	,	F_120
CP_RB1_CNTL	,	V_354
uvd_v1_0_fini	,	F_159
MEMORY_CLIENT_RW_MASK	,	V_505
pd_addr	,	V_506
SE_BROADCAST_WRITES	,	V_166
ARUBA_GB_ADDR_CONFIG_GOLDEN	,	V_128
mem_max_burst_length_bytes	,	V_145
nvm	,	V_491
SRBM_INT_CNTL	,	V_130
SPI_CONFIG_CNTL_1	,	V_187
radeon_ring_write	,	F_74
PA_BUSY	,	V_391
UVD_NO_OP	,	V_462
max_tile_pipes	,	V_110
CP_RB0_BASE	,	V_365
radeon_get_clock_info	,	F_170
gb_addr_config	,	V_95
TN_CURRENT_GNB_TEMP	,	V_93
cp_rb_base	,	V_364
MULTI_GPU_TILE_SIZE_MASK	,	V_151
cgts_sm_ctrl_reg	,	V_101
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_63
cayman_vm_decode_fault	,	F_194
WAIT_REG_MEM_ENGINE	,	F_198
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_273
rlc_fw	,	V_79
radeon_bo_fini	,	F_189
radeon_vm_manager_init	,	F_149
"failed UVD resume (%d).\n"	,	L_32
rlc_req_size	,	V_58
r600_vram_scratch_fini	,	F_186
addr	,	V_259
SOFT_RESET_VGT	,	V_374
SX_DEBUG_1	,	V_184
temp	,	V_92
CB_BUSY	,	V_398
SOFT_RESET_CP	,	V_371
SQ_GPR_RESOURCE_MGMT_1	,	V_203
radeon_scratch_free	,	F_97
cayman_gfx_get_rptr	,	F_86
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_255
NUM_GPUS_MASK	,	V_149
SOFT_RESET_CB	,	V_441
RADEON_RESET_RLC	,	V_418
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_244
r6xx_remap_render_backend	,	F_30
cayman_resume	,	F_151
radeon_card_posted	,	F_167
RLC_RQ_PENDING	,	V_416
upper_32_bits	,	F_79
INVALIDATE_ALL_L1_TLBS	,	V_246
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_267
cayman_gfx_set_wptr	,	F_88
ROW_SIZE_MASK	,	V_153
"DB"	,	L_60
simd_disable_bitmap	,	V_163
dev	,	V_75
radeon_gart_table_vram_free	,	F_69
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_250
ARRAY_SIZE	,	F_9
vce_v1_0_init	,	F_134
ECLK_STATUS	,	V_515
"IB initialization failed (%d).\n"	,	L_47
CAYMAN_RLC_UCODE_SIZE	,	V_71
CAYMAN_SMC_UCODE_SIZE	,	V_72
fence_drv	,	V_291
BANK_SELECT	,	F_62
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_26
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_263
rptr_save_reg	,	V_309
CGTS_SYS_TCC_DISABLE	,	V_178
SQ_GSTMP_RING_BASE	,	V_193
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_207
EFFECTIVE_L2_QUEUE_SIZE	,	F_60
SRBM_SOFT_RESET	,	V_457
PM_METHOD_DPM	,	V_485
cayman_cs_data	,	V_473
bios	,	V_488
INT_SEL	,	F_81
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_278
PACKET3_SH_ACTION_ENA	,	V_296
DMA_BUSY	,	V_414
CG_ECLK_CNTL	,	V_517
FORCE_EOV_MAX_REZ_CNT	,	F_50
"GPU softreset: 0x%08X\n"	,	L_23
"radeon/%s_mc.bin"	,	L_14
CACHE_INVALIDATION	,	F_51
"CAICOS"	,	L_5
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_237
seq	,	V_301
order_base_2	,	F_100
CAYMAN_MC_UCODE_SIZE	,	V_39
active_simds	,	V_165
ENABLE_NEW_SMX_ADDRESS	,	V_185
VC_AND_TC	,	V_211
config	,	V_106
"failed initializing UVD (%d).\n"	,	L_35
radeon_vm_manager_fini	,	F_157
MEQ2_START	,	F_32
"Card not posted and no BIOS - ignoring\n"	,	L_51
RADEON_RESET_SEM	,	V_422
CP_RB2_WPTR	,	V_337
radeon_gart_table_vram_pin	,	F_59
cayman_startup	,	F_135
CHIP_ARUBA	,	V_14
radeon_gart_fini	,	F_70
ECLK_DIVIDER_MASK	,	V_520
gart	,	V_232
max_pipes_per_simd	,	V_109
DRM_ERROR	,	F_92
cs_data	,	V_472
radeon_pm_resume	,	F_153
CGTS_TCC_DISABLE	,	V_177
SQ_MS_FIFO_SIZES	,	V_202
cayman_pcie_gart_enable	,	F_57
HDP_ADDR_CONFIG	,	V_170
cayman_asic_reset	,	F_112
"failed VCE resume (%d).\n"	,	L_37
smc_idx_lock	,	V_6
WREG32_CG	,	F_55
SC_BUSY	,	V_392
SRBM_INT_ACK	,	V_131
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_274
asic	,	V_318
radeon_program_register_sequence	,	F_8
radeon_gem_fini	,	F_187
AUTO_INVLD_EN	,	F_52
DONE_FIFO_HIWATER	,	F_43
sx_debug_1	,	V_99
SQ_CONFIG	,	V_204
sx_num_of_sets	,	V_118
cayman_golden_registers2	,	V_13
cayman_cp_load_microcode	,	F_89
mc_req_size	,	V_59
NOOFBANK_MASK	,	V_156
"Expecting atombios for cayman GPU\n"	,	L_50
fw_name	,	V_61
rptr	,	V_326
radeon_ring_test_lockup	,	F_117
MC_SEQ_IO_DEBUG_DATA	,	V_48
CB_PERF_CTR0_SEL_1	,	V_216
cp_rb_cntl	,	V_352
CB_PERF_CTR0_SEL_0	,	V_215
vm_id	,	V_304
max_hw_contexts	,	V_122
cayman_gpu_init	,	F_24
ib	,	V_303
id	,	V_307
"SH"	,	L_68
cp_coher_cntl	,	V_293
CP_RB2_RPTR_ADDR	,	V_359
ENABLE_L2_CACHE	,	V_241
RADEON_RING_TYPE_GFX_INDEX	,	V_321
ih	,	V_490
tn_get_temp	,	F_22
radeon_ib_pool_fini	,	F_181
CGTS_USER_TCC_DISABLE	,	V_180
PACKET3_EVENT_WRITE_EOP	,	V_299
CP_ME_HALT	,	V_323
PROTECTIONS_MASK	,	V_502
hdp_host_path_cntl	,	V_102
tn_smc_wreg	,	F_6
SRBM_GFX_CNTL	,	V_286
radeon_ring_test	,	F_102
status	,	V_494
turks_io_mc_regs	,	V_35
max_gs_threads	,	V_116
ring_size	,	V_384
max_stack_entries	,	V_117
RUN_MASK	,	V_44
SQ_ESTMP_RING_BASE	,	V_192
evergreen_irq_suspend	,	F_161
ALIGN	,	F_15
PA_SC_FORCE_EOV_MAX_CNTS	,	V_209
barts_io_mc_regs	,	V_31
evergreen_fix_pci_max_read_req_size	,	F_26
copy_ring_index	,	V_320
"failed initializing VCE2 fences (%d).\n"	,	L_39
evergreen_print_gpu_status_regs	,	F_107
radeon_fence_driver_init	,	F_171
SOFT_RESET_RLC	,	V_452
cayman_uvd_resume	,	F_124
DYN_GPR_ENABLE	,	V_208
length_dw	,	V_315
cayman_gpu_soft_reset	,	F_105
"MC busy: 0x%08X, clearing.\n"	,	L_22
GRBM_CNTL	,	V_129
CP_ME_RAM_DATA	,	V_341
"ni_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_13
regs_size	,	V_27
WAIT_REG_MEM_FUNCTION	,	F_197
evergreen_mc_init	,	F_172
CP_RB2_CNTL	,	V_355
"CB_CMASK"	,	L_58
CC_RB_BACKEND_DISABLE	,	V_162
size_t	,	T_3
io_mc_regs	,	V_24
pdev	,	V_15
u32	,	T_1
SQ_HSTMP_RING_BASE	,	V_191
mc	,	V_251
MC_SEQ_MISC0	,	V_40
"failed initializing VCE1 ring (%d).\n"	,	L_40
CP_PFP_UCODE_ADDR	,	V_338
cayman_uvd_init	,	F_118
cayman_cp_fini	,	F_95
spin_lock_irqsave	,	F_2
SC_EARLYZ_TILE_FIFO_SIZE	,	F_40
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_276
SX_BUSY	,	V_394
has_vce	,	V_463
gtt_start	,	V_252
"TC_VFETCH"	,	L_65
MC_SEQ_MISC0_GDDR5_VALUE	,	V_45
DMA1_REGISTER_OFFSET	,	V_90
dividers	,	V_512
VC_ENABLE	,	V_205
SMX_BUFFER_SIZE	,	F_37
request_firmware	,	F_18
radeon_fence_driver_fini	,	F_188
evergreen_program_aspm	,	F_137
HDP_HOST_PATH_CNTL	,	V_225
cayman	,	V_107
"DB_HTILE"	,	L_61
"radeon/%s_rlc.bin"	,	L_12
CHIP_TURKS	,	V_34
PACKET3_ME_INITIALIZE	,	V_343
GRBM_READ_TIMEOUT	,	F_25
ARUBA_RLC_UCODE_SIZE	,	V_73
dev_warn	,	F_110
R600_RING_TYPE_DMA_INDEX	,	V_474
FAULT_VMID_SHIFT	,	V_500
OVERRIDE	,	V_182
u64	,	T_4
VM_INVALIDATE_REQUEST	,	V_231
radeon_ib_pool_init	,	F_148
CP_ME_RAM_WADDR	,	V_340
fence	,	V_289
pm	,	V_466
ECLK_DIR_CNTL_EN	,	V_519
cayman_vce_start	,	F_130
ALU_UPDATE_FIFO_HIWATER	,	F_44
PIPE_INTERLEAVE_SIZE_MASK	,	V_143
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_279
"read"	,	L_77
radeon_ring_fini	,	F_96
dvst_golden_registers	,	V_17
SX_EXPORT_BUFFER_SIZES	,	V_198
srbm_soft_reset	,	V_437
sc_prim_fifo_size	,	V_124
num_shader_engines	,	V_148
cayman_cp_start	,	F_90
L2_BUSY	,	V_433
MEMORY_CLIENT_ID_MASK	,	V_496
GFX_PRIO	,	F_46
device	,	V_16
"radeon/%s_me.bin"	,	L_11
CP_DEBUG	,	V_380
mem_type	,	V_21
CS2_PRIO	,	F_48
PACKET3_INDIRECT_BUFFER	,	V_314
__be32	,	T_2
"Failed to init rlc BOs!\n"	,	L_43
SOFT_RESET_SEM	,	V_453
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_275
rdev	,	V_2
FAULT_VMID_MASK	,	V_499
smc_req_size	,	V_60
radeon_atombios_fini	,	F_190
radeon_uvd_init	,	F_119
hweight32	,	F_28
uint32_t	,	T_5
protections	,	V_501
PACKET3_WAIT_REG_MEM	,	V_507
radeon_vce_resume	,	F_131
chip_name	,	V_54
MCD_BUSY	,	V_429
PACKET3_SET_CONFIG_REG	,	V_312
NUM_SHADER_ENGINES_MASK	,	V_146
NOOFBANK_SHIFT	,	V_157
radeon_ring_lock	,	F_91
evergreen_irq_set	,	F_145
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_226
MEMORY_CLIENT_ID_SHIFT	,	V_497
sx_max_export_smx_size	,	V_121
CP_RB2_RPTR	,	V_334
MC_SHARED_CHMAP	,	V_132
evergreen_mc_stop	,	F_108
R600_WB_DMA_RPTR_OFFSET	,	V_479
grbm_soft_reset	,	V_436
radeon_ring_init	,	F_125
vram_base_offset	,	V_493
max_gprs	,	V_114
radeon_pm_fini	,	F_183
COMPUTE_ENGINE_PLL_PARAM	,	V_513
"DB_STEN"	,	L_63
mode_info	,	V_482
vm	,	V_305
ids	,	V_306
cayman_dma_fini	,	F_177
idx	,	V_330
CAYMAN_RING_TYPE_CP1_INDEX	,	V_332
radeon_wb_fini	,	F_180
installed	,	V_477
MC_SHARED_BLACKOUT_CNTL	,	V_46
ENABLE_CONTEXT	,	V_262
VGT_BUSY	,	V_396
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_243
"failed VCE (%d) init.\n"	,	L_36
printk	,	F_195
"radeon/%s_smc.bin"	,	L_16
radeon_irq_kms_init	,	F_142
wb	,	V_327
dev_err	,	F_58
SE_INDEX	,	F_27
cayman_vm_flush	,	F_196
"ni_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
tile_config	,	V_155
ni_init_microcode	,	F_13
PACKET3_PFP_SYNC_ME	,	V_508
VTX_DONE_DELAY	,	F_34
"smc: error loading firmware \"%s\"\n"	,	L_17
CC_GC_SHADER_PIPE_CONFIG	,	V_164
"radeon: IH init failed (%d).\n"	,	L_46
release_firmware	,	F_20
VM_CONTEXT0_CNTL2	,	V_260
"SX"	,	L_62
NUM_CLAUSE_TEMP_GPRS	,	F_45
SOFT_RESET_DMA	,	V_449
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_378
CP_RB1_RPTR_ADDR	,	V_358
CP_RB_WPTR_DELAY	,	V_379
"CB_IMMED"	,	L_59
cayman_default_size	,	V_344
INSTANCE_BROADCAST_WRITES	,	V_160
HDP_MISC_CNTL	,	V_223
r600_scratch_init	,	F_168
dev_info	,	F_106
PACKET3_CLEAR_STATE	,	V_349
radeon_wb_init	,	F_141
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_253
SPI_BUSY	,	V_400
actual_temp	,	V_94
enable	,	V_316
evclk	,	V_509
PACKET3_FULL_CACHE_ENA	,	V_294
PACKET3_SURFACE_SYNC	,	V_297
val	,	V_82
"No VRAM object for PCIE GART.\n"	,	L_19
MC_IO_PAD_CNTL_D0	,	V_52
GRBM_RQ_PENDING	,	V_423
radeon_ring_unlock_commit	,	F_94
RB_RPTR_WR_ENA	,	V_388
SRBM_STATUS	,	V_86
radeon_irq_kms_fini	,	F_144
usec_timeout	,	V_51
kfree	,	F_191
CF_RQ_PENDING	,	V_404
COLOR_BUFFER_SIZE	,	F_35
CP_RB0_RPTR_ADDR	,	V_357
out	,	V_76
ENABLE_ADVANCED_DRIVER_MODEL	,	V_238
gtt_size	,	V_282
evergreen_mc_wait_for_idle	,	F_109
copy	,	V_319
radeon_pm_init	,	F_174
RINGID	,	F_72
MCB_NON_DISPLAY_BUSY	,	V_427
max_shader_engines	,	V_108
evergreen_mc_resume	,	F_111
rb_disable_bitmap	,	V_158
RADEON_RESET_DMA	,	V_412
EINVAL	,	V_29
robj	,	V_233
RADEON_RESET_MC	,	V_430
vm_manager	,	V_264
CP_RB0_WPTR	,	V_335
MEQ1_START	,	F_31
udelay	,	F_12
VMC_BUSY	,	V_424
DISABLE_CUBE_ANISO	,	V_197
SCRATCH_ADDR	,	V_381
data	,	V_49
RADEON_RESET_COMPUTE	,	V_440
EVERGREEN_PM4_UCODE_SIZE	,	V_64
BARTS_SMC_UCODE_SIZE	,	V_66
table_addr	,	V_256
"failed initializing VCE1 fences (%d).\n"	,	L_38
SRBM_STATUS2	,	V_87
evergreen_mc_program	,	F_139
lower_32_bits	,	F_78
"IH"	,	L_70
CAYMAN_PFP_UCODE_SIZE	,	V_69
"VC"	,	L_66
"failed initializing VCE (%d).\n"	,	L_41
CP_ME_RAM_RADDR	,	V_342
cayman_gfx_is_lockup	,	F_115
SEM_BUSY	,	V_421
DMA_PACKET_NOP	,	V_480
cayman_suspend	,	F_154
VM_CONTEXT1_CNTL	,	V_269
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_346
"GRBM_SOFT_RESET=0x%08X\n"	,	L_29
sc_hiz_tile_fifo_size	,	V_125
cp_rb_rptr_addr_hi	,	V_360
"Failed to load firmware!\n"	,	L_53
cayman_gpu_check_soft_reset	,	F_103
reset_mask	,	V_390
radeon_get_bios	,	F_164
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_277
ready	,	V_283
radeon_atombios_init	,	F_166
"ni_cp: Failed to load firmware \"%s\"\n"	,	L_18
UVD_UDEC_ADDR_CONFIG	,	V_172
BTC_IO_MC_REGS_SIZE	,	V_33
cp_rb_wptr	,	V_369
tn_rlc_save_restore_register_list	,	V_470
"failed initializing UVD ring (%d).\n"	,	L_34
PACKET3_ENGINE_ME	,	V_298
rb_cntl	,	V_383
