BRAM_4bit_512x240.v,verilog,xil_defaultlib,../../../../Vivado_VGA_Controller.srcs/sources_1/ip/BRAM_4bit_512x240/sim/BRAM_4bit_512x240.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
