/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 304 160)
	(text "next_pc_decision_module" (rect 5 0 107 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "prev_pc[31..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "prev_pc[31..0]" (rect 21 27 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "pc_add_build_target[31..0]" (rect 0 0 103 12)(font "Arial" ))
		(text "pc_add_build_target[31..0]" (rect 21 43 124 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "branch_result" (rect 0 0 54 12)(font "Arial" ))
		(text "branch_result" (rect 21 59 75 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "prev_branch_prediction" (rect 0 0 94 12)(font "Arial" ))
		(text "prev_branch_prediction" (rect 21 75 115 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "pc_target_prediction_actual[31..0]" (rect 0 0 132 12)(font "Arial" ))
		(text "pc_target_prediction_actual[31..0]" (rect 21 91 153 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "branch_prediction_actual" (rect 0 0 97 12)(font "Arial" ))
		(text "branch_prediction_actual" (rect 21 107 118 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 288 32)
		(output)
		(text "pc_new[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "pc_new[31..0]" (rect 213 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "take_new_pc" (rect 0 0 53 12)(font "Arial" ))
		(text "take_new_pc" (rect 214 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 1))
	)
	(port
		(pt 288 64)
		(output)
		(text "flush_pipeline" (rect 0 0 51 12)(font "Arial" ))
		(text "flush_pipeline" (rect 216 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 272 128)(line_width 1))
	)
)
