/*******************************************************************************/
/**/
/* Startup code for use with TI's Code Composer Studio.*/
/**/
/* Copyright (c) 2011-2014 Texas Instruments Incorporated.  All rights reserved.*/
/* Software License Agreement*/
/* */
/* Software License Agreement*/
/**/
/* Texas Instruments (TI) is supplying this software for use solely and*/
/* exclusively on TI's microcontroller products. The software is owned by*/
/* TI and/or its suppliers, and is protected under applicable copyright*/
/* laws. You may not combine this software with "viral" open-source*/
/* software in order to form a larger program.*/
/**/
/* THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.*/
/* NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT*/
/* NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR*/
/* A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY*/
/* CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL*/
/* DAMAGES, FOR ANY REASON WHATSOEVER.*/
/**/
/*******************************************************************************/
#include <xUtils/Standard/Standard.h>
#include <xApplication_MCU/Core/SCB/SCB.h>
#include <xDriver_MCU/Core/FPU/FPU.h>
#include <xDriver_MCU/Core/NVIC/NVIC.h>

/*******************************************************************************/
/**/
/* Forward declaration of the default fault handlers.*/
/**/
/*******************************************************************************/
void ResetISR(void);
static void IntDefaultHandler(void);

extern void SYSTICKHandler(void);

#if defined (__TI_ARM__ )
/*******************************************************************************/
/**/
/* External declaration for the reset handler that is to be called when the*/
/* processor is started*/
/**/
/*******************************************************************************/
extern void _c_int00(void);
extern uint32_t main(void);

/*******************************************************************************/
/**/
/* Linker variable that marks the top of the stack.*/
/**/
/*******************************************************************************/

#pragma  DATA_SECTION(pui32MainStack, ".stack")

uint8_t pui32MainStack[0x00000600UL - 8UL];
/*******************************************************************************/
/**/
/* External declarations for the interrupt handlers used by the application.*/
/**/
/*******************************************************************************/
/* To be added by user*/

/*******************************************************************************/
/**/
/* The vector table.  Note that the proper constructs must be placed on this to*/
/* ensure that it ends up at physical address 0x0000.0000 or at the start of*/
/* the program if located at a start address other than 0.*/
/**/
/*******************************************************************************/
#pragma DATA_SECTION(g_pfnVectors, ".intvecs")
void (* const g_pfnVectors[155UL])(void) =
{
 (void (*)(void))((uint32_t)((uint32_t)pui32MainStack + sizeof(pui32MainStack))),
#elif defined (__GNUC__ )

/*******************************************************************************/
/**/
/* The entry point for the application.*/
/**/
/*******************************************************************************/
extern uint32_t main(void);

/*******************************************************************************/
/**/
/* Reserve space for the system stack.*/
/**/
/*******************************************************************************/
uint8_t pui32MainStack[0x000003F0UL] __attribute__((section(".stack")));
uint8_t pui32ProcessStack[0x100UL] __attribute__((section(".stack_process")));
/*******************************************************************************/
/**/
/* External declarations for the interrupt handlers used by the application.*/
/**/
/*******************************************************************************/
/* To be added by user*/

/*******************************************************************************/
/**/
/* The vector table.  Note that the proper constructs must be placed on this to*/
/* ensure that it ends up at physical address 0x0000.0000 or at the start of*/
/* the program if located at a start address other than 0.*/
/**/
/*******************************************************************************/
__attribute__ ((section(".intvecs")))
void (* const g_pfnVectors[155UL])(void) =
{
    (void (*)(void))((uint32_t)(pui32MainStack + sizeof(pui32MainStack))),
#endif
                                             /* The initial stack pointer*/
    &ResetISR,                               /* The reset handler*/
    &IntDefaultHandler,                      /* The NMI handler*/
    &IntDefaultHandler,                      /* The hard fault handler*/
    &IntDefaultHandler,                      /* The MPU fault handler*/
    &IntDefaultHandler,                      /* The bus fault handler*/
    &IntDefaultHandler,                      /* The usage fault handler*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* SVCall handler*/
    &IntDefaultHandler,                      /* Debug monitor handler*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* The PendSV handler*/
    &IntDefaultHandler,                      /* The SysTick handler*/
    &IntDefaultHandler,                      /* GPIO Port A*/
    &IntDefaultHandler,                      /* GPIO Port B*/
    &IntDefaultHandler,                      /* GPIO Port C*/
    &IntDefaultHandler,                      /* GPIO Port D*/
    &IntDefaultHandler,                      /* GPIO Port E*/
    &IntDefaultHandler,                      /* UART0 Rx and Tx*/
    &IntDefaultHandler,                      /* UART1 Rx and Tx*/
    &IntDefaultHandler,                      /* SSI0 Rx and Tx*/
    &IntDefaultHandler,                      /* I2C0 Master and Slave*/
    &IntDefaultHandler,                      /* PWM Fault*/
    &IntDefaultHandler,                      /* PWM Generator 0*/
    &IntDefaultHandler,                      /* PWM Generator 1*/
    &IntDefaultHandler,                      /* PWM Generator 2*/
    &IntDefaultHandler,                      /* Quadrature Encoder 0*/
    &IntDefaultHandler,                      /* ADC Sequence 0*/
    &IntDefaultHandler,                      /* ADC Sequence 1*/
    &IntDefaultHandler,                      /* ADC Sequence 2*/
    &IntDefaultHandler,                      /* ADC Sequence 3*/
    &IntDefaultHandler,                      /* Watchdog timer*/
    &IntDefaultHandler,                      /* Timer 0 subtimer A*/
    &IntDefaultHandler,                      /* Timer 0 subtimer B*/
    &IntDefaultHandler,                      /* Timer 1 subtimer A*/
    &IntDefaultHandler,                      /* Timer 1 subtimer B*/
    &IntDefaultHandler,                      /* Timer 2 subtimer A*/
    &IntDefaultHandler,                      /* Timer 2 subtimer B*/
    &IntDefaultHandler,                      /* Analog Comparator 0*/
    &IntDefaultHandler,                      /* Analog Comparator 1*/
    &IntDefaultHandler,                      /* Analog Comparator 2*/
    &IntDefaultHandler,                      /* System Control (PLL, OSC, BO)*/
    &IntDefaultHandler,                      /* FLASH Control*/
    &IntDefaultHandler,                      /* GPIO Port F*/
    &IntDefaultHandler,                      /* GPIO Port G*/
    &IntDefaultHandler,                      /* GPIO Port H*/
    &IntDefaultHandler,                      /* UART2 Rx and Tx*/
    &IntDefaultHandler,                      /* SSI1 Rx and Tx*/
    &IntDefaultHandler,                      /* Timer 3 subtimer A*/
    &IntDefaultHandler,                      /* Timer 3 subtimer B*/
    &IntDefaultHandler,                      /* I2C1 Master and Slave*/
    &IntDefaultHandler,                      /* Quadrature Encoder 1*/
    &IntDefaultHandler,                      /* CAN0*/
    &IntDefaultHandler,                      /* CAN1*/
    &IntDefaultHandler,                      /* Ethernet*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* Hibernate*/
    &IntDefaultHandler,                      /* USB0*/
    &IntDefaultHandler,                      /* PWM Generator 3*/
    &IntDefaultHandler,                      /* uDMA Software Transfer*/
    &IntDefaultHandler,                      /* uDMA Error*/
    &IntDefaultHandler,                      /* ADC1 Sequence 0*/
    &IntDefaultHandler,                      /* ADC1 Sequence 1*/
    &IntDefaultHandler,                      /* ADC1 Sequence 2*/
    &IntDefaultHandler,                      /* ADC1 Sequence 3*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* GPIO Port J*/
    &IntDefaultHandler,                      /* GPIO Port K*/
    &IntDefaultHandler,                      /* GPIO Port L*/
    &IntDefaultHandler,                      /* SSI2 Rx and Tx*/
    &IntDefaultHandler,                      /* SSI3 Rx and Tx*/
    &IntDefaultHandler,                      /* UART3 Rx and Tx*/
    &IntDefaultHandler,                      /* UART4 Rx and Tx*/
    &IntDefaultHandler,                      /* UART5 Rx and Tx*/
    &IntDefaultHandler,                      /* UART6 Rx and Tx*/
    &IntDefaultHandler,                      /* UART7 Rx and Tx*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* I2C2 Master and Slave*/
    &IntDefaultHandler,                      /* I2C3 Master and Slave*/
    &IntDefaultHandler,                      /* Timer 4 subtimer A*/
    &IntDefaultHandler,                      /* Timer 4 subtimer B*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* Timer 5 subtimer A*/
    &IntDefaultHandler,                      /* Timer 5 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 0 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 0 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 1 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 1 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 2 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 2 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 3 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 3 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 4 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 4 subtimer B*/
    &IntDefaultHandler,                      /* Wide Timer 5 subtimer A*/
    &IntDefaultHandler,                      /* Wide Timer 5 subtimer B*/
    &IntDefaultHandler,                      /* FPU (SYSEXC)*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* I2C4 Master and Slave*/
    &IntDefaultHandler,                      /* I2C5 Master and Slave*/
    &IntDefaultHandler,                      /* GPIO Port M*/
    &IntDefaultHandler,                      /* GPIO Port N*/
    &IntDefaultHandler,                      /* Quadrature Encoder 2*/
    0,                                       /* Reserved*/
    0,                                       /* Reserved*/
    &IntDefaultHandler,                      /* GPIO Port P (Summary or P0)*/
    &IntDefaultHandler,                      /* GPIO Port P1*/
    &IntDefaultHandler,                      /* GPIO Port P2*/
    &IntDefaultHandler,                      /* GPIO Port P3*/
    &IntDefaultHandler,                      /* GPIO Port P4*/
    &IntDefaultHandler,                      /* GPIO Port P5*/
    &IntDefaultHandler,                      /* GPIO Port P6*/
    &IntDefaultHandler,                      /* GPIO Port P7*/
    &IntDefaultHandler,                      /* GPIO Port Q (Summary or Q0)*/
    &IntDefaultHandler,                      /* GPIO Port Q1*/
    &IntDefaultHandler,                      /* GPIO Port Q2*/
    &IntDefaultHandler,                      /* GPIO Port Q3*/
    &IntDefaultHandler,                      /* GPIO Port Q4*/
    &IntDefaultHandler,                      /* GPIO Port Q5*/
    &IntDefaultHandler,                      /* GPIO Port Q6*/
    &IntDefaultHandler,                      /* GPIO Port Q7*/
    &IntDefaultHandler,                      /* GPIO Port R*/
    &IntDefaultHandler,                      /* GPIO Port S*/
    &IntDefaultHandler,                      /* PWM 1 Generator 0*/
    &IntDefaultHandler,                      /* PWM 1 Generator 1*/
    &IntDefaultHandler,                      /* PWM 1 Generator 2*/
    &IntDefaultHandler,                      /* PWM 1 Generator 3*/
    &IntDefaultHandler                       /* PWM 1 Fault*/
};

/*******************************************************************************/
/**/
/* The following are constructs created by the linker, indicating where the*/
/* the "data" and "bss" segments reside in memory.  The initializers for the*/
/* for the "data" segment resides immediately following the "text" segment.*/
/**/
/*******************************************************************************/
extern uint32_t __ramcode_load__;
extern uint32_t __ramcode_start__;
extern uint32_t __ramcode_end__;

extern uint32_t __data_load__;
extern uint32_t __data_start__;
extern uint32_t __data_end__;

extern uint32_t __bss_start__;
extern uint32_t __bss_end__;

/*******************************************************************************/
/**/
/* This is the code that gets called when the processor first starts execution*/
/* following a reset event.  Only the absolutely necessary set is performed,*/
/* after which the application supplied entry() routine is called.  Any fancy*/
/* actions (such as making decisions based on the reset cause register, and*/
/* resetting the bits in that register) are left solely in the hands of the*/
/* application.*/
/**/
/*******************************************************************************/
void
ResetISR(void)
{
    uint32_t *pui32SrcRamCode = (uint32_t*) 0UL;
    uint32_t *pui32DestRamCode = (uint32_t*) 0UL;
    uint32_t *pui32SrcData = (uint32_t*) 0UL;
    uint32_t *pui32DestData = (uint32_t*) 0UL;
    uint32_t *pui32DestBss = (uint32_t*) 0UL;


    {__asm volatile(" cpsid i");}
    /**/
    /* Copy the ramcode segment initializers from flash to SRAM.*/
    /**/
    pui32SrcRamCode = &__ramcode_load__;
    pui32DestRamCode = &__ramcode_start__;
    while(pui32DestRamCode < &__ramcode_end__)
    {
        *pui32DestRamCode = *pui32SrcRamCode;
        pui32SrcRamCode += 1UL;
        pui32DestRamCode += 1UL;
    }

    /**/
    /* Copy the ramcode segment initializers from flash to SRAM.*/
    /**/
    pui32SrcData = (uint32_t*) &__data_load__;
    pui32DestData = (uint32_t*) &__data_start__;
    while(pui32DestData < &__data_end__)
    {
        *pui32DestData = *pui32SrcData;
        pui32SrcData += 1UL;
        pui32DestData += 1UL;
    }


    /**/
    /* Copy the ramcode segment initializers from flash to SRAM.*/
    /**/
    pui32DestBss = (uint32_t*) &__bss_start__;
    while(pui32DestBss < &__bss_end__)
    {
        *pui32DestBss = 0UL;
        pui32DestBss += 1UL;
    }

    /**/
    /* Enable the float32_ting-point unit.  This must be done here to handle the*/
    /* case where main() uses float32_ting-point and the function prologue saves*/
    /* float32_ting-point registers (which will fault if float32_ting-point is not*/
    /* enabled).  Any configuration of the float32_ting-point unit using DriverLib*/
    /* APIs must be done here prior to the float32_ting-point unit being enabled.*/

    FPU__vInit();
    NVIC__vDeInitInterrupts();
    SCB__vInit();
    /**/
    /* Call the application's entry point.*/
    /**/


    {__asm volatile(" cpsid i");}

    main();
}


static void
IntDefaultHandler(void)
{
    /**/
    /* Go into an infinite loop.*/
    /**/
    while(1U)
    {
    }
}

