`timescale 1ns / 1ps

module SEXT(
    input  wire [31:7] imm,
    output wire [31:0] ext
);

    // inner logic of SEXT

endmodule
