$date
	Tue Nov 25 22:20:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 32 ! PCOutput [31:0] $end
$var reg 32 " NextPC [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 32 % NextPC [31:0] $end
$var wire 32 & PCOutput [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 32 ' current_PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b100 "
b100 %
0$
#15
b100 !
b100 &
b100 '
1#
#20
0#
b10000 "
b10000 %
#25
b10000 !
b10000 &
b10000 '
1#
#30
0#
