// Seed: 2920691681
`timescale 1 ps / 1ps
`define pp_3 0
`timescale 1ps / 1 ps `resetall
`define pp_4 0
`default_nettype id_1
`define pp_5 0
module module_0 (
    output id_0,
    input wor id_1,
    input id_2
);
  logic id_3;
  assign id_3 = id_2;
  logic id_4 = id_1[1'b0];
endmodule
