# Note
```
guid: D:7kmy_Sj5
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Testvectors

## Back
A file or list containing Input signals with desired outputs for usage in a testbench
