/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_finalfct.c
* \brief This file contains the bodies of functions to be invoked at the end of a successful parsing
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "libmasm.h"
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_macrofinal.h"
#ifdef INSN_ABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1(void* final,void* extinfo) {
	INSN_ABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__2(void* final,void* extinfo) {
	INSN_ABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__3(void* final,void* extinfo) {
	INSN_ADCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__4(void* final,void* extinfo) {
	INSN_ADCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__5(void* final,void* extinfo) {
	INSN_ADC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__6(void* final,void* extinfo) {
	INSN_ADC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__7(void* final,void* extinfo) {
	INSN_ADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__8(void* final,void* extinfo) {
	INSN_ADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__9(void* final,void* extinfo) {
	INSN_ADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__10(void* final,void* extinfo) {
	INSN_ADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__11(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__12(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__13(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__14(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__15(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__16(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__17(void* final,void* extinfo) {
	INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__18(void* final,void* extinfo) {
	INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__19(void* final,void* extinfo) {
	INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__20(void* final,void* extinfo) {
	INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__21(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__22(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__23(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__24(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__25(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__26(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__27(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__28(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__29(void* final,void* extinfo) {
	INSN_ADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ADRP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__30(void* final,void* extinfo) {
	INSN_ADRP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_ADR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__31(void* final,void* extinfo) {
	INSN_ADR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_AESD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__32(void* final,void* extinfo) {
	INSN_AESD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_AESE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__33(void* final,void* extinfo) {
	INSN_AESE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_AESIMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__34(void* final,void* extinfo) {
	INSN_AESIMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_AESMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__35(void* final,void* extinfo) {
	INSN_AESMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
void arm64_extend__36(void* final,void* extinfo) {
	INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b(final,extinfo);
}
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__37(void* final,void* extinfo) {
	INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__38(void* final,void* extinfo) {
	INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__39(void* final,void* extinfo) {
	INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_AND_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
void arm64_extend__40(void* final,void* extinfo) {
	INSN_AND_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b(final,extinfo);
}
#endif
#ifdef INSN_AND_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__41(void* final,void* extinfo) {
	INSN_AND_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_AND_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__42(void* final,void* extinfo) {
	INSN_AND_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_AND_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__43(void* final,void* extinfo) {
	INSN_AND_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_AND_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__44(void* final,void* extinfo) {
	INSN_AND_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ASR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__45(void* final,void* extinfo) {
	INSN_ASR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ASR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__46(void* final,void* extinfo) {
	INSN_ASR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_BFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__47(void* final,void* extinfo) {
	INSN_BFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_BFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__48(void* final,void* extinfo) {
	INSN_BFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_BICS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__49(void* final,void* extinfo) {
	INSN_BICS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_BICS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__50(void* final,void* extinfo) {
	INSN_BICS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_BIC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__51(void* final,void* extinfo) {
	INSN_BIC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__52(void* final,void* extinfo) {
	INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__53(void* final,void* extinfo) {
	INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__54(void* final,void* extinfo) {
	INSN_BIC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_BIF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__55(void* final,void* extinfo) {
	INSN_BIF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_BIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__56(void* final,void* extinfo) {
	INSN_BIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_BLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__57(void* final,void* extinfo) {
	INSN_BLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_BL_OPRN_POINTER_DATASZ_28b
void arm64_extend__58(void* final,void* extinfo) {
	INSN_BL_OPRN_POINTER_DATASZ_28b(final,extinfo);
}
#endif
#ifdef INSN_BRK_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__59(void* final,void* extinfo) {
	INSN_BRK_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_BR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__60(void* final,void* extinfo) {
	INSN_BR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_BSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__61(void* final,void* extinfo) {
	INSN_BSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_B_OPRN_POINTER_DATASZ_21b
void arm64_extend__62(void* final,void* extinfo) {
	INSN_B_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_B_OPRN_POINTER_DATASZ_28b
void arm64_extend__63(void* final,void* extinfo) {
	INSN_B_OPRN_POINTER_DATASZ_28b(final,extinfo);
}
#endif
#ifdef INSN_CBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__64(void* final,void* extinfo) {
	INSN_CBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_CBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__65(void* final,void* extinfo) {
	INSN_CBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_CBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__66(void* final,void* extinfo) {
	INSN_CBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_CBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__67(void* final,void* extinfo) {
	INSN_CBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__68(void* final,void* extinfo) {
	INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__69(void* final,void* extinfo) {
	INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__70(void* final,void* extinfo) {
	INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__71(void* final,void* extinfo) {
	INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__72(void* final,void* extinfo) {
	INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__73(void* final,void* extinfo) {
	INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__74(void* final,void* extinfo) {
	INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__75(void* final,void* extinfo) {
	INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CLREX_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__76(void* final,void* extinfo) {
	INSN_CLREX_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_CLS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__77(void* final,void* extinfo) {
	INSN_CLS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__78(void* final,void* extinfo) {
	INSN_CLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CLS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__79(void* final,void* extinfo) {
	INSN_CLS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__80(void* final,void* extinfo) {
	INSN_CLZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__81(void* final,void* extinfo) {
	INSN_CLZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__82(void* final,void* extinfo) {
	INSN_CLZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__83(void* final,void* extinfo) {
	INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__84(void* final,void* extinfo) {
	INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__85(void* final,void* extinfo) {
	INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__86(void* final,void* extinfo) {
	INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__87(void* final,void* extinfo) {
	INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__88(void* final,void* extinfo) {
	INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__89(void* final,void* extinfo) {
	INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__90(void* final,void* extinfo) {
	INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__91(void* final,void* extinfo) {
	INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__92(void* final,void* extinfo) {
	INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__93(void* final,void* extinfo) {
	INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__94(void* final,void* extinfo) {
	INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CMHI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__95(void* final,void* extinfo) {
	INSN_CMHI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMHI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__96(void* final,void* extinfo) {
	INSN_CMHI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CMHS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__97(void* final,void* extinfo) {
	INSN_CMHS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMHS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__98(void* final,void* extinfo) {
	INSN_CMHS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__99(void* final,void* extinfo) {
	INSN_CMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__100(void* final,void* extinfo) {
	INSN_CMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__101(void* final,void* extinfo) {
	INSN_CMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__102(void* final,void* extinfo) {
	INSN_CMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__103(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__104(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__105(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__106(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__107(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__108(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__109(void* final,void* extinfo) {
	INSN_CMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__110(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__111(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__112(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__113(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__114(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__115(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__116(void* final,void* extinfo) {
	INSN_CMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CMTST_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__117(void* final,void* extinfo) {
	INSN_CMTST_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CMTST_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__118(void* final,void* extinfo) {
	INSN_CMTST_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CNT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__119(void* final,void* extinfo) {
	INSN_CNT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32B_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__120(void* final,void* extinfo) {
	INSN_CRC32B_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32CB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__121(void* final,void* extinfo) {
	INSN_CRC32CB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32CH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__122(void* final,void* extinfo) {
	INSN_CRC32CH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32CW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__123(void* final,void* extinfo) {
	INSN_CRC32CW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32CX_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__124(void* final,void* extinfo) {
	INSN_CRC32CX_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32H_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__125(void* final,void* extinfo) {
	INSN_CRC32H_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32W_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__126(void* final,void* extinfo) {
	INSN_CRC32W_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CRC32X_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__127(void* final,void* extinfo) {
	INSN_CRC32X_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CSEL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__128(void* final,void* extinfo) {
	INSN_CSEL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CSEL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__129(void* final,void* extinfo) {
	INSN_CSEL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CSINC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__130(void* final,void* extinfo) {
	INSN_CSINC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CSINC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__131(void* final,void* extinfo) {
	INSN_CSINC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CSINV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__132(void* final,void* extinfo) {
	INSN_CSINV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CSINV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__133(void* final,void* extinfo) {
	INSN_CSINV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_CSNEG_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__134(void* final,void* extinfo) {
	INSN_CSNEG_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_CSNEG_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__135(void* final,void* extinfo) {
	INSN_CSNEG_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_DCPS1_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__136(void* final,void* extinfo) {
	INSN_DCPS1_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_DCPS2_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__137(void* final,void* extinfo) {
	INSN_DCPS2_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_DCPS3_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__138(void* final,void* extinfo) {
	INSN_DCPS3_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_DMB_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__139(void* final,void* extinfo) {
	INSN_DMB_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_DRPS
void arm64_extend__140(void* final,void* extinfo) {
	INSN_DRPS(final,extinfo);
}
#endif
#ifdef INSN_DSB_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__141(void* final,void* extinfo) {
	INSN_DSB_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__142(void* final,void* extinfo) {
	INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__143(void* final,void* extinfo) {
	INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__144(void* final,void* extinfo) {
	INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_EON_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__145(void* final,void* extinfo) {
	INSN_EON_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_EON_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__146(void* final,void* extinfo) {
	INSN_EON_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_EOR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
void arm64_extend__147(void* final,void* extinfo) {
	INSN_EOR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b(final,extinfo);
}
#endif
#ifdef INSN_EOR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__148(void* final,void* extinfo) {
	INSN_EOR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__149(void* final,void* extinfo) {
	INSN_EOR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__150(void* final,void* extinfo) {
	INSN_EOR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__151(void* final,void* extinfo) {
	INSN_EOR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ERET
void arm64_extend__152(void* final,void* extinfo) {
	INSN_ERET(final,extinfo);
}
#endif
#ifdef INSN_EXTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__153(void* final,void* extinfo) {
	INSN_EXTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_EXTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__154(void* final,void* extinfo) {
	INSN_EXTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__155(void* final,void* extinfo) {
	INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__156(void* final,void* extinfo) {
	INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__157(void* final,void* extinfo) {
	INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__158(void* final,void* extinfo) {
	INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__159(void* final,void* extinfo) {
	INSN_FABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__160(void* final,void* extinfo) {
	INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__161(void* final,void* extinfo) {
	INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__162(void* final,void* extinfo) {
	INSN_FABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__163(void* final,void* extinfo) {
	INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__164(void* final,void* extinfo) {
	INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__165(void* final,void* extinfo) {
	INSN_FACGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__166(void* final,void* extinfo) {
	INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__167(void* final,void* extinfo) {
	INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__168(void* final,void* extinfo) {
	INSN_FACGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__169(void* final,void* extinfo) {
	INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__170(void* final,void* extinfo) {
	INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__171(void* final,void* extinfo) {
	INSN_FADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__172(void* final,void* extinfo) {
	INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__173(void* final,void* extinfo) {
	INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__174(void* final,void* extinfo) {
	INSN_FADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__175(void* final,void* extinfo) {
	INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__176(void* final,void* extinfo) {
	INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__177(void* final,void* extinfo) {
	INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__178(void* final,void* extinfo) {
	INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__179(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__180(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__181(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__182(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__183(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__184(void* final,void* extinfo) {
	INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__185(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__186(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__187(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__188(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__189(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__190(void* final,void* extinfo) {
	INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__191(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__192(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__193(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__194(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__195(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__196(void* final,void* extinfo) {
	INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__197(void* final,void* extinfo) {
	INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__198(void* final,void* extinfo) {
	INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__199(void* final,void* extinfo) {
	INSN_FCMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__200(void* final,void* extinfo) {
	INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__201(void* final,void* extinfo) {
	INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__202(void* final,void* extinfo) {
	INSN_FCMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__203(void* final,void* extinfo) {
	INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__204(void* final,void* extinfo) {
	INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__205(void* final,void* extinfo) {
	INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__206(void* final,void* extinfo) {
	INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__207(void* final,void* extinfo) {
	INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__208(void* final,void* extinfo) {
	INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__209(void* final,void* extinfo) {
	INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__210(void* final,void* extinfo) {
	INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__211(void* final,void* extinfo) {
	INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__212(void* final,void* extinfo) {
	INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__213(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__214(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__215(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__216(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__217(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__218(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__219(void* final,void* extinfo) {
	INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__220(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__221(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__222(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__223(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__224(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__225(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__226(void* final,void* extinfo) {
	INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__227(void* final,void* extinfo) {
	INSN_FCVTL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__228(void* final,void* extinfo) {
	INSN_FCVTL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__229(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__230(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__231(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__232(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__233(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__234(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__235(void* final,void* extinfo) {
	INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__236(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__237(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__238(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__239(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__240(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__241(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__242(void* final,void* extinfo) {
	INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__243(void* final,void* extinfo) {
	INSN_FCVTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__244(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__245(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__246(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__247(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__248(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__249(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__250(void* final,void* extinfo) {
	INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__251(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__252(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__253(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__254(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__255(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__256(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__257(void* final,void* extinfo) {
	INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__258(void* final,void* extinfo) {
	INSN_FCVTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__259(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__260(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__261(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__262(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__263(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__264(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__265(void* final,void* extinfo) {
	INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__266(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__267(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__268(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__269(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__270(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__271(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__272(void* final,void* extinfo) {
	INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTXN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__273(void* final,void* extinfo) {
	INSN_FCVTXN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTXN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__274(void* final,void* extinfo) {
	INSN_FCVTXN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTXN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__275(void* final,void* extinfo) {
	INSN_FCVTXN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__276(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__277(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__278(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__279(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__280(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__281(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__282(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__283(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__284(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__285(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__286(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__287(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__288(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__289(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__290(void* final,void* extinfo) {
	INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__291(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__292(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__293(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__294(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__295(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__296(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__297(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__298(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__299(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__300(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__301(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__302(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__303(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__304(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__305(void* final,void* extinfo) {
	INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__306(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__307(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__308(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__309(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__310(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__311(void* final,void* extinfo) {
	INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__312(void* final,void* extinfo) {
	INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__313(void* final,void* extinfo) {
	INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__314(void* final,void* extinfo) {
	INSN_FDIV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__315(void* final,void* extinfo) {
	INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__316(void* final,void* extinfo) {
	INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__317(void* final,void* extinfo) {
	INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__318(void* final,void* extinfo) {
	INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__319(void* final,void* extinfo) {
	INSN_FMAXNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__320(void* final,void* extinfo) {
	INSN_FMAXNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__321(void* final,void* extinfo) {
	INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__322(void* final,void* extinfo) {
	INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__323(void* final,void* extinfo) {
	INSN_FMAXNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__324(void* final,void* extinfo) {
	INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__325(void* final,void* extinfo) {
	INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__326(void* final,void* extinfo) {
	INSN_FMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__327(void* final,void* extinfo) {
	INSN_FMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__328(void* final,void* extinfo) {
	INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__329(void* final,void* extinfo) {
	INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__330(void* final,void* extinfo) {
	INSN_FMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__331(void* final,void* extinfo) {
	INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__332(void* final,void* extinfo) {
	INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__333(void* final,void* extinfo) {
	INSN_FMINNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__334(void* final,void* extinfo) {
	INSN_FMINNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__335(void* final,void* extinfo) {
	INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__336(void* final,void* extinfo) {
	INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__337(void* final,void* extinfo) {
	INSN_FMINNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__338(void* final,void* extinfo) {
	INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__339(void* final,void* extinfo) {
	INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__340(void* final,void* extinfo) {
	INSN_FMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__341(void* final,void* extinfo) {
	INSN_FMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__342(void* final,void* extinfo) {
	INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__343(void* final,void* extinfo) {
	INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__344(void* final,void* extinfo) {
	INSN_FMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__345(void* final,void* extinfo) {
	INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__346(void* final,void* extinfo) {
	INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__347(void* final,void* extinfo) {
	INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__348(void* final,void* extinfo) {
	INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__349(void* final,void* extinfo) {
	INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__350(void* final,void* extinfo) {
	INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__351(void* final,void* extinfo) {
	INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__352(void* final,void* extinfo) {
	INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__353(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__354(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__355(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__356(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__357(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__358(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__359(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__360(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__361(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__362(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__363(void* final,void* extinfo) {
	INSN_FMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__364(void* final,void* extinfo) {
	INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__365(void* final,void* extinfo) {
	INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__366(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__367(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__368(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__369(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__370(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__371(void* final,void* extinfo) {
	INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__372(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__373(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__374(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__375(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__376(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__377(void* final,void* extinfo) {
	INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__378(void* final,void* extinfo) {
	INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__379(void* final,void* extinfo) {
	INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__380(void* final,void* extinfo) {
	INSN_FNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__381(void* final,void* extinfo) {
	INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__382(void* final,void* extinfo) {
	INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__383(void* final,void* extinfo) {
	INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__384(void* final,void* extinfo) {
	INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__385(void* final,void* extinfo) {
	INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__386(void* final,void* extinfo) {
	INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__387(void* final,void* extinfo) {
	INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__388(void* final,void* extinfo) {
	INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__389(void* final,void* extinfo) {
	INSN_FRECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__390(void* final,void* extinfo) {
	INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__391(void* final,void* extinfo) {
	INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__392(void* final,void* extinfo) {
	INSN_FRECPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__393(void* final,void* extinfo) {
	INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__394(void* final,void* extinfo) {
	INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__395(void* final,void* extinfo) {
	INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__396(void* final,void* extinfo) {
	INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__397(void* final,void* extinfo) {
	INSN_FRINTA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__398(void* final,void* extinfo) {
	INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__399(void* final,void* extinfo) {
	INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__400(void* final,void* extinfo) {
	INSN_FRINTI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__401(void* final,void* extinfo) {
	INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__402(void* final,void* extinfo) {
	INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__403(void* final,void* extinfo) {
	INSN_FRINTM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__404(void* final,void* extinfo) {
	INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__405(void* final,void* extinfo) {
	INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__406(void* final,void* extinfo) {
	INSN_FRINTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__407(void* final,void* extinfo) {
	INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__408(void* final,void* extinfo) {
	INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__409(void* final,void* extinfo) {
	INSN_FRINTP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__410(void* final,void* extinfo) {
	INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__411(void* final,void* extinfo) {
	INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__412(void* final,void* extinfo) {
	INSN_FRINTX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__413(void* final,void* extinfo) {
	INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__414(void* final,void* extinfo) {
	INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__415(void* final,void* extinfo) {
	INSN_FRINTZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__416(void* final,void* extinfo) {
	INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__417(void* final,void* extinfo) {
	INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__418(void* final,void* extinfo) {
	INSN_FRSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__419(void* final,void* extinfo) {
	INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__420(void* final,void* extinfo) {
	INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__421(void* final,void* extinfo) {
	INSN_FRSQRTS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__422(void* final,void* extinfo) {
	INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__423(void* final,void* extinfo) {
	INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__424(void* final,void* extinfo) {
	INSN_FSQRT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__425(void* final,void* extinfo) {
	INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__426(void* final,void* extinfo) {
	INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__427(void* final,void* extinfo) {
	INSN_FSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_HINT_OPRN_IMMEDIATE_DATASZ_7b
void arm64_extend__428(void* final,void* extinfo) {
	INSN_HINT_OPRN_IMMEDIATE_DATASZ_7b(final,extinfo);
}
#endif
#ifdef INSN_HLT_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__429(void* final,void* extinfo) {
	INSN_HLT_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_HVC_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__430(void* final,void* extinfo) {
	INSN_HVC_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_ISB
void arm64_extend__431(void* final,void* extinfo) {
	INSN_ISB(final,extinfo);
}
#endif
#ifdef INSN_ISB_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__432(void* final,void* extinfo) {
	INSN_ISB_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__433(void* final,void* extinfo) {
	INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__434(void* final,void* extinfo) {
	INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__435(void* final,void* extinfo) {
	INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__436(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__437(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__438(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__439(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__440(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__441(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__442(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__443(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__444(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__445(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__446(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__447(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__448(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__449(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__450(void* final,void* extinfo) {
	INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__451(void* final,void* extinfo) {
	INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__452(void* final,void* extinfo) {
	INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__453(void* final,void* extinfo) {
	INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__454(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__455(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__456(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__457(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__458(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__459(void* final,void* extinfo) {
	INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__460(void* final,void* extinfo) {
	INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__461(void* final,void* extinfo) {
	INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__462(void* final,void* extinfo) {
	INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__463(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__464(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__465(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__466(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__467(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__468(void* final,void* extinfo) {
	INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__469(void* final,void* extinfo) {
	INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__470(void* final,void* extinfo) {
	INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__471(void* final,void* extinfo) {
	INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__472(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__473(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__474(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__475(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__476(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__477(void* final,void* extinfo) {
	INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDARB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__478(void* final,void* extinfo) {
	INSN_LDARB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDARH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__479(void* final,void* extinfo) {
	INSN_LDARH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__480(void* final,void* extinfo) {
	INSN_LDAR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__481(void* final,void* extinfo) {
	INSN_LDAR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__482(void* final,void* extinfo) {
	INSN_LDAXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__483(void* final,void* extinfo) {
	INSN_LDAXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__484(void* final,void* extinfo) {
	INSN_LDAXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__485(void* final,void* extinfo) {
	INSN_LDAXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__486(void* final,void* extinfo) {
	INSN_LDAXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDAXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__487(void* final,void* extinfo) {
	INSN_LDAXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__488(void* final,void* extinfo) {
	INSN_LDNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__489(void* final,void* extinfo) {
	INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__490(void* final,void* extinfo) {
	INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__491(void* final,void* extinfo) {
	INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__492(void* final,void* extinfo) {
	INSN_LDNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__493(void* final,void* extinfo) {
	INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__494(void* final,void* extinfo) {
	INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__495(void* final,void* extinfo) {
	INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__496(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__497(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__498(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__499(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__500(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__501(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__502(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__503(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__504(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__505(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__506(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__507(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__508(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__509(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__510(void* final,void* extinfo) {
	INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__511(void* final,void* extinfo) {
	INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__512(void* final,void* extinfo) {
	INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__513(void* final,void* extinfo) {
	INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__514(void* final,void* extinfo) {
	INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__515(void* final,void* extinfo) {
	INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__516(void* final,void* extinfo) {
	INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__517(void* final,void* extinfo) {
	INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__518(void* final,void* extinfo) {
	INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__519(void* final,void* extinfo) {
	INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__520(void* final,void* extinfo) {
	INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__521(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__522(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__523(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__524(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__525(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__526(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__527(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__528(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__529(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__530(void* final,void* extinfo) {
	INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__531(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__532(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__533(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__534(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__535(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__536(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__537(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__538(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__539(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__540(void* final,void* extinfo) {
	INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__541(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__542(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__543(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__544(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__545(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__546(void* final,void* extinfo) {
	INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__547(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__548(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__549(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__550(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__551(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__552(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__553(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__554(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__555(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__556(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__557(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__558(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__559(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__560(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__561(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__562(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__563(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__564(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__565(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__566(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__567(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__568(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__569(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__570(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__571(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__572(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__573(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__574(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__575(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__576(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__577(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__578(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__579(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__580(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__581(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__582(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__583(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__584(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__585(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
void arm64_extend__586(void* final,void* extinfo) {
	INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_LDTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__587(void* final,void* extinfo) {
	INSN_LDTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__588(void* final,void* extinfo) {
	INSN_LDTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__589(void* final,void* extinfo) {
	INSN_LDTRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__590(void* final,void* extinfo) {
	INSN_LDTRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__591(void* final,void* extinfo) {
	INSN_LDTRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__592(void* final,void* extinfo) {
	INSN_LDTRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__593(void* final,void* extinfo) {
	INSN_LDTRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__594(void* final,void* extinfo) {
	INSN_LDTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__595(void* final,void* extinfo) {
	INSN_LDTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__596(void* final,void* extinfo) {
	INSN_LDURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__597(void* final,void* extinfo) {
	INSN_LDURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__598(void* final,void* extinfo) {
	INSN_LDURSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__599(void* final,void* extinfo) {
	INSN_LDURSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__600(void* final,void* extinfo) {
	INSN_LDURSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__601(void* final,void* extinfo) {
	INSN_LDURSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDURSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__602(void* final,void* extinfo) {
	INSN_LDURSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__603(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__604(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__605(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__606(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__607(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__608(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__609(void* final,void* extinfo) {
	INSN_LDUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__610(void* final,void* extinfo) {
	INSN_LDXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__611(void* final,void* extinfo) {
	INSN_LDXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__612(void* final,void* extinfo) {
	INSN_LDXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__613(void* final,void* extinfo) {
	INSN_LDXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__614(void* final,void* extinfo) {
	INSN_LDXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LDXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__615(void* final,void* extinfo) {
	INSN_LDXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_LSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__616(void* final,void* extinfo) {
	INSN_LSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_LSL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__617(void* final,void* extinfo) {
	INSN_LSL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_LSR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__618(void* final,void* extinfo) {
	INSN_LSR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_LSR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__619(void* final,void* extinfo) {
	INSN_LSR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_MADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__620(void* final,void* extinfo) {
	INSN_MADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_MADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__621(void* final,void* extinfo) {
	INSN_MADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__622(void* final,void* extinfo) {
	INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__623(void* final,void* extinfo) {
	INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__624(void* final,void* extinfo) {
	INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__625(void* final,void* extinfo) {
	INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_64b
void arm64_extend__626(void* final,void* extinfo) {
	INSN_MOVI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_64b(final,extinfo);
}
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_64b
void arm64_extend__627(void* final,void* extinfo) {
	INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_64b(final,extinfo);
}
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__628(void* final,void* extinfo) {
	INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_MOVK_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__629(void* final,void* extinfo) {
	INSN_MOVK_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOVK_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__630(void* final,void* extinfo) {
	INSN_MOVK_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOVN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__631(void* final,void* extinfo) {
	INSN_MOVN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOVN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__632(void* final,void* extinfo) {
	INSN_MOVN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOVZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__633(void* final,void* extinfo) {
	INSN_MOVZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOVZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__634(void* final,void* extinfo) {
	INSN_MOVZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__635(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__636(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__637(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__638(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__639(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__640(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__641(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__642(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__643(void* final,void* extinfo) {
	INSN_MOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MRS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SYSTEM_DATASZ_DWORD
void arm64_extend__644(void* final,void* extinfo) {
	INSN_MRS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SYSTEM_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__645(void* final,void* extinfo) {
	INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__646(void* final,void* extinfo) {
	INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_MSUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__647(void* final,void* extinfo) {
	INSN_MSUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_MSUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__648(void* final,void* extinfo) {
	INSN_MSUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__649(void* final,void* extinfo) {
	INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__650(void* final,void* extinfo) {
	INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_MVNI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__651(void* final,void* extinfo) {
	INSN_MVNI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_MVN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__652(void* final,void* extinfo) {
	INSN_MVN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_NEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__653(void* final,void* extinfo) {
	INSN_NEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_NEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__654(void* final,void* extinfo) {
	INSN_NEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ORN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__655(void* final,void* extinfo) {
	INSN_ORN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ORN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__656(void* final,void* extinfo) {
	INSN_ORN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ORN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__657(void* final,void* extinfo) {
	INSN_ORN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
void arm64_extend__658(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__659(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
void arm64_extend__660(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__661(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__662(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__663(void* final,void* extinfo) {
	INSN_ORR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_PMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__664(void* final,void* extinfo) {
	INSN_PMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_PMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__665(void* final,void* extinfo) {
	INSN_PMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_PMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__666(void* final,void* extinfo) {
	INSN_PMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__667(void* final,void* extinfo) {
	INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__668(void* final,void* extinfo) {
	INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__669(void* final,void* extinfo) {
	INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_21b
void arm64_extend__670(void* final,void* extinfo) {
	INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_21b(final,extinfo);
}
#endif
#ifdef INSN_PRFUM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__671(void* final,void* extinfo) {
	INSN_PRFUM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_RADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__672(void* final,void* extinfo) {
	INSN_RADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_RADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__673(void* final,void* extinfo) {
	INSN_RADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__674(void* final,void* extinfo) {
	INSN_RBIT_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__675(void* final,void* extinfo) {
	INSN_RBIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__676(void* final,void* extinfo) {
	INSN_RBIT_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_RET
void arm64_extend__677(void* final,void* extinfo) {
	INSN_RET(final,extinfo);
}
#endif
#ifdef INSN_RET_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__678(void* final,void* extinfo) {
	INSN_RET_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_REV16_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__679(void* final,void* extinfo) {
	INSN_REV16_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_REV16_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__680(void* final,void* extinfo) {
	INSN_REV16_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_REV16_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__681(void* final,void* extinfo) {
	INSN_REV16_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_REV32_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__682(void* final,void* extinfo) {
	INSN_REV32_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_REV32_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__683(void* final,void* extinfo) {
	INSN_REV32_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_REV64_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__684(void* final,void* extinfo) {
	INSN_REV64_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_REV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__685(void* final,void* extinfo) {
	INSN_REV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_REV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__686(void* final,void* extinfo) {
	INSN_REV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_ROR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__687(void* final,void* extinfo) {
	INSN_ROR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_ROR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__688(void* final,void* extinfo) {
	INSN_ROR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__689(void* final,void* extinfo) {
	INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__690(void* final,void* extinfo) {
	INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__691(void* final,void* extinfo) {
	INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__692(void* final,void* extinfo) {
	INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__693(void* final,void* extinfo) {
	INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__694(void* final,void* extinfo) {
	INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_RUSBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__695(void* final,void* extinfo) {
	INSN_RUSBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_RUSBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__696(void* final,void* extinfo) {
	INSN_RUSBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__697(void* final,void* extinfo) {
	INSN_SABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__698(void* final,void* extinfo) {
	INSN_SABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__699(void* final,void* extinfo) {
	INSN_SABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__700(void* final,void* extinfo) {
	INSN_SABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__701(void* final,void* extinfo) {
	INSN_SABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__702(void* final,void* extinfo) {
	INSN_SABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__703(void* final,void* extinfo) {
	INSN_SADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__704(void* final,void* extinfo) {
	INSN_SADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__705(void* final,void* extinfo) {
	INSN_SADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__706(void* final,void* extinfo) {
	INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__707(void* final,void* extinfo) {
	INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__708(void* final,void* extinfo) {
	INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__709(void* final,void* extinfo) {
	INSN_SADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__710(void* final,void* extinfo) {
	INSN_SADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__711(void* final,void* extinfo) {
	INSN_SADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SBCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__712(void* final,void* extinfo) {
	INSN_SBCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SBCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__713(void* final,void* extinfo) {
	INSN_SBCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SBC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__714(void* final,void* extinfo) {
	INSN_SBC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SBC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__715(void* final,void* extinfo) {
	INSN_SBC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__716(void* final,void* extinfo) {
	INSN_SBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__717(void* final,void* extinfo) {
	INSN_SBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__718(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__719(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__720(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__721(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__722(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__723(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__724(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__725(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__726(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__727(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__728(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__729(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__730(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__731(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__732(void* final,void* extinfo) {
	INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__733(void* final,void* extinfo) {
	INSN_SDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__734(void* final,void* extinfo) {
	INSN_SDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1C_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__735(void* final,void* extinfo) {
	INSN_SHA1C_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1H_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__736(void* final,void* extinfo) {
	INSN_SHA1H_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1M_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__737(void* final,void* extinfo) {
	INSN_SHA1M_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1P_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__738(void* final,void* extinfo) {
	INSN_SHA1P_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__739(void* final,void* extinfo) {
	INSN_SHA1SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA1SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__740(void* final,void* extinfo) {
	INSN_SHA1SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA256H2_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__741(void* final,void* extinfo) {
	INSN_SHA256H2_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA256H_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__742(void* final,void* extinfo) {
	INSN_SHA256H_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA256SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__743(void* final,void* extinfo) {
	INSN_SHA256SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHA256SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__744(void* final,void* extinfo) {
	INSN_SHA256SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__745(void* final,void* extinfo) {
	INSN_SHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__746(void* final,void* extinfo) {
	INSN_SHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_SHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
void arm64_extend__747(void* final,void* extinfo) {
	INSN_SHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF(final,extinfo);
}
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__748(void* final,void* extinfo) {
	INSN_SHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__749(void* final,void* extinfo) {
	INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__750(void* final,void* extinfo) {
	INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__751(void* final,void* extinfo) {
	INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__752(void* final,void* extinfo) {
	INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__753(void* final,void* extinfo) {
	INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__754(void* final,void* extinfo) {
	INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__755(void* final,void* extinfo) {
	INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__756(void* final,void* extinfo) {
	INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__757(void* final,void* extinfo) {
	INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__758(void* final,void* extinfo) {
	INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__759(void* final,void* extinfo) {
	INSN_SHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__760(void* final,void* extinfo) {
	INSN_SLI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__761(void* final,void* extinfo) {
	INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__762(void* final,void* extinfo) {
	INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__763(void* final,void* extinfo) {
	INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__764(void* final,void* extinfo) {
	INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__765(void* final,void* extinfo) {
	INSN_SMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__766(void* final,void* extinfo) {
	INSN_SMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__767(void* final,void* extinfo) {
	INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__768(void* final,void* extinfo) {
	INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__769(void* final,void* extinfo) {
	INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__770(void* final,void* extinfo) {
	INSN_SMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMC_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__771(void* final,void* extinfo) {
	INSN_SMC_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_SMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__772(void* final,void* extinfo) {
	INSN_SMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__773(void* final,void* extinfo) {
	INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__774(void* final,void* extinfo) {
	INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__775(void* final,void* extinfo) {
	INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__776(void* final,void* extinfo) {
	INSN_SMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__777(void* final,void* extinfo) {
	INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__778(void* final,void* extinfo) {
	INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__779(void* final,void* extinfo) {
	INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__780(void* final,void* extinfo) {
	INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__781(void* final,void* extinfo) {
	INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__782(void* final,void* extinfo) {
	INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__783(void* final,void* extinfo) {
	INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__784(void* final,void* extinfo) {
	INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__785(void* final,void* extinfo) {
	INSN_SMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__786(void* final,void* extinfo) {
	INSN_SMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__787(void* final,void* extinfo) {
	INSN_SMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__788(void* final,void* extinfo) {
	INSN_SMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__789(void* final,void* extinfo) {
	INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__790(void* final,void* extinfo) {
	INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__791(void* final,void* extinfo) {
	INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__792(void* final,void* extinfo) {
	INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__793(void* final,void* extinfo) {
	INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__794(void* final,void* extinfo) {
	INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__795(void* final,void* extinfo) {
	INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__796(void* final,void* extinfo) {
	INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__797(void* final,void* extinfo) {
	INSN_SQABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__798(void* final,void* extinfo) {
	INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__799(void* final,void* extinfo) {
	INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__800(void* final,void* extinfo) {
	INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__801(void* final,void* extinfo) {
	INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__802(void* final,void* extinfo) {
	INSN_SQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__803(void* final,void* extinfo) {
	INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__804(void* final,void* extinfo) {
	INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__805(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__806(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__807(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__808(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__809(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__810(void* final,void* extinfo) {
	INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__811(void* final,void* extinfo) {
	INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__812(void* final,void* extinfo) {
	INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__813(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__814(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__815(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__816(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__817(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__818(void* final,void* extinfo) {
	INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__819(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__820(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__821(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__822(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__823(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__824(void* final,void* extinfo) {
	INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__825(void* final,void* extinfo) {
	INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__826(void* final,void* extinfo) {
	INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__827(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__828(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__829(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__830(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__831(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__832(void* final,void* extinfo) {
	INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__833(void* final,void* extinfo) {
	INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__834(void* final,void* extinfo) {
	INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__835(void* final,void* extinfo) {
	INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__836(void* final,void* extinfo) {
	INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__837(void* final,void* extinfo) {
	INSN_SQNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__838(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__839(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__840(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__841(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__842(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__843(void* final,void* extinfo) {
	INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__844(void* final,void* extinfo) {
	INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__845(void* final,void* extinfo) {
	INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__846(void* final,void* extinfo) {
	INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__847(void* final,void* extinfo) {
	INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__848(void* final,void* extinfo) {
	INSN_SQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__849(void* final,void* extinfo) {
	INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__850(void* final,void* extinfo) {
	INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__851(void* final,void* extinfo) {
	INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__852(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__853(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__854(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__855(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__856(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__857(void* final,void* extinfo) {
	INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__858(void* final,void* extinfo) {
	INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__859(void* final,void* extinfo) {
	INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__860(void* final,void* extinfo) {
	INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__861(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__862(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__863(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__864(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__865(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__866(void* final,void* extinfo) {
	INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__867(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__868(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__869(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__870(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__871(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__872(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__873(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__874(void* final,void* extinfo) {
	INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__875(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__876(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__877(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__878(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__879(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__880(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__881(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__882(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__883(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__884(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__885(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__886(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__887(void* final,void* extinfo) {
	INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__888(void* final,void* extinfo) {
	INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__889(void* final,void* extinfo) {
	INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__890(void* final,void* extinfo) {
	INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__891(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__892(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__893(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__894(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__895(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__896(void* final,void* extinfo) {
	INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__897(void* final,void* extinfo) {
	INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__898(void* final,void* extinfo) {
	INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__899(void* final,void* extinfo) {
	INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__900(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__901(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__902(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__903(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__904(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__905(void* final,void* extinfo) {
	INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__906(void* final,void* extinfo) {
	INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__907(void* final,void* extinfo) {
	INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__908(void* final,void* extinfo) {
	INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__909(void* final,void* extinfo) {
	INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__910(void* final,void* extinfo) {
	INSN_SQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__911(void* final,void* extinfo) {
	INSN_SQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__912(void* final,void* extinfo) {
	INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__913(void* final,void* extinfo) {
	INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__914(void* final,void* extinfo) {
	INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__915(void* final,void* extinfo) {
	INSN_SQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__916(void* final,void* extinfo) {
	INSN_SQXTUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__917(void* final,void* extinfo) {
	INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__918(void* final,void* extinfo) {
	INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__919(void* final,void* extinfo) {
	INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__920(void* final,void* extinfo) {
	INSN_SQXTUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SRHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__921(void* final,void* extinfo) {
	INSN_SRHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__922(void* final,void* extinfo) {
	INSN_SRI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__923(void* final,void* extinfo) {
	INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__924(void* final,void* extinfo) {
	INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__925(void* final,void* extinfo) {
	INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__926(void* final,void* extinfo) {
	INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__927(void* final,void* extinfo) {
	INSN_SRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__928(void* final,void* extinfo) {
	INSN_SRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__929(void* final,void* extinfo) {
	INSN_SRSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__930(void* final,void* extinfo) {
	INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__931(void* final,void* extinfo) {
	INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__932(void* final,void* extinfo) {
	INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__933(void* final,void* extinfo) {
	INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__934(void* final,void* extinfo) {
	INSN_SRSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__935(void* final,void* extinfo) {
	INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__936(void* final,void* extinfo) {
	INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__937(void* final,void* extinfo) {
	INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__938(void* final,void* extinfo) {
	INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__939(void* final,void* extinfo) {
	INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__940(void* final,void* extinfo) {
	INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__941(void* final,void* extinfo) {
	INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__942(void* final,void* extinfo) {
	INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__943(void* final,void* extinfo) {
	INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__944(void* final,void* extinfo) {
	INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__945(void* final,void* extinfo) {
	INSN_SSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__946(void* final,void* extinfo) {
	INSN_SSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__947(void* final,void* extinfo) {
	INSN_SSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__948(void* final,void* extinfo) {
	INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__949(void* final,void* extinfo) {
	INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__950(void* final,void* extinfo) {
	INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__951(void* final,void* extinfo) {
	INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__952(void* final,void* extinfo) {
	INSN_SSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__953(void* final,void* extinfo) {
	INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__954(void* final,void* extinfo) {
	INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__955(void* final,void* extinfo) {
	INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__956(void* final,void* extinfo) {
	INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_SSUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__957(void* final,void* extinfo) {
	INSN_SSUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SSUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__958(void* final,void* extinfo) {
	INSN_SSUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SSUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__959(void* final,void* extinfo) {
	INSN_SSUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SSUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__960(void* final,void* extinfo) {
	INSN_SSUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__961(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__962(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__963(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__964(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__965(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__966(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__967(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__968(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__969(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__970(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__971(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__972(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__973(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__974(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__975(void* final,void* extinfo) {
	INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__976(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__977(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__978(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__979(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__980(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__981(void* final,void* extinfo) {
	INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__982(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__983(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__984(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__985(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__986(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__987(void* final,void* extinfo) {
	INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__988(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__989(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__990(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__991(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
void arm64_extend__992(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__993(void* final,void* extinfo) {
	INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__994(void* final,void* extinfo) {
	INSN_STLRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__995(void* final,void* extinfo) {
	INSN_STLRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__996(void* final,void* extinfo) {
	INSN_STLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__997(void* final,void* extinfo) {
	INSN_STLR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__998(void* final,void* extinfo) {
	INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__999(void* final,void* extinfo) {
	INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1000(void* final,void* extinfo) {
	INSN_STLXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1001(void* final,void* extinfo) {
	INSN_STLXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1002(void* final,void* extinfo) {
	INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1003(void* final,void* extinfo) {
	INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1004(void* final,void* extinfo) {
	INSN_STNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1005(void* final,void* extinfo) {
	INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1006(void* final,void* extinfo) {
	INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1007(void* final,void* extinfo) {
	INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1008(void* final,void* extinfo) {
	INSN_STNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1009(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1010(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1011(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1012(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1013(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1014(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1015(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1016(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1017(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1018(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1019(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1020(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1021(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1022(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1023(void* final,void* extinfo) {
	INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1024(void* final,void* extinfo) {
	INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1025(void* final,void* extinfo) {
	INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1026(void* final,void* extinfo) {
	INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1027(void* final,void* extinfo) {
	INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1028(void* final,void* extinfo) {
	INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1029(void* final,void* extinfo) {
	INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1030(void* final,void* extinfo) {
	INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1031(void* final,void* extinfo) {
	INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1032(void* final,void* extinfo) {
	INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1033(void* final,void* extinfo) {
	INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1034(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1035(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1036(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1037(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1038(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1039(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1040(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1041(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1042(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1043(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1044(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1045(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1046(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1047(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1048(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1049(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1050(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1051(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1052(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1053(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1054(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1055(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1056(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1057(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1058(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1059(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1060(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1061(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1062(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1063(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1064(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
void arm64_extend__1065(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
void arm64_extend__1066(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
void arm64_extend__1067(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1068(void* final,void* extinfo) {
	INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1069(void* final,void* extinfo) {
	INSN_STTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1070(void* final,void* extinfo) {
	INSN_STTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1071(void* final,void* extinfo) {
	INSN_STTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1072(void* final,void* extinfo) {
	INSN_STTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1073(void* final,void* extinfo) {
	INSN_STURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1074(void* final,void* extinfo) {
	INSN_STURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1075(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1076(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1077(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1078(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1079(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1080(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
void arm64_extend__1081(void* final,void* extinfo) {
	INSN_STUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1082(void* final,void* extinfo) {
	INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1083(void* final,void* extinfo) {
	INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1084(void* final,void* extinfo) {
	INSN_STXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1085(void* final,void* extinfo) {
	INSN_STXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1086(void* final,void* extinfo) {
	INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
void arm64_extend__1087(void* final,void* extinfo) {
	INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b(final,extinfo);
}
#endif
#ifdef INSN_SUBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1088(void* final,void* extinfo) {
	INSN_SUBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1089(void* final,void* extinfo) {
	INSN_SUBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__1090(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1091(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1092(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1093(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__1094(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1095(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1096(void* final,void* extinfo) {
	INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__1097(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1098(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1099(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1100(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1101(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1102(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
void arm64_extend__1103(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1104(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1105(void* final,void* extinfo) {
	INSN_SUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1106(void* final,void* extinfo) {
	INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1107(void* final,void* extinfo) {
	INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1108(void* final,void* extinfo) {
	INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1109(void* final,void* extinfo) {
	INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1110(void* final,void* extinfo) {
	INSN_SUQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_SVC_OPRN_IMMEDIATE_DATASZ_16b
void arm64_extend__1111(void* final,void* extinfo) {
	INSN_SVC_OPRN_IMMEDIATE_DATASZ_16b(final,extinfo);
}
#endif
#ifdef INSN_SYSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1112(void* final,void* extinfo) {
	INSN_SYSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1113(void* final,void* extinfo) {
	INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1114(void* final,void* extinfo) {
	INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1115(void* final,void* extinfo) {
	INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1116(void* final,void* extinfo) {
	INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1117(void* final,void* extinfo) {
	INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1118(void* final,void* extinfo) {
	INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1119(void* final,void* extinfo) {
	INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1120(void* final,void* extinfo) {
	INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1121(void* final,void* extinfo) {
	INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1122(void* final,void* extinfo) {
	INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
void arm64_extend__1123(void* final,void* extinfo) {
	INSN_TBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b(final,extinfo);
}
#endif
#ifdef INSN_TBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
void arm64_extend__1124(void* final,void* extinfo) {
	INSN_TBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b(final,extinfo);
}
#endif
#ifdef INSN_TBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
void arm64_extend__1125(void* final,void* extinfo) {
	INSN_TBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b(final,extinfo);
}
#endif
#ifdef INSN_TBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
void arm64_extend__1126(void* final,void* extinfo) {
	INSN_TBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b(final,extinfo);
}
#endif
#ifdef INSN_TRN1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1127(void* final,void* extinfo) {
	INSN_TRN1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_TRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1128(void* final,void* extinfo) {
	INSN_TRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1129(void* final,void* extinfo) {
	INSN_UABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1130(void* final,void* extinfo) {
	INSN_UABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1131(void* final,void* extinfo) {
	INSN_UABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1132(void* final,void* extinfo) {
	INSN_UABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1133(void* final,void* extinfo) {
	INSN_UABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1134(void* final,void* extinfo) {
	INSN_UABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1135(void* final,void* extinfo) {
	INSN_UADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1136(void* final,void* extinfo) {
	INSN_UADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1137(void* final,void* extinfo) {
	INSN_UADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1138(void* final,void* extinfo) {
	INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1139(void* final,void* extinfo) {
	INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1140(void* final,void* extinfo) {
	INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1141(void* final,void* extinfo) {
	INSN_UADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1142(void* final,void* extinfo) {
	INSN_UADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1143(void* final,void* extinfo) {
	INSN_UADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1144(void* final,void* extinfo) {
	INSN_UBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1145(void* final,void* extinfo) {
	INSN_UBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__1146(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1147(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1148(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1149(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__1150(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1151(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
void arm64_extend__1152(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1153(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1154(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1155(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
void arm64_extend__1156(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1157(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1158(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1159(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1160(void* final,void* extinfo) {
	INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1161(void* final,void* extinfo) {
	INSN_UDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
void arm64_extend__1162(void* final,void* extinfo) {
	INSN_UDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1163(void* final,void* extinfo) {
	INSN_UHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1164(void* final,void* extinfo) {
	INSN_UHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1165(void* final,void* extinfo) {
	INSN_UMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1166(void* final,void* extinfo) {
	INSN_UMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1167(void* final,void* extinfo) {
	INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1168(void* final,void* extinfo) {
	INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1169(void* final,void* extinfo) {
	INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1170(void* final,void* extinfo) {
	INSN_UMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1171(void* final,void* extinfo) {
	INSN_UMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1172(void* final,void* extinfo) {
	INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1173(void* final,void* extinfo) {
	INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1174(void* final,void* extinfo) {
	INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1175(void* final,void* extinfo) {
	INSN_UMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1176(void* final,void* extinfo) {
	INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1177(void* final,void* extinfo) {
	INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1178(void* final,void* extinfo) {
	INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1179(void* final,void* extinfo) {
	INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1180(void* final,void* extinfo) {
	INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1181(void* final,void* extinfo) {
	INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1182(void* final,void* extinfo) {
	INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1183(void* final,void* extinfo) {
	INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1184(void* final,void* extinfo) {
	INSN_UMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1185(void* final,void* extinfo) {
	INSN_UMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
void arm64_extend__1186(void* final,void* extinfo) {
	INSN_UMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1187(void* final,void* extinfo) {
	INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1188(void* final,void* extinfo) {
	INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1189(void* final,void* extinfo) {
	INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1190(void* final,void* extinfo) {
	INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1191(void* final,void* extinfo) {
	INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1192(void* final,void* extinfo) {
	INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1193(void* final,void* extinfo) {
	INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1194(void* final,void* extinfo) {
	INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1195(void* final,void* extinfo) {
	INSN_UQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1196(void* final,void* extinfo) {
	INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1197(void* final,void* extinfo) {
	INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1198(void* final,void* extinfo) {
	INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1199(void* final,void* extinfo) {
	INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1200(void* final,void* extinfo) {
	INSN_UQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1201(void* final,void* extinfo) {
	INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1202(void* final,void* extinfo) {
	INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1203(void* final,void* extinfo) {
	INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1204(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1205(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1206(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1207(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1208(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1209(void* final,void* extinfo) {
	INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1210(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1211(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1212(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1213(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1214(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1215(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1216(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1217(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1218(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1219(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1220(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1221(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1222(void* final,void* extinfo) {
	INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1223(void* final,void* extinfo) {
	INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1224(void* final,void* extinfo) {
	INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1225(void* final,void* extinfo) {
	INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1226(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1227(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1228(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1229(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1230(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1231(void* final,void* extinfo) {
	INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1232(void* final,void* extinfo) {
	INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1233(void* final,void* extinfo) {
	INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1234(void* final,void* extinfo) {
	INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1235(void* final,void* extinfo) {
	INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1236(void* final,void* extinfo) {
	INSN_UQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1237(void* final,void* extinfo) {
	INSN_UQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1238(void* final,void* extinfo) {
	INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1239(void* final,void* extinfo) {
	INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1240(void* final,void* extinfo) {
	INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1241(void* final,void* extinfo) {
	INSN_UQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_URECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1242(void* final,void* extinfo) {
	INSN_URECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_URHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1243(void* final,void* extinfo) {
	INSN_URHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_URSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1244(void* final,void* extinfo) {
	INSN_URSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_URSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1245(void* final,void* extinfo) {
	INSN_URSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1246(void* final,void* extinfo) {
	INSN_URSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1247(void* final,void* extinfo) {
	INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1248(void* final,void* extinfo) {
	INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1249(void* final,void* extinfo) {
	INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1250(void* final,void* extinfo) {
	INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_URSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1251(void* final,void* extinfo) {
	INSN_URSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1252(void* final,void* extinfo) {
	INSN_URSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1253(void* final,void* extinfo) {
	INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1254(void* final,void* extinfo) {
	INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1255(void* final,void* extinfo) {
	INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1256(void* final,void* extinfo) {
	INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1257(void* final,void* extinfo) {
	INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1258(void* final,void* extinfo) {
	INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1259(void* final,void* extinfo) {
	INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1260(void* final,void* extinfo) {
	INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1261(void* final,void* extinfo) {
	INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1262(void* final,void* extinfo) {
	INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_USHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1263(void* final,void* extinfo) {
	INSN_USHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_USHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1264(void* final,void* extinfo) {
	INSN_USHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1265(void* final,void* extinfo) {
	INSN_USHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1266(void* final,void* extinfo) {
	INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1267(void* final,void* extinfo) {
	INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1268(void* final,void* extinfo) {
	INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1269(void* final,void* extinfo) {
	INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
void arm64_extend__1270(void* final,void* extinfo) {
	INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE(final,extinfo);
}
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
void arm64_extend__1271(void* final,void* extinfo) {
	INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD(final,extinfo);
}
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
void arm64_extend__1272(void* final,void* extinfo) {
	INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD(final,extinfo);
}
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
void arm64_extend__1273(void* final,void* extinfo) {
	INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD(final,extinfo);
}
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1274(void* final,void* extinfo) {
	INSN_USQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1275(void* final,void* extinfo) {
	INSN_USRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
void arm64_extend__1276(void* final,void* extinfo) {
	INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b(final,extinfo);
}
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
void arm64_extend__1277(void* final,void* extinfo) {
	INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b(final,extinfo);
}
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
void arm64_extend__1278(void* final,void* extinfo) {
	INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b(final,extinfo);
}
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
void arm64_extend__1279(void* final,void* extinfo) {
	INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b(final,extinfo);
}
#endif
#ifdef INSN_USUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1280(void* final,void* extinfo) {
	INSN_USUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_USUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1281(void* final,void* extinfo) {
	INSN_USUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_USUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1282(void* final,void* extinfo) {
	INSN_USUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_USUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1283(void* final,void* extinfo) {
	INSN_USUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UZP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1284(void* final,void* extinfo) {
	INSN_UZP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_UZP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1285(void* final,void* extinfo) {
	INSN_UZP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_XTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1286(void* final,void* extinfo) {
	INSN_XTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_XTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1287(void* final,void* extinfo) {
	INSN_XTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ZIP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1288(void* final,void* extinfo) {
	INSN_ZIP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
#ifdef INSN_ZIP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
void arm64_extend__1289(void* final,void* extinfo) {
	INSN_ZIP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD(final,extinfo);
}
#endif
extfct_t arm64_extendfcts[] = { 0 
#ifdef INSN_ABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1
#else
,NULL
#endif
#ifdef INSN_ABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__2
#else
,NULL
#endif
#ifdef INSN_ADCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__3
#else
,NULL
#endif
#ifdef INSN_ADCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__4
#else
,NULL
#endif
#ifdef INSN_ADC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__5
#else
,NULL
#endif
#ifdef INSN_ADC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__6
#else
,NULL
#endif
#ifdef INSN_ADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__7
#else
,NULL
#endif
#ifdef INSN_ADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__8
#else
,NULL
#endif
#ifdef INSN_ADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__9
#else
,NULL
#endif
#ifdef INSN_ADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__10
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__11
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__12
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__13
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__14
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__15
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__16
#else
,NULL
#endif
#ifdef INSN_ADDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__17
#else
,NULL
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__18
#else
,NULL
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__19
#else
,NULL
#endif
#ifdef INSN_ADDV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__20
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__21
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__22
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__23
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__24
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__25
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__26
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__27
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__28
#else
,NULL
#endif
#ifdef INSN_ADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__29
#else
,NULL
#endif
#ifdef INSN_ADRP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__30
#else
,NULL
#endif
#ifdef INSN_ADR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__31
#else
,NULL
#endif
#ifdef INSN_AESD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__32
#else
,NULL
#endif
#ifdef INSN_AESE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__33
#else
,NULL
#endif
#ifdef INSN_AESIMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__34
#else
,NULL
#endif
#ifdef INSN_AESMC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__35
#else
,NULL
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
,arm64_extend__36
#else
,NULL
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__37
#else
,NULL
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__38
#else
,NULL
#endif
#ifdef INSN_ANDS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__39
#else
,NULL
#endif
#ifdef INSN_AND_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
,arm64_extend__40
#else
,NULL
#endif
#ifdef INSN_AND_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__41
#else
,NULL
#endif
#ifdef INSN_AND_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__42
#else
,NULL
#endif
#ifdef INSN_AND_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__43
#else
,NULL
#endif
#ifdef INSN_AND_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__44
#else
,NULL
#endif
#ifdef INSN_ASR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__45
#else
,NULL
#endif
#ifdef INSN_ASR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__46
#else
,NULL
#endif
#ifdef INSN_BFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__47
#else
,NULL
#endif
#ifdef INSN_BFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__48
#else
,NULL
#endif
#ifdef INSN_BICS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__49
#else
,NULL
#endif
#ifdef INSN_BICS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__50
#else
,NULL
#endif
#ifdef INSN_BIC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__51
#else
,NULL
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__52
#else
,NULL
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__53
#else
,NULL
#endif
#ifdef INSN_BIC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__54
#else
,NULL
#endif
#ifdef INSN_BIF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__55
#else
,NULL
#endif
#ifdef INSN_BIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__56
#else
,NULL
#endif
#ifdef INSN_BLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__57
#else
,NULL
#endif
#ifdef INSN_BL_OPRN_POINTER_DATASZ_28b
,arm64_extend__58
#else
,NULL
#endif
#ifdef INSN_BRK_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__59
#else
,NULL
#endif
#ifdef INSN_BR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__60
#else
,NULL
#endif
#ifdef INSN_BSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__61
#else
,NULL
#endif
#ifdef INSN_B_OPRN_POINTER_DATASZ_21b
,arm64_extend__62
#else
,NULL
#endif
#ifdef INSN_B_OPRN_POINTER_DATASZ_28b
,arm64_extend__63
#else
,NULL
#endif
#ifdef INSN_CBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__64
#else
,NULL
#endif
#ifdef INSN_CBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__65
#else
,NULL
#endif
#ifdef INSN_CBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__66
#else
,NULL
#endif
#ifdef INSN_CBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__67
#else
,NULL
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__68
#else
,NULL
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__69
#else
,NULL
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__70
#else
,NULL
#endif
#ifdef INSN_CCMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__71
#else
,NULL
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__72
#else
,NULL
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__73
#else
,NULL
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__74
#else
,NULL
#endif
#ifdef INSN_CCMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__75
#else
,NULL
#endif
#ifdef INSN_CLREX_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__76
#else
,NULL
#endif
#ifdef INSN_CLS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__77
#else
,NULL
#endif
#ifdef INSN_CLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__78
#else
,NULL
#endif
#ifdef INSN_CLS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__79
#else
,NULL
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__80
#else
,NULL
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__81
#else
,NULL
#endif
#ifdef INSN_CLZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__82
#else
,NULL
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__83
#else
,NULL
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__84
#else
,NULL
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__85
#else
,NULL
#endif
#ifdef INSN_CMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__86
#else
,NULL
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__87
#else
,NULL
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__88
#else
,NULL
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__89
#else
,NULL
#endif
#ifdef INSN_CMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__90
#else
,NULL
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__91
#else
,NULL
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__92
#else
,NULL
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__93
#else
,NULL
#endif
#ifdef INSN_CMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__94
#else
,NULL
#endif
#ifdef INSN_CMHI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__95
#else
,NULL
#endif
#ifdef INSN_CMHI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__96
#else
,NULL
#endif
#ifdef INSN_CMHS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__97
#else
,NULL
#endif
#ifdef INSN_CMHS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__98
#else
,NULL
#endif
#ifdef INSN_CMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__99
#else
,NULL
#endif
#ifdef INSN_CMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__100
#else
,NULL
#endif
#ifdef INSN_CMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__101
#else
,NULL
#endif
#ifdef INSN_CMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__102
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__103
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__104
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__105
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__106
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__107
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__108
#else
,NULL
#endif
#ifdef INSN_CMN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__109
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__110
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__111
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__112
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__113
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__114
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__115
#else
,NULL
#endif
#ifdef INSN_CMP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__116
#else
,NULL
#endif
#ifdef INSN_CMTST_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__117
#else
,NULL
#endif
#ifdef INSN_CMTST_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__118
#else
,NULL
#endif
#ifdef INSN_CNT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__119
#else
,NULL
#endif
#ifdef INSN_CRC32B_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__120
#else
,NULL
#endif
#ifdef INSN_CRC32CB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__121
#else
,NULL
#endif
#ifdef INSN_CRC32CH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__122
#else
,NULL
#endif
#ifdef INSN_CRC32CW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__123
#else
,NULL
#endif
#ifdef INSN_CRC32CX_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__124
#else
,NULL
#endif
#ifdef INSN_CRC32H_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__125
#else
,NULL
#endif
#ifdef INSN_CRC32W_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__126
#else
,NULL
#endif
#ifdef INSN_CRC32X_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__127
#else
,NULL
#endif
#ifdef INSN_CSEL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__128
#else
,NULL
#endif
#ifdef INSN_CSEL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__129
#else
,NULL
#endif
#ifdef INSN_CSINC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__130
#else
,NULL
#endif
#ifdef INSN_CSINC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__131
#else
,NULL
#endif
#ifdef INSN_CSINV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__132
#else
,NULL
#endif
#ifdef INSN_CSINV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__133
#else
,NULL
#endif
#ifdef INSN_CSNEG_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__134
#else
,NULL
#endif
#ifdef INSN_CSNEG_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__135
#else
,NULL
#endif
#ifdef INSN_DCPS1_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__136
#else
,NULL
#endif
#ifdef INSN_DCPS2_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__137
#else
,NULL
#endif
#ifdef INSN_DCPS3_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__138
#else
,NULL
#endif
#ifdef INSN_DMB_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__139
#else
,NULL
#endif
#ifdef INSN_DRPS
,arm64_extend__140
#else
,NULL
#endif
#ifdef INSN_DSB_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__141
#else
,NULL
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__142
#else
,NULL
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__143
#else
,NULL
#endif
#ifdef INSN_DUP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__144
#else
,NULL
#endif
#ifdef INSN_EON_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__145
#else
,NULL
#endif
#ifdef INSN_EON_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__146
#else
,NULL
#endif
#ifdef INSN_EOR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
,arm64_extend__147
#else
,NULL
#endif
#ifdef INSN_EOR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__148
#else
,NULL
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__149
#else
,NULL
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__150
#else
,NULL
#endif
#ifdef INSN_EOR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__151
#else
,NULL
#endif
#ifdef INSN_ERET
,arm64_extend__152
#else
,NULL
#endif
#ifdef INSN_EXTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__153
#else
,NULL
#endif
#ifdef INSN_EXTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__154
#else
,NULL
#endif
#ifdef INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__155
#else
,NULL
#endif
#ifdef INSN_EXT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__156
#else
,NULL
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__157
#else
,NULL
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__158
#else
,NULL
#endif
#ifdef INSN_FABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__159
#else
,NULL
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__160
#else
,NULL
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__161
#else
,NULL
#endif
#ifdef INSN_FABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__162
#else
,NULL
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__163
#else
,NULL
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__164
#else
,NULL
#endif
#ifdef INSN_FACGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__165
#else
,NULL
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__166
#else
,NULL
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__167
#else
,NULL
#endif
#ifdef INSN_FACGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__168
#else
,NULL
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__169
#else
,NULL
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__170
#else
,NULL
#endif
#ifdef INSN_FADDP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__171
#else
,NULL
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__172
#else
,NULL
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__173
#else
,NULL
#endif
#ifdef INSN_FADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__174
#else
,NULL
#endif
#ifdef INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__175
#else
,NULL
#endif
#ifdef INSN_FCCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__176
#else
,NULL
#endif
#ifdef INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__177
#else
,NULL
#endif
#ifdef INSN_FCCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__178
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__179
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__180
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__181
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__182
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__183
#else
,NULL
#endif
#ifdef INSN_FCMEQ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__184
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__185
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__186
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__187
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__188
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__189
#else
,NULL
#endif
#ifdef INSN_FCMGE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__190
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__191
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__192
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__193
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__194
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__195
#else
,NULL
#endif
#ifdef INSN_FCMGT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__196
#else
,NULL
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__197
#else
,NULL
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__198
#else
,NULL
#endif
#ifdef INSN_FCMLE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__199
#else
,NULL
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__200
#else
,NULL
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__201
#else
,NULL
#endif
#ifdef INSN_FCMLT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__202
#else
,NULL
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__203
#else
,NULL
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__204
#else
,NULL
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__205
#else
,NULL
#endif
#ifdef INSN_FCMPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__206
#else
,NULL
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__207
#else
,NULL
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__208
#else
,NULL
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__209
#else
,NULL
#endif
#ifdef INSN_FCMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__210
#else
,NULL
#endif
#ifdef INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__211
#else
,NULL
#endif
#ifdef INSN_FCSEL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__212
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__213
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__214
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__215
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__216
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__217
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__218
#else
,NULL
#endif
#ifdef INSN_FCVTAS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__219
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__220
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__221
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__222
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__223
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__224
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__225
#else
,NULL
#endif
#ifdef INSN_FCVTAU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__226
#else
,NULL
#endif
#ifdef INSN_FCVTL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__227
#else
,NULL
#endif
#ifdef INSN_FCVTL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__228
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__229
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__230
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__231
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__232
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__233
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__234
#else
,NULL
#endif
#ifdef INSN_FCVTMS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__235
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__236
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__237
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__238
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__239
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__240
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__241
#else
,NULL
#endif
#ifdef INSN_FCVTMU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__242
#else
,NULL
#endif
#ifdef INSN_FCVTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__243
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__244
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__245
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__246
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__247
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__248
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__249
#else
,NULL
#endif
#ifdef INSN_FCVTNS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__250
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__251
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__252
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__253
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__254
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__255
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__256
#else
,NULL
#endif
#ifdef INSN_FCVTNU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__257
#else
,NULL
#endif
#ifdef INSN_FCVTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__258
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__259
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__260
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__261
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__262
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__263
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__264
#else
,NULL
#endif
#ifdef INSN_FCVTPS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__265
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__266
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__267
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__268
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__269
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__270
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__271
#else
,NULL
#endif
#ifdef INSN_FCVTPU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__272
#else
,NULL
#endif
#ifdef INSN_FCVTXN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__273
#else
,NULL
#endif
#ifdef INSN_FCVTXN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__274
#else
,NULL
#endif
#ifdef INSN_FCVTXN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__275
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__276
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__277
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__278
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__279
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__280
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__281
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__282
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__283
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__284
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__285
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__286
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__287
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__288
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__289
#else
,NULL
#endif
#ifdef INSN_FCVTZS_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__290
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__291
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__292
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__293
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__294
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__295
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__296
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__297
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__298
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__299
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__300
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__301
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__302
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__303
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__304
#else
,NULL
#endif
#ifdef INSN_FCVTZU_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__305
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__306
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__307
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__308
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__309
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__310
#else
,NULL
#endif
#ifdef INSN_FCVT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__311
#else
,NULL
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__312
#else
,NULL
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__313
#else
,NULL
#endif
#ifdef INSN_FDIV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__314
#else
,NULL
#endif
#ifdef INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__315
#else
,NULL
#endif
#ifdef INSN_FMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__316
#else
,NULL
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__317
#else
,NULL
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__318
#else
,NULL
#endif
#ifdef INSN_FMAXNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__319
#else
,NULL
#endif
#ifdef INSN_FMAXNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__320
#else
,NULL
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__321
#else
,NULL
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__322
#else
,NULL
#endif
#ifdef INSN_FMAXNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__323
#else
,NULL
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__324
#else
,NULL
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__325
#else
,NULL
#endif
#ifdef INSN_FMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__326
#else
,NULL
#endif
#ifdef INSN_FMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__327
#else
,NULL
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__328
#else
,NULL
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__329
#else
,NULL
#endif
#ifdef INSN_FMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__330
#else
,NULL
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__331
#else
,NULL
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__332
#else
,NULL
#endif
#ifdef INSN_FMINNMP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__333
#else
,NULL
#endif
#ifdef INSN_FMINNMV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__334
#else
,NULL
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__335
#else
,NULL
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__336
#else
,NULL
#endif
#ifdef INSN_FMINNM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__337
#else
,NULL
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__338
#else
,NULL
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__339
#else
,NULL
#endif
#ifdef INSN_FMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__340
#else
,NULL
#endif
#ifdef INSN_FMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__341
#else
,NULL
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__342
#else
,NULL
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__343
#else
,NULL
#endif
#ifdef INSN_FMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__344
#else
,NULL
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__345
#else
,NULL
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__346
#else
,NULL
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__347
#else
,NULL
#endif
#ifdef INSN_FMLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__348
#else
,NULL
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__349
#else
,NULL
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__350
#else
,NULL
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__351
#else
,NULL
#endif
#ifdef INSN_FMLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__352
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__353
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__354
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__355
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__356
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__357
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__358
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__359
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__360
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__361
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__362
#else
,NULL
#endif
#ifdef INSN_FMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__363
#else
,NULL
#endif
#ifdef INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__364
#else
,NULL
#endif
#ifdef INSN_FMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__365
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__366
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__367
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__368
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__369
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__370
#else
,NULL
#endif
#ifdef INSN_FMULX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__371
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__372
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__373
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__374
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__375
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__376
#else
,NULL
#endif
#ifdef INSN_FMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__377
#else
,NULL
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__378
#else
,NULL
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__379
#else
,NULL
#endif
#ifdef INSN_FNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__380
#else
,NULL
#endif
#ifdef INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__381
#else
,NULL
#endif
#ifdef INSN_FNMADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__382
#else
,NULL
#endif
#ifdef INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__383
#else
,NULL
#endif
#ifdef INSN_FNMSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__384
#else
,NULL
#endif
#ifdef INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__385
#else
,NULL
#endif
#ifdef INSN_FNMUL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__386
#else
,NULL
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__387
#else
,NULL
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__388
#else
,NULL
#endif
#ifdef INSN_FRECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__389
#else
,NULL
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__390
#else
,NULL
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__391
#else
,NULL
#endif
#ifdef INSN_FRECPS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__392
#else
,NULL
#endif
#ifdef INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__393
#else
,NULL
#endif
#ifdef INSN_FRECPX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__394
#else
,NULL
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__395
#else
,NULL
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__396
#else
,NULL
#endif
#ifdef INSN_FRINTA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__397
#else
,NULL
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__398
#else
,NULL
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__399
#else
,NULL
#endif
#ifdef INSN_FRINTI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__400
#else
,NULL
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__401
#else
,NULL
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__402
#else
,NULL
#endif
#ifdef INSN_FRINTM_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__403
#else
,NULL
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__404
#else
,NULL
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__405
#else
,NULL
#endif
#ifdef INSN_FRINTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__406
#else
,NULL
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__407
#else
,NULL
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__408
#else
,NULL
#endif
#ifdef INSN_FRINTP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__409
#else
,NULL
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__410
#else
,NULL
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__411
#else
,NULL
#endif
#ifdef INSN_FRINTX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__412
#else
,NULL
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__413
#else
,NULL
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__414
#else
,NULL
#endif
#ifdef INSN_FRINTZ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__415
#else
,NULL
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__416
#else
,NULL
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__417
#else
,NULL
#endif
#ifdef INSN_FRSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__418
#else
,NULL
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__419
#else
,NULL
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__420
#else
,NULL
#endif
#ifdef INSN_FRSQRTS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__421
#else
,NULL
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__422
#else
,NULL
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__423
#else
,NULL
#endif
#ifdef INSN_FSQRT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__424
#else
,NULL
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__425
#else
,NULL
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__426
#else
,NULL
#endif
#ifdef INSN_FSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__427
#else
,NULL
#endif
#ifdef INSN_HINT_OPRN_IMMEDIATE_DATASZ_7b
,arm64_extend__428
#else
,NULL
#endif
#ifdef INSN_HLT_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__429
#else
,NULL
#endif
#ifdef INSN_HVC_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__430
#else
,NULL
#endif
#ifdef INSN_ISB
,arm64_extend__431
#else
,NULL
#endif
#ifdef INSN_ISB_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__432
#else
,NULL
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__433
#else
,NULL
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__434
#else
,NULL
#endif
#ifdef INSN_LD1R_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__435
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__436
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__437
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__438
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__439
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__440
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__441
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__442
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__443
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__444
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__445
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__446
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__447
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__448
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__449
#else
,NULL
#endif
#ifdef INSN_LD1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__450
#else
,NULL
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__451
#else
,NULL
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__452
#else
,NULL
#endif
#ifdef INSN_LD2R_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__453
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__454
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__455
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__456
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__457
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__458
#else
,NULL
#endif
#ifdef INSN_LD2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__459
#else
,NULL
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__460
#else
,NULL
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__461
#else
,NULL
#endif
#ifdef INSN_LD3R_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__462
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__463
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__464
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__465
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__466
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__467
#else
,NULL
#endif
#ifdef INSN_LD3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__468
#else
,NULL
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__469
#else
,NULL
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__470
#else
,NULL
#endif
#ifdef INSN_LD4R_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__471
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__472
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__473
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__474
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__475
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__476
#else
,NULL
#endif
#ifdef INSN_LD4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__477
#else
,NULL
#endif
#ifdef INSN_LDARB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__478
#else
,NULL
#endif
#ifdef INSN_LDARH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__479
#else
,NULL
#endif
#ifdef INSN_LDAR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__480
#else
,NULL
#endif
#ifdef INSN_LDAR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__481
#else
,NULL
#endif
#ifdef INSN_LDAXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__482
#else
,NULL
#endif
#ifdef INSN_LDAXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__483
#else
,NULL
#endif
#ifdef INSN_LDAXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__484
#else
,NULL
#endif
#ifdef INSN_LDAXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__485
#else
,NULL
#endif
#ifdef INSN_LDAXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__486
#else
,NULL
#endif
#ifdef INSN_LDAXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__487
#else
,NULL
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__488
#else
,NULL
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__489
#else
,NULL
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__490
#else
,NULL
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__491
#else
,NULL
#endif
#ifdef INSN_LDNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__492
#else
,NULL
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__493
#else
,NULL
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__494
#else
,NULL
#endif
#ifdef INSN_LDPSW_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__495
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__496
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__497
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__498
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__499
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__500
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__501
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__502
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__503
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__504
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__505
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__506
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__507
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__508
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__509
#else
,NULL
#endif
#ifdef INSN_LDP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__510
#else
,NULL
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__511
#else
,NULL
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__512
#else
,NULL
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__513
#else
,NULL
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__514
#else
,NULL
#endif
#ifdef INSN_LDRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__515
#else
,NULL
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__516
#else
,NULL
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__517
#else
,NULL
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__518
#else
,NULL
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__519
#else
,NULL
#endif
#ifdef INSN_LDRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__520
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__521
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__522
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__523
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__524
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__525
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__526
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__527
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__528
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__529
#else
,NULL
#endif
#ifdef INSN_LDRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__530
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__531
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__532
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__533
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__534
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__535
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__536
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__537
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__538
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__539
#else
,NULL
#endif
#ifdef INSN_LDRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__540
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__541
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__542
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__543
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__544
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__545
#else
,NULL
#endif
#ifdef INSN_LDRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__546
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__547
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__548
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__549
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__550
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__551
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__552
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__553
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__554
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__555
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__556
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__557
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__558
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__559
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__560
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__561
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__562
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__563
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__564
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__565
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__566
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__567
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__568
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__569
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__570
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__571
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__572
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__573
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__574
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__575
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__576
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__577
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__578
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__579
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__580
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__581
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__582
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__583
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__584
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__585
#else
,NULL
#endif
#ifdef INSN_LDR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_POINTER_DATASZ_21b
,arm64_extend__586
#else
,NULL
#endif
#ifdef INSN_LDTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__587
#else
,NULL
#endif
#ifdef INSN_LDTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__588
#else
,NULL
#endif
#ifdef INSN_LDTRSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__589
#else
,NULL
#endif
#ifdef INSN_LDTRSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__590
#else
,NULL
#endif
#ifdef INSN_LDTRSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__591
#else
,NULL
#endif
#ifdef INSN_LDTRSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__592
#else
,NULL
#endif
#ifdef INSN_LDTRSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__593
#else
,NULL
#endif
#ifdef INSN_LDTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__594
#else
,NULL
#endif
#ifdef INSN_LDTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__595
#else
,NULL
#endif
#ifdef INSN_LDURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__596
#else
,NULL
#endif
#ifdef INSN_LDURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__597
#else
,NULL
#endif
#ifdef INSN_LDURSB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__598
#else
,NULL
#endif
#ifdef INSN_LDURSB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__599
#else
,NULL
#endif
#ifdef INSN_LDURSH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__600
#else
,NULL
#endif
#ifdef INSN_LDURSH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__601
#else
,NULL
#endif
#ifdef INSN_LDURSW_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__602
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__603
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__604
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__605
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__606
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__607
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__608
#else
,NULL
#endif
#ifdef INSN_LDUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__609
#else
,NULL
#endif
#ifdef INSN_LDXP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__610
#else
,NULL
#endif
#ifdef INSN_LDXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__611
#else
,NULL
#endif
#ifdef INSN_LDXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__612
#else
,NULL
#endif
#ifdef INSN_LDXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__613
#else
,NULL
#endif
#ifdef INSN_LDXR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__614
#else
,NULL
#endif
#ifdef INSN_LDXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__615
#else
,NULL
#endif
#ifdef INSN_LSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__616
#else
,NULL
#endif
#ifdef INSN_LSL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__617
#else
,NULL
#endif
#ifdef INSN_LSR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__618
#else
,NULL
#endif
#ifdef INSN_LSR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__619
#else
,NULL
#endif
#ifdef INSN_MADD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__620
#else
,NULL
#endif
#ifdef INSN_MADD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__621
#else
,NULL
#endif
#ifdef INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__622
#else
,NULL
#endif
#ifdef INSN_MLA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__623
#else
,NULL
#endif
#ifdef INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__624
#else
,NULL
#endif
#ifdef INSN_MLS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__625
#else
,NULL
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_64b
,arm64_extend__626
#else
,NULL
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_64b
,arm64_extend__627
#else
,NULL
#endif
#ifdef INSN_MOVI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__628
#else
,NULL
#endif
#ifdef INSN_MOVK_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__629
#else
,NULL
#endif
#ifdef INSN_MOVK_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__630
#else
,NULL
#endif
#ifdef INSN_MOVN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__631
#else
,NULL
#endif
#ifdef INSN_MOVN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__632
#else
,NULL
#endif
#ifdef INSN_MOVZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__633
#else
,NULL
#endif
#ifdef INSN_MOVZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__634
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__635
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__636
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__637
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__638
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__639
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__640
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__641
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__642
#else
,NULL
#endif
#ifdef INSN_MOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__643
#else
,NULL
#endif
#ifdef INSN_MRS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SYSTEM_DATASZ_DWORD
,arm64_extend__644
#else
,NULL
#endif
#ifdef INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__645
#else
,NULL
#endif
#ifdef INSN_MSR_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__646
#else
,NULL
#endif
#ifdef INSN_MSUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__647
#else
,NULL
#endif
#ifdef INSN_MSUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__648
#else
,NULL
#endif
#ifdef INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__649
#else
,NULL
#endif
#ifdef INSN_MUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__650
#else
,NULL
#endif
#ifdef INSN_MVNI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__651
#else
,NULL
#endif
#ifdef INSN_MVN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__652
#else
,NULL
#endif
#ifdef INSN_NEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__653
#else
,NULL
#endif
#ifdef INSN_NEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__654
#else
,NULL
#endif
#ifdef INSN_ORN_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__655
#else
,NULL
#endif
#ifdef INSN_ORN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__656
#else
,NULL
#endif
#ifdef INSN_ORN_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__657
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_13b
,arm64_extend__658
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__659
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_8b
,arm64_extend__660
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__661
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__662
#else
,NULL
#endif
#ifdef INSN_ORR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__663
#else
,NULL
#endif
#ifdef INSN_PMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__664
#else
,NULL
#endif
#ifdef INSN_PMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__665
#else
,NULL
#endif
#ifdef INSN_PMUL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__666
#else
,NULL
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__667
#else
,NULL
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__668
#else
,NULL
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__669
#else
,NULL
#endif
#ifdef INSN_PRFM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_21b
,arm64_extend__670
#else
,NULL
#endif
#ifdef INSN_PRFUM_OPRN_IMMEDIATE_DATASZ_5b_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__671
#else
,NULL
#endif
#ifdef INSN_RADDHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__672
#else
,NULL
#endif
#ifdef INSN_RADDHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__673
#else
,NULL
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__674
#else
,NULL
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__675
#else
,NULL
#endif
#ifdef INSN_RBIT_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__676
#else
,NULL
#endif
#ifdef INSN_RET
,arm64_extend__677
#else
,NULL
#endif
#ifdef INSN_RET_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__678
#else
,NULL
#endif
#ifdef INSN_REV16_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__679
#else
,NULL
#endif
#ifdef INSN_REV16_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__680
#else
,NULL
#endif
#ifdef INSN_REV16_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__681
#else
,NULL
#endif
#ifdef INSN_REV32_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__682
#else
,NULL
#endif
#ifdef INSN_REV32_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__683
#else
,NULL
#endif
#ifdef INSN_REV64_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__684
#else
,NULL
#endif
#ifdef INSN_REV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__685
#else
,NULL
#endif
#ifdef INSN_REV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__686
#else
,NULL
#endif
#ifdef INSN_ROR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__687
#else
,NULL
#endif
#ifdef INSN_ROR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__688
#else
,NULL
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__689
#else
,NULL
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__690
#else
,NULL
#endif
#ifdef INSN_RSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__691
#else
,NULL
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__692
#else
,NULL
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__693
#else
,NULL
#endif
#ifdef INSN_RSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__694
#else
,NULL
#endif
#ifdef INSN_RUSBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__695
#else
,NULL
#endif
#ifdef INSN_RUSBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__696
#else
,NULL
#endif
#ifdef INSN_SABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__697
#else
,NULL
#endif
#ifdef INSN_SABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__698
#else
,NULL
#endif
#ifdef INSN_SABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__699
#else
,NULL
#endif
#ifdef INSN_SABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__700
#else
,NULL
#endif
#ifdef INSN_SABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__701
#else
,NULL
#endif
#ifdef INSN_SABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__702
#else
,NULL
#endif
#ifdef INSN_SADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__703
#else
,NULL
#endif
#ifdef INSN_SADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__704
#else
,NULL
#endif
#ifdef INSN_SADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__705
#else
,NULL
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__706
#else
,NULL
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__707
#else
,NULL
#endif
#ifdef INSN_SADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__708
#else
,NULL
#endif
#ifdef INSN_SADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__709
#else
,NULL
#endif
#ifdef INSN_SADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__710
#else
,NULL
#endif
#ifdef INSN_SADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__711
#else
,NULL
#endif
#ifdef INSN_SBCS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__712
#else
,NULL
#endif
#ifdef INSN_SBCS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__713
#else
,NULL
#endif
#ifdef INSN_SBC_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__714
#else
,NULL
#endif
#ifdef INSN_SBC_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__715
#else
,NULL
#endif
#ifdef INSN_SBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__716
#else
,NULL
#endif
#ifdef INSN_SBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__717
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__718
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__719
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__720
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__721
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__722
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__723
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__724
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__725
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__726
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__727
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__728
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__729
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__730
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__731
#else
,NULL
#endif
#ifdef INSN_SCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__732
#else
,NULL
#endif
#ifdef INSN_SDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__733
#else
,NULL
#endif
#ifdef INSN_SDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__734
#else
,NULL
#endif
#ifdef INSN_SHA1C_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__735
#else
,NULL
#endif
#ifdef INSN_SHA1H_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__736
#else
,NULL
#endif
#ifdef INSN_SHA1M_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__737
#else
,NULL
#endif
#ifdef INSN_SHA1P_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__738
#else
,NULL
#endif
#ifdef INSN_SHA1SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__739
#else
,NULL
#endif
#ifdef INSN_SHA1SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__740
#else
,NULL
#endif
#ifdef INSN_SHA256H2_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__741
#else
,NULL
#endif
#ifdef INSN_SHA256H_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__742
#else
,NULL
#endif
#ifdef INSN_SHA256SU0_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__743
#else
,NULL
#endif
#ifdef INSN_SHA256SU1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__744
#else
,NULL
#endif
#ifdef INSN_SHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__745
#else
,NULL
#endif
#ifdef INSN_SHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__746
#else
,NULL
#endif
#ifdef INSN_SHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_UNDEF
,arm64_extend__747
#else
,NULL
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__748
#else
,NULL
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__749
#else
,NULL
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__750
#else
,NULL
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__751
#else
,NULL
#endif
#ifdef INSN_SHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__752
#else
,NULL
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__753
#else
,NULL
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__754
#else
,NULL
#endif
#ifdef INSN_SHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__755
#else
,NULL
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__756
#else
,NULL
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__757
#else
,NULL
#endif
#ifdef INSN_SHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__758
#else
,NULL
#endif
#ifdef INSN_SHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__759
#else
,NULL
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__760
#else
,NULL
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__761
#else
,NULL
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__762
#else
,NULL
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__763
#else
,NULL
#endif
#ifdef INSN_SLI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__764
#else
,NULL
#endif
#ifdef INSN_SMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__765
#else
,NULL
#endif
#ifdef INSN_SMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__766
#else
,NULL
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__767
#else
,NULL
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__768
#else
,NULL
#endif
#ifdef INSN_SMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__769
#else
,NULL
#endif
#ifdef INSN_SMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__770
#else
,NULL
#endif
#ifdef INSN_SMC_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__771
#else
,NULL
#endif
#ifdef INSN_SMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__772
#else
,NULL
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__773
#else
,NULL
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__774
#else
,NULL
#endif
#ifdef INSN_SMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__775
#else
,NULL
#endif
#ifdef INSN_SMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__776
#else
,NULL
#endif
#ifdef INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__777
#else
,NULL
#endif
#ifdef INSN_SMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__778
#else
,NULL
#endif
#ifdef INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__779
#else
,NULL
#endif
#ifdef INSN_SMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__780
#else
,NULL
#endif
#ifdef INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__781
#else
,NULL
#endif
#ifdef INSN_SMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__782
#else
,NULL
#endif
#ifdef INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__783
#else
,NULL
#endif
#ifdef INSN_SMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__784
#else
,NULL
#endif
#ifdef INSN_SMOV_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__785
#else
,NULL
#endif
#ifdef INSN_SMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__786
#else
,NULL
#endif
#ifdef INSN_SMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__787
#else
,NULL
#endif
#ifdef INSN_SMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__788
#else
,NULL
#endif
#ifdef INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__789
#else
,NULL
#endif
#ifdef INSN_SMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__790
#else
,NULL
#endif
#ifdef INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__791
#else
,NULL
#endif
#ifdef INSN_SMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__792
#else
,NULL
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__793
#else
,NULL
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__794
#else
,NULL
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__795
#else
,NULL
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__796
#else
,NULL
#endif
#ifdef INSN_SQABS_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__797
#else
,NULL
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__798
#else
,NULL
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__799
#else
,NULL
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__800
#else
,NULL
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__801
#else
,NULL
#endif
#ifdef INSN_SQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__802
#else
,NULL
#endif
#ifdef INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__803
#else
,NULL
#endif
#ifdef INSN_SQDMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__804
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__805
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__806
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__807
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__808
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__809
#else
,NULL
#endif
#ifdef INSN_SQDMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__810
#else
,NULL
#endif
#ifdef INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__811
#else
,NULL
#endif
#ifdef INSN_SQDMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__812
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__813
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__814
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__815
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__816
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__817
#else
,NULL
#endif
#ifdef INSN_SQDMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__818
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__819
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__820
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__821
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__822
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__823
#else
,NULL
#endif
#ifdef INSN_SQDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__824
#else
,NULL
#endif
#ifdef INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__825
#else
,NULL
#endif
#ifdef INSN_SQDMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__826
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__827
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__828
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__829
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__830
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__831
#else
,NULL
#endif
#ifdef INSN_SQDMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__832
#else
,NULL
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__833
#else
,NULL
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__834
#else
,NULL
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__835
#else
,NULL
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__836
#else
,NULL
#endif
#ifdef INSN_SQNEG_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__837
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__838
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__839
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__840
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__841
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__842
#else
,NULL
#endif
#ifdef INSN_SQRDMULH_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__843
#else
,NULL
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__844
#else
,NULL
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__845
#else
,NULL
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__846
#else
,NULL
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__847
#else
,NULL
#endif
#ifdef INSN_SQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__848
#else
,NULL
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__849
#else
,NULL
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__850
#else
,NULL
#endif
#ifdef INSN_SQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__851
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__852
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__853
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__854
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__855
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__856
#else
,NULL
#endif
#ifdef INSN_SQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__857
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__858
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__859
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__860
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__861
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__862
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__863
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__864
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__865
#else
,NULL
#endif
#ifdef INSN_SQRSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__866
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__867
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__868
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__869
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__870
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__871
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__872
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__873
#else
,NULL
#endif
#ifdef INSN_SQSHLU_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__874
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__875
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__876
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__877
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__878
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__879
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__880
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__881
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__882
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__883
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__884
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__885
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__886
#else
,NULL
#endif
#ifdef INSN_SQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__887
#else
,NULL
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__888
#else
,NULL
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__889
#else
,NULL
#endif
#ifdef INSN_SQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__890
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__891
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__892
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__893
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__894
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__895
#else
,NULL
#endif
#ifdef INSN_SQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__896
#else
,NULL
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__897
#else
,NULL
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__898
#else
,NULL
#endif
#ifdef INSN_SQSHRUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__899
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__900
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__901
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__902
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__903
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__904
#else
,NULL
#endif
#ifdef INSN_SQSHRUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__905
#else
,NULL
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__906
#else
,NULL
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__907
#else
,NULL
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__908
#else
,NULL
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__909
#else
,NULL
#endif
#ifdef INSN_SQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__910
#else
,NULL
#endif
#ifdef INSN_SQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__911
#else
,NULL
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__912
#else
,NULL
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__913
#else
,NULL
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__914
#else
,NULL
#endif
#ifdef INSN_SQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__915
#else
,NULL
#endif
#ifdef INSN_SQXTUN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__916
#else
,NULL
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__917
#else
,NULL
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__918
#else
,NULL
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__919
#else
,NULL
#endif
#ifdef INSN_SQXTUN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__920
#else
,NULL
#endif
#ifdef INSN_SRHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__921
#else
,NULL
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__922
#else
,NULL
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__923
#else
,NULL
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__924
#else
,NULL
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__925
#else
,NULL
#endif
#ifdef INSN_SRI_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__926
#else
,NULL
#endif
#ifdef INSN_SRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__927
#else
,NULL
#endif
#ifdef INSN_SRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__928
#else
,NULL
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__929
#else
,NULL
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__930
#else
,NULL
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__931
#else
,NULL
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__932
#else
,NULL
#endif
#ifdef INSN_SRSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__933
#else
,NULL
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__934
#else
,NULL
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__935
#else
,NULL
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__936
#else
,NULL
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__937
#else
,NULL
#endif
#ifdef INSN_SRSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__938
#else
,NULL
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__939
#else
,NULL
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__940
#else
,NULL
#endif
#ifdef INSN_SSHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__941
#else
,NULL
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__942
#else
,NULL
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__943
#else
,NULL
#endif
#ifdef INSN_SSHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__944
#else
,NULL
#endif
#ifdef INSN_SSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__945
#else
,NULL
#endif
#ifdef INSN_SSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__946
#else
,NULL
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__947
#else
,NULL
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__948
#else
,NULL
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__949
#else
,NULL
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__950
#else
,NULL
#endif
#ifdef INSN_SSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__951
#else
,NULL
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__952
#else
,NULL
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__953
#else
,NULL
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__954
#else
,NULL
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__955
#else
,NULL
#endif
#ifdef INSN_SSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__956
#else
,NULL
#endif
#ifdef INSN_SSUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__957
#else
,NULL
#endif
#ifdef INSN_SSUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__958
#else
,NULL
#endif
#ifdef INSN_SSUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__959
#else
,NULL
#endif
#ifdef INSN_SSUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__960
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__961
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__962
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__963
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__964
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__965
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__966
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__967
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__968
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__969
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__970
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__971
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__972
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__973
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__974
#else
,NULL
#endif
#ifdef INSN_ST1_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__975
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__976
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__977
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__978
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__979
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__980
#else
,NULL
#endif
#ifdef INSN_ST2_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__981
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__982
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__983
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__984
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__985
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__986
#else
,NULL
#endif
#ifdef INSN_ST3_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__987
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__988
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__989
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__990
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__991
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b
,arm64_extend__992
#else
,NULL
#endif
#ifdef INSN_ST4_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__993
#else
,NULL
#endif
#ifdef INSN_STLRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__994
#else
,NULL
#endif
#ifdef INSN_STLRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__995
#else
,NULL
#endif
#ifdef INSN_STLR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__996
#else
,NULL
#endif
#ifdef INSN_STLR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__997
#else
,NULL
#endif
#ifdef INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__998
#else
,NULL
#endif
#ifdef INSN_STLXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__999
#else
,NULL
#endif
#ifdef INSN_STLXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1000
#else
,NULL
#endif
#ifdef INSN_STLXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1001
#else
,NULL
#endif
#ifdef INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1002
#else
,NULL
#endif
#ifdef INSN_STLXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1003
#else
,NULL
#endif
#ifdef INSN_STNP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1004
#else
,NULL
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1005
#else
,NULL
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1006
#else
,NULL
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1007
#else
,NULL
#endif
#ifdef INSN_STNP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1008
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1009
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1010
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1011
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1012
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1013
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1014
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1015
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1016
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1017
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1018
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1019
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1020
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1021
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1022
#else
,NULL
#endif
#ifdef INSN_STP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1023
#else
,NULL
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1024
#else
,NULL
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1025
#else
,NULL
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1026
#else
,NULL
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1027
#else
,NULL
#endif
#ifdef INSN_STRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1028
#else
,NULL
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1029
#else
,NULL
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1030
#else
,NULL
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1031
#else
,NULL
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1032
#else
,NULL
#endif
#ifdef INSN_STRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1033
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1034
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1035
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1036
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1037
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1038
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1039
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1040
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1041
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1042
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1043
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1044
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1045
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1046
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1047
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1048
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1049
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1050
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1051
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1052
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1053
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1054
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1055
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1056
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1057
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1058
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1059
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1060
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1061
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1062
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1063
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1064
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b
,arm64_extend__1065
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b
,arm64_extend__1066
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b
,arm64_extend__1067
#else
,NULL
#endif
#ifdef INSN_STR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1068
#else
,NULL
#endif
#ifdef INSN_STTRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1069
#else
,NULL
#endif
#ifdef INSN_STTRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1070
#else
,NULL
#endif
#ifdef INSN_STTR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1071
#else
,NULL
#endif
#ifdef INSN_STTR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1072
#else
,NULL
#endif
#ifdef INSN_STURB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1073
#else
,NULL
#endif
#ifdef INSN_STURH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1074
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1075
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1076
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1077
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1078
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1079
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1080
#else
,NULL
#endif
#ifdef INSN_STUR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b
,arm64_extend__1081
#else
,NULL
#endif
#ifdef INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1082
#else
,NULL
#endif
#ifdef INSN_STXP_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1083
#else
,NULL
#endif
#ifdef INSN_STXRB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1084
#else
,NULL
#endif
#ifdef INSN_STXRH_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1085
#else
,NULL
#endif
#ifdef INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1086
#else
,NULL
#endif
#ifdef INSN_STXR_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_MEMORY_DATASZ_32b
,arm64_extend__1087
#else
,NULL
#endif
#ifdef INSN_SUBHN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1088
#else
,NULL
#endif
#ifdef INSN_SUBHN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1089
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__1090
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1091
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1092
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1093
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__1094
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1095
#else
,NULL
#endif
#ifdef INSN_SUBS_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1096
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__1097
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1098
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1099
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1100
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1101
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1102
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_12b
,arm64_extend__1103
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1104
#else
,NULL
#endif
#ifdef INSN_SUB_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1105
#else
,NULL
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1106
#else
,NULL
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1107
#else
,NULL
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1108
#else
,NULL
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1109
#else
,NULL
#endif
#ifdef INSN_SUQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1110
#else
,NULL
#endif
#ifdef INSN_SVC_OPRN_IMMEDIATE_DATASZ_16b
,arm64_extend__1111
#else
,NULL
#endif
#ifdef INSN_SYSL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1112
#else
,NULL
#endif
#ifdef INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1113
#else
,NULL
#endif
#ifdef INSN_SYS_OPRN_IMMEDIATE_DATASZ_3b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_OPRN_IMMEDIATE_DATASZ_3b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1114
#else
,NULL
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1115
#else
,NULL
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1116
#else
,NULL
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1117
#else
,NULL
#endif
#ifdef INSN_TBLX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1118
#else
,NULL
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1119
#else
,NULL
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1120
#else
,NULL
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1121
#else
,NULL
#endif
#ifdef INSN_TBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1122
#else
,NULL
#endif
#ifdef INSN_TBNZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
,arm64_extend__1123
#else
,NULL
#endif
#ifdef INSN_TBNZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
,arm64_extend__1124
#else
,NULL
#endif
#ifdef INSN_TBZ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
,arm64_extend__1125
#else
,NULL
#endif
#ifdef INSN_TBZ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_POINTER_DATASZ_14b
,arm64_extend__1126
#else
,NULL
#endif
#ifdef INSN_TRN1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1127
#else
,NULL
#endif
#ifdef INSN_TRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1128
#else
,NULL
#endif
#ifdef INSN_UABAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1129
#else
,NULL
#endif
#ifdef INSN_UABAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1130
#else
,NULL
#endif
#ifdef INSN_UABA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1131
#else
,NULL
#endif
#ifdef INSN_UABDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1132
#else
,NULL
#endif
#ifdef INSN_UABDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1133
#else
,NULL
#endif
#ifdef INSN_UABD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1134
#else
,NULL
#endif
#ifdef INSN_UADALP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1135
#else
,NULL
#endif
#ifdef INSN_UADDL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1136
#else
,NULL
#endif
#ifdef INSN_UADDLP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1137
#else
,NULL
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1138
#else
,NULL
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1139
#else
,NULL
#endif
#ifdef INSN_UADDLV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1140
#else
,NULL
#endif
#ifdef INSN_UADDL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1141
#else
,NULL
#endif
#ifdef INSN_UADDW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1142
#else
,NULL
#endif
#ifdef INSN_UADDW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1143
#else
,NULL
#endif
#ifdef INSN_UBFM_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1144
#else
,NULL
#endif
#ifdef INSN_UBFM_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1145
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__1146
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1147
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1148
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1149
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__1150
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1151
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD
,arm64_extend__1152
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1153
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1154
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1155
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD
,arm64_extend__1156
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1157
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1158
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1159
#else
,NULL
#endif
#ifdef INSN_UCVTF_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1160
#else
,NULL
#endif
#ifdef INSN_UDIV_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1161
#else
,NULL
#endif
#ifdef INSN_UDIV_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD
,arm64_extend__1162
#else
,NULL
#endif
#ifdef INSN_UHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1163
#else
,NULL
#endif
#ifdef INSN_UHSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1164
#else
,NULL
#endif
#ifdef INSN_UMADDL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1165
#else
,NULL
#endif
#ifdef INSN_UMAXP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1166
#else
,NULL
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1167
#else
,NULL
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1168
#else
,NULL
#endif
#ifdef INSN_UMAXV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1169
#else
,NULL
#endif
#ifdef INSN_UMAX_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1170
#else
,NULL
#endif
#ifdef INSN_UMINP_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1171
#else
,NULL
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1172
#else
,NULL
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1173
#else
,NULL
#endif
#ifdef INSN_UMINV_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1174
#else
,NULL
#endif
#ifdef INSN_UMIN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1175
#else
,NULL
#endif
#ifdef INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1176
#else
,NULL
#endif
#ifdef INSN_UMLAL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1177
#else
,NULL
#endif
#ifdef INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1178
#else
,NULL
#endif
#ifdef INSN_UMLAL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1179
#else
,NULL
#endif
#ifdef INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1180
#else
,NULL
#endif
#ifdef INSN_UMLSL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1181
#else
,NULL
#endif
#ifdef INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1182
#else
,NULL
#endif
#ifdef INSN_UMLSL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1183
#else
,NULL
#endif
#ifdef INSN_UMOV_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1184
#else
,NULL
#endif
#ifdef INSN_UMSUBL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1185
#else
,NULL
#endif
#ifdef INSN_UMULH_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD
,arm64_extend__1186
#else
,NULL
#endif
#ifdef INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1187
#else
,NULL
#endif
#ifdef INSN_UMULL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1188
#else
,NULL
#endif
#ifdef INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1189
#else
,NULL
#endif
#ifdef INSN_UMULL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1190
#else
,NULL
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1191
#else
,NULL
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1192
#else
,NULL
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1193
#else
,NULL
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1194
#else
,NULL
#endif
#ifdef INSN_UQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1195
#else
,NULL
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1196
#else
,NULL
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1197
#else
,NULL
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1198
#else
,NULL
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1199
#else
,NULL
#endif
#ifdef INSN_UQRSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1200
#else
,NULL
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1201
#else
,NULL
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1202
#else
,NULL
#endif
#ifdef INSN_UQRSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1203
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1204
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1205
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1206
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1207
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1208
#else
,NULL
#endif
#ifdef INSN_UQRSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1209
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1210
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1211
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1212
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1213
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1214
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1215
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1216
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1217
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1218
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1219
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1220
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1221
#else
,NULL
#endif
#ifdef INSN_UQSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1222
#else
,NULL
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1223
#else
,NULL
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1224
#else
,NULL
#endif
#ifdef INSN_UQSHRN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1225
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1226
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1227
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1228
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1229
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1230
#else
,NULL
#endif
#ifdef INSN_UQSHRN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1231
#else
,NULL
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1232
#else
,NULL
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1233
#else
,NULL
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1234
#else
,NULL
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1235
#else
,NULL
#endif
#ifdef INSN_UQSUB_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1236
#else
,NULL
#endif
#ifdef INSN_UQXTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1237
#else
,NULL
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1238
#else
,NULL
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1239
#else
,NULL
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1240
#else
,NULL
#endif
#ifdef INSN_UQXTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1241
#else
,NULL
#endif
#ifdef INSN_URECPE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1242
#else
,NULL
#endif
#ifdef INSN_URHADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1243
#else
,NULL
#endif
#ifdef INSN_URSHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1244
#else
,NULL
#endif
#ifdef INSN_URSHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1245
#else
,NULL
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1246
#else
,NULL
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1247
#else
,NULL
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1248
#else
,NULL
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1249
#else
,NULL
#endif
#ifdef INSN_URSHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1250
#else
,NULL
#endif
#ifdef INSN_URSQRTE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1251
#else
,NULL
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1252
#else
,NULL
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1253
#else
,NULL
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1254
#else
,NULL
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1255
#else
,NULL
#endif
#ifdef INSN_URSRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1256
#else
,NULL
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1257
#else
,NULL
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1258
#else
,NULL
#endif
#ifdef INSN_USHLL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1259
#else
,NULL
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1260
#else
,NULL
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1261
#else
,NULL
#endif
#ifdef INSN_USHLL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1262
#else
,NULL
#endif
#ifdef INSN_USHL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1263
#else
,NULL
#endif
#ifdef INSN_USHL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1264
#else
,NULL
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1265
#else
,NULL
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1266
#else
,NULL
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1267
#else
,NULL
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1268
#else
,NULL
#endif
#ifdef INSN_USHR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1269
#else
,NULL
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE
,arm64_extend__1270
#else
,NULL
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD
,arm64_extend__1271
#else
,NULL
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD
,arm64_extend__1272
#else
,NULL
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD
,arm64_extend__1273
#else
,NULL
#endif
#ifdef INSN_USQADD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1274
#else
,NULL
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1275
#else
,NULL
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_3b
,arm64_extend__1276
#else
,NULL
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_4b
,arm64_extend__1277
#else
,NULL
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_5b
,arm64_extend__1278
#else
,NULL
#endif
#ifdef INSN_USRA_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_IMMEDIATE_DATASZ_6b
,arm64_extend__1279
#else
,NULL
#endif
#ifdef INSN_USUBL2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1280
#else
,NULL
#endif
#ifdef INSN_USUBL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1281
#else
,NULL
#endif
#ifdef INSN_USUBW2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1282
#else
,NULL
#endif
#ifdef INSN_USUBW_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1283
#else
,NULL
#endif
#ifdef INSN_UZP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1284
#else
,NULL
#endif
#ifdef INSN_UZP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1285
#else
,NULL
#endif
#ifdef INSN_XTN2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1286
#else
,NULL
#endif
#ifdef INSN_XTN_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1287
#else
,NULL
#endif
#ifdef INSN_ZIP1_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1288
#else
,NULL
#endif
#ifdef INSN_ZIP2_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD
,arm64_extend__1289
#else
,NULL
#endif
};//End of declaration of arm64_extendfcts
extfct_t* arm64_getextfcts() {
	 return arm64_extendfcts;
}
