/*
 * Copyright (c) Jeff Berkowitz 2025.
 *
 * This file is part of wut4, which is licensed under the Affero GPL.
 * Code generated by the transpiler is owned by the schematic owner.
 */
package main

import (
	"fmt"
	"math/bits" // base 2 logarithm of an int
	"strings"
)

// emit is the main entry point for code generation.
// It orchestrates calls to various specific emitting functions.
func emit(ast *ModelNode, data *BindingData) error {
	if err := openOutputs(); err != nil {
		return err
	}
	if err := emitTopComment(ast); err != nil {
		return fmt.Errorf("failed to emit top comment: %w", err)
	}

	emith("#include <stdint.h>")
	emitc("#include \"%s\"", hFileName[1+strings.LastIndexByte(hFileName, byte('/')):])

	if err := emitNets(data); err != nil {
		return fmt.Errorf("failed to emit wire nets: %w", err)
	}
	if err := emitBuses(data); err != nil {
		return fmt.Errorf("failed to emit buses: %w", err)
	}
	if err := emitComponents(data); err != nil {
		return fmt.Errorf("failed to emit component types: %w", err)
	}
	if err := emitInstances(data); err != nil {
		return fmt.Errorf("failed to emit component instances: %w", err)
	}

	return nil
}

func emitComponents(data *BindingData) error {
//	emith("// Component types")
//	for _, c := range data.ComponentTypes {
//		var baseType string
//		if len(c.pins) <= 18 {
//			baseType = "bitvec16_t"
//		} else if len(c.pins) <= 66 {
//			baseType = "bitvec64_t"
//		} else {
//			return fmt.Errorf("part has too many pins: %s:%s", c.lib, c.part)
//		}
//
//		emith("typedef struct %s %s_t;", baseType, makeComponentTypeName(c))
//	}
	return nil
}

func emitInstances(data *BindingData) error {
	return nil
}

// Generate a useful top comment
// TODO get the company and put it in the copyright
const topCommentStart = `/*
 * Copyright (c) %s 2025. All rights reserved.
 * This file was generated from a KiCad schematic. Do not edit.
 *
 * Tool: KiCad %s (schema version %s)
 * From: %s
 * Date: %s
 *`

const topCommentEnd = " */"

func emitTopComment(ast *ModelNode) error {
	schemaVersion := qss(ast, "version")
	designSource := qss(ast, "design:source")
	designDate := qss(ast, "design:date")
	designTool := qss(ast, "design:tool")
	companyName := "(TODO owning company here)"
	if designTool != "Eeschema 8.0.8" || schemaVersion != "E" {
		msg("WARNING: netlist was written by an untested version of KiCad.\n")
	}
	emitc(topCommentStart, companyName, designTool, schemaVersion, designSource, designDate)
	emith(topCommentStart, companyName, designTool, schemaVersion, designSource, designDate)

	// Now emit a line for each sheet in the schematic.
	for _, sheet := range(q(ast, "design:sheet")) {
		sheetNumber := qss(sheet, "number")
		sheetName := qss(sheet, "name")
		title := qss(sheet, "title_block:title")
		if valid(title) {
			emitc(" * sheet %s: %s (%s)", sheetNumber, sheetName, title)
			emith(" * sheet %s: %s (%s)", sheetNumber, sheetName, title)
		} else {
			emitc(" * sheet %s: %s", sheetNumber, sheetName)
			emith(" * sheet %s: %s", sheetNumber, sheetName)
		}
	}

	emitc(topCommentEnd)
	emitc("")
	emith(topCommentEnd)
	emith("")
	return nil
}

var targetWordSize int = 64
var bitsPerWire int = 2
var bitsPerWord int = targetWordSize / bitsPerWire
var bpwLog2 int = bits.TrailingZeros(uint(bitsPerWord))
var bpwMask int = bitsPerWord - 1

var n_wires int = 32 // TODO compute n_wires dynamically; need not be a power of 2.

// Emit the wire nets.
func emitNets(data *BindingData) error {
	if targetWordSize != 64 && targetWordSize != 32 && targetWordSize != 16 {
		panic("targetWordSize must be a power of two > 8 and < 128")
	}
	if bitsPerWire != 2 && bitsPerWire != 3 && bitsPerWire != 4 {
		panic("1 must be < bitsPerWire must be < 5")
	}
	wiresVarName := fmt.Sprintf("%sWires", UniquePrefix)

	emitc("// Wire nets")
	emitc("uint%d_t %s[1+((N_WIRES-1)/BITS_PER_WORD)];", targetWordSize, wiresVarName)

	emith("// Bit states (values of the 2-bit fields that each represent 1 wire net):")
	emith("// The values 0 and 1 represent themselves")
	emith("#define HIGHZ 2")
	emith("#define UNDEF 3")
	emith("")

	emith("// Wire nets")
	emith("#define TARGET_WORD_SIZE %2d // must be a power of 2", targetWordSize)
	emith("#define BITS_PER_WIRE %2d    // there are four bit states", bitsPerWire)
	emith("#define N_WIRES %2d          // computed by netlist transpiler", n_wires)
	emith("#define BITS_PER_WORD %2d    // should be 64/2 on 64-bit (most) computers", bitsPerWord);
	emith("#define BPW_LOG2 0x%02X       // lg2(BITS_PER_WORD)", bpwLog2)
	emith("#define BPW_MASK 0x%02X       // BPW - 1", bpwMask)
	emith("extern uint%d_t %s[];", targetWordSize, wiresVarName)
	emith("")

	// Emit macros for getting and setting bits. b is the word index, n is the simulator
	// bit number of field within the word, and n is the field width.
	emith("#define GETBITS(b, n)    ((((%s[b>>BPW_LOG2])>>(b&BPW_MASK))&(BPW_MASK<<n))>>n)", wiresVarName)
	emith("#define SETBITS(b, n, v) (((%s[b>>BPW_LOG2])&=~(BPW_MASK<<n)),((%s[b>>BPW_LOG2])|=(v&((BPW_MASK<<n)))<<n))",
			wiresVarName, wiresVarName)
	emith("")

	// Emit macros for the special signals defined by the simulator
	// GND, VCC, CLK, and POR (Power On Reset). These nets don't need
	// setters defined.
	// TODO make it possible to define other nets as 1 or 0.
	// TODO make it possible to change the names of these signals.
	emith("#define GetGND() 0")
	emith("#define GetVCC() 1")
	emith("extern uint16_t  %sGetClk(void);", UniquePrefix)
	emith("#define GetCLK() %sGetClk()", UniquePrefix)
	emith("extern uint16_t  %sGetPor(void);", UniquePrefix)
	emith("#define GetPOR() %sGetPor()", UniquePrefix)
	emith("")

	for _, ni := range data.NetInstances {
		msg("process %s\n", ni.name)
		nameUpper := strings.ToUpper(ni.name)
		if nameUpper == "VCC" || nameUpper == "GND" ||
			nameUpper == "CLK" || nameUpper == "POR" ||
			strings.Contains(nameUpper, "UNCONNECTED") ||
			nameUpper[0] == '/' { // buses start with /
			continue; // don't assign a bit or gen a name
		}
		msg("emit %s\n", ni.name)
		if err := emitNet(ni); err != nil {
			return err
		}
	}
	return nil
}

// Emit the definition of a net using the given bit position.
func emitNet(ni *NetInstance) error {
	position, err := allocWireBits(1)
	if err != nil {
		return fmt.Errorf("emitting net %s: %v", ni.name, err)
	}
	netName := makeNetName(ni)
	result := emitNetMacros(netName, position, 1)
	f := fmt.Sprintf("%s_resolver", netName)
	emith("extern void %s(void);", f)
	emitc("// void %s(void) {}", f)
	return result
}

// Bus. Bus names start with a "/" and KiCad delimits the bus name from
// the wire number(s) within the bus using a '-'. But we don't want to
// split() on the '-' because nothing prevents someone from putting a '-'
// into the bus name. We want the last '-'.
//
// We emit a set of macros for the bus as a unit. We impose no particular
// ordering on the bits within a bus, leaving that to the handwritten
// functional code. The idea is that the handwritten code can manipulate
// buses as units, e.g. the output bus of a 16-bit ALU can be set by doing
// 16-bit operations, etc.

func emitBuses(data *BindingData) error {
	busMap := make(map[string]int) // map bus names to number of wires

	for _, ni := range data.NetInstances {
		if ni.name[0] != '/' {
			continue
		}

		sepIndex := strings.LastIndexByte(ni.name, byte('-'))
		if sepIndex == -1 {
			return fmt.Errorf("bus name has no '-' separator: %s", ni.name)
		}
		busName := ni.name[1:sepIndex]
		busMap[busName] += 1
		msg("busMap[%s] is %d\n", busName, busMap[busName])
	}

	for busName, count := range busMap {
		bitPos, err := allocWireBits(count)
		if err != nil {
			return fmt.Errorf("emitting bus %s: %v", busName, err)
		}
		msg("emit net macros for %s\n", busName)
		if result := emitNetMacros(busName, bitPos, count); result != nil {
			return result
		}
		f := fmt.Sprintf("%s_resolver", busName)
		emith("extern void %s(void);", f)
		emitc("// void %s(void) {}", f)
	}
	
	return nil
}

