<Project ModBy="Inserter" Name="/home/xy/work/higgs_sdr_rev2/fpgas/grav/eth/build/debug/debug_offchip.rvl" Date="2019-04-20">
    <Core Name="eth_top_LA0">
        <Setting>
            <Capture SamplesPerTrig="1" NumTrigsCap=""/>
            <Event EventCnt="" CntEnableRun=""/>
            <TrigSetting PreTrgSamples="" AND_ALL="" PostTrgSamples="" TURadix="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Bus Name="rr_arb_grant_mask" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_grant_mask[1]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_grant_mask[2]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_grant_mask[3]"/>
                </Bus>
                <Bus Name="rr_arb_req_Raw" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_req_raw[1]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_req_raw[2]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_req_raw[3]"/>
                </Bus>
                <Bus Name="rr_arb_src_idnex" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_src_index[0]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/rr_arb_src_index[1]"/>
                </Bus>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/eth_frame_circ_buf_overflow"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/icmp_pkt_fifo_overflow"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/ipv4_pkt_fifo_overflow"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/mac_rx_write"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/rdata_vld"/>
                <Bus Name="cbuf_wr_fsm_state" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/snap_cbuf_wr_fsm_state[0]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/snap_cbuf_wr_fsm_state[1]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/snap_cbuf_rd_fsm_state[3]"/>
                </Bus>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/udp_pkt_fifo_overflow"/>
                <Bus Name="udp_port_fifo_overflow" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/udp_port_fifo_overflow[0]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/udp_port_fifo_overflow[1]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/udp_port_fifo_overflow[2]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/udp_port_fifo_overflow[3]"/>
                </Bus>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/unsupported_dest_port"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/unsupported_eth_type_error"/>
                <Sig Name="ETH_MEGA_WRAPPER/ETH_RX_WRAPPER/unsupported_ipv4_protocol"/>
                <Sig Name="adc_pktzr_data_byte_rd"/>
                <Sig Name="rx_in_ready"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_circ_buf_overflow"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_dout_vld"/>
                <Bus Name="eth_frame_fifo_frame_cntr" Radix="0">
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[0]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[1]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[2]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[3]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[4]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[5]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[6]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[7]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[8]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[9]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[10]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[11]"/>
                    <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_frame_cntr[12]"/>
                </Bus>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_full"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/eth_frame_fifo_wren"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/ipv4_pkt_fifo_overflow"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/mac_tx_fifoavail"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/mac_tx_fifoempty"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/mac_tx_fifoeof"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/mac_tx_macread"/>
                <Sig Name="ETH_MEGA_WRAPPER/mac_tx_arbiter/tx_fifoeof_reg"/>
            </Trace>
            <Trigger>
                <TU Operator="0" Name="TU1" ID="1" Value="0" Radix="0"/>
                <TU Operator="0" Name="TU2" ID="2" Value="000" Radix="0"/>
                <TU Operator="0" Name="TU3" ID="3" Value="00" Radix="0"/>
                <TU Operator="1" Name="TU4" ID="4" Value="0" Radix="0"/>
                <TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
                <TE Enable="1" Expression="TU2" Name="TE2" ID="2"/>
                <TE Enable="1" Expression="TU3" Name="TE3" ID="3"/>
                <TE Enable="1" Expression="TU4" Name="TE4" ID="4"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
