/*
 * iaxxx-register-defs-cnr-mux-sel.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF0_CLK2CNR_VAL 0x1
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF1_CLK2CNR_VAL 0x2
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF2_CLK2CNR_VAL 0x3
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF3_CLK2CNR_VAL 0x4
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF4_CLK2CNR_VAL 0x5
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF5_CLK2CNR_VAL 0x6
#define IAXXX_CNR_CLK_CCAL0_MUX_IO_REF6_CLK2CNR_VAL 0x7
#define IAXXX_CNR_CLK_CCAL0_MUX_OSC_CLK_DIVD_BYP_PLL_VAL 0x8
#define IAXXX_CNR_CLK_CCAL0_MUX_SYS_CLK_VAL 0x0

/* CLK_CCAL1_MUX */
#define IAXXX_CNR_CLK_CCAL1_MUX_CLK_IN_VAL 0x9
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF0_CLK2CNR_VAL 0x1
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF1_CLK2CNR_VAL 0x2
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF2_CLK2CNR_VAL 0x3
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF3_CLK2CNR_VAL 0x4
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF4_CLK2CNR_VAL 0x5
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF5_CLK2CNR_VAL 0x6
#define IAXXX_CNR_CLK_CCAL1_MUX_IO_REF6_CLK2CNR_VAL 0x7
#define IAXXX_CNR_CLK_CCAL1_MUX_OSC_CLK_DIVD_BYP_PLL_VAL 0x8
#define IAXXX_CNR_CLK_CCAL1_MUX_SYS_CLK_VAL 0x0

/* MCLK_ROOT_MUX */
#define IAXXX_CNR_MCLK_ROOT_MUX_APLL_CLK_OUT_VAL 0x4
#define IAXXX_CNR_MCLK_ROOT_MUX_MCLK_SEL_VAL 0x1
#define IAXXX_CNR_MCLK_ROOT_MUX_MPLL_CLK_OUT_VAL 0x2

/* MCLK_SEL_MUX */
#define IAXXX_CNR_MCLK_SEL_MUX_CLK_IN_VAL 0x9
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF0_CLK2CNR_VAL 0x1
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF1_CLK2CNR_VAL 0x2
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF2_CLK2CNR_VAL 0x3
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF3_CLK2CNR_VAL 0x4
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF4_CLK2CNR_VAL 0x5
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF5_CLK2CNR_VAL 0x6
#define IAXXX_CNR_MCLK_SEL_MUX_IO_REF6_CLK2CNR_VAL 0x7
#define IAXXX_CNR_MCLK_SEL_MUX_OSC_CLK_DIVD_BYP_PLL_VAL 0x8
#define IAXXX_CNR_MCLK_SEL_MUX_SYS_CLK_VAL 0x0

/* MPLL_CLK_IN_MUX */
#define IAXXX_CNR_MPLL_CLK_IN_MUX_CLK_IN_VAL 0x9
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF0_CLK2CNR_VAL 0x1
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF1_CLK2CNR_VAL 0x2
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF2_CLK2CNR_VAL 0x3
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF3_CLK2CNR_VAL 0x4
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF4_CLK2CNR_VAL 0x5
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF5_CLK2CNR_VAL 0x6
#define IAXXX_CNR_MPLL_CLK_IN_MUX_IO_REF6_CLK2CNR_VAL 0x7
#define IAXXX_CNR_MPLL_CLK_IN_MUX_OSC_CLK_DIVD_BYP_PLL_VAL 0x8
#define IAXXX_CNR_MPLL_CLK_IN_MUX_SYS_CLK_VAL 0x0

/* MPLL_CLK_OUT_MUX */
#define IAXXX_CNR_MPLL_CLK_OUT_MUX_MPLL_CLK_IN_VAL 0x2
#define IAXXX_CNR_MPLL_CLK_OUT_MUX_MPLL_CLK_OUT_VAL 0x1

/* X_CLK_MUX */
#define IAXXX_CNR_X_CLK_MUX_APLL_CLK_OUT_VAL 0x2
#define IAXXX_CNR_X_CLK_MUX_MPLL_CLK_OUT_VAL 0x1
#define IAXXX_CNR_X_CLK_MUX_OSC_CLK_DIVD_BYP_PLL_VAL 0x4

#endif /* __IAXXX_REGISTER_DEFS_CNR_MUX_SEL_H__ */
