var _sdram_spd_lp_ddr_8h =
[
    [ "SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT", "union_s_p_d___l_p_d_d_r___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_REVISION_STRUCT", "union_s_p_d___l_p_d_d_r___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___r_e_v_i_s_i_o_n___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT", "union_s_p_d___l_p_d_d_r___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MODULE_TYPE_STRUCT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SDRAM_ADDRESSING_STRUCT", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT", "union_s_p_d___l_p_d_d_r___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MODULE_ORGANIZATION_STRUCT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT", "union_s_p_d___l_p_d_d_r___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_SIGNAL_LOADING_STRUCT", "union_s_p_d___l_p_d_d_r___s_i_g_n_a_l___l_o_a_d_i_n_g___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___s_i_g_n_a_l___l_o_a_d_i_n_g___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TIMEBASE_STRUCT", "union_s_p_d___l_p_d_d_r___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_i_m_e_b_a_s_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TCK_MIN_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TCK_MAX_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT", "union_s_p_d___l_p_d_d_r___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TAA_MIN_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_RW_LATENCY_OPTION_STRUCT", "union_s_p_d___l_p_d_d_r___r_w___l_a_t_e_n_c_y___o_p_t_i_o_n___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___r_w___l_a_t_e_n_c_y___o_p_t_i_o_n___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRCD_MIN_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRP_AB_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_p___a_b___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_p___a_b___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRP_PB_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_p___p_b___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_p___p_b___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRFC_AB_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_f_c___a_b___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_f_c___a_b___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRFC_PB_MTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_f_c___p_b___m_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_f_c___p_b___m_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_CONNECTOR_BIT_MAPPING_BYTE_STRUCT", "union_s_p_d___l_p_d_d_r___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRP_PB_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_p___p_b___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_p___p_b___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRP_AB_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_p___a_b___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_p___a_b___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TRCD_MIN_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TAA_MIN_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TCK_MAX_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_TCK_MIN_FTB_STRUCT", "union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD_LPDDR_MANUFACTURER_ID_CODE", "union_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html", "union_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e" ],
    [ "SPD_LPDDR_MANUFACTURING_LOCATION", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___l_o_c_a_t_i_o_n.html", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___l_o_c_a_t_i_o_n" ],
    [ "SPD_LPDDR_MANUFACTURING_DATE", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_e.html", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_e" ],
    [ "SPD_LPDDR_MANUFACTURER_SERIAL_NUMBER", "union_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___s_e_r_i_a_l___n_u_m_b_e_r.html", "union_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___s_e_r_i_a_l___n_u_m_b_e_r" ],
    [ "SPD_LPDDR_UNIQUE_MODULE_ID", "struct_s_p_d___l_p_d_d_r___u_n_i_q_u_e___m_o_d_u_l_e___i_d.html", "struct_s_p_d___l_p_d_d_r___u_n_i_q_u_e___m_o_d_u_l_e___i_d" ],
    [ "SPD_LPDDR_MODULE_MAXIMUM_THICKNESS", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_a_x_i_m_u_m___t_h_i_c_k_n_e_s_s.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_a_x_i_m_u_m___t_h_i_c_k_n_e_s_s" ],
    [ "SPD_LPDDR_MODULE_NOMINAL_HEIGHT", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html", "union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t" ],
    [ "SPD_LPDDR_REFERENCE_RAW_CARD", "union_s_p_d___l_p_d_d_r___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html", "union_s_p_d___l_p_d_d_r___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d" ],
    [ "SPD_LPDDR_CYCLIC_REDUNDANCY_CODE", "union_s_p_d___l_p_d_d_r___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html", "union_s_p_d___l_p_d_d_r___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e" ],
    [ "SPD_LPDDR_BASE_SECTION", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n" ],
    [ "SPD_LPDDR_MODULE_LPDIMM", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___l_p_d_i_m_m.html", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___l_p_d_i_m_m" ],
    [ "SPD_LPDDR_MODULE_SPECIFIC", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___s_p_e_c_i_f_i_c.html", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___s_p_e_c_i_f_i_c" ],
    [ "SPD_LPDDR_MODULE_PART_NUMBER", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___p_a_r_t___n_u_m_b_e_r.html", "struct_s_p_d___l_p_d_d_r___m_o_d_u_l_e___p_a_r_t___n_u_m_b_e_r" ],
    [ "SPD_LPDDR_MANUFACTURER_SPECIFIC", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___s_p_e_c_i_f_i_c.html", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_e_r___s_p_e_c_i_f_i_c" ],
    [ "SPD_LPDDR_MANUFACTURING_DATA", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_a.html", "struct_s_p_d___l_p_d_d_r___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_a" ],
    [ "SPD_LPDDR_END_USER_SECTION", "struct_s_p_d___l_p_d_d_r___e_n_d___u_s_e_r___s_e_c_t_i_o_n.html", "struct_s_p_d___l_p_d_d_r___e_n_d___u_s_e_r___s_e_c_t_i_o_n" ],
    [ "SPD_LPDDR", "struct_s_p_d___l_p_d_d_r.html", "struct_s_p_d___l_p_d_d_r" ],
    [ "SPD_LPDDR_DRAM_STEPPING", "_sdram_spd_lp_ddr_8h.html#abf613d9bdcfb54f2abaeeff153035804", null ],
    [ "SPD_LPDDR_MODULE_REVISION_CODE", "_sdram_spd_lp_ddr_8h.html#a0ea27a84954bced577da7b1c418a54b1", null ]
];