Analysis & Synthesis report for Test
Wed May 15 03:50:23 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: de2_vga_raster:VGA|lpm_mult:Mult1
 18. Parameter Settings for Inferred Entity Instance: de2_vga_raster:VGA|lpm_mult:Mult0
 19. lpm_mult Parameter Settings by Entity Instance
 20. SignalTap II Logic Analyzer Settings
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 15 03:50:22 2013     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; Test                                      ;
; Top-level Entity Name              ; DE2_TOP                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 3,560                                     ;
;     Total combinational functions  ; 2,566                                     ;
;     Dedicated logic registers      ; 1,593                                     ;
; Total registers                    ; 1593                                      ;
; Total pins                         ; 425                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 11,008                                    ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; Test               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; de2_vga_raster.vhd               ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/de2_vga_raster.vhd     ;         ;
; SRAMCtrl.vhd                     ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/SRAMCtrl.vhd           ;         ;
; hextoseg.vhd                     ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/hextoseg.vhd           ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/debounce.vhd           ;         ;
; DFlipFlop.vhd                    ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DFlipFlop.vhd          ;         ;
; SixFiveO2.vhd                    ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/SixFiveO2.vhd          ;         ;
; slowclk.vhd                      ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/slowclk.vhd            ;         ;
; DE2_TOP.vhd                      ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/DE2_TOP.vhd            ;         ;
; TG.vhd                           ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/TG.vhd                 ;         ;
; CPU.vhd                          ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/CPU.vhd                ;         ;
; ROM.vhd                          ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/ROM.vhd                ;         ;
; Predecode.vhd                    ; yes             ; User VHDL File               ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/Predecode.vhd          ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/dffeea.inc                                          ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/aglobal121.inc                                      ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_aq14.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/altsyncram_aq14.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altdpram.tdf                                        ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/others/maxplus2/memmodes.inc                                      ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_hdffe.inc                                         ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.inc                                      ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/muxlut.inc                                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/bypassff.inc                                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altshift.inc                                        ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/mux_aoc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/declut.inc                                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/decode_rqf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/cmpconst.inc                                        ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;         ;
; db/cntr_7ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cntr_7ci.tdf        ;         ;
; db/cmpr_bcc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cmpr_bcc.tdf        ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cntr_02j.tdf        ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cntr_sbi.tdf        ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cmpr_8cc.tdf        ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cntr_gui.tdf        ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/cmpr_5cc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_mult.tdf                                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/multcore.inc                                        ;         ;
; db/mult_i8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/6502BounceBall/db/mult_i8t.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,560 ;
;                                             ;       ;
; Total combinational functions               ; 2566  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1631  ;
;     -- 3 input functions                    ; 587   ;
;     -- <=2 input functions                  ; 348   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2264  ;
;     -- arithmetic mode                      ; 302   ;
;                                             ;       ;
; Total registers                             ; 1593  ;
;     -- Dedicated logic registers            ; 1593  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 425   ;
; Total memory bits                           ; 11008 ;
; Embedded Multiplier 9-bit elements          ; 4     ;
; Maximum fan-out                             ; 915   ;
; Total fan-out                               ; 15264 ;
; Average fan-out                             ; 3.26  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                                                                                ; 2566 (2)          ; 1593 (1)     ; 11008       ; 4            ; 0       ; 2         ; 425  ; 0            ; |DE2_TOP                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |SRAMCtrl:MemorySRAM|                                                                                ; 64 (64)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SRAMCtrl:MemorySRAM                                                                                                                                                                                                                                                                                                                  ;              ;
;    |SixFiveO2:CPUConnect|                                                                               ; 1567 (0)          ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect                                                                                                                                                                                                                                                                                                                 ;              ;
;       |CPU:Core|                                                                                        ; 1448 (1448)       ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core                                                                                                                                                                                                                                                                                                        ;              ;
;       |DFlipFlop:IR|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|DFlipFlop:IR                                                                                                                                                                                                                                                                                                    ;              ;
;       |Predecode:PredecodeLogic|                                                                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|Predecode:PredecodeLogic                                                                                                                                                                                                                                                                                        ;              ;
;       |TG:Timing|                                                                                       ; 45 (45)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing                                                                                                                                                                                                                                                                                                       ;              ;
;       |hex7seg:ACCHDis|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:ACCHDis                                                                                                                                                                                                                                                                                                 ;              ;
;       |hex7seg:ACCLDis|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:ACCLDis                                                                                                                                                                                                                                                                                                 ;              ;
;       |hex7seg:XHDis|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:XHDis                                                                                                                                                                                                                                                                                                   ;              ;
;       |hex7seg:XLDis|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:XLDis                                                                                                                                                                                                                                                                                                   ;              ;
;       |hex7seg:YHDis|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:YHDis                                                                                                                                                                                                                                                                                                   ;              ;
;       |hex7seg:YLDis|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|SixFiveO2:CPUConnect|hex7seg:YLDis                                                                                                                                                                                                                                                                                                   ;              ;
;    |de2_vga_raster:VGA|                                                                                 ; 170 (170)         ; 48 (48)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|de2_vga_raster:VGA                                                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|de2_vga_raster:VGA|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                    ;              ;
;          |mult_i8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|de2_vga_raster:VGA|lpm_mult:Mult0|mult_i8t:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;       |lpm_mult:Mult1|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|de2_vga_raster:VGA|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                    ;              ;
;          |mult_i8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|de2_vga_raster:VGA|lpm_mult:Mult1|mult_i8t:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;    |debounce:debouncecode|                                                                              ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|debounce:debouncecode                                                                                                                                                                                                                                                                                                                ;              ;
;    |rom:InstructionROM|                                                                                 ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|rom:InstructionROM                                                                                                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (105)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 486 (1)           ; 1245 (172)   ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 485 (0)           ; 1073 (0)     ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 485 (20)          ; 1073 (370)   ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_aq14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aq14:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 203 (1)           ; 446 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 172 (0)           ; 430 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 258 (258)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 172 (0)           ; 172 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 30 (30)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 151 (10)          ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_7ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ci:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 86 (86)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |slowclk:slowclkcode|                                                                                ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|slowclk:slowclkcode                                                                                                                                                                                                                                                                                                                  ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aq14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 86           ; 128          ; 86           ; 11008 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+----------+--------------+
; Name            ; state.T5_RMW7_b ; state.T4_RMW7_b ; state.T6_RMW7_a ; state.T5_RMW7_a ; state.T4_RMW7_a ; state.T3_RMW7 ; state.T2_RMW7 ; state.T5_RMW6 ; state.T4_RMW6 ; state.T3_RMW6 ; state.T2_RMW6 ; state.T4_RMW5 ; state.T3_RMW5 ; state.T2_RMW5 ; state.T1F ; state.T3_B ; state.T2_B ; state.T6_7 ; state.T5_7 ; state.T4_7 ; state.T3_7 ; state.T2_7 ; state.T5_6 ; state.T4_6 ; state.T3_6 ; state.T2_6 ; state.T4_5 ; state.T3_5 ; state.T2_5 ; state.T3_4 ; state.T2_4 ; state.T2_3 ; state.T2_T0 ; state.T0 ; state.T1F_T1 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+----------+--------------+
; state.T1F_T1    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 0            ;
; state.T0        ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1        ; 1            ;
; state.T2_T0     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ; 0        ; 1            ;
; state.T2_3      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0           ; 0        ; 1            ;
; state.T2_4      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_4      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_5      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_5      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_5      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_6      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_6      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_6      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T5_6      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_7      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_7      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_7      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T5_7      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T6_7      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_B      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_B      ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T1F       ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_RMW5   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_RMW5   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_RMW5   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_RMW6   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_RMW6   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_RMW6   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T5_RMW6   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T2_RMW7   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T3_RMW7   ; 0               ; 0               ; 0               ; 0               ; 0               ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_RMW7_a ; 0               ; 0               ; 0               ; 0               ; 1               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T5_RMW7_a ; 0               ; 0               ; 0               ; 1               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T6_RMW7_a ; 0               ; 0               ; 1               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T4_RMW7_b ; 0               ; 1               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
; state.T5_RMW7_b ; 1               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0        ; 1            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+----------+--------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; de2_vga_raster:VGA|VGA_G[0..6]         ; Stuck at GND due to stuck port data_in     ;
; de2_vga_raster:VGA|rectangle_h         ; Merged with de2_vga_raster:VGA|rectangle_v ;
; debounce:debouncecode|rout_buf         ; Merged with debounce:debouncecode|resetout ;
; SRAMCtrl:MemorySRAM|counter1[2,3]      ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 11 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; SRAMCtrl:MemorySRAM|counter1[3] ; Stuck at GND              ; SRAMCtrl:MemorySRAM|counter1[2]        ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1593  ;
; Number of registers using Synchronous Clear  ; 157   ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 550   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 612   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_TOP|debounce:debouncecode|count[1]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|de2_vga_raster:VGA|Hcount[3]              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|de2_vga_raster:VGA|Vcount[2]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|P[4]        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|X[6]        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|Y[3]        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|S[6]        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|ACC[7]      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|DOR[2]      ;
; 34:1               ; 6 bits    ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|AI[4]       ;
; 42:1               ; 7 bits    ; 196 LEs       ; 35 LEs               ; 161 LEs                ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|BI[1]       ;
; 77:1               ; 8 bits    ; 408 LEs       ; 32 LEs               ; 376 LEs                ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|PC[10]      ;
; 80:1               ; 8 bits    ; 424 LEs       ; 32 LEs               ; 392 LEs                ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|PC[0]       ;
; 97:1               ; 8 bits    ; 512 LEs       ; 24 LEs               ; 488 LEs                ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|ABL[5]      ;
; 100:1              ; 8 bits    ; 528 LEs       ; 48 LEs               ; 480 LEs                ; Yes        ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|ABH[1]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|SRAMCtrl:MemorySRAM|SRAM_DQ[7]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_TOP|SRAMCtrl:MemorySRAM|databus[7]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|state      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|state      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|Selector30 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|TG:Timing|state      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|ADD[0]      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE2_TOP|SixFiveO2:CPUConnect|CPU:Core|AI          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 86                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 86                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 47068                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 1544                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 279                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de2_vga_raster:VGA|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 13         ; Untyped              ;
; LPM_WIDTHB                                     ; 13         ; Untyped              ;
; LPM_WIDTHP                                     ; 26         ; Untyped              ;
; LPM_WIDTHR                                     ; 26         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_i8t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de2_vga_raster:VGA|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 13         ; Untyped              ;
; LPM_WIDTHB                                     ; 13         ; Untyped              ;
; LPM_WIDTHP                                     ; 26         ; Untyped              ;
; LPM_WIDTHR                                     ; 26         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_i8t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 2                                 ;
; Entity Instance                       ; de2_vga_raster:VGA|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 13                                ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 26                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; de2_vga_raster:VGA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 26                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 86                  ; 86               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                    ;
+------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                           ; Details ;
+------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+
; CLOCK_50                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                    ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABH[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABH[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ABL[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ABL[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ACC[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ACC[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[0]~9      ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[0]~9      ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[1]~12     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[1]~12     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[2]~15     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[2]~15     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[3]~18     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[3]~18     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[4]~21     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[4]~21     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[5]~24     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[5]~24     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[6]~27     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[6]~27     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[7]~31     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|ADD[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|ADD[7]~31     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[0]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[1]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[2]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[3]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[4]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[5]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[6]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|DOR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|DOR[7]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[0]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[0]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[10]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[10]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[11]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[11]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[12]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[12]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[13]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[13]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[14]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[14]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[15]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[15]        ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[1]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[1]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[2]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[2]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[3]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[3]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[4]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[4]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[5]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[5]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[6]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[6]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[7]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[7]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[8]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[8]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[9]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|PC[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[9]         ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[0]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[0]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[1]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[1]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[2]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[2]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[3]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[3]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[4]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[4]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[5]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[5]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[6]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[6]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[7]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|P[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|P[7]          ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[0]~0            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[0]~0            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[1]~1            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[1]~1            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[2]~2            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[2]~2            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[3]~3            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[3]~3            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[4]~4            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[4]~4            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[5]~5            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[5]~5            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[6]~6            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[6]~6            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[7]~7            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|databus[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAMCtrl:MemorySRAM|databus[7]~7            ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[0]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[0]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[1]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[1]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[2]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[2]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[3]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[3]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[4]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[4]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[5]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[5]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[6]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[6]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[7]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|opcode[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|DFlipFlop:IR|data[7]   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[0]~22      ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|CPU:Core|PC[0]~22      ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|state.T1F_T1 ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|state.T1F_T1 ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr29~2   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr29~2   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr28     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr28     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr27     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr27     ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr26~1   ; N/A     ;
; SixFiveO2:CPUConnect|CPU:Core|tcstate[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SixFiveO2:CPUConnect|TG:Timing|WideOr26~1   ; N/A     ;
+------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed May 15 03:49:42 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd
    Info (12022): Found design unit 1: de2_vga_raster-rtl
    Info (12023): Found entity 1: de2_vga_raster
Info (12021): Found 2 design units, including 1 entities, in source file SRAMCtrl.vhd
    Info (12022): Found design unit 1: SRAMCtrl-rtl
    Info (12023): Found entity 1: SRAMCtrl
Info (12021): Found 2 design units, including 1 entities, in source file hextoseg.vhd
    Info (12022): Found design unit 1: hex7seg-combinational
    Info (12023): Found entity 1: hex7seg
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-imp
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file DFlipFlop.vhd
    Info (12022): Found design unit 1: DFlipFlop-rtl
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 2 design units, including 1 entities, in source file SixFiveO2.vhd
    Info (12022): Found design unit 1: SixFiveO2-imp
    Info (12023): Found entity 1: SixFiveO2
Info (12021): Found 2 design units, including 1 entities, in source file slowclk.vhd
    Info (12022): Found design unit 1: slowclk-imp
    Info (12023): Found entity 1: slowclk
Info (12021): Found 2 design units, including 1 entities, in source file DE2_TOP.vhd
    Info (12022): Found design unit 1: DE2_TOP-datapath
    Info (12023): Found entity 1: DE2_TOP
Info (12021): Found 2 design units, including 1 entities, in source file TG.vhd
    Info (12022): Found design unit 1: TG-rtl
    Info (12023): Found entity 1: TG
Info (12021): Found 2 design units, including 1 entities, in source file CPU.vhd
    Info (12022): Found design unit 1: CPU-rtl
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file Predecode_tb.vhd
    Info (12022): Found design unit 1: Predecode_tb-tb
    Info (12023): Found entity 1: Predecode_tb
Info (12021): Found 2 design units, including 1 entities, in source file ROM.vhd
    Info (12022): Found design unit 1: rom-imp
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file QuasiTopLevel_tb.vhd
    Info (12022): Found design unit 1: QuasiTopLevel_tb-tb
    Info (12023): Found entity 1: QuasiTopLevel_tb
Info (12021): Found 2 design units, including 1 entities, in source file SixFiveO2_tb.vhd
    Info (12022): Found design unit 1: SixFiveO2_tb-tb
    Info (12023): Found entity 1: SixFiveO2_tb
Info (12021): Found 2 design units, including 1 entities, in source file Predecode.vhd
    Info (12022): Found design unit 1: Predecode-rtl
    Info (12023): Found entity 1: Predecode
Info (12021): Found 2 design units, including 1 entities, in source file QuasiTopLevel.vhd
    Info (12022): Found design unit 1: QuasiTopLevel-datapath
    Info (12023): Found entity 1: QuasiTopLevel
Info (12127): Elaborating entity "DE2_TOP" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debouncecode"
Info (12128): Elaborating entity "slowclk" for hierarchy "slowclk:slowclkcode"
Info (12128): Elaborating entity "SixFiveO2" for hierarchy "SixFiveO2:CPUConnect"
Info (12128): Elaborating entity "Predecode" for hierarchy "SixFiveO2:CPUConnect|Predecode:PredecodeLogic"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "SixFiveO2:CPUConnect|DFlipFlop:IR"
Info (12128): Elaborating entity "TG" for hierarchy "SixFiveO2:CPUConnect|TG:Timing"
Info (12128): Elaborating entity "CPU" for hierarchy "SixFiveO2:CPUConnect|CPU:Core"
Info (12128): Elaborating entity "hex7seg" for hierarchy "SixFiveO2:CPUConnect|hex7seg:XHDis"
Info (12128): Elaborating entity "rom" for hierarchy "rom:InstructionROM"
Info (12128): Elaborating entity "SRAMCtrl" for hierarchy "SRAMCtrl:MemorySRAM"
Info (12128): Elaborating entity "de2_vga_raster" for hierarchy "de2_vga_raster:VGA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq14.tdf
    Info (12023): Found entity 1: altsyncram_aq14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ci.tdf
    Info (12023): Found entity 1: cntr_7ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "de2_vga_raster:VGA|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "de2_vga_raster:VGA|Mult0"
Info (12130): Elaborated megafunction instantiation "de2_vga_raster:VGA|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "de2_vga_raster:VGA|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i8t.tdf
    Info (12023): Found entity 1: mult_i8t
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at VCC
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_DAT3" is stuck at VCC
    Warning (13410): Pin "SD_CMD" is stuck at VCC
    Warning (13410): Pin "SD_CLK" is stuck at VCC
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 47 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "SD_DAT"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 4114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 221 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 3594 logic cells
    Info (21064): Implemented 86 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 183 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Wed May 15 03:50:23 2013
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:38


