
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54+23 (git sha1 513f0f16d, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -flto=auto -fPIC -O3)

-- Running command `ghdl --std=08 --ieee=synopsys t65/T65_Pack.vhd t65/T65_MCode.vhd t65/T65_ALU.vhd t65/T65.vhd -e t65' --

1. Executing GHDL.
Importing module T65.
Importing module t65_mcode.
Importing module t65_alu.

-- Running command `read_verilog -sv top.v ecp5pll.sv nes.v ppu.sv apu.sv cart.sv dpram.v mappers/generic.sv mappers/MMC1.sv mappers/MMC2.sv mappers/MMC3.sv mappers/MMC5.sv mappers/VRC.sv mappers/misc.sv mappers/Namco.sv mappers/Sunsoft.sv mappers/JYCompany.sv mappers/Sachen.sv sdram.v game_loader.sv flash_loader.v palette_ram.v vga.v framebuffer.v sigma_delta_dac.v vga2dvid.v flashmem.v tmds_encoder.v usb/report_decoder/usbh_report_decoder_xbox360.v usb/usbhost/usbh_crc16.v usb/usbhost/usbh_crc5.v usb/usbhost/usbh_host_hid.v usb/usbhost/usbh_sie.v usb/usb11_phy_vhdl/usb_phy.v usb/usb11_phy_vhdl/usb_rx_phy.v usb/usb11_phy_vhdl/usb_tx_phy.v' --

2. Executing Verilog-2005 frontend: top.v
Parsing SystemVerilog input from `top.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (top.v:289)
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\btn_ecp5pll_phase'.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ecp5pll.sv
Parsing SystemVerilog input from `ecp5pll.sv' to AST representation.
Generating RTLIL representation for module `\ecp5pll'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: nes.v
Parsing SystemVerilog input from `nes.v' to AST representation.
Generating RTLIL representation for module `\DmaController'.
Generating RTLIL representation for module `\NES'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ppu.sv
Parsing SystemVerilog input from `ppu.sv' to AST representation.
Generating RTLIL representation for module `\LoopyGen'.
Generating RTLIL representation for module `\ClockGen'.
Warning: wire '\vblank_start_sl' is assigned in a block at ppu.sv:138.4-138.28.
Warning: wire '\vblank_end_sl' is assigned in a block at ppu.sv:139.4-139.28.
Warning: wire '\skip_en' is assigned in a block at ppu.sv:140.4-140.26.
Warning: wire '\vblank_start_sl' is assigned in a block at ppu.sv:144.4-144.28.
Warning: wire '\vblank_end_sl' is assigned in a block at ppu.sv:145.4-145.28.
Warning: wire '\skip_en' is assigned in a block at ppu.sv:146.4-146.26.
Warning: wire '\vblank_start_sl' is assigned in a block at ppu.sv:150.4-150.28.
Warning: wire '\vblank_end_sl' is assigned in a block at ppu.sv:151.4-151.28.
Warning: wire '\skip_en' is assigned in a block at ppu.sv:152.4-152.26.
Generating RTLIL representation for module `\Sprite'.
Generating RTLIL representation for module `\SpriteSet'.
Generating RTLIL representation for module `\SpriteRAM'.
Generating RTLIL representation for module `\SpriteAddressGen'.
Generating RTLIL representation for module `\BgPainter'.
Generating RTLIL representation for module `\PixelMuxer'.
Generating RTLIL representation for module `\PPU'.
Warning: wire '\before_line' is assigned in a block at ppu.sv:691.2-691.17.
Warning: wire '\before_line' is assigned in a block at ppu.sv:694.4-694.22.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: apu.sv
Parsing SystemVerilog input from `apu.sv' to AST representation.
Generating RTLIL representation for module `\LenCtr_Lookup'.
Generating RTLIL representation for module `\SquareChan'.
Generating RTLIL representation for module `\TriangleChan'.
Generating RTLIL representation for module `\NoiseChan'.
Generating RTLIL representation for module `\DmcChan'.
Generating RTLIL representation for module `\APU'.
Generating RTLIL representation for module `\ApuLookupTable'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: cart.sv
Parsing SystemVerilog input from `cart.sv' to AST representation.
Generating RTLIL representation for module `\cart_top'.
cart.sv:1747: Warning: Identifier `\exp_audioe' is implicitly declared.
cart.sv:1747: Warning: Range select out of bounds on signal `\exp_audioe': Setting result bit to undef.
cart.sv:1761: Warning: Range select out of bounds on signal `\exp_audioe': Setting result bit to undef.
cart.sv:1801: Warning: Range select out of bounds on signal `\exp_audioe': Setting result bit to undef.
cart.sv:1846: Warning: Identifier `\map16_ovr' is implicitly declared.
cart.sv:1846: Warning: Identifier `\map16_prg_write' is implicitly declared.
cart.sv:1846: Warning: Identifier `\map16_data_out' is implicitly declared.
cart.sv:1846: Warning: Identifier `\map16_mapper_addr' is implicitly declared.
cart.sv:1848: Warning: Identifier `\fds_diskside_auto' is implicitly declared.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: dpram.v
Parsing SystemVerilog input from `dpram.v' to AST representation.
Generating RTLIL representation for module `\dpram'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: mappers/generic.sv
Parsing SystemVerilog input from `mappers/generic.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:81)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:82)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:83)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:84)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:85)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:86)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:87)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:88)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:89)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:90)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:143)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:144)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:145)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:146)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:147)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:148)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:149)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:150)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:151)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:152)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:232)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:233)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:234)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:235)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:236)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:237)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:238)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:239)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:240)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:241)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:334)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:335)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:336)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:337)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:338)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:339)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:340)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:341)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:342)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:343)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:416)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:417)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:418)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:419)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:420)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:421)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:422)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:423)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:424)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:425)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:498)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:499)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:500)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:501)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:502)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:503)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:504)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:505)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:506)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:507)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:571)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:572)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:573)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:574)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:575)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:576)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:577)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:578)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:579)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:580)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:659)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:660)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:661)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:662)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:663)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:664)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:665)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:666)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:667)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:668)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:737)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:738)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:739)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:740)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:741)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:742)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:743)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:744)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:745)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:746)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:843)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:844)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:845)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:846)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:847)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:848)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:849)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:850)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:851)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:852)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:912)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:913)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:914)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:915)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:916)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:917)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:918)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:919)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:920)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:921)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/generic.sv:922)
Generating RTLIL representation for module `\MMC0'.
Generating RTLIL representation for module `\Mapper13'.
Generating RTLIL representation for module `\Mapper30'.
Generating RTLIL representation for module `\Mapper66'.
Generating RTLIL representation for module `\Mapper34'.
Generating RTLIL representation for module `\Mapper71'.
Generating RTLIL representation for module `\Mapper77'.
Generating RTLIL representation for module `\Mapper78'.
Generating RTLIL representation for module `\Mapper79'.
Generating RTLIL representation for module `\Mapper89'.
Generating RTLIL representation for module `\Mapper107'.
Generating RTLIL representation for module `\Mapper28'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: mappers/MMC1.sv
Parsing SystemVerilog input from `mappers/MMC1.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:188)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:189)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC1.sv:190)
Generating RTLIL representation for module `\MMC1'.
Generating RTLIL representation for module `\NesEvent'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: mappers/MMC2.sv
Parsing SystemVerilog input from `mappers/MMC2.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:188)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:189)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:190)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:191)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:192)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:193)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:194)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:195)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:196)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC2.sv:197)
Generating RTLIL representation for module `\MMC2'.
Generating RTLIL representation for module `\MMC4'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: mappers/MMC3.sv
Parsing SystemVerilog input from `mappers/MMC3.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:219)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:220)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:221)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:222)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:223)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:224)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:225)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:226)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:227)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:228)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:553)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:554)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:555)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:556)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:557)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:558)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:559)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:560)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:561)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC3.sv:562)
Generating RTLIL representation for module `\Rambo1'.
Warning: wire '\irq_imm' is assigned in a block at mappers/MMC3.sv:103.2-103.16.
Warning: wire '\irq_imm' is assigned in a block at mappers/MMC3.sv:107.4-107.28.
Generating RTLIL representation for module `\MMC3'.
Generating RTLIL representation for module `\Mapper165'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: mappers/MMC5.sv
Parsing SystemVerilog input from `mappers/MMC5.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:39)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:40)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:42)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:43)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/MMC5.sv:44)
Generating RTLIL representation for module `\MMC5'.
Warning: wire '\prg_bus_write' is assigned in a block at mappers/MMC5.sv:181.2-181.22.
Warning: wire '\prg_bus_write' is assigned in a block at mappers/MMC5.sv:195.3-195.20.
Generating RTLIL representation for module `\mmc5_mixed'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: mappers/VRC.sv
Parsing SystemVerilog input from `mappers/VRC.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:125)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:126)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:127)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:128)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:129)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:130)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:131)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:132)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:133)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:134)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:229)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:230)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:231)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:232)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:233)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:234)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:235)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:236)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:237)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:238)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:384)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:385)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:386)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:387)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:388)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:389)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:390)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:391)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:392)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:393)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:466)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:467)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:468)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:469)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:470)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:471)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:472)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:473)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:474)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/VRC.sv:475)
Generating RTLIL representation for module `\VRC1'.
Generating RTLIL representation for module `\VRC3'.
Generating RTLIL representation for module `\VRC24'.
Generating RTLIL representation for module `\VRC6'.
Generating RTLIL representation for module `\VRC7'.
Generating RTLIL representation for module `\MAPVRC6'.
Generating RTLIL representation for module `\vrcIRQ'.
Generating RTLIL representation for module `\vrc7_mixed'.
Generating RTLIL representation for module `\vrc6_mixed'.
Generating RTLIL representation for module `\vrc6sound'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: mappers/misc.sv
Parsing SystemVerilog input from `mappers/misc.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:136)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:137)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:138)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:139)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:140)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:141)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:142)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:143)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:144)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:145)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:335)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:336)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:337)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:338)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:339)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:340)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:341)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:342)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:343)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:344)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:524)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:525)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:526)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:527)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:528)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:529)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:530)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:531)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:532)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:533)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:643)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:644)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:645)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:646)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:647)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:648)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:649)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:650)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:651)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:652)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:749)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:750)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:751)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:752)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:753)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:754)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:755)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:756)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:757)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:758)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:889)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:890)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:891)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:892)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:893)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:894)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:895)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:896)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:897)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:898)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:961)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:962)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:963)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:964)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:965)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:966)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:967)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:968)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:969)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:970)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1013)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1014)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1015)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1016)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1017)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1018)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1019)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1020)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1021)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1022)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1084)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1085)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1086)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1087)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1088)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1089)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1090)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1091)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1092)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1093)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1163)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1164)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1165)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1166)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1167)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1168)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1169)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1170)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1171)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1172)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1241)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1242)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1243)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1244)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1245)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1246)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1247)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1248)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1249)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1250)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1326)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1327)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1328)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1329)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1330)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1331)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1332)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1333)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1334)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1335)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1398)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1399)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1400)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1401)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1402)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1403)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1404)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1405)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1406)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1407)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1539)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1540)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1541)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1542)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1543)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1544)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1545)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1546)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1547)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1548)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1629)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1630)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1631)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1632)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1633)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1634)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1635)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1636)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1637)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1638)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1785)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1786)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1787)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1788)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1789)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1790)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1791)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1792)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1793)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/misc.sv:1794)
Generating RTLIL representation for module `\Mapper15'.
Generating RTLIL representation for module `\Mapper16'.
Generating RTLIL representation for module `\Mapper18'.
Generating RTLIL representation for module `\Mapper32'.
Generating RTLIL representation for module `\Mapper42'.
Generating RTLIL representation for module `\Mapper65'.
Generating RTLIL representation for module `\Mapper41'.
Generating RTLIL representation for module `\Mapper218'.
Generating RTLIL representation for module `\Mapper228'.
Generating RTLIL representation for module `\Mapper234'.
Generating RTLIL representation for module `\Mapper72'.
Generating RTLIL representation for module `\Mapper162'.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1269.6-1269.74.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1270.6-1270.57.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1271.6-1271.68.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1272.6-1272.51.
Generating RTLIL representation for module `\Mapper164'.
Generating RTLIL representation for module `\Nanjing'.
Warning: Replacing memory \security with list of registers. See mappers/misc.sv:1433
Generating RTLIL representation for module `\Mapper225'.
Generating RTLIL representation for module `\NSF'.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1724.13-1724.29.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1725.13-1725.29.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1726.13-1726.42.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1727.13-1727.53.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1728.13-1728.63.
Warning: wire '\prg_bank' is assigned in a block at mappers/misc.sv:1729.13-1729.64.
Warning: wire '\prg_dout' is assigned in a block at mappers/misc.sv:1736.3-1736.34.
Warning: wire '\prg_dout' is assigned in a block at mappers/misc.sv:1738.3-1738.35.
Warning: wire '\prg_dout' is assigned in a block at mappers/misc.sv:1740.3-1740.21.
Warning: wire '\prg_dout' is assigned in a block at mappers/misc.sv:1742.3-1742.27.
Warning: wire '\prg_dout' is assigned in a block at mappers/misc.sv:1744.3-1744.21.
Generating RTLIL representation for module `\Mapper111'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: mappers/Namco.sv
Parsing SystemVerilog input from `mappers/Namco.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Namco.sv:38)
Generating RTLIL representation for module `\N163'.
Generating RTLIL representation for module `\MAPN163'.
Generating RTLIL representation for module `\namco163_mixed'.
Generating RTLIL representation for module `\namco163_sound'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: mappers/Sunsoft.sv
Parsing SystemVerilog input from `mappers/Sunsoft.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:350)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:351)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:352)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:353)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:354)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:355)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:356)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:357)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:358)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:359)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:490)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:491)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:492)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:493)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:494)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:495)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:496)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:497)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:498)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sunsoft.sv:499)
Generating RTLIL representation for module `\Mapper67'.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:427.15-427.39.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:428.15-428.39.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:429.15-429.40.
Generating RTLIL representation for module `\Mapper68'.
Warning: wire '\ram_enable' is assigned in a block at mappers/Sunsoft.sv:524.2-524.17.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:561.10-561.34.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:562.10-562.34.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sunsoft.sv:563.10-563.35.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: mappers/JYCompany.sv
Parsing SystemVerilog input from `mappers/JYCompany.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:61)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:62)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:63)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:64)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:65)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:66)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:67)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:68)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:69)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/JYCompany.sv:70)
Generating RTLIL representation for module `\multiplier'.
Generating RTLIL representation for module `\JYCompany'.
Warning: wire '\irq_source' is assigned in a block at mappers/JYCompany.sv:182.10-182.25.
Warning: wire '\irq_source' is assigned in a block at mappers/JYCompany.sv:183.10-183.56.
Warning: wire '\irq_source' is assigned in a block at mappers/JYCompany.sv:184.10-184.41.
Warning: wire '\irq_source' is assigned in a block at mappers/JYCompany.sv:185.10-185.38.
Warning: wire '\prg_reg' is assigned in a block at mappers/JYCompany.sv:226.11-226.28.
Warning: wire '\prg_reg' is assigned in a block at mappers/JYCompany.sv:227.11-227.40.
Warning: wire '\prg_reg' is assigned in a block at mappers/JYCompany.sv:228.11-228.37.
Warning: wire '\prg_reg' is assigned in a block at mappers/JYCompany.sv:229.11-229.28.
Warning: wire '\prg_sel' is assigned in a block at mappers/JYCompany.sv:237.11-237.54.
Warning: wire '\prg_sel' is assigned in a block at mappers/JYCompany.sv:238.11-238.51.
Warning: wire '\prg_sel' is assigned in a block at mappers/JYCompany.sv:239.11-239.38.
Warning: wire '\prg_sel' is assigned in a block at mappers/JYCompany.sv:240.11-240.45.
Warning: wire '\prg_sel' is assigned in a block at mappers/JYCompany.sv:241.11-241.44.
Warning: wire '\chr_reg' is assigned in a block at mappers/JYCompany.sv:258.10-258.28.
Warning: wire '\chr_reg' is assigned in a block at mappers/JYCompany.sv:259.10-259.63.
Warning: wire '\chr_reg' is assigned in a block at mappers/JYCompany.sv:260.10-260.42.
Warning: wire '\chr_reg' is assigned in a block at mappers/JYCompany.sv:261.10-261.36.
Warning: wire '\chr_sel' is assigned in a block at mappers/JYCompany.sv:268.11-268.52.
Warning: wire '\chr_sel' is assigned in a block at mappers/JYCompany.sv:269.11-269.52.
Warning: wire '\chr_sel' is assigned in a block at mappers/JYCompany.sv:270.11-270.49.
Warning: wire '\chr_sel' is assigned in a block at mappers/JYCompany.sv:271.11-271.36.
Warning: wire '\chr_sel' is assigned in a block at mappers/JYCompany.sv:272.11-272.54.
Warning: reg '\chr_aout' is assigned in a continuous assignment at mappers/JYCompany.sv:276.8-276.114.
Warning: wire '\vram_a10' is assigned in a block at mappers/JYCompany.sv:284.11-284.50.
Warning: wire '\vram_a10' is assigned in a block at mappers/JYCompany.sv:285.11-285.33.
Warning: wire '\vram_a10' is assigned in a block at mappers/JYCompany.sv:286.11-286.33.
Warning: wire '\vram_a10' is assigned in a block at mappers/JYCompany.sv:287.11-287.26.
Warning: wire '\vram_a10' is assigned in a block at mappers/JYCompany.sv:288.11-288.26.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: mappers/Sachen.sv
Parsing SystemVerilog input from `mappers/Sachen.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:171)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:172)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:173)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:174)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:175)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:176)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:177)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:178)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:179)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:180)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:288)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:289)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:290)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:291)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:292)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:293)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:294)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:295)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:296)
Warning: Yosys has only limited support for tri-state logic at the moment. (mappers/Sachen.sv:297)
Generating RTLIL representation for module `\Sachen8259'.
Warning: wire '\chr_bank' is assigned in a block at mappers/Sachen.sv:95.11-95.32.
Warning: wire '\chr_bank' is assigned in a block at mappers/Sachen.sv:96.11-96.32.
Warning: wire '\chr_bank' is assigned in a block at mappers/Sachen.sv:97.11-97.32.
Warning: wire '\chr_bank' is assigned in a block at mappers/Sachen.sv:98.11-98.32.
Warning: wire '\chr_bank' is assigned in a block at mappers/Sachen.sv:99.11-99.32.
Warning: wire '\chr_banko' is assigned in a block at mappers/Sachen.sv:102.11-102.33.
Warning: wire '\chr_banko' is assigned in a block at mappers/Sachen.sv:103.11-103.29.
Warning: wire '\chr_banko' is assigned in a block at mappers/Sachen.sv:104.11-104.50.
Warning: wire '\chr_banko' is assigned in a block at mappers/Sachen.sv:105.11-105.50.
Warning: wire '\chr_banko' is assigned in a block at mappers/Sachen.sv:106.11-106.59.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sachen.sv:126.11-126.33.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sachen.sv:127.11-127.33.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sachen.sv:128.11-128.33.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sachen.sv:129.11-129.47.
Warning: wire '\vram_a10' is assigned in a block at mappers/Sachen.sv:130.11-130.26.
Generating RTLIL representation for module `\SachenJV001'.
Generating RTLIL representation for module `\SachenNROM'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: sdram.v
Parsing SystemVerilog input from `sdram.v' to AST representation.
Generating RTLIL representation for module `\sdram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: game_loader.sv
Parsing SystemVerilog input from `game_loader.sv' to AST representation.
Generating RTLIL representation for module `\game_loader'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: flash_loader.v
Parsing SystemVerilog input from `flash_loader.v' to AST representation.
Generating RTLIL representation for module `\flash_loader'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: palette_ram.v
Parsing SystemVerilog input from `palette_ram.v' to AST representation.
Generating RTLIL representation for module `\PaletteRam'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: vga.v
Parsing SystemVerilog input from `vga.v' to AST representation.
Generating RTLIL representation for module `\vga'.
Note: Assuming pure combinatorial block at vga.v:78.3-273.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: framebuffer.v
Parsing SystemVerilog input from `framebuffer.v' to AST representation.
Generating RTLIL representation for module `\framebuffer'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: sigma_delta_dac.v
Parsing SystemVerilog input from `sigma_delta_dac.v' to AST representation.
Generating RTLIL representation for module `\sigma_delta_dac'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: vga2dvid.v
Parsing SystemVerilog input from `vga2dvid.v' to AST representation.
Generating RTLIL representation for module `\vga2dvid'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: flashmem.v
Parsing SystemVerilog input from `flashmem.v' to AST representation.
Generating RTLIL representation for module `\flashmem'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: tmds_encoder.v
Parsing SystemVerilog input from `tmds_encoder.v' to AST representation.
Generating RTLIL representation for module `\tmds_encoder'.
Note: Assuming pure combinatorial block at tmds_encoder.v:98.3-107.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: usb/report_decoder/usbh_report_decoder_xbox360.v
Parsing SystemVerilog input from `usb/report_decoder/usbh_report_decoder_xbox360.v' to AST representation.
Generating RTLIL representation for module `\usbh_report_decoder'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: usb/usbhost/usbh_crc16.v
Parsing SystemVerilog input from `usb/usbhost/usbh_crc16.v' to AST representation.
Generating RTLIL representation for module `\usbh_crc16'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: usb/usbhost/usbh_crc5.v
Parsing SystemVerilog input from `usb/usbhost/usbh_crc5.v' to AST representation.
Generating RTLIL representation for module `\usbh_crc5'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: usb/usbhost/usbh_host_hid.v
Parsing SystemVerilog input from `usb/usbhost/usbh_host_hid.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (usb/usbhost/usbh_host_hid.v:158)
Warning: Yosys has only limited support for tri-state logic at the moment. (usb/usbhost/usbh_host_hid.v:159)
Warning: Yosys has only limited support for tri-state logic at the moment. (usb/usbhost/usbh_host_hid.v:176)
Warning: Yosys has only limited support for tri-state logic at the moment. (usb/usbhost/usbh_host_hid.v:177)
Generating RTLIL representation for module `\usbh_host_hid'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: usb/usbhost/usbh_sie.v
Parsing SystemVerilog input from `usb/usbhost/usbh_sie.v' to AST representation.
Generating RTLIL representation for module `\usbh_sie'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: usb/usb11_phy_vhdl/usb_phy.v
Parsing SystemVerilog input from `usb/usb11_phy_vhdl/usb_phy.v' to AST representation.
Generating RTLIL representation for module `\usb_phy'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: usb/usb11_phy_vhdl/usb_rx_phy.v
Parsing SystemVerilog input from `usb/usb11_phy_vhdl/usb_rx_phy.v' to AST representation.
Generating RTLIL representation for module `\usb_rx_phy'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: usb/usb11_phy_vhdl/usb_tx_phy.v
Parsing SystemVerilog input from `usb/usb11_phy_vhdl/usb_tx_phy.v' to AST representation.
Generating RTLIL representation for module `\usb_tx_phy'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top top' --

38. Executing HIERARCHY pass (managing design hierarchy).

38.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \usbh_report_decoder
Used module:     \usbh_host_hid
Used module:         \usbh_sie
Used module:             \usbh_crc5
Used module:             \usbh_crc16
Used module:         \usb_phy
Used module:             \usb_rx_phy
Used module:             \usb_tx_phy
Used module:     \vga2dvid
Used module:         \tmds_encoder
Used module:     \vga
Used module:         \framebuffer
Used module:     \NES
Used module:         \cart_top
Used module:             \vrc6_mixed
Used module:                 \vrc6sound
Used module:             \mmc5_mixed
Used module:                 \APU
Used module:                     \ApuLookupTable
Used module:                     \DmcChan
Used module:                     \NoiseChan
Used module:                     \TriangleChan
Used module:                     \SquareChan
Used module:                     \LenCtr_Lookup
Used module:             \namco163_mixed
Used module:                 \namco163_sound
Used module:                     \dpram
Used module:             \Mapper225
Used module:             \JYCompany
Used module:                 \multiplier
Used module:             \SachenNROM
Used module:             \SachenJV001
Used module:             \Sachen8259
Used module:             \Mapper164
Used module:             \Nanjing
Used module:             \Mapper162
Used module:             \N163
Used module:                 \MAPN163
Used module:             \VRC6
Used module:                 \MAPVRC6
Used module:                     \vrcIRQ
Used module:             \VRC24
Used module:             \VRC3
Used module:             \VRC1
Used module:             \NesEvent
Used module:                 \MMC1
Used module:             \Rambo1
Used module:             \Mapper234
Used module:             \Mapper228
Used module:             \Mapper218
Used module:             \Mapper165
Used module:             \Mapper111
Used module:             \Mapper107
Used module:             \Mapper89
Used module:             \Mapper79
Used module:             \Mapper78
Used module:             \Mapper77
Used module:             \Mapper72
Used module:             \Mapper71
Used module:             \Mapper68
Used module:             \Mapper67
Used module:             \Mapper66
Used module:             \Mapper65
Used module:             \Mapper42
Used module:             \Mapper41
Used module:             \Mapper34
Used module:             \Mapper18
Used module:             \Mapper15
Used module:             \Mapper13
Used module:             \MMC5
Used module:             \MMC4
Used module:             \MMC3
Used module:             \MMC2
Used module:             \Mapper32
Used module:             \Mapper30
Used module:             \Mapper28
Used module:             \MMC0
Used module:         \PPU
Used module:             \PaletteRam
Used module:             \PixelMuxer
Used module:             \SpriteSet
Used module:                 \Sprite
Used module:             \SpriteAddressGen
Used module:             \SpriteRAM
Used module:             \BgPainter
Used module:             \LoopyGen
Used module:             \ClockGen
Used module:         \DmaController
Used module:         \T65
Used module:             \t65_alu
Used module:             \t65_mcode
Used module:     \sdram
Used module:     \game_loader
Used module:     \flash_loader
Used module:         \flashmem
Used module:     \ecp5pll
Used module:     \btn_ecp5pll_phase
Used module:     \debouncer
Parameter \c_autofire_hz = 10

38.2. Executing AST frontend in derive mode using pre-parsed AST for module `\usbh_report_decoder'.
Parameter \c_autofire_hz = 10
Generating RTLIL representation for module `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010'.
Parameter \C_report_length = 20
Parameter \C_report_length_strict = 1
Parameter \C_usb_speed = 1

38.3. Executing AST frontend in derive mode using pre-parsed AST for module `\usbh_host_hid'.
Parameter \C_report_length = 20
Parameter \C_report_length_strict = 1
Parameter \C_usb_speed = 1
Generating RTLIL representation for module `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid'.
Parameter \c_shift_clock_synchronizer = 1'0
Parameter \c_ddr = 1'1

38.4. Executing AST frontend in derive mode using pre-parsed AST for module `\vga2dvid'.
Parameter \c_shift_clock_synchronizer = 1'0
Parameter \c_ddr = 1'1
Generating RTLIL representation for module `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1'.
Parameter \in_hz = 50000000
Parameter \out0_hz = 85714285
Parameter \out1_hz = 85714285
Parameter \out1_deg = 70
Parameter \out2_hz = 21428571
Parameter \out3_hz = 21428571

38.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ecp5pll'.
Parameter \in_hz = 50000000
Parameter \out0_hz = 85714285
Parameter \out1_hz = 85714285
Parameter \out1_deg = 70
Parameter \out2_hz = 21428571
Parameter \out3_hz = 21428571
Generating RTLIL representation for module `$paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll'.
Parameter \c_debounce_bits = 16

38.6. Executing AST frontend in derive mode using pre-parsed AST for module `\btn_ecp5pll_phase'.
Parameter \c_debounce_bits = 16
Generating RTLIL representation for module `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000'.
Parameter \in_hz = 50000000
Parameter \out0_hz = 125000000
Parameter \out1_hz = 48000000
Parameter \out1_tol_hz = 100000
Parameter \out2_hz = 6000000
Parameter \out2_tol_hz = 10000
Parameter \out3_hz = 25000000

38.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ecp5pll'.
Parameter \in_hz = 50000000
Parameter \out0_hz = 125000000
Parameter \out1_hz = 48000000
Parameter \out1_tol_hz = 100000
Parameter \out2_hz = 6000000
Parameter \out2_tol_hz = 10000
Parameter \out3_hz = 25000000
Generating RTLIL representation for module `$paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll'.

38.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010
Used module:     $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid
Used module:         \usbh_sie
Used module:             \usbh_crc5
Used module:             \usbh_crc16
Used module:         \usb_phy
Used module:             \usb_rx_phy
Used module:             \usb_tx_phy
Used module:     $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1
Used module:         \tmds_encoder
Used module:     \vga
Used module:         \framebuffer
Used module:     \NES
Used module:         \cart_top
Used module:             \vrc6_mixed
Used module:                 \vrc6sound
Used module:             \mmc5_mixed
Used module:                 \APU
Used module:                     \ApuLookupTable
Used module:                     \DmcChan
Used module:                     \NoiseChan
Used module:                     \TriangleChan
Used module:                     \SquareChan
Used module:                     \LenCtr_Lookup
Used module:             \namco163_mixed
Used module:                 \namco163_sound
Used module:                     \dpram
Used module:             \Mapper225
Used module:             \JYCompany
Used module:                 \multiplier
Used module:             \SachenNROM
Used module:             \SachenJV001
Used module:             \Sachen8259
Used module:             \Mapper164
Used module:             \Nanjing
Used module:             \Mapper162
Used module:             \N163
Used module:                 \MAPN163
Used module:             \VRC6
Used module:                 \MAPVRC6
Used module:                     \vrcIRQ
Used module:             \VRC24
Used module:             \VRC3
Used module:             \VRC1
Used module:             \NesEvent
Used module:                 \MMC1
Used module:             \Rambo1
Used module:             \Mapper234
Used module:             \Mapper228
Used module:             \Mapper218
Used module:             \Mapper165
Used module:             \Mapper111
Used module:             \Mapper107
Used module:             \Mapper89
Used module:             \Mapper79
Used module:             \Mapper78
Used module:             \Mapper77
Used module:             \Mapper72
Used module:             \Mapper71
Used module:             \Mapper68
Used module:             \Mapper67
Used module:             \Mapper66
Used module:             \Mapper65
Used module:             \Mapper42
Used module:             \Mapper41
Used module:             \Mapper34
Used module:             \Mapper18
Used module:             \Mapper15
Used module:             \Mapper13
Used module:             \MMC5
Used module:             \MMC4
Used module:             \MMC3
Used module:             \MMC2
Used module:             \Mapper32
Used module:             \Mapper30
Used module:             \Mapper28
Used module:             \MMC0
Used module:         \PPU
Used module:             \PaletteRam
Used module:             \PixelMuxer
Used module:             \SpriteSet
Used module:                 \Sprite
Used module:             \SpriteAddressGen
Used module:             \SpriteRAM
Used module:             \BgPainter
Used module:             \LoopyGen
Used module:             \ClockGen
Used module:         \DmaController
Used module:         \T65
Used module:             \t65_alu
Used module:             \t65_mcode
Used module:     \sdram
Used module:     \game_loader
Used module:     \flash_loader
Used module:         \flashmem
Used module:     $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll
Used module:     $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000
Used module:     $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll
Used module:     \debouncer

38.9. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010
Used module:     $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid
Used module:         \usbh_sie
Used module:             \usbh_crc5
Used module:             \usbh_crc16
Used module:         \usb_phy
Used module:             \usb_rx_phy
Used module:             \usb_tx_phy
Used module:     $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1
Used module:         \tmds_encoder
Used module:     \vga
Used module:         \framebuffer
Used module:     \NES
Used module:         \cart_top
Used module:             \vrc6_mixed
Used module:                 \vrc6sound
Used module:             \mmc5_mixed
Used module:                 \APU
Used module:                     \ApuLookupTable
Used module:                     \DmcChan
Used module:                     \NoiseChan
Used module:                     \TriangleChan
Used module:                     \SquareChan
Used module:                     \LenCtr_Lookup
Used module:             \namco163_mixed
Used module:                 \namco163_sound
Used module:                     \dpram
Used module:             \Mapper225
Used module:             \JYCompany
Used module:                 \multiplier
Used module:             \SachenNROM
Used module:             \SachenJV001
Used module:             \Sachen8259
Used module:             \Mapper164
Used module:             \Nanjing
Used module:             \Mapper162
Used module:             \N163
Used module:                 \MAPN163
Used module:             \VRC6
Used module:                 \MAPVRC6
Used module:                     \vrcIRQ
Used module:             \VRC24
Used module:             \VRC3
Used module:             \VRC1
Used module:             \NesEvent
Used module:                 \MMC1
Used module:             \Rambo1
Used module:             \Mapper234
Used module:             \Mapper228
Used module:             \Mapper218
Used module:             \Mapper165
Used module:             \Mapper111
Used module:             \Mapper107
Used module:             \Mapper89
Used module:             \Mapper79
Used module:             \Mapper78
Used module:             \Mapper77
Used module:             \Mapper72
Used module:             \Mapper71
Used module:             \Mapper68
Used module:             \Mapper67
Used module:             \Mapper66
Used module:             \Mapper65
Used module:             \Mapper42
Used module:             \Mapper41
Used module:             \Mapper34
Used module:             \Mapper18
Used module:             \Mapper15
Used module:             \Mapper13
Used module:             \MMC5
Used module:             \MMC4
Used module:             \MMC3
Used module:             \MMC2
Used module:             \Mapper32
Used module:             \Mapper30
Used module:             \Mapper28
Used module:             \MMC0
Used module:         \PPU
Used module:             \PaletteRam
Used module:             \PixelMuxer
Used module:             \SpriteSet
Used module:                 \Sprite
Used module:             \SpriteAddressGen
Used module:             \SpriteRAM
Used module:             \BgPainter
Used module:             \LoopyGen
Used module:             \ClockGen
Used module:         \DmaController
Used module:         \T65
Used module:             \t65_alu
Used module:             \t65_mcode
Used module:     \sdram
Used module:     \game_loader
Used module:     \flash_loader
Used module:         \flashmem
Used module:     $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll
Used module:     $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000
Used module:     $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll
Used module:     \debouncer
Removing unused module `\usbh_host_hid'.
Removing unused module `\usbh_report_decoder'.
Removing unused module `\vga2dvid'.
Removing unused module `\sigma_delta_dac'.
Removing unused module `\NSF'.
Removing unused module `\Mapper16'.
Removing unused module `\vrc7_mixed'.
Removing unused module `\VRC7'.
Removing unused module `\ecp5pll'.
Removing unused module `\btn_ecp5pll_phase'.
Removed 10 unused modules.
Mapping positional arguments of cell namco163_mixed.n163 (namco163_sound).
Mapping positional arguments of cell N163.n163 (MAPN163).
Mapping positional arguments of cell MAPVRC6.vrc6irq (vrcIRQ).
Mapping positional arguments of cell VRC6.vrc6 (MAPVRC6).
Mapping positional arguments of cell VRC24.vrc4irq (vrcIRQ).
Mapping positional arguments of cell APU.lookup (ApuLookupTable).
Mapping positional arguments of cell APU.Dmc (DmcChan).
Mapping positional arguments of cell APU.Noi (NoiseChan).
Mapping positional arguments of cell APU.Tri (TriangleChan).
Mapping positional arguments of cell APU.Sq2 (SquareChan).
Mapping positional arguments of cell APU.Sq1 (SquareChan).
Mapping positional arguments of cell APU.len (LenCtr_Lookup).
Mapping positional arguments of cell SpriteSet.sprite0 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite1 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite2 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite3 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite4 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite5 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite6 (Sprite).
Mapping positional arguments of cell SpriteSet.sprite7 (Sprite).
Warning: Resizing cell port namco163_sound.modtable.data_b from 32 bits to 8 bits.
Warning: Resizing cell port namco163_sound.modtable.byteena_b from 32 bits to 1 bits.
Warning: Resizing cell port namco163_sound.modtable.wren_b from 32 bits to 1 bits.
Warning: Resizing cell port namco163_sound.modtable.byteena_a from 32 bits to 1 bits.
Warning: Resizing cell port N163.n163.neschr_rd from 32 bits to 1 bits.
Warning: Resizing cell port N163.n163.neschr_wr from 32 bits to 1 bits.
Warning: Resizing cell port N163.n163.cfg_boot from 32 bits to 1 bits.
Warning: Resizing cell port VRC6.vrc6.neschr_rd from 32 bits to 1 bits.
Warning: Resizing cell port VRC6.vrc6.neschr_wr from 32 bits to 1 bits.
Warning: Resizing cell port VRC6.vrc6.cfg_boot from 32 bits to 1 bits.
Warning: Resizing cell port mmc5_mixed.mmc5apu.DmaData from 32 bits to 8 bits.
Warning: Resizing cell port mmc5_mixed.mmc5apu.DmaAck from 32 bits to 1 bits.
Warning: Resizing cell port mmc5_mixed.mmc5apu.MMC5 from 32 bits to 1 bits.
Warning: Resizing cell port NES.cpu.A from 16 bits to 24 bits.
Warning: Resizing cell port NES.cpu.BCD_en from 32 bits to 1 bits.
Warning: Resizing cell port NES.cpu.Mode from 32 bits to 2 bits.
Warning: Resizing cell port top.genblk3.usbh_report_decoder_inst.o_btn from 9 bits to 8 bits.
Warning: Resizing cell port top.nes_i.ext_audio from 32 bits to 1 bits.
Warning: Resizing cell port top.nes_i.int_audio from 32 bits to 1 bits.
Warning: Resizing cell port top.nes_i.joypad_clock from 1 bits to 2 bits.

-- Running command `synth_ecp5  -json nes.json' --

39. Executing SYNTH_ECP5 pass.

39.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

39.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

39.3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

39.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010
Used module:     $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid
Used module:         \usbh_sie
Used module:             \usbh_crc5
Used module:             \usbh_crc16
Used module:         \usb_phy
Used module:             \usb_rx_phy
Used module:             \usb_tx_phy
Used module:     $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1
Used module:         \tmds_encoder
Used module:     \vga
Used module:         \framebuffer
Used module:     \NES
Used module:         \cart_top
Used module:             \vrc6_mixed
Used module:                 \vrc6sound
Used module:             \mmc5_mixed
Used module:                 \APU
Used module:                     \ApuLookupTable
Used module:                     \DmcChan
Used module:                     \NoiseChan
Used module:                     \TriangleChan
Used module:                     \SquareChan
Used module:                     \LenCtr_Lookup
Used module:             \namco163_mixed
Used module:                 \namco163_sound
Used module:                     \dpram
Used module:             \Mapper225
Used module:             \JYCompany
Used module:                 \multiplier
Used module:             \SachenNROM
Used module:             \SachenJV001
Used module:             \Sachen8259
Used module:             \Mapper164
Used module:             \Nanjing
Used module:             \Mapper162
Used module:             \N163
Used module:                 \MAPN163
Used module:             \VRC6
Used module:                 \MAPVRC6
Used module:                     \vrcIRQ
Used module:             \VRC24
Used module:             \VRC3
Used module:             \VRC1
Used module:             \NesEvent
Used module:                 \MMC1
Used module:             \Rambo1
Used module:             \Mapper234
Used module:             \Mapper228
Used module:             \Mapper218
Used module:             \Mapper165
Used module:             \Mapper111
Used module:             \Mapper107
Used module:             \Mapper89
Used module:             \Mapper79
Used module:             \Mapper78
Used module:             \Mapper77
Used module:             \Mapper72
Used module:             \Mapper71
Used module:             \Mapper68
Used module:             \Mapper67
Used module:             \Mapper66
Used module:             \Mapper65
Used module:             \Mapper42
Used module:             \Mapper41
Used module:             \Mapper34
Used module:             \Mapper18
Used module:             \Mapper15
Used module:             \Mapper13
Used module:             \MMC5
Used module:             \MMC4
Used module:             \MMC3
Used module:             \MMC2
Used module:             \Mapper32
Used module:             \Mapper30
Used module:             \Mapper28
Used module:             \MMC0
Used module:         \PPU
Used module:             \PaletteRam
Used module:             \PixelMuxer
Used module:             \SpriteSet
Used module:                 \Sprite
Used module:             \SpriteAddressGen
Used module:             \SpriteRAM
Used module:             \BgPainter
Used module:             \LoopyGen
Used module:             \ClockGen
Used module:         \DmaController
Used module:         \T65
Used module:             \t65_alu
Used module:             \t65_mcode
Used module:     \sdram
Used module:     \game_loader
Used module:     \flash_loader
Used module:         \flashmem
Used module:     $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll
Used module:     $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000
Used module:     $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll
Used module:     \debouncer

39.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010
Used module:     $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid
Used module:         \usbh_sie
Used module:             \usbh_crc5
Used module:             \usbh_crc16
Used module:         \usb_phy
Used module:             \usb_rx_phy
Used module:             \usb_tx_phy
Used module:     $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1
Used module:         \tmds_encoder
Used module:     \vga
Used module:         \framebuffer
Used module:     \NES
Used module:         \cart_top
Used module:             \vrc6_mixed
Used module:                 \vrc6sound
Used module:             \mmc5_mixed
Used module:                 \APU
Used module:                     \ApuLookupTable
Used module:                     \DmcChan
Used module:                     \NoiseChan
Used module:                     \TriangleChan
Used module:                     \SquareChan
Used module:                     \LenCtr_Lookup
Used module:             \namco163_mixed
Used module:                 \namco163_sound
Used module:                     \dpram
Used module:             \Mapper225
Used module:             \JYCompany
Used module:                 \multiplier
Used module:             \SachenNROM
Used module:             \SachenJV001
Used module:             \Sachen8259
Used module:             \Mapper164
Used module:             \Nanjing
Used module:             \Mapper162
Used module:             \N163
Used module:                 \MAPN163
Used module:             \VRC6
Used module:                 \MAPVRC6
Used module:                     \vrcIRQ
Used module:             \VRC24
Used module:             \VRC3
Used module:             \VRC1
Used module:             \NesEvent
Used module:                 \MMC1
Used module:             \Rambo1
Used module:             \Mapper234
Used module:             \Mapper228
Used module:             \Mapper218
Used module:             \Mapper165
Used module:             \Mapper111
Used module:             \Mapper107
Used module:             \Mapper89
Used module:             \Mapper79
Used module:             \Mapper78
Used module:             \Mapper77
Used module:             \Mapper72
Used module:             \Mapper71
Used module:             \Mapper68
Used module:             \Mapper67
Used module:             \Mapper66
Used module:             \Mapper65
Used module:             \Mapper42
Used module:             \Mapper41
Used module:             \Mapper34
Used module:             \Mapper18
Used module:             \Mapper15
Used module:             \Mapper13
Used module:             \MMC5
Used module:             \MMC4
Used module:             \MMC3
Used module:             \MMC2
Used module:             \Mapper32
Used module:             \Mapper30
Used module:             \Mapper28
Used module:             \MMC0
Used module:         \PPU
Used module:             \PaletteRam
Used module:             \PixelMuxer
Used module:             \SpriteSet
Used module:                 \Sprite
Used module:             \SpriteAddressGen
Used module:             \SpriteRAM
Used module:             \BgPainter
Used module:             \LoopyGen
Used module:             \ClockGen
Used module:         \DmaController
Used module:         \T65
Used module:             \t65_alu
Used module:             \t65_mcode
Used module:     \sdram
Used module:     \game_loader
Used module:     \flash_loader
Used module:         \flashmem
Used module:     $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll
Used module:     $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000
Used module:     $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll
Used module:     \debouncer
Removed 0 unused modules.
Warning: Resizing cell port top.genblk5.ddr0_blue.RST from 32 bits to 1 bits.
Warning: Resizing cell port top.genblk5.ddr0_green.RST from 32 bits to 1 bits.
Warning: Resizing cell port top.genblk5.ddr0_red.RST from 32 bits to 1 bits.
Warning: Resizing cell port top.genblk5.ddr0_clock.RST from 32 bits to 1 bits.

39.4. Executing PROC pass (convert processes to netlists).

39.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `PaletteRam.$proc$palette_ram.v:0$11573'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:0$12538'.
Found and cleaned up 5 empty switches in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
Cleaned up 5 empty switches.

39.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$top.v:485$17125 in module $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.
Marked 5 switch rules as full_case in process $proc$tmds_encoder.v:112$11706 in module tmds_encoder.
Marked 1 switch rules as full_case in process $proc$tmds_encoder.v:98$11690 in module tmds_encoder.
Marked 3 switch rules as full_case in process $proc$flashmem.v:20$11655 in module flashmem.
Marked 3 switch rules as full_case in process $proc$vga2dvid.v:220$12555 in module $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.
Marked 1 switch rules as full_case in process $proc$framebuffer.v:13$11618 in module framebuffer.
Marked 4 switch rules as full_case in process $proc$vga.v:275$11575 in module vga.
Marked 1 switch rules as full_case in process $proc$vga.v:78$11574 in module vga.
Marked 1 switch rules as full_case in process $proc$palette_ram.v:21$11564 in module PaletteRam.
Marked 4 switch rules as full_case in process $proc$flash_loader.v:32$11553 in module flash_loader.
Marked 6 switch rules as full_case in process $proc$game_loader.sv:48$11490 in module game_loader.
Marked 1 switch rules as full_case in process $proc$sdram.v:95$11380 in module sdram.
Marked 3 switch rules as full_case in process $proc$mappers/Sachen.sv:211$11327 in module SachenJV001.
Removed 1 dead cases from process $proc$mappers/Sachen.sv:124$11301 in module Sachen8259.
Marked 1 switch rules as full_case in process $proc$mappers/Sachen.sv:124$11301 in module Sachen8259.
Removed 2 dead cases from process $proc$mappers/Sachen.sv:93$11298 in module Sachen8259.
Marked 8 switch rules as full_case in process $proc$mappers/Sachen.sv:93$11298 in module Sachen8259.
Removed 1 dead cases from process $proc$mappers/Sachen.sv:63$11293 in module Sachen8259.
Marked 7 switch rules as full_case in process $proc$mappers/Sachen.sv:63$11293 in module Sachen8259.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:282$11259 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:282$11259 in module JYCompany.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:266$11244 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:266$11244 in module JYCompany.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:256$11242 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:256$11242 in module JYCompany.
Marked 2 switch rules as full_case in process $proc$mappers/JYCompany.sv:249$11218 in module JYCompany.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:235$11210 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:235$11210 in module JYCompany.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:224$11202 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:224$11202 in module JYCompany.
Marked 5 switch rules as full_case in process $proc$mappers/JYCompany.sv:204$11194 in module JYCompany.
Removed 1 dead cases from process $proc$mappers/JYCompany.sv:180$11185 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:180$11185 in module JYCompany.
Marked 4 switch rules as full_case in process $proc$mappers/JYCompany.sv:122$11102 in module JYCompany.
Marked 1 switch rules as full_case in process $proc$mappers/JYCompany.sv:20$11064 in module multiplier.
Removed 1 dead cases from process $proc$mappers/Sunsoft.sv:559$11056 in module Mapper68.
Marked 1 switch rules as full_case in process $proc$mappers/Sunsoft.sv:559$11056 in module Mapper68.
Removed 1 dead cases from process $proc$mappers/Sunsoft.sv:550$11055 in module Mapper68.
Marked 1 switch rules as full_case in process $proc$mappers/Sunsoft.sv:550$11055 in module Mapper68.
Marked 2 switch rules as full_case in process $proc$mappers/Sunsoft.sv:515$11044 in module Mapper68.
Removed 1 dead cases from process $proc$mappers/Sunsoft.sv:442$11025 in module Mapper67.
Marked 1 switch rules as full_case in process $proc$mappers/Sunsoft.sv:442$11025 in module Mapper67.
Removed 1 dead cases from process $proc$mappers/Sunsoft.sv:434$11023 in module Mapper67.
Marked 1 switch rules as full_case in process $proc$mappers/Sunsoft.sv:434$11023 in module Mapper67.
Removed 1 dead cases from process $proc$mappers/Sunsoft.sv:425$11022 in module Mapper67.
Marked 1 switch rules as full_case in process $proc$mappers/Sunsoft.sv:425$11022 in module Mapper67.
Marked 3 switch rules as full_case in process $proc$mappers/Sunsoft.sv:378$11016 in module Mapper67.
Marked 4 switch rules as full_case in process $proc$mappers/Namco.sv:381$10945 in module namco163_sound.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:364$10940 in module namco163_sound.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:351$10934 in module namco163_sound.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:297$10901 in module namco163_mixed.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:266$10897 in module MAPN163.
Removed 2 dead cases from process $proc$mappers/Namco.sv:211$10862 in module MAPN163.
Marked 3 switch rules as full_case in process $proc$mappers/Namco.sv:211$10862 in module MAPN163.
Removed 1 dead cases from process $proc$mappers/Namco.sv:197$10859 in module MAPN163.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:197$10859 in module MAPN163.
Marked 3 switch rules as full_case in process $proc$mappers/Namco.sv:176$10852 in module MAPN163.
Marked 1 switch rules as full_case in process $proc$mappers/Namco.sv:146$10845 in module MAPN163.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:1808$10810 in module Mapper111.
Marked 3 switch rules as full_case in process $proc$usb/usbhost/usbh_host_hid.v:761$12489 in module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
Marked 25 switch rules as full_case in process $proc$usb/usbhost/usbh_host_hid.v:407$12433 in module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_host_hid.v:351$12427 in module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
Marked 10 switch rules as full_case in process $proc$usb/usbhost/usbh_host_hid.v:225$12391 in module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
Marked 3 switch rules as full_case in process $proc$mappers/misc.sv:1580$10658 in module Mapper225.
Marked 6 switch rules as full_case in process $proc$mappers/misc.sv:1429$10613 in module Nanjing.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:1346$10591 in module Mapper164.
Marked 3 switch rules as full_case in process $proc$mappers/misc.sv:1276$10548 in module Mapper162.
Removed 1 dead cases from process $proc$mappers/misc.sv:0$10513 in module Mapper162.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:0$10513 in module Mapper162.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:1188$10468 in module Mapper72.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:1105$10442 in module Mapper234.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:1037$10423 in module Mapper228.
Marked 2 switch rules as full_case in process $proc$mappers/misc.sv:912$10388 in module Mapper41.
Removed 1 dead cases from process $proc$mappers/misc.sv:843$10374 in module Mapper65.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:843$10374 in module Mapper65.
Removed 1 dead cases from process $proc$mappers/misc.sv:833$10373 in module Mapper65.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:833$10373 in module Mapper65.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:777$10366 in module Mapper65.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:696$10350 in module Mapper42.
Marked 2 switch rules as full_case in process $proc$mappers/misc.sv:670$10345 in module Mapper42.
Removed 3 dead cases from process $proc$mappers/misc.sv:579$10331 in module Mapper32.
Marked 3 switch rules as full_case in process $proc$mappers/misc.sv:579$10331 in module Mapper32.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:558$10327 in module Mapper32.
Removed 1 dead cases from process $proc$mappers/misc.sv:472$10303 in module Mapper18.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:472$10303 in module Mapper18.
Removed 1 dead cases from process $proc$mappers/misc.sv:462$10302 in module Mapper18.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:462$10302 in module Mapper18.
Removed 1 dead cases from process $proc$mappers/misc.sv:452$10301 in module Mapper18.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:452$10301 in module Mapper18.
Marked 4 switch rules as full_case in process $proc$mappers/misc.sv:366$10291 in module Mapper18.
Removed 1 dead cases from process $proc$mappers/misc.sv:80$10221 in module Mapper15.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:80$10221 in module Mapper15.
Marked 1 switch rules as full_case in process $proc$mappers/misc.sv:67$10218 in module Mapper15.
Marked 5 switch rules as full_case in process $proc$mappers/VRC.sv:909$10182 in module vrc6sound.
Marked 5 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294 in module usb_tx_phy.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289 in module usb_tx_phy.
Marked 4 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:302$12278 in module usb_tx_phy.
Marked 3 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:279$12273 in module usb_tx_phy.
Marked 3 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:260$12263 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250 in module usb_tx_phy.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:216$12247 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:202$12240 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:186$12234 in module usb_tx_phy.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:172$12231 in module usb_tx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:159$12227 in module usb_tx_phy.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_tx_phy.v:144$12221 in module usb_tx_phy.
Marked 3 switch rules as full_case in process $proc$mappers/VRC.sv:762$10143 in module vrcIRQ.
Marked 4 switch rules as full_case in process $proc$mappers/VRC.sv:739$10132 in module vrcIRQ.
Marked 4 switch rules as full_case in process $proc$mappers/VRC.sv:717$10122 in module vrcIRQ.
Removed 1 dead cases from process $proc$mappers/VRC.sv:650$10090 in module MAPVRC6.
Marked 3 switch rules as full_case in process $proc$mappers/VRC.sv:650$10090 in module MAPVRC6.
Marked 1 switch rules as full_case in process $proc$mappers/VRC.sv:624$10087 in module MAPVRC6.
Marked 5 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204 in module usb_rx_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189 in module usb_rx_phy.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_rx_phy.v:101$12182 in module usb_rx_phy.
Removed 3 dead cases from process $proc$mappers/VRC.sv:309$10007 in module VRC24.
Marked 3 switch rules as full_case in process $proc$mappers/VRC.sv:309$10007 in module VRC24.
Marked 1 switch rules as full_case in process $proc$mappers/VRC.sv:265$10003 in module VRC24.
Marked 3 switch rules as full_case in process $proc$mappers/VRC.sv:150$9961 in module VRC3.
Removed 3 dead cases from process $proc$mappers/VRC.sv:69$9947 in module VRC1.
Marked 3 switch rules as full_case in process $proc$mappers/VRC.sv:69$9947 in module VRC1.
Marked 1 switch rules as full_case in process $proc$mappers/VRC.sv:52$9943 in module VRC1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC5.sv:442$9924 in module mmc5_mixed.
Removed 1 dead cases from process $proc$mappers/MMC5.sv:360$9904 in module MMC5.
Marked 3 switch rules as full_case in process $proc$mappers/MMC5.sv:360$9904 in module MMC5.
Removed 1 dead cases from process $proc$mappers/MMC5.sv:322$9897 in module MMC5.
Marked 1 switch rules as full_case in process $proc$mappers/MMC5.sv:322$9897 in module MMC5.
Marked 4 switch rules as full_case in process $proc$mappers/MMC5.sv:278$9875 in module MMC5.
Marked 4 switch rules as full_case in process $proc$mappers/MMC5.sv:220$9825 in module MMC5.
Marked 1 switch rules as full_case in process $proc$mappers/MMC5.sv:202$9815 in module MMC5.
Marked 5 switch rules as full_case in process $proc$mappers/MMC5.sv:180$9803 in module MMC5.
Marked 3 switch rules as full_case in process $proc$mappers/MMC5.sv:102$9757 in module MMC5.
Removed 1 dead cases from process $proc$mappers/MMC3.sv:676$9726 in module Mapper165.
Marked 1 switch rules as full_case in process $proc$mappers/MMC3.sv:676$9726 in module Mapper165.
Removed 1 dead cases from process $proc$mappers/MMC3.sv:651$9711 in module Mapper165.
Marked 1 switch rules as full_case in process $proc$mappers/MMC3.sv:651$9711 in module Mapper165.
Marked 3 switch rules as full_case in process $proc$mappers/MMC3.sv:590$9697 in module Mapper165.
Removed 2 dead cases from process $proc$mappers/MMC3.sv:469$9595 in module MMC3.
Marked 6 switch rules as full_case in process $proc$mappers/MMC3.sv:469$9595 in module MMC3.
Removed 1 dead cases from process $proc$mappers/MMC3.sv:446$9591 in module MMC3.
Marked 5 switch rules as full_case in process $proc$mappers/MMC3.sv:446$9591 in module MMC3.
Marked 8 switch rules as full_case in process $proc$mappers/MMC3.sv:293$9527 in module MMC3.
Removed 1 dead cases from process $proc$mappers/MMC3.sv:171$9452 in module Rambo1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC3.sv:171$9452 in module Rambo1.
Removed 1 dead cases from process $proc$mappers/MMC3.sv:155$9451 in module Rambo1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC3.sv:155$9451 in module Rambo1.
Marked 5 switch rules as full_case in process $proc$mappers/MMC3.sv:79$9430 in module Rambo1.
Removed 1 dead cases from process $proc$mappers/MMC2.sv:301$9398 in module MMC4.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:301$9398 in module MMC4.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:290$9397 in module MMC4.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:262$9380 in module MMC4.
Removed 1 dead cases from process $proc$mappers/MMC2.sv:143$9365 in module MMC2.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:143$9365 in module MMC2.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:132$9364 in module MMC2.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:122$9349 in module MMC2.
Marked 1 switch rules as full_case in process $proc$mappers/MMC2.sv:102$9346 in module MMC2.
Marked 3 switch rules as full_case in process $proc$mappers/MMC1.sv:255$9332 in module NesEvent.
Marked 1 switch rules as full_case in process $proc$mappers/MMC1.sv:234$9323 in module NesEvent.
Removed 1 dead cases from process $proc$mappers/MMC1.sv:141$9310 in module MMC1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC1.sv:141$9310 in module MMC1.
Removed 1 dead cases from process $proc$mappers/MMC1.sv:127$9307 in module MMC1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC1.sv:127$9307 in module MMC1.
Removed 1 dead cases from process $proc$mappers/MMC1.sv:115$9306 in module MMC1.
Marked 1 switch rules as full_case in process $proc$mappers/MMC1.sv:115$9306 in module MMC1.
Marked 4 switch rules as full_case in process $proc$mappers/MMC1.sv:80$9299 in module MMC1.
Removed 1 dead cases from process $proc$mappers/generic.sv:1014$9258 in module Mapper28.
Marked 2 switch rules as full_case in process $proc$mappers/generic.sv:1014$9258 in module Mapper28.
Marked 2 switch rules as full_case in process $proc$mappers/generic.sv:948$9230 in module Mapper28.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:864$9210 in module Mapper107.
Removed 3 dead cases from process $proc$mappers/generic.sv:785$9196 in module Mapper89.
Marked 3 switch rules as full_case in process $proc$mappers/generic.sv:785$9196 in module Mapper89.
Marked 3 switch rules as full_case in process $proc$mappers/generic.sv:769$9187 in module Mapper89.
Marked 2 switch rules as full_case in process $proc$mappers/generic.sv:684$9162 in module Mapper79.
Removed 1 dead cases from process $proc$mappers/generic.sv:620$9147 in module Mapper78.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:620$9147 in module Mapper78.
Marked 3 switch rules as full_case in process $proc$mappers/generic.sv:595$9140 in module Mapper78.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:520$9117 in module Mapper77.
Removed 1 dead cases from process $proc$mappers/generic.sv:453$9102 in module Mapper71.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:453$9102 in module Mapper71.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:437$9095 in module Mapper71.
Marked 4 switch rules as full_case in process $proc$mappers/generic.sv:357$9065 in module Mapper34.
Marked 11 switch rules as full_case in process $proc$mappers/generic.sv:264$9040 in module Mapper66.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:179$9010 in module Mapper30.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:167$9007 in module Mapper30.
Marked 1 switch rules as full_case in process $proc$mappers/generic.sv:100$8988 in module Mapper13.
Marked 1 switch rules as full_case in process $proc$dpram.v:25$8956 in module dpram.
Marked 1 switch rules as full_case in process $proc$dpram.v:19$8948 in module dpram.
Removed 2 dead cases from process $proc$cart.sv:0$8926 in module cart_top.
Marked 4 switch rules as full_case in process $proc$cart.sv:0$8926 in module cart_top.
Marked 8 switch rules as full_case in process $proc$apu.sv:702$8052 in module APU.
Marked 2 switch rules as full_case in process $proc$apu.sv:503$7911 in module DmcChan.
Marked 5 switch rules as full_case in process $proc$apu.sv:352$7853 in module NoiseChan.
Removed 1 dead cases from process $proc$apu.sv:331$7852 in module NoiseChan.
Marked 1 switch rules as full_case in process $proc$apu.sv:331$7852 in module NoiseChan.
Marked 3 switch rules as full_case in process $proc$apu.sv:238$7828 in module TriangleChan.
Removed 1 dead cases from process $proc$apu.sv:194$7814 in module SquareChan.
Marked 2 switch rules as full_case in process $proc$apu.sv:194$7814 in module SquareChan.
Marked 6 switch rules as full_case in process $proc$apu.sv:84$7790 in module SquareChan.
Removed 1 dead cases from process $proc$apu.sv:6$7774 in module LenCtr_Lookup.
Marked 1 switch rules as full_case in process $proc$apu.sv:6$7774 in module LenCtr_Lookup.
Marked 7 switch rules as full_case in process $proc$ppu.sv:881$7768 in module PPU.
Marked 1 switch rules as full_case in process $proc$ppu.sv:825$7762 in module PPU.
Marked 1 switch rules as full_case in process $proc$ppu.sv:758$7703 in module PPU.
Marked 2 switch rules as full_case in process $proc$ppu.sv:0$7687 in module PPU.
Marked 4 switch rules as full_case in process $proc$ppu.sv:361$7587 in module SpriteRAM.
Removed 1 dead cases from process $proc$ppu.sv:337$7576 in module SpriteRAM.
Marked 1 switch rules as full_case in process $proc$ppu.sv:337$7576 in module SpriteRAM.
Marked 1 switch rules as full_case in process $proc$ppu.sv:326$7575 in module SpriteRAM.
Removed 1 dead cases from process $proc$ppu.sv:317$7574 in module SpriteRAM.
Marked 1 switch rules as full_case in process $proc$ppu.sv:317$7574 in module SpriteRAM.
Marked 1 switch rules as full_case in process $proc$ppu.sv:218$7544 in module Sprite.
Marked 1 switch rules as full_case in process $proc$ppu.sv:184$7534 in module ClockGen.
Marked 1 switch rules as full_case in process $proc$ppu.sv:176$7530 in module ClockGen.
Removed 1 dead cases from process $proc$ppu.sv:0$7511 in module ClockGen.
Marked 1 switch rules as full_case in process $proc$ppu.sv:0$7511 in module ClockGen.
Marked 7 switch rules as full_case in process $proc$ppu.sv:41$7471 in module LoopyGen.
Marked 7 switch rules as full_case in process $proc$nes.v:525$7459 in module NES.
Removed 1 dead cases from process $proc$nes.v:351$7411 in module NES.
Marked 1 switch rules as full_case in process $proc$nes.v:351$7411 in module NES.
Marked 2 switch rules as full_case in process $proc$nes.v:204$7362 in module NES.
Marked 1 switch rules as full_case in process $proc$nes.v:47$7317 in module DmaController.
Marked 1 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_phy.v:205$12173 in module usb_phy.
Marked 2 switch rules as full_case in process $proc$usb/usb11_phy_vhdl/usb_phy.v:192$12166 in module usb_phy.
Marked 1 switch rules as full_case in process $proc$top.v:541$1456 in module debouncer.
Marked 8 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:739$12140 in module usbh_sie.
Marked 3 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:645$12135 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:611$12134 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:605$12132 in module usbh_sie.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:596$12130 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:590$12129 in module usbh_sie.
Marked 3 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:497$12120 in module usbh_sie.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:485$12115 in module usbh_sie.
Marked 3 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:462$12107 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:432$12102 in module usbh_sie.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:419$12099 in module usbh_sie.
Marked 4 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:397$12082 in module usbh_sie.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:383$12076 in module usbh_sie.
Marked 2 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:371$12072 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:362$12071 in module usbh_sie.
Marked 23 switch rules as full_case in process $proc$usb/usbhost/usbh_sie.v:187$12062 in module usbh_sie.
Marked 1 switch rules as full_case in process $proc$top.v:365$1426 in module top.
Marked 1 switch rules as full_case in process $proc$top.v:269$1398 in module top.
Marked 1 switch rules as full_case in process $proc$top.v:133$1388 in module top.
Removed a total of 64 dead cases.

39.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 639 assignments to connections.

39.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:522$17139'.
  Set init value: \R_phase = 8'00000000
Found init rule in `\tmds_encoder.$proc$tmds_encoder.v:74$11725'.
  Set init value: \dc_bias = 4'0000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:96$12566'.
  Set init value: \shift_clock = 10'0000011111
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12565'.
  Set init value: \shift_blue = 10'0000000000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12564'.
  Set init value: \shift_green = 10'0000000000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12563'.
  Set init value: \shift_red = 10'0000000000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12562'.
  Set init value: \latched_blue = 10'0000000000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12561'.
  Set init value: \latched_green = 10'0000000000
Found init rule in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12560'.
  Set init value: \latched_red = 10'0000000000
Found init rule in `\vga.$proc$vga.v:53$11616'.
  Set init value: \vcnt = 10'0000000000
Found init rule in `\vga.$proc$vga.v:52$11615'.
  Set init value: \h = 10'0000000000
Found init rule in `\vga.$proc$vga.v:51$11614'.
  Set init value: \hcnt = 10'0000000000
Found init rule in `\vga.$proc$vga.v:50$11613'.
  Set init value: \window_hcnt = 9'000000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:134$12552'.
  Set init value: \R_advance_data = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:114$12551'.
  Set init value: \data_idx_i = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:113$12550'.
  Set init value: \data_len_i = 16'0000000000000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:112$12549'.
  Set init value: \token_ep_i = 4'0000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:111$12548'.
  Set init value: \token_dev_i = 7'0000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:110$12547'.
  Set init value: \token_pid_i = 8'00000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:109$12546'.
  Set init value: \resp_expected_i = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:108$12545'.
  Set init value: \sof_transfer_i = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:107$12544'.
  Set init value: \in_transfer_i = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:106$12543'.
  Set init value: \start_i = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:102$12542'.
  Set init value: \R_slow = 18'000000000000000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:96$12541'.
  Set init value: \R_state = 2'00
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:93$12540'.
  Set init value: \datastatus = 1'0
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:91$12539'.
  Set init value: \R_setup_byte_counter = 3'000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:180$12553'.
  Set init value: \R_txover_debug = 1'1
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12537'.
  Set init value: \R_setup_rom_addr_acked = 8'00000000
Found init rule in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12536'.
  Set init value: \R_setup_rom_addr = 8'00000000
Found init rule in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:84$12220'.
  Set init value: \R_idlecnt = 7'1000000
Found init rule in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:81$12219'.
  Set init value: \R_valid = 8'10000000
Found init rule in `\APU.$proc$apu.sv:672$8122'.
  Set init value: \last_4017 = 8'00000000
Found init rule in `\DmcChan.$proc$apu.sv:441$7975'.
  Set init value: \Dac = 8'00000000
Found init rule in `\NoiseChan.$proc$apu.sv:324$7874'.
  Set init value: \Shift = 15'000000000000001
Found init rule in `\PPU.$proc$ppu.sv:0$7773'.
  Set init value: \emphasis = 3'000
  Set init value: \obj_size = 1'0
  Set init value: \obj_patt = 1'0
  Set init value: \bg_patt = 1'0
  Set init value: \vbl_enable = 1'0
  Set init value: \grayscale = 1'0
  Set init value: \playfield_clip = 1'0
  Set init value: \object_clip = 1'0
  Set init value: \enable_playfield = 1'0
  Set init value: \enable_objects = 1'0
Found init rule in `\BgPainter.$proc$ppu.sv:0$7671'.
  Set init value: \playfield_pipe_1 = 16'0000000000000000
  Set init value: \playfield_pipe_2 = 16'0000000000000000
  Set init value: \playfield_pipe_3 = 9'000000000
  Set init value: \playfield_pipe_4 = 9'000000000
  Set init value: \current_name_table = 8'00000000
  Set init value: \current_attribute_table = 2'00
  Set init value: \bg0 = 8'00000000
Found init rule in `\ClockGen.$proc$ppu.sv:127$7542'.
  Set init value: \even_frame_toggle = 1'0
Found init rule in `\LoopyGen.$proc$ppu.sv:0$7510'.
  Set init value: \ppu_incr = 1'0
  Set init value: \loopy_v = 15'000000000000000
  Set init value: \loopy_t = 15'000000000000000
  Set init value: \loopy_x = 3'000
  Set init value: \ppu_address_latch = 1'0
Found init rule in `\NES.$proc$nes.v:199$7470'.
  Set init value: \last_sys_type = 2'00
Found init rule in `\NES.$proc$nes.v:197$7469'.
  Set init value: \ppu_tick = 2'00
Found init rule in `\NES.$proc$nes.v:193$7468'.
  Set init value: \freeze_clocks = 1'0
Found init rule in `\NES.$proc$nes.v:175$7467'.
  Set init value: \div_sys = 2'00
Found init rule in `\NES.$proc$nes.v:174$7466'.
  Set init value: \div_ppu = 3'001
Found init rule in `\NES.$proc$nes.v:173$7465'.
  Set init value: \div_cpu = 5'00001
Found init rule in `\NES.$proc$nes.v:165$7464'.
  Set init value: \odd_or_even = 1'0
Found init rule in `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:140$12175'.
  Set init value: \usb_rst_out = 1'0
Found init rule in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:431$12164'.
  Set init value: \utmi_linectrl_r = 1'0
Found init rule in `\top.$proc$top.v:335$1440'.
  Set init value: \reset_nes = 1'0
Found init rule in `\top.$proc$top.v:278$1439'.
  Set init value: \init_reset = 1'1
Found init rule in `\top.$proc$top.v:277$1438'.
  Set init value: \downloading = 1'0
Found init rule in `\top.$proc$top.v:247$1437'.
  Set init value: \loader_write_mem = 1'0
Found init rule in `\top.$proc$top.v:244$1436'.
  Set init value: \loader_write_triggered = 1'0
Found init rule in `\top.$proc$top.v:132$1435'.
  Set init value: \R_reset = 24'111111111111111111111111

39.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:611$12134'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:605$12132'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:596$12130'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:590$12129'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:485$12115'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:419$12099'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:397$12082'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:383$12076'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:371$12072'.
Found async reset \rst_i in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:362$12071'.

39.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 5 switches.
<suppressed ~873 debug messages>

39.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:522$17139'.
Creating decoders for process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:523$17132'.
     1/1: $0\R_phase[7:0]
Creating decoders for process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
     1/2: $0\R_phasestep_early[0:0]
     2/2: $0\R_phasedir[0:0]
Creating decoders for process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
     1/5: $0\R_btn[1:0] [1]
     2/5: $0\R_btn[1:0] [0]
     3/5: $0\R_btn_prev[1:0]
     4/5: $0\R_new[0:0]
     5/5: $0\R_debounce[15:0]
Creating decoders for process `\tmds_encoder.$proc$tmds_encoder.v:74$11725'.
Creating decoders for process `\tmds_encoder.$proc$tmds_encoder.v:112$11706'.
     1/2: $0\encoded[9:0]
     2/2: $0\dc_bias[3:0]
Creating decoders for process `\tmds_encoder.$proc$tmds_encoder.v:98$11690'.
     1/2: $0\data_word_inv[8:0]
     2/2: $0\data_word[8:0]
Creating decoders for process `\flashmem.$proc$flashmem.v:20$11655'.
     1/8: $0\spi_cs[0:0]
     2/8: $0\ready[0:0]
     3/8: $0\xfer_cnt[3:0]
     4/8: $0\spi_mosi[0:0]
     5/8: $0\spi_sclk[0:0]
     6/8: $0\rdata[7:0]
     7/8: $0\state[3:0]
     8/8: $0\buffer[7:0]
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:98$12568'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:97$12567'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:96$12566'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12565'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12564'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12563'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12562'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12561'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12560'.
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
     1/5: $0\shift_blue[9:0]
     2/5: $0\shift_green[9:0]
     3/5: $0\shift_red[9:0]
     4/5: $0\R_sync_fail[6:0]
     5/5: $0\shift_clock[9:0]
Creating decoders for process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:175$12554'.
Creating decoders for process `\framebuffer.$proc$framebuffer.v:18$11625'.
Creating decoders for process `\framebuffer.$proc$framebuffer.v:13$11618'.
     1/3: $1$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11624
     2/3: $1$memwr$\mem$framebuffer.v:15$11617_DATA[5:0]$11623
     3/3: $1$memwr$\mem$framebuffer.v:15$11617_ADDR[15:0]$11622
Creating decoders for process `\vga.$proc$vga.v:53$11616'.
Creating decoders for process `\vga.$proc$vga.v:52$11615'.
Creating decoders for process `\vga.$proc$vga.v:51$11614'.
Creating decoders for process `\vga.$proc$vga.v:50$11613'.
Creating decoders for process `\vga.$proc$vga.v:275$11575'.
     1/4: $0\hcnt[9:0]
     2/4: $0\h[9:0]
     3/4: $0\vcnt[9:0]
     4/4: $0\window_hcnt[8:0]
Creating decoders for process `\vga.$proc$vga.v:78$11574'.
     1/1: $0\rgb[23:0]
Creating decoders for process `\PaletteRam.$proc$palette_ram.v:21$11564'.
     1/3: $1$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11571
     2/3: $1$memwr$\palette$palette_ram.v:22$11560_DATA[5:0]$11570
     3/3: $1$memwr$\palette$palette_ram.v:22$11560_ADDR[4:0]$11569
Creating decoders for process `\flash_loader.$proc$flash_loader.v:32$11553'.
     1/4: $0\load_done_pre[0:0]
     2/4: $0\index_lat[3:0]
     3/4: $0\load_addr[21:0]
     4/4: $0\load_done[0:0]
Creating decoders for process `\game_loader.$proc$game_loader.sv:0$11546'.
Creating decoders for process `\game_loader.$proc$game_loader.sv:0$11543'.
Creating decoders for process `\game_loader.$proc$game_loader.sv:0$11540'.
Creating decoders for process `\game_loader.$proc$game_loader.sv:48$11490'.
     1/23: $4$mem2bits$\ines$game_loader.sv:72$11442[7:0]$11515
     2/23: $4$mem2bits$\ines$game_loader.sv:71$11441[7:0]$11514
     3/23: $3$mem2bits$\ines$game_loader.sv:72$11442[7:0]$11510
     4/23: $3$mem2bits$\ines$game_loader.sv:71$11441[7:0]$11509
     5/23: $3$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11508
     6/23: $3$memwr$\ines$game_loader.sv:62$11440_DATA[7:0]$11507
     7/23: $3$memwr$\ines$game_loader.sv:62$11440_ADDR[3:0]$11506
     8/23: $2$mem2bits$\ines$game_loader.sv:72$11442[7:0]$11505
     9/23: $2$mem2bits$\ines$game_loader.sv:71$11441[7:0]$11504
    10/23: $2$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11503
    11/23: $2$memwr$\ines$game_loader.sv:62$11440_DATA[7:0]$11502
    12/23: $2$memwr$\ines$game_loader.sv:62$11440_ADDR[3:0]$11501
    13/23: $1$mem2bits$\ines$game_loader.sv:72$11442[7:0]$11500
    14/23: $1$mem2bits$\ines$game_loader.sv:71$11441[7:0]$11499
    15/23: $1$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11498
    16/23: $1$memwr$\ines$game_loader.sv:62$11440_DATA[7:0]$11497
    17/23: $1$memwr$\ines$game_loader.sv:62$11440_ADDR[3:0]$11496
    18/23: $0\bytes_left[21:0]
    19/23: $0\ctr[3:0]
    20/23: $0\state[31:0]
    21/23: $0\error[0:0]
    22/23: $0\done[0:0]
    23/23: $0\mem_addr[21:0]
Creating decoders for process `\sdram.$proc$sdram.v:136$11393'.
     1/2: $0\doutB[7:0]
     2/2: $0\doutA[7:0]
Creating decoders for process `\sdram.$proc$sdram.v:130$11389'.
     1/1: $0\addr0[0:0]
Creating decoders for process `\sdram.$proc$sdram.v:95$11380'.
     1/1: $0\reset[4:0]
Creating decoders for process `\sdram.$proc$sdram.v:78$11375'.
     1/1: $0\state[2:0]
Creating decoders for process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
     1/8: $0\register_reg[5:0] [5:4]
     2/8: $0\register_reg[5:0] [3:0]
     3/8: $0\invert_reg[0:0]
     4/8: $0\inc_reg[0:0]
     5/8: $0\alt_chr[3:0]
     6/8: $0\output_reg[5:0]
     7/8: $0\input_reg[5:0]
     8/8: $0\mirroring[0:0]
Creating decoders for process `\Sachen8259.$proc$mappers/Sachen.sv:124$11301'.
     1/1: $1\vram_a10[0:0]
Creating decoders for process `\Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
     1/8: $6\chrsel[8:0]
     2/8: $5\chrsel[8:0]
     3/8: $4\chrsel[8:0]
     4/8: $3\chrsel[8:0]
     5/8: $2\chrsel[8:0]
     6/8: $1\chrsel[8:0]
     7/8: $1\chr_banko[2:0]
     8/8: $1\chr_bank[2:0]
Creating decoders for process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
     1/33: $0\chr_bank_p[2:0] [2]
     2/33: $0\chr_bank_2[2:0] [2:1]
     3/33: $6\chr_bank_o[0:0]
     4/33: $6\chr_bank_2[0:0]
     5/33: $6\prg_bank[2:0]
     6/33: $0\chr_bank_o[2:0] [2:1]
     7/33: $7\prg_bank[2:0]
     8/33: $6\chr_bank_p[1:0]
     9/33: $5\prg_bank[2:0]
    10/33: $4\chr_bank_p[1:0]
    11/33: $4\chr_bank_o[0:0]
    12/33: $4\chr_bank_2[0:0]
    13/33: $4\prg_bank[2:0]
    14/33: $3\chr_bank_p[1:0]
    15/33: $3\chr_bank_o[0:0]
    16/33: $3\chr_bank_2[0:0]
    17/33: $3\prg_bank[2:0]
    18/33: $2\chr_bank_p[1:0]
    19/33: $2\chr_bank_o[0:0]
    20/33: $2\chr_bank_2[0:0]
    21/33: $2\prg_bank[2:0]
    22/33: $1\chr_bank_p[1:0]
    23/33: $1\chr_bank_o[0:0]
    24/33: $1\chr_bank_2[0:0]
    25/33: $1\prg_bank[2:0]
    26/33: $5\chr_bank_p[1:0]
    27/33: $5\chr_bank_o[0:0]
    28/33: $0\register[2:0]
    29/33: $0\chr_bank_3[2:0]
    30/33: $5\chr_bank_2[0:0]
    31/33: $0\mirroring[2:0]
    32/33: $0\chr_bank_1[2:0]
    33/33: $0\chr_bank_0[2:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:0$11272'.
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:0$11269'.
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:282$11259'.
     1/2: $1\vram_a10[0:0]
     2/2: $1$mem2bits$\name_bank$mappers/JYCompany.sv:284$11084[15:0]$11261
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:266$11244'.
     1/2: $1\chr_sel[12:0]
     2/2: $1$mem2bits$\name_bank$mappers/JYCompany.sv:272$11082[15:0]$11246
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:256$11242'.
     1/1: $1\chr_reg[2:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
     1/4: $2$lookahead\chr_latch$11217[1:0]$11226
     2/4: $2$bitselwrite$pos$mappers/JYCompany.sv:253$11075[0:0]$11225
     3/4: $1$lookahead\chr_latch$11217[1:0]$11223
     4/4: $1$bitselwrite$pos$mappers/JYCompany.sv:253$11075[0:0]$11222
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:235$11210'.
     1/1: $1\prg_sel[5:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:224$11202'.
     1/1: $1\prg_reg[1:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:204$11194'.
     1/10: $5\prg_dout[7:0]
     2/10: $5\prg_bus_write[0:0]
     3/10: $4\prg_dout[7:0]
     4/10: $4\prg_bus_write[0:0]
     5/10: $3\prg_dout[7:0]
     6/10: $3\prg_bus_write[0:0]
     7/10: $2\prg_dout[7:0]
     8/10: $2\prg_bus_write[0:0]
     9/10: $1\prg_dout[7:0]
    10/10: $1\prg_bus_write[0:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:180$11185'.
     1/1: $1\irq_source[0:0]
Creating decoders for process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
     1/51: $0\bank_mode[7:0] [7:3]
     2/51: $0\bank_mode[7:0] [1:0]
     3/51: $2$memwr$\name_bank$mappers/JYCompany.sv:139$11080_DATA[15:0]$11148
     4/51: $2$memwr$\name_bank$mappers/JYCompany.sv:139$11080_ADDR[1:0]$11147
     5/51: $2$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11146
     6/51: $2$memwr$\name_bank$mappers/JYCompany.sv:138$11079_DATA[15:0]$11145
     7/51: $2$memwr$\name_bank$mappers/JYCompany.sv:138$11079_ADDR[1:0]$11144
     8/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11143
     9/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_DATA[15:0]$11142
    10/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_ADDR[2:0]$11141
    11/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11140
    12/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_DATA[15:0]$11139
    13/51: $2$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_ADDR[2:0]$11138
    14/51: $2$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11137
    15/51: $2$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_DATA[7:0]$11136
    16/51: $2$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_ADDR[1:0]$11135
    17/51: $1$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11134
    18/51: $1$memwr$\name_bank$mappers/JYCompany.sv:139$11080_DATA[15:0]$11133
    19/51: $1$memwr$\name_bank$mappers/JYCompany.sv:139$11080_ADDR[1:0]$11132
    20/51: $1$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11131
    21/51: $1$memwr$\name_bank$mappers/JYCompany.sv:138$11079_DATA[15:0]$11130
    22/51: $1$memwr$\name_bank$mappers/JYCompany.sv:138$11079_ADDR[1:0]$11129
    23/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11128
    24/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_DATA[15:0]$11127
    25/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_ADDR[2:0]$11126
    26/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11125
    27/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_DATA[15:0]$11124
    28/51: $1$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_ADDR[2:0]$11123
    29/51: $1$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11122
    30/51: $1$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_DATA[7:0]$11121
    31/51: $1$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_ADDR[1:0]$11120
    32/51: $1\bank_mode[2:2]
    33/51: $0\bank_mode[7:0] [2]
    34/51: $0\irq_mode[7:0]
    35/51: $0\irq_xor[7:0]
    36/51: $0\irq_count[7:0]
    37/51: $0\irq_prescalar[7:0]
    38/51: $0\irq_dis[0:0]
    39/51: $0\irq_en[0:0]
    40/51: $0\old_a12[0:0]
    41/51: $0\accumtest[7:0]
    42/51: $0\accum[7:0]
    43/51: $0\multiply_start[0:0]
    44/51: $0\ppu_conf[7:0]
    45/51: $0\outer_bank[7:0]
    46/51: $2$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11149
    47/51: $0\multiplier_2[7:0]
    48/51: $0\multiplier_1[7:0]
    49/51: $0\irq_pending[0:0]
    50/51: $0\irq_enable[0:0]
    51/51: $0\mirroring[3:0]
Creating decoders for process `\multiplier.$proc$mappers/JYCompany.sv:20$11064'.
     1/3: $0\bindex[8:0]
     2/3: $0\product[15:0]
     3/3: $0\shift_a[15:0]
Creating decoders for process `\Mapper68.$proc$mappers/Sunsoft.sv:507$11063'.
Creating decoders for process `\Mapper68.$proc$mappers/Sunsoft.sv:559$11056'.
     1/1: $1\vram_a10[0:0]
Creating decoders for process `\Mapper68.$proc$mappers/Sunsoft.sv:550$11055'.
     1/1: $1\chrout[6:0]
Creating decoders for process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
     1/10: $0\ram_enable[0:0]
     2/10: $0\nametable_1[6:0]
     3/10: $0\nametable_0[6:0]
     4/10: $0\prg_bank[3:0]
     5/10: $0\chr_bank_3[6:0]
     6/10: $0\chr_bank_2[6:0]
     7/10: $0\mirroring[1:0]
     8/10: $0\chr_bank_1[6:0]
     9/10: $0\chr_bank_0[6:0]
    10/10: $0\use_chr_rom[0:0]
Creating decoders for process `\Mapper67.$proc$mappers/Sunsoft.sv:367$11033'.
Creating decoders for process `\Mapper67.$proc$mappers/Sunsoft.sv:442$11025'.
     1/1: $1\chrsel[7:0]
Creating decoders for process `\Mapper67.$proc$mappers/Sunsoft.sv:434$11023'.
     1/1: $1\prgsel[7:0]
Creating decoders for process `\Mapper67.$proc$mappers/Sunsoft.sv:425$11022'.
     1/1: $1\vram_a10[0:0]
Creating decoders for process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
     1/13: $0\irq_counter[15:0] [15:8]
     2/13: $0\prg_bank_0[7:0] [3:0]
     3/13: $0\prg_bank_0[7:0] [7:4]
     4/13: $0\irq_enable[0:0]
     5/13: $0\irq_counter[15:0] [7:0]
     6/13: $0\irq_low[0:0]
     7/13: $0\chr_bank_3[7:0]
     8/13: $0\chr_bank_2[7:0]
     9/13: $0\irq_ack[0:0]
    10/13: $0\mirroring[1:0]
    11/13: $0\chr_bank_1[7:0]
    12/13: $0\chr_bank_0[7:0]
    13/13: $0\irq[0:0]
Creating decoders for process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
     1/26: $2$memwr$\sample_pos$mappers/Namco.sv:391$10926_EN[4:0]$10988
     2/26: $2$memwr$\sample_pos$mappers/Namco.sv:391$10926_DATA[4:0]$10987
     3/26: $2$memwr$\sample_pos$mappers/Namco.sv:391$10926_ADDR[2:0]$10986
     4/26: $1$memwr$\cnt_L$mappers/Namco.sv:0$10922_EN[7:0]$10970
     5/26: $1$memwr$\cnt_L$mappers/Namco.sv:0$10922_DATA[7:0]$10969
     6/26: $1$memwr$\cnt_L$mappers/Namco.sv:0$10922_ADDR[2:0]$10968
     7/26: $1$splitcmplxassign$mappers/Namco.sv:386$10919[8:0]$10965
     8/26: $1$mem2bits$\cnt_L$mappers/Namco.sv:386$10921[7:0]$10967
     9/26: $1$memwr$\sample_pos$mappers/Namco.sv:391$10926_EN[4:0]$10980
    10/26: $1$memwr$\sample_pos$mappers/Namco.sv:391$10926_DATA[4:0]$10979
    11/26: $1$memwr$\sample_pos$mappers/Namco.sv:391$10926_ADDR[2:0]$10978
    12/26: $1$memwr$\cnt_H$mappers/Namco.sv:389$10925_EN[1:0]$10977
    13/26: $1$memwr$\cnt_H$mappers/Namco.sv:389$10925_DATA[1:0]$10976
    14/26: $1$memwr$\cnt_H$mappers/Namco.sv:389$10925_ADDR[2:0]$10975
    15/26: $1$memwr$\cnt_M$mappers/Namco.sv:0$10924_EN[7:0]$10974
    16/26: $1$memwr$\cnt_M$mappers/Namco.sv:0$10924_DATA[7:0]$10973
    17/26: $1$memwr$\cnt_M$mappers/Namco.sv:0$10924_ADDR[2:0]$10972
    18/26: $1$mem2bits$\cnt_M$mappers/Namco.sv:387$10923[7:0]$10971
    19/26: $1$splitcmplxassign$mappers/Namco.sv:387$10920[8:0]$10966
    20/26: $0\addr_lsb[0:0]
    21/26: $0\out_acc[10:0]
    22/26: $0\ch[2:0]
    23/26: $0\carry[0:0]
    24/26: $0\out[10:0]
    25/26: $0\sample[3:0]
    26/26: $0\cycle[2:0]
Creating decoders for process `\namco163_sound.$proc$mappers/Namco.sv:377$10941'.
     1/1: $0\count45[3:0]
Creating decoders for process `\namco163_sound.$proc$mappers/Namco.sv:364$10940'.
     1/1: $1\ram_aout[6:0]
Creating decoders for process `\namco163_sound.$proc$mappers/Namco.sv:351$10934'.
     1/3: $0\autoinc[0:0]
     2/3: $0\do_inc[0:0]
     3/3: $0\ram_ain[6:0]
Creating decoders for process `\namco163_mixed.$proc$mappers/Namco.sv:297$10901'.
     1/1: $0\disabled[0:0]
Creating decoders for process `\MAPN163.$proc$mappers/Namco.sv:266$10897'.
     1/1: $1\nesprgdout[7:0]
Creating decoders for process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
     1/6: $2\ramchraout[0:0]
     2/6: $1\ramchraout[0:0]
     3/6: $1\chrram_we[0:0]
     4/6: $1\chrram_oe[0:0]
     5/6: $1\ciram_ce[0:0]
     6/6: $1\chrbank[7:0]
Creating decoders for process `\MAPN163.$proc$mappers/Namco.sv:197$10859'.
     1/1: $1\prgbankin[5:0]
Creating decoders for process `\MAPN163.$proc$mappers/Namco.sv:176$10852'.
     1/3: $0\count[15:0] [15:8]
     2/3: $0\count[15:0] [7:0]
     3/3: $0\timeout[0:0]
Creating decoders for process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
     1/17: $0\chr_en[1:0]
     2/17: $0\chr12[7:0]
     3/17: $0\chr11[7:0]
     4/17: $0\chr10[7:0]
     5/17: $0\chr7[7:0]
     6/17: $0\chr6[7:0]
     7/17: $0\chr5[7:0]
     8/17: $0\chr4[7:0]
     9/17: $0\chr3[7:0]
    10/17: $0\chr2[7:0]
    11/17: $0\chr1[7:0]
    12/17: $0\chr0[7:0]
    13/17: $0\prgCD[5:0]
    14/17: $0\mirror[1:0]
    15/17: $0\chr13[7:0]
    16/17: $0\prgAB[5:0]
    17/17: $0\prg89[5:0]
Creating decoders for process `\N163.$proc$mappers/Namco.sv:65$10831'.
Creating decoders for process `\Mapper111.$proc$mappers/misc.sv:1803$10820'.
Creating decoders for process `\Mapper111.$proc$mappers/misc.sv:1808$10810'.
     1/3: $0\prgbank_reg[3:0]
     2/3: $0\namebank_reg[0:0]
     3/3: $0\chrbank_reg[0:0]
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:134$12552'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:114$12551'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:113$12550'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:112$12549'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:111$12548'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:110$12547'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:109$12546'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:108$12545'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:107$12544'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:106$12543'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:102$12542'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:96$12541'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:93$12540'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:91$12539'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:180$12553'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12537'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12536'.
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
     1/5: $0\R_hid_valid[0:0]
     2/5: $1$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12496
     3/5: $1$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_DATA[7:0]$12495
     4/5: $1$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_ADDR[15:0]$12494
     5/5: $0\R_crc_err[0:0]
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
     1/20: $0\R_bytes_remaining[15:0] [15:3]
     2/20: $0\R_bytes_remaining[15:0] [2:0]
     3/20: $0\token_pid_i[7:0] [1:0]
     4/20: $0\R_sof_counter[10:0]
     5/20: $0\token_pid_i[7:0] [7:2]
     6/20: $0\data_idx_i[0:0]
     7/20: $0\data_len_i[15:0]
     8/20: $0\token_ep_i[3:0]
     9/20: $0\token_dev_i[6:0]
    10/20: $0\R_advance_data[0:0]
    11/20: $0\resp_expected_i[0:0]
    12/20: $0\sof_transfer_i[0:0]
    13/20: $0\in_transfer_i[0:0]
    14/20: $0\start_i[0:0]
    15/20: $0\R_reset_accepted[0:0]
    16/20: $0\R_slow[17:0]
    17/20: $0\R_state[1:0]
    18/20: $0\R_packet_counter[15:0]
    19/20: $0\datastatus[0:0]
    20/20: $0\ctrlin[0:0]
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
     1/5: $0\R_wLength[15:0] [15:8]
     2/5: $0\R_wLength[15:0] [7:0]
     3/5: $0\R_first_byte_0_found[0:0]
     4/5: $0\R_dev_address_requested[6:0]
     5/5: $0\R_set_address_found[0:0]
Creating decoders for process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
     1/8: $0\R_txover_debug[0:0]
     2/8: $0\R_stored_response[7:0]
     3/8: $0\R_dev_address_confirmed[6:0]
     4/8: $0\R_reset_pending[0:0]
     5/8: $0\R_retry[4:0]
     6/8: $0\R_setup_byte_counter[2:0]
     7/8: $0\R_setup_rom_addr_acked[7:0]
     8/8: $0\R_setup_rom_addr[7:0]
Creating decoders for process `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
     1/10: $3$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10673
     2/10: $3$memwr$\ram$mappers/misc.sv:1587$10643_DATA[3:0]$10672
     3/10: $3$memwr$\ram$mappers/misc.sv:1587$10643_ADDR[1:0]$10671
     4/10: $2$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10668
     5/10: $2$memwr$\ram$mappers/misc.sv:1587$10643_DATA[3:0]$10667
     6/10: $2$memwr$\ram$mappers/misc.sv:1587$10643_ADDR[1:0]$10666
     7/10: $1$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10665
     8/10: $1$memwr$\ram$mappers/misc.sv:1587$10643_DATA[3:0]$10664
     9/10: $1$memwr$\ram$mappers/misc.sv:1587$10643_ADDR[1:0]$10663
    10/10: $0\bank_mode[14:0]
Creating decoders for process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
     1/12: $0\prg_bank[7:0] [7:4]
     2/12: $0\prg_bank[7:0] [3:0]
     3/12: $0\security[2][7:0]
     4/12: $0\security[1][7:0]
     5/12: $0\security[0][7:0]
     6/12: $0\trig_comp[0:0]
     7/12: $0\trigger[0:0]
     8/12: $0\chr_switch[0:0]
     9/12: $0\security[3][7:0]
    10/12: $0\chr_bank[0:0]
    11/12: $0\prg_dout[7:0]
    12/12: $0\prg_bus_write[0:0]
Creating decoders for process `\Mapper164.$proc$mappers/misc.sv:1342$10602'.
Creating decoders for process `\Mapper164.$proc$mappers/misc.sv:1346$10591'.
     1/2: $0\prg_bank[7:0] [7:4]
     2/2: $0\prg_bank[7:0] [3:0]
Creating decoders for process `\Mapper162.$proc$mappers/misc.sv:1257$10580'.
Creating decoders for process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
     1/13: $3$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10571
     2/13: $3$memwr$\state$mappers/misc.sv:1284$10498_DATA[7:0]$10570
     3/13: $3$memwr$\state$mappers/misc.sv:1284$10498_ADDR[1:0]$10569
     4/13: $2$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10566
     5/13: $2$memwr$\state$mappers/misc.sv:1284$10498_DATA[7:0]$10565
     6/13: $2$memwr$\state$mappers/misc.sv:1284$10498_ADDR[1:0]$10564
     7/13: $1$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10560
     8/13: $1$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10559
     9/13: $1$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10558
    10/13: $1$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10557
    11/13: $1$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10563
    12/13: $1$memwr$\state$mappers/misc.sv:1284$10498_DATA[7:0]$10562
    13/13: $1$memwr$\state$mappers/misc.sv:1284$10498_ADDR[1:0]$10561
Creating decoders for process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
     1/11: $1\prg_bank[7:0]
     2/11: $1$mem2bits$\state$mappers/misc.sv:1269$10486[7:0]$10530
     3/11: $1$mem2bits$\state$mappers/misc.sv:1269$10485[7:0]$10529
     4/11: $1$mem2bits$\state$mappers/misc.sv:1269$10484[7:0]$10528
     5/11: $1$mem2bits$\state$mappers/misc.sv:1272$10493[7:0]$10537
     6/11: $1$mem2bits$\state$mappers/misc.sv:1272$10492[7:0]$10536
     7/11: $1$mem2bits$\state$mappers/misc.sv:1271$10491[7:0]$10535
     8/11: $1$mem2bits$\state$mappers/misc.sv:1271$10490[7:0]$10534
     9/11: $1$mem2bits$\state$mappers/misc.sv:1271$10489[7:0]$10533
    10/11: $1$mem2bits$\state$mappers/misc.sv:1270$10488[7:0]$10532
    11/11: $1$mem2bits$\state$mappers/misc.sv:1270$10487[7:0]$10531
Creating decoders for process `\Mapper72.$proc$mappers/misc.sv:1179$10481'.
Creating decoders for process `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
     1/4: $0\last_prg[0:0]
     2/4: $0\last_chr[0:0]
     3/4: $0\prg_bank[3:0]
     4/4: $0\chr_bank[3:0]
Creating decoders for process `\Mapper234.$proc$mappers/misc.sv:1100$10456'.
Creating decoders for process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
     1/6: $0\inner_chr[2:0] [2]
     2/6: $0\inner_chr[2:0] [1:0]
     3/6: $0\inner_prg[0:0]
     4/6: $0\block[2:0]
     5/6: $0\mirroring[0:0]
     6/6: $0\mode[0:0]
Creating decoders for process `\Mapper228.$proc$mappers/misc.sv:1029$10431'.
Creating decoders for process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
     1/5: $0\mirroring[0:0]
     2/5: $0\prg_bank_mode[0:0]
     3/5: $0\prg_bank[4:0]
     4/5: $0\prg_chip[1:0]
     5/5: $0\chr_bank[5:0]
Creating decoders for process `\Mapper218.$proc$mappers/misc.sv:977$10412'.
Creating decoders for process `\Mapper41.$proc$mappers/misc.sv:905$10396'.
Creating decoders for process `\Mapper41.$proc$mappers/misc.sv:912$10388'.
     1/4: $0\mirroring[0:0]
     2/4: $0\prg_bank[2:0]
     3/4: $0\chr_outer_bank[1:0]
     4/4: $0\chr_inner_bank[1:0]
Creating decoders for process `\Mapper65.$proc$mappers/misc.sv:766$10377'.
Creating decoders for process `\Mapper65.$proc$mappers/misc.sv:843$10374'.
     1/1: $1\chrsel[7:0]
Creating decoders for process `\Mapper65.$proc$mappers/misc.sv:833$10373'.
     1/1: $1\prgsel[7:0]
Creating decoders for process `\Mapper65.$proc$mappers/misc.sv:828$10371'.
Creating decoders for process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
     1/18: $0\irq_reload[15:0] [15:8]
     2/18: $0\irq_reload[15:0] [7:0]
     3/18: $0\irq_counter[15:0]
     4/18: $0\chr_bank_7[7:0]
     5/18: $0\chr_bank_6[7:0]
     6/18: $0\prg_bank_2[7:0]
     7/18: $0\prg_bank_1[7:0]
     8/18: $0\prg_bank_0[7:0]
     9/18: $0\chr_bank_5[7:0]
    10/18: $0\chr_bank_4[7:0]
    11/18: $0\chr_bank_3[7:0]
    12/18: $0\chr_bank_2[7:0]
    13/18: $0\irq_ack[0:0]
    14/18: $0\irq_enable[0:0]
    15/18: $0\mirroring[0:0]
    16/18: $0\chr_bank_1[7:0]
    17/18: $0\chr_bank_0[7:0]
    18/18: $0\irq[0:0]
Creating decoders for process `\Mapper42.$proc$mappers/misc.sv:660$10355'.
Creating decoders for process `\Mapper42.$proc$mappers/misc.sv:696$10350'.
     1/1: $1\prg_sel[3:0]
Creating decoders for process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
     1/6: $0\irq_counter[14:0]
     2/6: $0\irq_enable[0:0]
     3/6: $0\mirroring[0:0]
     4/6: $0\prg_bank[3:0]
     5/6: $0\chr_bank[3:0]
     6/6: $0\irq[0:0]
Creating decoders for process `\Mapper32.$proc$mappers/misc.sv:540$10334'.
Creating decoders for process `\Mapper32.$proc$mappers/misc.sv:579$10331'.
     1/3: $1\chrsel[7:0]
     2/3: $1\prgsel[4:0]
     3/3: $1\vram_a10[0:0]
Creating decoders for process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
     1/12: $0\prgmode[0:0]
     2/12: $0\chrreg7[7:0]
     3/12: $0\chrreg6[7:0]
     4/12: $0\chrreg5[7:0]
     5/12: $0\chrreg4[7:0]
     6/12: $0\chrreg3[7:0]
     7/12: $0\chrreg2[7:0]
     8/12: $0\chrreg1[7:0]
     9/12: $0\chrreg0[7:0]
    10/12: $0\prgreg1[4:0]
    11/12: $0\prgreg0[4:0]
    12/12: $0\mirror[0:0]
Creating decoders for process `\Mapper18.$proc$mappers/misc.sv:353$10315'.
Creating decoders for process `\Mapper18.$proc$mappers/misc.sv:472$10303'.
     1/1: $1\chrsel[7:0]
Creating decoders for process `\Mapper18.$proc$mappers/misc.sv:462$10302'.
     1/1: $1\prgsel[7:0]
Creating decoders for process `\Mapper18.$proc$mappers/misc.sv:452$10301'.
     1/1: $1\vram_a10[0:0]
Creating decoders for process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
     1/35: $0\irq_counter[15:0] [15:12]
     2/35: $0\irq_counter[15:0] [11:8]
     3/35: $0\irq_counter[15:0] [7:4]
     4/35: $0\irq_counter[15:0] [3:0]
     5/35: $0\irq_reload[15:0] [11:8]
     6/35: $0\irq_reload[15:0] [7:4]
     7/35: $0\irq_reload[15:0] [3:0]
     8/35: $0\chr_bank_7[7:0] [3:0]
     9/35: $0\chr_bank_6[7:0] [3:0]
    10/35: $0\chr_bank_5[7:0] [3:0]
    11/35: $0\chr_bank_4[7:0] [3:0]
    12/35: $0\chr_bank_3[7:0] [3:0]
    13/35: $0\chr_bank_2[7:0] [3:0]
    14/35: $0\chr_bank_1[7:0] [3:0]
    15/35: $0\chr_bank_0[7:0] [3:0]
    16/35: $0\prg_bank_2[7:0] [3:0]
    17/35: $0\prg_bank_1[7:0] [3:0]
    18/35: $0\prg_bank_0[7:0] [3:0]
    19/35: $0\irq_reload[15:0] [15:12]
    20/35: $0\chr_bank_6[7:0] [7:4]
    21/35: $0\chr_bank_5[7:0] [7:4]
    22/35: $0\ram_enable[1:0]
    23/35: $0\prg_bank_1[7:0] [7:4]
    24/35: $0\prg_bank_0[7:0] [7:4]
    25/35: $0\irq_ack[0:0]
    26/35: $0\chr_bank_4[7:0] [7:4]
    27/35: $0\chr_bank_3[7:0] [7:4]
    28/35: $0\chr_bank_2[7:0] [7:4]
    29/35: $0\chr_bank_1[7:0] [7:4]
    30/35: $0\chr_bank_7[7:0] [7:4]
    31/35: $0\irq_enable[3:0]
    32/35: $0\mirroring[1:0]
    33/35: $0\chr_bank_0[7:0] [7:4]
    34/35: $0\prg_bank_2[7:0] [7:4]
    35/35: $0\irq[0:0]
Creating decoders for process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:46$12369'.
     1/1: $0\R_btn[7:0]
Creating decoders for process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:19$12342'.
Creating decoders for process `\Mapper15.$proc$mappers/misc.sv:44$10226'.
Creating decoders for process `\Mapper15.$proc$mappers/misc.sv:80$10221'.
     1/1: $1\prg_bank[6:0]
Creating decoders for process `\Mapper15.$proc$mappers/misc.sv:67$10218'.
     1/4: $0\prg_rom_bank_mode[1:0]
     2/4: $0\mirroring[0:0]
     3/4: $0\prg_rom_bank_lowbit[0:0]
     4/4: $0\prg_rom_bank[5:0]
Creating decoders for process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
     1/23: $0\en2[0:0]
     2/23: $0\freq2[11:0] [7:0]
     3/23: $0\freq1[11:0] [7:0]
     4/23: $0\freq0[11:0] [7:0]
     5/23: $0\duty2cnt[2:0]
     6/23: $0\duty1cnt[3:0]
     7/23: $0\duty0cnt[3:0]
     8/23: $0\freq2[11:0] [11:8]
     9/23: $0\freq1[11:0] [11:8]
    10/23: $0\freq0[11:0] [11:8]
    11/23: $0\div2[12:0]
    12/23: $0\div1[11:0]
    13/23: $0\div0[11:0]
    14/23: $0\en1[0:0]
    15/23: $0\mode1[0:0]
    16/23: $0\mode0[0:0]
    17/23: $0\vol1[3:0]
    18/23: $0\vol0[3:0]
    19/23: $0\vol2[5:0]
    20/23: $0\en0[0:0]
    21/23: $0\acc[7:0]
    22/23: $0\duty1[2:0]
    23/23: $0\duty0[2:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
     1/4: $0\R_busreset_i[0:0]
     2/4: $0\R_long_i[0:0]
     3/4: $0\R_LineCtrl_i[0:0]
     4/4: $0\state[3:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294'.
     1/2: $0\txdn[0:0]
     2/2: $0\txdp[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
     1/3: $0\txoe_r2[0:0]
     2/3: $0\txoe_r1[0:0]
     3/3: $0\txoe[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:302$12278'.
     1/1: $0\sd_nrzi_o[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:279$12273'.
     1/1: $0\sd_bs_o[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:260$12263'.
     1/1: $0\one_cnt[2:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259'.
     1/2: $0\hold_reg_d[7:0]
     2/2: $0\hold_reg[7:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250'.
     1/2: $0\sft_done_r[0:0]
     2/2: $0\sft_done[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:216$12247'.
     1/1: $0\sd_raw_o[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:202$12240'.
     1/1: $0\bit_cnt[15:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:186$12234'.
     1/1: $0\data_xmit[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:172$12231'.
     1/1: $0\tx_ip_sync[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:159$12227'.
     1/1: $0\tx_ip[0:0]
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:152$12226'.
Creating decoders for process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:144$12221'.
     1/1: $0\TxReady_o[0:0]
Creating decoders for process `\vrcIRQ.$proc$mappers/VRC.sv:762$10143'.
     1/2: $0\timeout[0:0]
     2/2: $0\irqE[0:0]
Creating decoders for process `\vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
     1/3: $0\irqcnt[7:0]
     2/3: $0\line[1:0]
     3/3: $0\scalar[6:0]
Creating decoders for process `\vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
     1/4: $0\irqM[0:0]
     2/4: $0\irqlatch[7:0] [3:0]
     3/4: $0\irqlatch[7:0] [7:4]
     4/4: $0\irqA[0:0]
Creating decoders for process `\MAPVRC6.$proc$mappers/VRC.sv:650$10090'.
     1/4: $2\chrbank[7:0]
     2/4: $2\prgbankin[5:0]
     3/4: $1\chrbank[7:0]
     4/4: $1\prgbankin[5:0]
Creating decoders for process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
     1/11: $0\prgbank8[4:0]
     2/11: $0\prgbankC[5:0]
     3/11: $0\mirror[1:0]
     4/11: $0\chrbank7[7:0]
     5/11: $0\chrbank6[7:0]
     6/11: $0\chrbank5[7:0]
     7/11: $0\chrbank4[7:0]
     8/11: $0\chrbank3[7:0]
     9/11: $0\chrbank2[7:0]
    10/11: $0\chrbank1[7:0]
    11/11: $0\chrbank0[7:0]
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:84$12220'.
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:81$12219'.
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:236$12216'.
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
     1/5: $0\R_rxactive[0:0]
     2/5: $0\R_preamble[0:0]
     3/5: $0\R_linestate_sync[1:0]
     4/5: $0\R_valid[7:0]
     5/5: $0\R_frame[0:0]
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
     1/4: $0\R_idlecnt[6:0]
     2/4: $0\R_data_latch[7:0]
     3/4: $0\R_data[7:0]
     4/4: $0\R_linebit_prev[0:0]
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:101$12182'.
     1/2: $0\R_PA[7:0] [7]
     2/2: $0\R_PA[7:0] [6:0]
Creating decoders for process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
     1/1: $0\R_dif_shift[1:0]
Creating decoders for process `\VRC6.$proc$mappers/VRC.sv:403$10042'.
Creating decoders for process `\VRC6.$proc$mappers/VRC.sv:418$10031'.
Creating decoders for process `\VRC24.$proc$mappers/VRC.sv:246$10020'.
Creating decoders for process `\VRC24.$proc$mappers/VRC.sv:309$10007'.
     1/3: $1\chr_tmp[8:0]
     2/3: $1\prg_tmp[4:0]
     3/3: $1\vram_a10[0:0]
Creating decoders for process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
     1/21: $0\chr_bank7[8:0] [8:4]
     2/21: $0\chr_bank7[8:0] [3:0]
     3/21: $0\chr_bank6[8:0] [3:0]
     4/21: $0\chr_bank5[8:0] [3:0]
     5/21: $0\chr_bank4[8:0] [3:0]
     6/21: $0\chr_bank3[8:0] [3:0]
     7/21: $0\chr_bank2[8:0] [3:0]
     8/21: $0\chr_bank1[8:0] [3:0]
     9/21: $0\chr_bank0[8:0] [3:0]
    10/21: $0\mirroring[1:0] [0]
    11/21: $0\chr_bank6[8:0] [8:4]
    12/21: $0\chr_bank5[8:0] [8:4]
    13/21: $0\chr_bank4[8:0] [8:4]
    14/21: $0\chr_bank3[8:0] [8:4]
    15/21: $0\chr_bank2[8:0] [8:4]
    16/21: $0\chr_bank1[8:0] [8:4]
    17/21: $0\chr_bank0[8:0] [8:4]
    18/21: $0\mirroring[1:0] [1]
    19/21: $0\prg_bank1[4:0]
    20/21: $0\prg_bank0[4:0]
    21/21: $0\prg_invert[0:0]
Creating decoders for process `\VRC3.$proc$mappers/VRC.sv:142$9975'.
Creating decoders for process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
     1/13: $0\irq_enable[4:0] [2]
     2/13: $0\irq_enable[4:0] [1]
     3/13: $0\irq_enable[4:0] [0]
     4/13: $0\irq_counter[15:0] [7:0]
     5/13: $0\irq_latch[15:0] [11:8]
     6/13: $0\irq_latch[15:0] [7:4]
     7/13: $0\irq_latch[15:0] [3:0]
     8/13: $0\irq_counter[15:0] [15:8]
     9/13: $0\irq_latch[15:0] [15:12]
    10/13: $0\irq_enable[4:0] [3]
    11/13: $0\irq_enable[4:0] [4]
    12/13: $0\prg_bank[2:0]
    13/13: $0\irq[0:0]
Creating decoders for process `\VRC1.$proc$mappers/VRC.sv:44$9950'.
Creating decoders for process `\VRC1.$proc$mappers/VRC.sv:69$9947'.
     1/3: $1\chr_tmp[4:0]
     2/3: $1\prg_tmp[3:0]
     3/3: $1\vram_a10[0:0]
Creating decoders for process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
     1/9: $0\chr_bank1[4:0] [4]
     2/9: $0\chr_bank1[4:0] [3:0]
     3/9: $0\chr_bank0[4:0] [3:0]
     4/9: $0\mirroring[1:0] [0]
     5/9: $0\mirroring[1:0] [1]
     6/9: $0\prg_bank2[3:0]
     7/9: $0\prg_bank1[3:0]
     8/9: $0\prg_bank0[3:0]
     9/9: $0\chr_bank0[4:0] [4]
Creating decoders for process `\mmc5_mixed.$proc$mappers/MMC5.sv:442$9924'.
     1/1: $0\odd_or_even[0:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:360$9904'.
     1/3: $2\chr_aout[21:0]
     2/3: $1\chr_aout[21:0]
     3/3: $1\chrsel[9:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:322$9897'.
     1/1: $1\prgsel[7:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
     1/2: $0\last_read_vram[7:0]
     2/2: $0\last_read_exattr[7:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:278$9875'.
     1/4: $4\chr_dout[7:0]
     2/4: $3\chr_dout[7:0]
     3/4: $2\chr_dout[7:0]
     4/4: $1\chr_dout[7:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:240$9840'.
     1/1: $0\vscroll[7:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:233$9836'.
     1/2: $0\last_in_split_area[0:0]
     2/2: $0\cur_tile[5:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:220$9825'.
     1/4: $4\in_split_area[0:0]
     2/4: $3\in_split_area[0:0]
     3/4: $2\in_split_area[0:0]
     4/4: $1\in_split_area[0:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:202$9815'.
     1/2: $0\last_scanline[0:0]
     2/2: $0\irq_pending[0:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:180$9803'.
     1/10: $5\prg_dout[7:0]
     2/10: $5\prg_bus_write[0:0]
     3/10: $4\prg_dout[7:0]
     4/10: $4\prg_bus_write[0:0]
     5/10: $3\prg_dout[7:0]
     6/10: $3\prg_bus_write[0:0]
     7/10: $2\prg_dout[7:0]
     8/10: $2\prg_bus_write[0:0]
     9/10: $1\prg_dout[7:0]
    10/10: $1\prg_bus_write[0:0]
Creating decoders for process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
     1/52: $3$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9799
     2/52: $3$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_DATA[7:0]$9798
     3/52: $3$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_ADDR[9:0]$9797
     4/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9790
     5/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_DATA[7:0]$9789
     6/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_ADDR[9:0]$9788
     7/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9793
     8/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_DATA[7:0]$9792
     9/52: $2$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_ADDR[9:0]$9791
    10/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9779
    11/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_DATA[7:0]$9778
    12/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_ADDR[9:0]$9777
    13/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9776
    14/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_DATA[7:0]$9775
    15/52: $1$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_ADDR[9:0]$9774
    16/52: $0\vsplit_enable[0:0]
    17/52: $0\multiplier_2[7:0]
    18/52: $0\multiplier_1[7:0]
    19/52: $0\irq_scanline[7:0]
    20/52: $0\vsplit_bank[7:0]
    21/52: $0\vsplit_scroll[7:0]
    22/52: $0\vsplit_startstop[4:0]
    23/52: $0\vsplit_side[0:0]
    24/52: $0\old_ppu_sprite16[0:0]
    25/52: $0\chr_last[0:0]
    26/52: $0\upper_chr_bank_bits[1:0]
    27/52: $0\chr_bank_b[9:0]
    28/52: $0\chr_bank_a[9:0]
    29/52: $0\chr_bank_7[9:0]
    30/52: $0\chr_bank_6[9:0]
    31/52: $0\prg_bank_3[6:0]
    32/52: $0\prg_ram_bank[2:0]
    33/52: $0\fill_attr[1:0]
    34/52: $0\fill_tile[7:0]
    35/52: $0\extended_ram_mode[1:0]
    36/52: $0\prg_protect_2[0:0]
    37/52: $0\prg_protect_1[0:0]
    38/52: $0\chr_mode[1:0]
    39/52: $0\prg_mode[1:0]
    40/52: $0\prg_bank_2[7:0]
    41/52: $0\prg_bank_1[7:0]
    42/52: $0\prg_bank_0[7:0]
    43/52: $0\chr_bank_9[9:0]
    44/52: $0\chr_bank_8[9:0]
    45/52: $0\chr_bank_5[9:0]
    46/52: $0\chr_bank_4[9:0]
    47/52: $0\chr_bank_3[9:0]
    48/52: $0\chr_bank_2[9:0]
    49/52: $0\irq_enable[0:0]
    50/52: $0\mirroring[7:0]
    51/52: $0\chr_bank_1[9:0]
    52/52: $0\chr_bank_0[9:0]
Creating decoders for process `\Mapper165.$proc$mappers/MMC3.sv:571$9742'.
Creating decoders for process `\Mapper165.$proc$mappers/MMC3.sv:676$9726'.
     1/1: $1\chrsel[7:0]
Creating decoders for process `\Mapper165.$proc$mappers/MMC3.sv:668$9712'.
     1/2: $0\latch_1[0:0]
     2/2: $0\latch_0[0:0]
Creating decoders for process `\Mapper165.$proc$mappers/MMC3.sv:651$9711'.
     1/1: $1\prgsel[5:0]
Creating decoders for process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
     1/18: $0\ram_enable[0:0]
     2/18: $0\chr_a12_invert[0:0]
     3/18: $0\a12_ctr[3:0]
     4/18: $0\chr_bank_0[6:0]
     5/18: $0\prg_bank_1[5:0]
     6/18: $0\ram_protect[0:0]
     7/18: $0\chr_bank_4[7:0]
     8/18: $0\counter[7:0]
     9/18: $0\irq_latch[7:0]
    10/18: $0\irq_reload[0:0]
    11/18: $0\prg_rom_bank_mode[0:0]
    12/18: $0\bank_select[2:0]
    13/18: $0\prg_bank_0[5:0]
    14/18: $0\irq_enable[0:0]
    15/18: $0\mirroring[0:0]
    16/18: $0\chr_bank_2[7:0]
    17/18: $0\chr_bank_1[6:0]
    18/18: $0\irq[0:0]
Creating decoders for process `\MMC3.$proc$mappers/MMC3.sv:237$9682'.
Creating decoders for process `\MMC3.$proc$mappers/MMC3.sv:469$9595'.
     1/9: $6\chrsel[8:0]
     2/9: $1\chrsel[8:0] [8]
     3/9: $1\chrsel[8:0] [5:0]
     4/9: $4\chrsel[7:7]
     5/9: $3\chrsel[7:7]
     6/9: $2\chrsel[8:0]
     7/9: $1\chrsel[8:0] [7]
     8/9: $1\chrsel[8:0] [6]
     9/9: $5\chrsel[6:6]
Creating decoders for process `\MMC3.$proc$mappers/MMC3.sv:446$9591'.
     1/6: $3\prgsel[5:3] [2:1]
     2/6: $4\prgsel[3:3]
     3/6: $5\prgsel[3:3]
     4/6: $3\prgsel[5:3] [0]
     5/6: $2\prgsel[5:4]
     6/6: $1\prgsel[5:0]
Creating decoders for process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
     1/34: $0\ram_enable[3:0] [2]
     2/34: $0\ram_enable[3:0] [1]
     3/34: $0\ram_protect[3:0] [1]
     4/34: $0\ram_enable[3:0] [0]
     5/34: $0\ram_protect[3:0] [0]
     6/34: $0\ram_protect[3:0] [2]
     7/34: $0\chr_a12_invert[0:0]
     8/34: $0\ram_enable[3:0] [3]
     9/34: $0\mapper47_multicart[0:0]
    10/34: $0\ram_protect[3:0] [3]
    11/34: $0\last_a12[0:0]
    12/34: $0\mirroring[0:0]
    13/34: $0\ram6_protect[0:0]
    14/34: $0\bank_select[2:0]
    15/34: $0\ram6_enable[0:0]
    16/34: $0\irq_enable[0:0]
    17/34: $0\a12_ctr[3:0]
    18/34: $0\prg_bank_2[5:0]
    19/34: $0\chr_bank_2[7:0]
    20/34: $0\prg_bank_1[5:0]
    21/34: $0\chr_bank_0[7:0]
    22/34: $0\chr_bank_5[7:0]
    23/34: $0\chr_bank_4[7:0]
    24/34: $0\chr_bank_3[7:0]
    25/34: $0\counter[7:0]
    26/34: $0\mapper37_multicart[2:0]
    27/34: $0\irq_reload[0:0]
    28/34: $0\prg_rom_bank_mode[0:0]
    29/34: $0\ram6_enabled[0:0]
    30/34: $0\irq_reg[4:0] [4:1]
    31/34: $0\irq_reg[4:0] [0]
    32/34: $0\prg_bank_0[5:0]
    33/34: $0\irq_latch[7:0]
    34/34: $0\chr_bank_1[7:0]
Creating decoders for process `\Rambo1.$proc$mappers/MMC3.sv:47$9458'.
Creating decoders for process `\Rambo1.$proc$mappers/MMC3.sv:171$9452'.
     1/1: $1\chrsel[7:0]
Creating decoders for process `\Rambo1.$proc$mappers/MMC3.sv:155$9451'.
     1/1: $1\prgsel[5:0]
Creating decoders for process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
     1/29: $0\irq_enable[0:0]
     2/29: $3\irq_imm[0:0]
     3/29: $2\irq_imm[0:0]
     4/29: $0\prg_bank_0[5:0]
     5/29: $0\cycle_counter[1:0]
     6/29: $0\chr_a12_invert[0:0]
     7/29: $0\irq_cycle_mode[0:0]
     8/29: $0\chr_bank_8[7:0]
     9/29: $0\prg_bank_2[5:0]
    10/29: $0\prg_bank_1[5:0]
    11/29: $0\chr_bank_2[7:0]
    12/29: $0\chr_bank_9[7:0]
    13/29: $0\chr_bank_0[7:0]
    14/29: $0\chr_bank_5[7:0]
    15/29: $0\chr_bank_4[7:0]
    16/29: $0\chr_bank_3[7:0]
    17/29: $0\irq_delay[1:0]
    18/29: $0\counter[7:0]
    19/29: $1\irq_imm[0:0]
    20/29: $0\next_irq_cycle_mode[0:0]
    21/29: $0\prg_rom_bank_mode[0:0]
    22/29: $0\bank_select[3:0]
    23/29: $0\chr_K[0:0]
    24/29: $4\irq_imm[0:0]
    25/29: $0\irq[0:0]
    26/29: $0\mirroring[0:0]
    27/29: $0\irq_latch[7:0]
    28/29: $0\chr_bank_1[7:0]
    29/29: $0\irq_reload[0:0]
Creating decoders for process `\Rambo1.$proc$mappers/MMC3.sv:74$9422'.
Creating decoders for process `\MMC4.$proc$mappers/MMC2.sv:205$9407'.
Creating decoders for process `\MMC4.$proc$mappers/MMC2.sv:301$9398'.
     1/1: $1\chrsel[4:0]
Creating decoders for process `\MMC4.$proc$mappers/MMC2.sv:290$9397'.
     1/1: $1\prgsel[3:0]
Creating decoders for process `\MMC4.$proc$mappers/MMC2.sv:282$9383'.
     1/2: $0\latch_1[0:0]
     2/2: $0\latch_0[0:0]
Creating decoders for process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
     1/6: $0\chr_bank_1b[4:0]
     2/6: $0\chr_bank_1a[4:0]
     3/6: $0\chr_bank_0b[4:0]
     4/6: $0\chr_bank_0a[4:0]
     5/6: $0\mirroring[0:0]
     6/6: $0\prg_bank[3:0]
Creating decoders for process `\MMC2.$proc$mappers/MMC2.sv:45$9369'.
Creating decoders for process `\MMC2.$proc$mappers/MMC2.sv:143$9365'.
     1/1: $1\chrsel[4:0]
Creating decoders for process `\MMC2.$proc$mappers/MMC2.sv:132$9364'.
     1/1: $1\prgsel[3:0]
Creating decoders for process `\MMC2.$proc$mappers/MMC2.sv:122$9349'.
     1/2: $0\latch_0[0:0]
     2/2: $0\latch_1[0:0]
Creating decoders for process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
     1/6: $0\prg_bank[3:0]
     2/6: $0\chr_bank_1b[4:0]
     3/6: $0\chr_bank_1a[4:0]
     4/6: $0\chr_bank_0b[4:0]
     5/6: $0\mirroring[0:0]
     6/6: $0\chr_bank_0a[4:0]
Creating decoders for process `\NesEvent.$proc$mappers/MMC1.sv:255$9332'.
     1/3: $3\prg_aout[21:0]
     2/3: $2\prg_aout[21:0]
     3/3: $1\prg_aout[21:0]
Creating decoders for process `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
     1/4: $0\oldbits[3:0]
     2/4: $0\counter[29:0]
     3/4: $0\old_val[0:0]
     4/4: $0\unlocked[0:0]
Creating decoders for process `\MMC1.$proc$mappers/MMC1.sv:45$9319'.
Creating decoders for process `\MMC1.$proc$mappers/MMC1.sv:141$9310'.
     1/1: $1\vram_a10_t[0:0]
Creating decoders for process `\MMC1.$proc$mappers/MMC1.sv:127$9307'.
     1/1: $1\chrsel[4:0]
Creating decoders for process `\MMC1.$proc$mappers/MMC1.sv:115$9306'.
     1/1: $1\prgsel[3:0]
Creating decoders for process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
     1/6: $0\delay_ctrl[0:0]
     2/6: $0\control[4:0]
     3/6: $0\shift[4:0]
     4/6: $0\chr_bank_1[4:0]
     5/6: $0\chr_bank_0[4:0]
     6/6: $0\prg_bank[4:0]
Creating decoders for process `\Mapper28.$proc$mappers/generic.sv:1014$9258'.
     1/2: $1\a53prg[6:0]
     2/2: $1\vram_a10[0:0]
Creating decoders for process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
     1/8: $0\mode[5:0] [1]
     2/8: $0\mode[5:0] [5:2]
     3/8: $0\a53chr[1:0]
     4/8: $0\selreg[2:0]
     5/8: $0\outer[5:0]
     6/8: $0\inner[3:0]
     7/8: $0\mode[5:0] [0]
     8/8: $0\security[3:0]
Creating decoders for process `\Mapper107.$proc$mappers/generic.sv:859$9216'.
Creating decoders for process `\Mapper107.$proc$mappers/generic.sv:864$9210'.
     1/2: $0\prg_bank[6:0]
     2/2: $0\chr_bank[7:0]
Creating decoders for process `\Mapper89.$proc$mappers/generic.sv:753$9199'.
Creating decoders for process `\Mapper89.$proc$mappers/generic.sv:785$9196'.
     1/3: $1\chr_temp[4:0]
     2/3: $1\prg_temp[2:0]
     3/3: $1\vram_a10[0:0]
Creating decoders for process `\Mapper89.$proc$mappers/generic.sv:769$9187'.
     1/5: $0\chrsel1[3:0]
     2/5: $0\chrsel0[3:0] [2:0]
     3/5: $0\chrsel0[3:0] [3]
     4/5: $0\prgsel[2:0]
     5/5: $0\mirror[0:0]
Creating decoders for process `\Mapper79.$proc$mappers/generic.sv:684$9162'.
     1/4: $0\mirroring[0:0]
     2/4: $0\prg_bank[2:0]
     3/4: $0\chr_bank[3:0] [3]
     4/4: $0\chr_bank[3:0] [2:0]
Creating decoders for process `\Mapper78.$proc$mappers/generic.sv:587$9148'.
Creating decoders for process `\Mapper78.$proc$mappers/generic.sv:620$9147'.
     1/1: $1\vram_a10_t[0:0]
Creating decoders for process `\Mapper78.$proc$mappers/generic.sv:595$9140'.
     1/4: $0\chr_bank[3:0]
     2/4: $0\prg_bank[3:0] [2:0]
     3/4: $0\mirroring[0:0]
     4/4: $0\prg_bank[3:0] [3]
Creating decoders for process `\Mapper77.$proc$mappers/generic.sv:514$9125'.
Creating decoders for process `\Mapper77.$proc$mappers/generic.sv:531$9120'.
Creating decoders for process `\Mapper77.$proc$mappers/generic.sv:520$9117'.
     1/2: $0\chrbank[3:0]
     2/2: $0\prgbank[3:0]
Creating decoders for process `\Mapper71.$proc$mappers/generic.sv:432$9106'.
Creating decoders for process `\Mapper71.$proc$mappers/generic.sv:453$9102'.
     1/1: $1\prgout[3:0]
Creating decoders for process `\Mapper71.$proc$mappers/generic.sv:437$9095'.
     1/3: $0\prg_bank[3:0] [3:2]
     2/3: $0\prg_bank[3:0] [1:0]
     3/3: $0\ciram_select[0:0]
Creating decoders for process `\Mapper34.$proc$mappers/generic.sv:350$9083'.
Creating decoders for process `\Mapper34.$proc$mappers/generic.sv:357$9065'.
     1/3: $0\chr_bank_1[3:0]
     2/3: $0\chr_bank_0[3:0]
     3/3: $0\prg_bank[5:0]
Creating decoders for process `\Mapper66.$proc$mappers/generic.sv:264$9040'.
     1/4: $0\chr_bank[6:0] [6:3]
     2/4: $0\prg_bank[4:0] [0]
     3/4: $0\chr_bank[6:0] [2:0]
     4/4: $0\prg_bank[4:0] [4:1]
Creating decoders for process `\Mapper30.$proc$mappers/generic.sv:159$9020'.
Creating decoders for process `\Mapper30.$proc$mappers/generic.sv:179$9010'.
     1/1: $1\vram_a10[0:0]
Creating decoders for process `\Mapper30.$proc$mappers/generic.sv:167$9007'.
     1/3: $0\nametable[0:0]
     2/3: $0\prgbank[4:0]
     3/3: $0\chrbank[1:0]
Creating decoders for process `\Mapper13.$proc$mappers/generic.sv:97$8995'.
Creating decoders for process `\Mapper13.$proc$mappers/generic.sv:100$8988'.
     1/1: $0\chr_bank[1:0]
Creating decoders for process `\MMC0.$proc$mappers/generic.sv:44$8977'.
Creating decoders for process `\dpram.$proc$dpram.v:25$8956'.
     1/3: $1$memwr$\ram$dpram.v:27$8947_EN[7:0]$8962
     2/3: $1$memwr$\ram$dpram.v:27$8947_DATA[7:0]$8961
     3/3: $1$memwr$\ram$dpram.v:27$8947_ADDR[6:0]$8960
Creating decoders for process `\dpram.$proc$dpram.v:19$8948'.
     1/3: $1$memwr$\ram$dpram.v:21$8946_EN[7:0]$8954
     2/3: $1$memwr$\ram$dpram.v:21$8946_DATA[7:0]$8953
     3/3: $1$memwr$\ram$dpram.v:21$8946_ADDR[6:0]$8952
Creating decoders for process `\cart_top.$proc$cart.sv:0$8926'.
     1/4: $1\chr_aout[19:0]
     2/4: $1\prg_aout[20:0]
     3/4: $1\chr_mask[6:0]
     4/4: $1\prg_mask[6:0]
Creating decoders for process `\ApuLookupTable.$proc$apu.sv:0$8611'.
Creating decoders for process `\ApuLookupTable.$proc$apu.sv:890$8373'.
Creating decoders for process `\APU.$proc$apu.sv:0$8131'.
Creating decoders for process `\APU.$proc$apu.sv:0$8123'.
Creating decoders for process `\APU.$proc$apu.sv:672$8122'.
Creating decoders for process `\APU.$proc$apu.sv:702$8052'.
     1/11: $0\FrameSeqMode[0:0]
     2/11: $0\delayed_clear[2:0]
     3/11: $0\last_4017[7:0]
     4/11: $0\delayed_interrupt[0:0]
     5/11: $0\FrameInterrupt[0:0]
     6/11: $0\IrqCtr[1:0]
     7/11: $0\ClkL[0:0]
     8/11: $0\ClkE[0:0]
     9/11: $0\DisableFrameInterrupt[0:0]
    10/11: $0\Cycles[15:0]
    11/11: $0\Enabled[3:0]
Creating decoders for process `\DmcChan.$proc$apu.sv:0$7993'.
Creating decoders for process `\DmcChan.$proc$apu.sv:0$7976'.
Creating decoders for process `\DmcChan.$proc$apu.sv:441$7975'.
Creating decoders for process `\DmcChan.$proc$apu.sv:503$7911'.
     1/19: $0\Dac[7:0] [7]
     2/19: $0\Dac[7:0] [6:1]
     3/19: $0\Dac[7:0] [0]
     4/19: $0\DmcEnabled[0:0]
     5/19: $0\HasShiftReg[0:0]
     6/19: $0\HasSampleBuffer[0:0]
     7/19: $0\SampleBuffer[7:0]
     8/19: $0\BitsUsed[2:0]
     9/19: $0\BytesLeft[11:0]
    10/19: $0\Address[14:0]
    11/19: $0\Cycles[8:0]
    12/19: $0\ShiftReg[7:0]
    13/19: $0\SampleLen[7:0]
    14/19: $0\SampleAddress[7:0]
    15/19: $0\ActivationDelay[1:0]
    16/19: $0\Freq[3:0]
    17/19: $0\Loop[0:0]
    18/19: $0\IrqActive[0:0]
    19/19: $0\IrqEnable[0:0]
Creating decoders for process `\NoiseChan.$proc$apu.sv:324$7874'.
Creating decoders for process `\NoiseChan.$proc$apu.sv:352$7853'.
     1/11: $0\Shift[14:0]
     2/11: $0\ShortMode[0:0]
     3/11: $0\TimerCtr[11:0]
     4/11: $0\Period[3:0]
     5/11: $0\EnvDivider[3:0]
     6/11: $0\Envelope[3:0]
     7/11: $0\Volume[3:0]
     8/11: $0\EnvDoReset[0:0]
     9/11: $0\EnvDisable[0:0]
    10/11: $0\EnvLoop[0:0]
    11/11: $0\LenCtr[7:0]
Creating decoders for process `\NoiseChan.$proc$apu.sv:331$7852'.
     1/1: $1\NoisePeriod[11:0]
Creating decoders for process `\TriangleChan.$proc$apu.sv:299$7846'.
Creating decoders for process `\TriangleChan.$proc$apu.sv:238$7828'.
     1/9: $0\Period[10:0] [10:8]
     2/9: $0\Period[10:0] [7:0]
     3/9: $0\LinCtrl[0:0]
     4/9: $0\LinCtr[6:0]
     5/9: $0\LinCtrPeriod[6:0]
     6/9: $0\SeqPos[4:0]
     7/9: $0\TimerCtr[10:0]
     8/9: $0\LinHalt[0:0]
     9/9: $0\LenCtr[7:0]
Creating decoders for process `\SquareChan.$proc$apu.sv:194$7814'.
     1/2: $1\Sample[3:0]
     2/2: $1\DutyEnabled[0:0]
Creating decoders for process `\SquareChan.$proc$apu.sv:84$7790'.
     1/18: $0\Period[10:0] [10:8]
     2/18: $0\Period[10:0] [7:0]
     3/18: $0\TimerCtr[11:0]
     4/18: $0\SeqPos[2:0]
     5/18: $0\SweepShift[2:0]
     6/18: $0\SweepDivider[2:0]
     7/18: $0\SweepPeriod[2:0]
     8/18: $0\SweepReset[0:0]
     9/18: $0\SweepNegate[0:0]
    10/18: $0\SweepEnable[0:0]
    11/18: $0\EnvDivider[3:0]
    12/18: $0\Envelope[3:0]
    13/18: $0\Volume[3:0]
    14/18: $0\EnvDoReset[0:0]
    15/18: $0\EnvDisable[0:0]
    16/18: $0\EnvLoop[0:0]
    17/18: $0\Duty[1:0]
    18/18: $0\LenCtr[7:0]
Creating decoders for process `\LenCtr_Lookup.$proc$apu.sv:6$7774'.
     1/1: $1\Y[6:0]
Creating decoders for process `\PPU.$proc$ppu.sv:0$7773'.
Creating decoders for process `\PPU.$proc$ppu.sv:881$7768'.
     1/8: $0\latched_dout[7:0] [7:5]
     2/8: $0\latched_dout[7:0] [4:0]
     3/8: $1\decay_high[23:0]
     4/8: $0\decay_low[23:0]
     5/8: $0\decay_high[23:0]
     6/8: $0\refresh_low[0:0]
     7/8: $0\refresh_high[0:0]
     8/8: $1\decay_low[23:0]
Creating decoders for process `\PPU.$proc$ppu.sv:864$7767'.
     1/2: $0\vram_read_delayed[0:0]
     2/2: $0\vram_latch[7:0]
Creating decoders for process `\PPU.$proc$ppu.sv:858$7765'.
Creating decoders for process `\PPU.$proc$ppu.sv:825$7762'.
     1/11: $0\grayscale[0:0]
     2/11: $0\enable_objects[0:0]
     3/11: $0\nmi_occured[0:0]
     4/11: $0\enable_playfield[0:0]
     5/11: $0\object_clip[0:0]
     6/11: $0\playfield_clip[0:0]
     7/11: $0\emphasis[2:0]
     8/11: $0\obj_size[0:0]
     9/11: $0\bg_patt[0:0]
    10/11: $0\vbl_enable[0:0]
    11/11: $0\obj_patt[0:0]
Creating decoders for process `\PPU.$proc$ppu.sv:758$7703'.
     1/2: $0\sprite0_hit_bg[0:0]
     2/2: $0\rendering_enabled[0:0]
Creating decoders for process `\PPU.$proc$ppu.sv:0$7687'.
     1/2: $2\before_line[0:0]
     2/2: $1\before_line[0:0]
Creating decoders for process `\BgPainter.$proc$ppu.sv:0$7671'.
Creating decoders for process `\BgPainter.$proc$ppu.sv:505$7655'.
     1/13: $0\playfield_pipe_2[15:0] [15]
     2/13: $0\playfield_pipe_2[15:0] [7:0]
     3/13: $0\playfield_pipe_1[15:0] [7:0]
     4/13: $0\playfield_pipe_4[8:0] [7:0]
     5/13: $0\playfield_pipe_3[8:0] [7:0]
     6/13: $0\playfield_pipe_1[15:0] [15]
     7/13: $0\playfield_pipe_4[8:0] [8]
     8/13: $0\current_attribute_table[1:0]
     9/13: $0\current_name_table[7:0]
    10/13: $0\playfield_pipe_3[8:0] [8]
    11/13: $0\playfield_pipe_2[15:0] [14:8]
    12/13: $0\playfield_pipe_1[15:0] [14:8]
    13/13: $0\bg0[7:0]
Creating decoders for process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
     1/5: $0\flip_y[0:0]
     2/5: $0\flip_x[0:0]
     3/5: $0\dummy_sprite[0:0]
     4/5: $0\temp_y[3:0]
     5/5: $0\temp_tile[7:0]
Creating decoders for process `\SpriteRAM.$proc$ppu.sv:361$7587'.
     1/20: $2$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7628
     2/20: $2$memwr$\sprtemp$ppu.sv:385$7567_DATA[7:0]$7627
     3/20: $2$memwr$\sprtemp$ppu.sv:385$7567_ADDR[4:0]$7626
     4/20: $2$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7602
     5/20: $2$memwr$\oam$ppu.sv:365$7566_DATA[7:0]$7601
     6/20: $2$memwr$\oam$ppu.sv:365$7566_ADDR[7:0]$7600
     7/20: $1$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7599
     8/20: $1$memwr$\sprtemp$ppu.sv:385$7567_DATA[7:0]$7598
     9/20: $1$memwr$\sprtemp$ppu.sv:385$7567_ADDR[4:0]$7597
    10/20: $1$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7596
    11/20: $1$memwr$\oam$ppu.sv:365$7566_DATA[7:0]$7595
    12/20: $1$memwr$\oam$ppu.sv:365$7566_ADDR[7:0]$7594
    13/20: $0\overflow[0:0]
    14/20: $0\sprite0_curr[0:0]
    15/20: $0\oam_data[7:0]
    16/20: $0\state[1:0]
    17/20: $0\oam_ptr[7:0]
    18/20: $0\spr_overflow[0:0]
    19/20: $0\sprite0[0:0]
    20/20: $0\p[2:0]
Creating decoders for process `\SpriteRAM.$proc$ppu.sv:359$7585'.
Creating decoders for process `\SpriteRAM.$proc$ppu.sv:337$7576'.
     1/1: $1\oam_inc[1:0]
Creating decoders for process `\SpriteRAM.$proc$ppu.sv:326$7575'.
     1/1: $1\oam_bus[7:0]
Creating decoders for process `\SpriteRAM.$proc$ppu.sv:317$7574'.
     1/1: $1\sprtemp_ptr[4:0]
Creating decoders for process `\Sprite.$proc$ppu.sv:218$7544'.
     1/5: $0\upper_color[1:0]
     2/5: $0\pix2[7:0]
     3/5: $0\pix1[7:0]
     4/5: $0\x_coord[7:0]
     5/5: $0\aprio[0:0]
Creating decoders for process `\ClockGen.$proc$ppu.sv:127$7542'.
Creating decoders for process `\ClockGen.$proc$ppu.sv:184$7534'.
     1/3: $0\even_frame_toggle[0:0]
     2/3: $0\is_pre_render[0:0]
     3/3: $0\scanline[8:0]
Creating decoders for process `\ClockGen.$proc$ppu.sv:176$7530'.
     1/2: $0\is_in_vblank[0:0]
     2/2: $0\cycle[8:0]
Creating decoders for process `\ClockGen.$proc$ppu.sv:0$7511'.
     1/3: $1\skip_en[0:0]
     2/3: $1\vblank_end_sl[8:0]
     3/3: $1\vblank_start_sl[8:0]
Creating decoders for process `\LoopyGen.$proc$ppu.sv:0$7510'.
Creating decoders for process `\LoopyGen.$proc$ppu.sv:41$7471'.
     1/15: $0\loopy_v[14:0] [14:12]
     2/15: $0\loopy_t[14:0] [13:12]
     3/15: $0\loopy_t[14:0] [4:0]
     4/15: $0\loopy_t[14:0] [14]
     5/15: $0\loopy_t[14:0] [10]
     6/15: $0\loopy_t[14:0] [9:8]
     7/15: $0\loopy_t[14:0] [11]
     8/15: $0\loopy_v[14:0] [4:0]
     9/15: $0\loopy_v[14:0] [11]
    10/15: $0\loopy_t[14:0] [7:5]
    11/15: $0\loopy_v[14:0] [9:5]
    12/15: $0\loopy_x[2:0]
    13/15: $0\loopy_v[14:0] [10]
    14/15: $0\ppu_address_latch[0:0]
    15/15: $0\ppu_incr[0:0]
Creating decoders for process `\NES.$proc$nes.v:199$7470'.
Creating decoders for process `\NES.$proc$nes.v:197$7469'.
Creating decoders for process `\NES.$proc$nes.v:193$7468'.
Creating decoders for process `\NES.$proc$nes.v:175$7467'.
Creating decoders for process `\NES.$proc$nes.v:174$7466'.
Creating decoders for process `\NES.$proc$nes.v:173$7465'.
Creating decoders for process `\NES.$proc$nes.v:165$7464'.
Creating decoders for process `\NES.$proc$nes.v:525$7459'.
     1/7: $7\raw_data_bus[7:0]
     2/7: $6\raw_data_bus[7:0]
     3/7: $5\raw_data_bus[7:0]
     4/7: $4\raw_data_bus[7:0]
     5/7: $3\raw_data_bus[7:0]
     6/7: $2\raw_data_bus[7:0]
     7/7: $1\raw_data_bus[7:0]
Creating decoders for process `\NES.$proc$nes.v:517$7457'.
Creating decoders for process `\NES.$proc$nes.v:351$7411'.
     1/1: $1\sample_a[15:0]
Creating decoders for process `\NES.$proc$nes.v:204$7362'.
     1/8: $0\div_sys[1:0]
     2/8: $0\cpu_tick_count[2:0]
     3/8: $0\ppu_tick[1:0]
     4/8: $0\faux_pixel_cnt[4:0]
     5/8: $0\freeze_clocks[0:0]
     6/8: $0\div_ppu[2:0]
     7/8: $0\div_cpu[4:0]
     8/8: $0\odd_or_even[0:0]
Creating decoders for process `\DmaController.$proc$nes.v:47$7317'.
     1/5: $0\sprite_dma_addr[15:0] [15:8]
     2/5: $0\sprite_dma_addr[15:0] [7:0]
     3/5: $0\sprite_dma_lastval[7:0]
     4/5: $0\spr_state[1:0]
     5/5: $0\dmc_state[0:0]
Creating decoders for process `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:140$12175'.
Creating decoders for process `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:205$12173'.
     1/1: $0\usb_rst_out[0:0]
Creating decoders for process `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:192$12166'.
     1/1: $0\rst_cnt[4:0]
Creating decoders for process `\debouncer.$proc$top.v:541$1456'.
     1/1: $0\buffer[6:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:431$12164'.
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:739$12140'.
     1/16: $8\utmi_data_r[7:0]
     2/16: $8\utmi_txvalid_r[0:0]
     3/16: $7\utmi_data_r[7:0]
     4/16: $7\utmi_txvalid_r[0:0]
     5/16: $6\utmi_data_r[7:0]
     6/16: $6\utmi_txvalid_r[0:0]
     7/16: $5\utmi_data_r[7:0]
     8/16: $5\utmi_txvalid_r[0:0]
     9/16: $4\utmi_data_r[7:0]
    10/16: $4\utmi_txvalid_r[0:0]
    11/16: $3\utmi_data_r[7:0]
    12/16: $3\utmi_txvalid_r[0:0]
    13/16: $2\utmi_data_r[7:0]
    14/16: $2\utmi_txvalid_r[0:0]
    15/16: $1\utmi_data_r[7:0]
    16/16: $1\utmi_txvalid_r[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
     1/2: $0\crc_sum_q[15:0]
     2/2: $0\status_crc_err_q[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:611$12134'.
     1/1: $0\rx_active_q[3:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:605$12132'.
     1/1: $0\data_crc_q[1:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:596$12130'.
     1/1: $0\data_valid_q[3:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:590$12129'.
     1/1: $0\data_buffer_q[31:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
     1/4: $0\status_response_q[7:0]
     2/4: $0\status_timeout_q[0:0]
     3/4: $0\status_rx_done_q[0:0]
     4/4: $0\status_tx_done_q[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:485$12115'.
     1/1: $0\wait_resp_q[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
     1/2: $0\rx_time_en_q[0:0]
     2/2: $0\rx_time_q[2:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
     1/5: $0\utmi_linectrl_r[0:0]
     2/5: $0\send_ack_q[0:0]
     3/5: $0\send_sof_q[0:0]
     4/5: $0\send_data1_q[0:0]
     5/5: $0\in_transfer_q[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:419$12099'.
     1/1: $0\start_ack_q[0:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:397$12082'.
     1/1: $0\byte_count_q[15:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:383$12076'.
     1/1: $0\last_tx_time_q[8:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:371$12072'.
     1/2: $0\token_q[15:0] [15:5]
     2/2: $0\token_q[15:0] [4:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:362$12071'.
     1/1: $0\state_q[3:0]
Creating decoders for process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:187$12062'.
     1/23: $23\next_state_r[3:0]
     2/23: $22\next_state_r[3:0]
     3/23: $21\next_state_r[3:0]
     4/23: $20\next_state_r[3:0]
     5/23: $19\next_state_r[3:0]
     6/23: $18\next_state_r[3:0]
     7/23: $17\next_state_r[3:0]
     8/23: $16\next_state_r[3:0]
     9/23: $15\next_state_r[3:0]
    10/23: $14\next_state_r[3:0]
    11/23: $13\next_state_r[3:0]
    12/23: $12\next_state_r[3:0]
    13/23: $11\next_state_r[3:0]
    14/23: $10\next_state_r[3:0]
    15/23: $9\next_state_r[3:0]
    16/23: $8\next_state_r[3:0]
    17/23: $7\next_state_r[3:0]
    18/23: $6\next_state_r[3:0]
    19/23: $5\next_state_r[3:0]
    20/23: $4\next_state_r[3:0]
    21/23: $3\next_state_r[3:0]
    22/23: $2\next_state_r[3:0]
    23/23: $1\next_state_r[3:0]
Creating decoders for process `\top.$proc$top.v:335$1440'.
Creating decoders for process `\top.$proc$top.v:278$1439'.
Creating decoders for process `\top.$proc$top.v:277$1438'.
Creating decoders for process `\top.$proc$top.v:247$1437'.
Creating decoders for process `\top.$proc$top.v:244$1436'.
Creating decoders for process `\top.$proc$top.v:132$1435'.
Creating decoders for process `\top.$proc$top.v:365$1426'.
     1/1: $0\joypad_bits[7:0]
Creating decoders for process `\top.$proc$top.v:336$1418'.
Creating decoders for process `\top.$proc$top.v:279$1403'.
     1/2: $0\init_reset[0:0]
     2/2: $0\downloading[0:0]
Creating decoders for process `\top.$proc$top.v:269$1398'.
     1/1: $0\download_reset_cnt[7:0]
Creating decoders for process `\top.$proc$top.v:252$1395'.
     1/4: $0\loader_write_mem[0:0]
     2/4: $0\loader_addr_mem[21:0]
     3/4: $0\loader_write_data_mem[7:0]
     4/4: $0\loader_write_triggered[0:0]
Creating decoders for process `\top.$proc$top.v:133$1388'.
     1/1: $0\R_reset[23:0]
Creating decoders for process `\top.$proc$top.v:118$1387'.

39.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\tmds_encoder.\data_word' from process `\tmds_encoder.$proc$tmds_encoder.v:98$11690'.
No latch inferred for signal `\tmds_encoder.\data_word_inv' from process `\tmds_encoder.$proc$tmds_encoder.v:98$11690'.
No latch inferred for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\R_shift_clock_synchronizer' from process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:98$12568'.
No latch inferred for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\R_shift_clock_off_sync' from process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:97$12567'.
No latch inferred for signal `\vga.\rgb' from process `\vga.$proc$vga.v:78$11574'.
No latch inferred for signal `\game_loader.$mem2bits$\ines$game_loader.sv:46$11439' from process `\game_loader.$proc$game_loader.sv:0$11546'.
No latch inferred for signal `\game_loader.$mem2bits$\ines$game_loader.sv:46$11438' from process `\game_loader.$proc$game_loader.sv:0$11543'.
No latch inferred for signal `\game_loader.$mem2bits$\ines$game_loader.sv:46$11437' from process `\game_loader.$proc$game_loader.sv:0$11540'.
No latch inferred for signal `\Sachen8259.\vram_a10' from process `\Sachen8259.$proc$mappers/Sachen.sv:124$11301'.
No latch inferred for signal `\Sachen8259.\chr_bank' from process `\Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
No latch inferred for signal `\Sachen8259.\chrsel' from process `\Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
No latch inferred for signal `\Sachen8259.\chr_banko' from process `\Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
No latch inferred for signal `\JYCompany.$mem2bits$\name_bank$mappers/JYCompany.sv:281$11083' from process `\JYCompany.$proc$mappers/JYCompany.sv:0$11272'.
No latch inferred for signal `\JYCompany.$mem2bits$\chr_bank$mappers/JYCompany.sv:264$11081' from process `\JYCompany.$proc$mappers/JYCompany.sv:0$11269'.
No latch inferred for signal `\JYCompany.\vram_a10' from process `\JYCompany.$proc$mappers/JYCompany.sv:282$11259'.
No latch inferred for signal `\JYCompany.$mem2bits$\name_bank$mappers/JYCompany.sv:284$11084' from process `\JYCompany.$proc$mappers/JYCompany.sv:282$11259'.
No latch inferred for signal `\JYCompany.\chr_sel' from process `\JYCompany.$proc$mappers/JYCompany.sv:266$11244'.
No latch inferred for signal `\JYCompany.$mem2bits$\name_bank$mappers/JYCompany.sv:272$11082' from process `\JYCompany.$proc$mappers/JYCompany.sv:266$11244'.
No latch inferred for signal `\JYCompany.\chr_reg' from process `\JYCompany.$proc$mappers/JYCompany.sv:256$11242'.
No latch inferred for signal `\JYCompany.\prg_sel' from process `\JYCompany.$proc$mappers/JYCompany.sv:235$11210'.
No latch inferred for signal `\JYCompany.\prg_reg' from process `\JYCompany.$proc$mappers/JYCompany.sv:224$11202'.
No latch inferred for signal `\JYCompany.\prg_bus_write' from process `\JYCompany.$proc$mappers/JYCompany.sv:204$11194'.
No latch inferred for signal `\JYCompany.\prg_dout' from process `\JYCompany.$proc$mappers/JYCompany.sv:204$11194'.
No latch inferred for signal `\JYCompany.\irq_source' from process `\JYCompany.$proc$mappers/JYCompany.sv:180$11185'.
No latch inferred for signal `\Mapper68.\flags_out' from process `\Mapper68.$proc$mappers/Sunsoft.sv:507$11063'.
No latch inferred for signal `\Mapper68.\vram_a10' from process `\Mapper68.$proc$mappers/Sunsoft.sv:559$11056'.
No latch inferred for signal `\Mapper68.\chrout' from process `\Mapper68.$proc$mappers/Sunsoft.sv:550$11055'.
No latch inferred for signal `\Mapper67.\flags_out' from process `\Mapper67.$proc$mappers/Sunsoft.sv:367$11033'.
No latch inferred for signal `\Mapper67.\chrsel' from process `\Mapper67.$proc$mappers/Sunsoft.sv:442$11025'.
No latch inferred for signal `\Mapper67.\prgsel' from process `\Mapper67.$proc$mappers/Sunsoft.sv:434$11023'.
No latch inferred for signal `\Mapper67.\vram_a10' from process `\Mapper67.$proc$mappers/Sunsoft.sv:425$11022'.
No latch inferred for signal `\namco163_sound.\ram_aout' from process `\namco163_sound.$proc$mappers/Namco.sv:364$10940'.
No latch inferred for signal `\MAPN163.\nesprgdout' from process `\MAPN163.$proc$mappers/Namco.sv:266$10897'.
No latch inferred for signal `\MAPN163.\chrbank' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\chrram' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\chrram_oe' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\chrram_we' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\ramchraout' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\ciram_ce' from process `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
No latch inferred for signal `\MAPN163.\prgbankin' from process `\MAPN163.$proc$mappers/Namco.sv:197$10859'.
No latch inferred for signal `\Mapper111.\flags_out' from process `\Mapper111.$proc$mappers/misc.sv:1803$10820'.
No latch inferred for signal `\Mapper164.\flags_out' from process `\Mapper164.$proc$mappers/misc.sv:1342$10602'.
No latch inferred for signal `\Mapper162.\flags_out' from process `\Mapper162.$proc$mappers/misc.sv:1257$10580'.
No latch inferred for signal `\Mapper162.\prg_bank' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1268$10482' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1268$10483' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1269$10484' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1269$10485' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1269$10486' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1270$10487' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1270$10488' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1271$10489' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1271$10490' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1271$10491' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1272$10492' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper162.$mem2bits$\state$mappers/misc.sv:1272$10493' from process `\Mapper162.$proc$mappers/misc.sv:0$10513'.
No latch inferred for signal `\Mapper72.\flags_out' from process `\Mapper72.$proc$mappers/misc.sv:1179$10481'.
No latch inferred for signal `\Mapper234.\flags_out' from process `\Mapper234.$proc$mappers/misc.sv:1100$10456'.
No latch inferred for signal `\Mapper228.\flags_out' from process `\Mapper228.$proc$mappers/misc.sv:1029$10431'.
No latch inferred for signal `\Mapper218.\flags_out' from process `\Mapper218.$proc$mappers/misc.sv:977$10412'.
No latch inferred for signal `\Mapper41.\flags_out' from process `\Mapper41.$proc$mappers/misc.sv:905$10396'.
No latch inferred for signal `\Mapper65.\flags_out' from process `\Mapper65.$proc$mappers/misc.sv:766$10377'.
No latch inferred for signal `\Mapper65.\chrsel' from process `\Mapper65.$proc$mappers/misc.sv:843$10374'.
No latch inferred for signal `\Mapper65.\prgsel' from process `\Mapper65.$proc$mappers/misc.sv:833$10373'.
No latch inferred for signal `\Mapper65.\vram_a10' from process `\Mapper65.$proc$mappers/misc.sv:828$10371'.
No latch inferred for signal `\Mapper42.\flags_out' from process `\Mapper42.$proc$mappers/misc.sv:660$10355'.
No latch inferred for signal `\Mapper42.\prg_sel' from process `\Mapper42.$proc$mappers/misc.sv:696$10350'.
No latch inferred for signal `\Mapper32.\flags_out' from process `\Mapper32.$proc$mappers/misc.sv:540$10334'.
No latch inferred for signal `\Mapper32.\vram_a10' from process `\Mapper32.$proc$mappers/misc.sv:579$10331'.
No latch inferred for signal `\Mapper32.\prgsel' from process `\Mapper32.$proc$mappers/misc.sv:579$10331'.
No latch inferred for signal `\Mapper32.\chrsel' from process `\Mapper32.$proc$mappers/misc.sv:579$10331'.
No latch inferred for signal `\Mapper18.\flags_out' from process `\Mapper18.$proc$mappers/misc.sv:353$10315'.
No latch inferred for signal `\Mapper18.\chrsel' from process `\Mapper18.$proc$mappers/misc.sv:472$10303'.
No latch inferred for signal `\Mapper18.\prgsel' from process `\Mapper18.$proc$mappers/misc.sv:462$10302'.
No latch inferred for signal `\Mapper18.\vram_a10' from process `\Mapper18.$proc$mappers/misc.sv:452$10301'.
No latch inferred for signal `\Mapper15.\flags_out' from process `\Mapper15.$proc$mappers/misc.sv:44$10226'.
No latch inferred for signal `\Mapper15.\prg_bank' from process `\Mapper15.$proc$mappers/misc.sv:80$10221'.
No latch inferred for signal `\MAPVRC6.\chrbank' from process `\MAPVRC6.$proc$mappers/VRC.sv:650$10090'.
No latch inferred for signal `\MAPVRC6.\prgbankin' from process `\MAPVRC6.$proc$mappers/VRC.sv:650$10090'.
No latch inferred for signal `\VRC6.\flags_out' from process `\VRC6.$proc$mappers/VRC.sv:403$10042'.
No latch inferred for signal `\VRC24.\flags_out' from process `\VRC24.$proc$mappers/VRC.sv:246$10020'.
No latch inferred for signal `\VRC24.\vram_a10' from process `\VRC24.$proc$mappers/VRC.sv:309$10007'.
No latch inferred for signal `\VRC24.\prg_tmp' from process `\VRC24.$proc$mappers/VRC.sv:309$10007'.
No latch inferred for signal `\VRC24.\chr_tmp' from process `\VRC24.$proc$mappers/VRC.sv:309$10007'.
No latch inferred for signal `\VRC3.\flags_out' from process `\VRC3.$proc$mappers/VRC.sv:142$9975'.
No latch inferred for signal `\VRC1.\flags_out' from process `\VRC1.$proc$mappers/VRC.sv:44$9950'.
No latch inferred for signal `\VRC1.\vram_a10' from process `\VRC1.$proc$mappers/VRC.sv:69$9947'.
No latch inferred for signal `\VRC1.\prg_tmp' from process `\VRC1.$proc$mappers/VRC.sv:69$9947'.
No latch inferred for signal `\VRC1.\chr_tmp' from process `\VRC1.$proc$mappers/VRC.sv:69$9947'.
No latch inferred for signal `\MMC5.\chr_aout' from process `\MMC5.$proc$mappers/MMC5.sv:360$9904'.
No latch inferred for signal `\MMC5.\chrsel' from process `\MMC5.$proc$mappers/MMC5.sv:360$9904'.
No latch inferred for signal `\MMC5.\prgsel' from process `\MMC5.$proc$mappers/MMC5.sv:322$9897'.
No latch inferred for signal `\MMC5.\chr_dout' from process `\MMC5.$proc$mappers/MMC5.sv:278$9875'.
No latch inferred for signal `\MMC5.\new_cur_tile' from process `\MMC5.$proc$mappers/MMC5.sv:220$9825'.
No latch inferred for signal `\MMC5.\in_split_area' from process `\MMC5.$proc$mappers/MMC5.sv:220$9825'.
No latch inferred for signal `\MMC5.\prg_bus_write' from process `\MMC5.$proc$mappers/MMC5.sv:180$9803'.
No latch inferred for signal `\MMC5.\prg_dout' from process `\MMC5.$proc$mappers/MMC5.sv:180$9803'.
No latch inferred for signal `\Mapper165.\flags_out' from process `\Mapper165.$proc$mappers/MMC3.sv:571$9742'.
No latch inferred for signal `\Mapper165.\chrsel' from process `\Mapper165.$proc$mappers/MMC3.sv:676$9726'.
No latch inferred for signal `\Mapper165.\prgsel' from process `\Mapper165.$proc$mappers/MMC3.sv:651$9711'.
No latch inferred for signal `\MMC3.\flags_out' from process `\MMC3.$proc$mappers/MMC3.sv:237$9682'.
No latch inferred for signal `\MMC3.\chrsel' from process `\MMC3.$proc$mappers/MMC3.sv:469$9595'.
No latch inferred for signal `\MMC3.\prgsel' from process `\MMC3.$proc$mappers/MMC3.sv:446$9591'.
No latch inferred for signal `\Rambo1.\flags_out' from process `\Rambo1.$proc$mappers/MMC3.sv:47$9458'.
No latch inferred for signal `\Rambo1.\chrsel' from process `\Rambo1.$proc$mappers/MMC3.sv:171$9452'.
No latch inferred for signal `\Rambo1.\prgsel' from process `\Rambo1.$proc$mappers/MMC3.sv:155$9451'.
No latch inferred for signal `\MMC4.\flags_out' from process `\MMC4.$proc$mappers/MMC2.sv:205$9407'.
No latch inferred for signal `\MMC4.\chrsel' from process `\MMC4.$proc$mappers/MMC2.sv:301$9398'.
No latch inferred for signal `\MMC4.\prgsel' from process `\MMC4.$proc$mappers/MMC2.sv:290$9397'.
No latch inferred for signal `\MMC2.\flags_out' from process `\MMC2.$proc$mappers/MMC2.sv:45$9369'.
No latch inferred for signal `\MMC2.\chrsel' from process `\MMC2.$proc$mappers/MMC2.sv:143$9365'.
No latch inferred for signal `\MMC2.\prgsel' from process `\MMC2.$proc$mappers/MMC2.sv:132$9364'.
No latch inferred for signal `\NesEvent.\prg_aout' from process `\NesEvent.$proc$mappers/MMC1.sv:255$9332'.
No latch inferred for signal `\MMC1.\flags_out' from process `\MMC1.$proc$mappers/MMC1.sv:45$9319'.
No latch inferred for signal `\MMC1.\vram_a10_t' from process `\MMC1.$proc$mappers/MMC1.sv:141$9310'.
No latch inferred for signal `\MMC1.\chrsel' from process `\MMC1.$proc$mappers/MMC1.sv:127$9307'.
No latch inferred for signal `\MMC1.\prgsel' from process `\MMC1.$proc$mappers/MMC1.sv:115$9306'.
No latch inferred for signal `\Mapper28.\vram_a10' from process `\Mapper28.$proc$mappers/generic.sv:1014$9258'.
No latch inferred for signal `\Mapper28.\chr_dout' from process `\Mapper28.$proc$mappers/generic.sv:1014$9258'.
No latch inferred for signal `\Mapper28.\a53prg' from process `\Mapper28.$proc$mappers/generic.sv:1014$9258'.
No latch inferred for signal `\Mapper107.\flags_out' from process `\Mapper107.$proc$mappers/generic.sv:859$9216'.
No latch inferred for signal `\Mapper89.\flags_out' from process `\Mapper89.$proc$mappers/generic.sv:753$9199'.
No latch inferred for signal `\Mapper89.\vram_a10' from process `\Mapper89.$proc$mappers/generic.sv:785$9196'.
No latch inferred for signal `\Mapper89.\prg_temp' from process `\Mapper89.$proc$mappers/generic.sv:785$9196'.
No latch inferred for signal `\Mapper89.\chr_temp' from process `\Mapper89.$proc$mappers/generic.sv:785$9196'.
No latch inferred for signal `\Mapper78.\flags_out' from process `\Mapper78.$proc$mappers/generic.sv:587$9148'.
No latch inferred for signal `\Mapper78.\vram_a10_t' from process `\Mapper78.$proc$mappers/generic.sv:620$9147'.
No latch inferred for signal `\Mapper77.\flags_out' from process `\Mapper77.$proc$mappers/generic.sv:514$9125'.
No latch inferred for signal `\Mapper77.\vram_a10' from process `\Mapper77.$proc$mappers/generic.sv:531$9120'.
No latch inferred for signal `\Mapper71.\flags_out' from process `\Mapper71.$proc$mappers/generic.sv:432$9106'.
No latch inferred for signal `\Mapper71.\prgout' from process `\Mapper71.$proc$mappers/generic.sv:453$9102'.
No latch inferred for signal `\Mapper34.\flags_out' from process `\Mapper34.$proc$mappers/generic.sv:350$9083'.
No latch inferred for signal `\Mapper30.\flags_out' from process `\Mapper30.$proc$mappers/generic.sv:159$9020'.
No latch inferred for signal `\Mapper30.\vram_a10' from process `\Mapper30.$proc$mappers/generic.sv:179$9010'.
No latch inferred for signal `\Mapper13.\flags_out' from process `\Mapper13.$proc$mappers/generic.sv:97$8995'.
No latch inferred for signal `\MMC0.\flags_out' from process `\MMC0.$proc$mappers/generic.sv:44$8977'.
No latch inferred for signal `\cart_top.\prg_allow' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\prg_bus_write' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\prg_conflict' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\vram_a10' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\vram_ce' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\chr_allow' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\prg_dout' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\chr_dout' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\irq' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\audio' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\prg_aout' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\chr_aout' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\mapper_addr' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\mapper_data_out' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\mapper_prg_write' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\mapper_ovr' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\has_chr_dout' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\diskside_auto' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\prg_mask' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\chr_mask' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.\me' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\cart_top.$bitselwrite$pos$cart.sv:1816$8846' from process `\cart_top.$proc$cart.sv:0$8926'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:830$8139_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:830$8140_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:830$8141_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:830$8142_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:831$8143_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:831$8144_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:831$8145_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:831$8146_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:832$8147_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:832$8148_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:832$8149_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:832$8150_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:833$8151_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:833$8152_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:833$8153_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:833$8154_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:834$8155_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:834$8156_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:834$8157_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:834$8158_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:835$8159_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:835$8160_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:835$8161_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:835$8162_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:836$8163_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:836$8164_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:836$8165_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:836$8166_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:837$8167_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:837$8168_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:837$8169_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:837$8170_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:838$8171_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:838$8172_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:838$8173_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:838$8174_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:839$8175_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:839$8176_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:839$8177_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:839$8178_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:840$8179_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:840$8180_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:840$8181_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:840$8182_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:841$8183_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:841$8184_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:841$8185_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:841$8186_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:842$8187_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:842$8188_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:842$8189_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:842$8190_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:843$8191_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:843$8192_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:843$8193_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:843$8194_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:844$8195_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:844$8196_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:844$8197_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:844$8198_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:845$8199_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:845$8200_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:845$8201_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:845$8202_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:846$8203_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:846$8204_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:846$8205_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:846$8206_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:847$8207_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:847$8208_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:847$8209_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:847$8210_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:848$8211_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:848$8212_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:848$8213_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:848$8214_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:849$8215_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:849$8216_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:849$8217_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:849$8218_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:850$8219_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:850$8220_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:850$8221_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:850$8222_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:851$8223_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:851$8224_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:851$8225_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:851$8226_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:852$8227_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:852$8228_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:852$8229_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:852$8230_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:853$8231_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:853$8232_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:853$8233_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:853$8234_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:854$8235_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:854$8236_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:854$8237_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:854$8238_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:855$8239_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:855$8240_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:855$8241_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:855$8242_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:856$8243_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:856$8244_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:856$8245_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:856$8246_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:857$8247_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:857$8248_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:857$8249_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:857$8250_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:858$8251_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:858$8252_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:858$8253_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:858$8254_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:859$8255_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:859$8256_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:859$8257_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:859$8258_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:860$8259_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:860$8260_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:860$8261_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:860$8262_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:861$8263_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:861$8264_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:861$8265_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:861$8266_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:862$8267_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:862$8268_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:862$8269_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:862$8270_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:863$8271_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:863$8272_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:863$8273_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:863$8274_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:864$8275_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:864$8276_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:864$8277_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:864$8278_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:865$8279_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:865$8280_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:865$8281_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:865$8282_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:866$8283_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:866$8284_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:866$8285_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:866$8286_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:867$8287_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:867$8288_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:867$8289_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:867$8290_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:868$8291_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:868$8292_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:868$8293_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:868$8294_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:869$8295_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:869$8296_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:869$8297_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:869$8298_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:870$8299_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:870$8300_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:870$8301_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:870$8302_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:871$8303_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:871$8304_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:871$8305_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:871$8306_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:872$8307_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:872$8308_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:872$8309_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:872$8310_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:873$8311_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:873$8312_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:873$8313_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:873$8314_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:874$8315_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:874$8316_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:874$8317_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:874$8318_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:875$8319_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:875$8320_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:875$8321_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:875$8322_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:876$8323_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:876$8324_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:876$8325_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:876$8326_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:877$8327_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:877$8328_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:877$8329_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:877$8330_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:878$8331_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:878$8332_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:878$8333_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:878$8334_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:879$8335_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:879$8336_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:879$8337_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:879$8338_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:880$8339_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:880$8340_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:880$8341_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:880$8342_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:881$8343_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:881$8344_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:881$8345_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:881$8346_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:882$8347_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:882$8348_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:882$8349_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:882$8350_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:883$8351_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:883$8352_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:883$8353_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:883$8354_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:884$8355_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:884$8356_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:884$8357_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:884$8358_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:885$8359_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:885$8360_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:885$8361_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:885$8362_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:886$8363_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:886$8364_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:886$8365_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:886$8366_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:887$8367_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:887$8368_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:887$8369_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:887$8370_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:888$8371_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\ApuLookupTable.$memwr$\lookup$apu.sv:888$8372_EN' from process `\ApuLookupTable.$proc$apu.sv:0$8611'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:693$8017_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:694$8018_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:695$8019_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:696$8020_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:697$8021_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:698$8022_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_ntsc$apu.sv:699$8023_EN' from process `\APU.$proc$apu.sv:0$8131'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:683$8010_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:684$8011_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:685$8012_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:686$8013_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:687$8014_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:688$8015_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\APU.$memwr$\cyc_pal$apu.sv:689$8016_EN' from process `\APU.$proc$apu.sv:0$8123'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:484$7891_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:485$7892_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:486$7893_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:487$7894_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:488$7895_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:489$7896_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:490$7897_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:491$7898_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:492$7899_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:493$7900_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:494$7901_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:495$7902_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:496$7903_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:497$7904_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:498$7905_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriodPAL$apu.sv:499$7906_EN' from process `\DmcChan.$proc$apu.sv:0$7993'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:464$7875_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:465$7876_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:466$7877_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:467$7878_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:468$7879_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:469$7880_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:470$7881_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:471$7882_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:472$7883_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:473$7884_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:474$7885_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:475$7886_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:476$7887_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:477$7888_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:478$7889_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\DmcChan.$memwr$\NewPeriod$apu.sv:479$7890_EN' from process `\DmcChan.$proc$apu.sv:0$7976'.
No latch inferred for signal `\NoiseChan.\NoisePeriod' from process `\NoiseChan.$proc$apu.sv:331$7852'.
No latch inferred for signal `\SquareChan.\Sample' from process `\SquareChan.$proc$apu.sv:194$7814'.
No latch inferred for signal `\SquareChan.\DutyEnabled' from process `\SquareChan.$proc$apu.sv:194$7814'.
No latch inferred for signal `\LenCtr_Lookup.\Y' from process `\LenCtr_Lookup.$proc$apu.sv:6$7774'.
No latch inferred for signal `\PPU.\before_line' from process `\PPU.$proc$ppu.sv:0$7687'.
No latch inferred for signal `\SpriteRAM.\new_oam_ptr' from process `\SpriteRAM.$proc$ppu.sv:337$7576'.
No latch inferred for signal `\SpriteRAM.\oam_inc' from process `\SpriteRAM.$proc$ppu.sv:337$7576'.
No latch inferred for signal `\SpriteRAM.\oam_wrapped' from process `\SpriteRAM.$proc$ppu.sv:337$7576'.
No latch inferred for signal `\SpriteRAM.\oam_bus' from process `\SpriteRAM.$proc$ppu.sv:326$7575'.
No latch inferred for signal `\SpriteRAM.\sprtemp_ptr' from process `\SpriteRAM.$proc$ppu.sv:317$7574'.
No latch inferred for signal `\ClockGen.\vblank_start_sl' from process `\ClockGen.$proc$ppu.sv:0$7511'.
No latch inferred for signal `\ClockGen.\vblank_end_sl' from process `\ClockGen.$proc$ppu.sv:0$7511'.
No latch inferred for signal `\ClockGen.\skip_en' from process `\ClockGen.$proc$ppu.sv:0$7511'.
No latch inferred for signal `\NES.\raw_data_bus' from process `\NES.$proc$nes.v:525$7459'.
No latch inferred for signal `\NES.\sample_a' from process `\NES.$proc$nes.v:351$7411'.
No latch inferred for signal `\usbh_sie.\utmi_txvalid_r' from process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:739$12140'.
No latch inferred for signal `\usbh_sie.\utmi_data_r' from process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:739$12140'.
No latch inferred for signal `\usbh_sie.\next_state_r' from process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:187$12062'.

39.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_phase' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:523$17132'.
  created $dff cell `$procdff$34264' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_phasedir' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
  created $dff cell `$procdff$34265' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_phasestep' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
  created $dff cell `$procdff$34266' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_phasestep_early' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
  created $dff cell `$procdff$34267' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_debounce' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
  created $dff cell `$procdff$34268' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_btn' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
  created $dff cell `$procdff$34269' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_btn_prev' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
  created $dff cell `$procdff$34270' with positive edge clock.
Creating register for signal `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.\R_new' using process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
  created $dff cell `$procdff$34271' with positive edge clock.
Creating register for signal `\tmds_encoder.\encoded' using process `\tmds_encoder.$proc$tmds_encoder.v:112$11706'.
  created $dff cell `$procdff$34272' with positive edge clock.
Creating register for signal `\tmds_encoder.\dc_bias' using process `\tmds_encoder.$proc$tmds_encoder.v:112$11706'.
  created $dff cell `$procdff$34273' with positive edge clock.
Creating register for signal `\flashmem.\buffer' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34274' with positive edge clock.
Creating register for signal `\flashmem.\state' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34275' with positive edge clock.
Creating register for signal `\flashmem.\ready' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34276' with positive edge clock.
Creating register for signal `\flashmem.\rdata' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34277' with positive edge clock.
Creating register for signal `\flashmem.\spi_cs' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34278' with positive edge clock.
Creating register for signal `\flashmem.\spi_sclk' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34279' with positive edge clock.
Creating register for signal `\flashmem.\spi_mosi' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34280' with positive edge clock.
Creating register for signal `\flashmem.\xfer_cnt' using process `\flashmem.$proc$flashmem.v:20$11655'.
  created $dff cell `$procdff$34281' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\shift_red' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
  created $dff cell `$procdff$34282' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\shift_green' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
  created $dff cell `$procdff$34283' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\shift_blue' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
  created $dff cell `$procdff$34284' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\shift_clock' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
  created $dff cell `$procdff$34285' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\R_sync_fail' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
  created $dff cell `$procdff$34286' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\latched_red' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:175$12554'.
  created $dff cell `$procdff$34287' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\latched_green' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:175$12554'.
  created $dff cell `$procdff$34288' with positive edge clock.
Creating register for signal `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.\latched_blue' using process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:175$12554'.
  created $dff cell `$procdff$34289' with positive edge clock.
Creating register for signal `\framebuffer.\q_b' using process `\framebuffer.$proc$framebuffer.v:18$11625'.
  created $dff cell `$procdff$34290' with positive edge clock.
Creating register for signal `\framebuffer.$memwr$\mem$framebuffer.v:15$11617_ADDR' using process `\framebuffer.$proc$framebuffer.v:13$11618'.
  created $dff cell `$procdff$34291' with positive edge clock.
Creating register for signal `\framebuffer.$memwr$\mem$framebuffer.v:15$11617_DATA' using process `\framebuffer.$proc$framebuffer.v:13$11618'.
  created $dff cell `$procdff$34292' with positive edge clock.
Creating register for signal `\framebuffer.$memwr$\mem$framebuffer.v:15$11617_EN' using process `\framebuffer.$proc$framebuffer.v:13$11618'.
  created $dff cell `$procdff$34293' with positive edge clock.
Creating register for signal `\vga.\window_hcnt' using process `\vga.$proc$vga.v:275$11575'.
  created $dff cell `$procdff$34294' with positive edge clock.
Creating register for signal `\vga.\hcnt' using process `\vga.$proc$vga.v:275$11575'.
  created $dff cell `$procdff$34295' with positive edge clock.
Creating register for signal `\vga.\h' using process `\vga.$proc$vga.v:275$11575'.
  created $dff cell `$procdff$34296' with positive edge clock.
Creating register for signal `\vga.\vcnt' using process `\vga.$proc$vga.v:275$11575'.
  created $dff cell `$procdff$34297' with positive edge clock.
Creating register for signal `\PaletteRam.$memwr$\palette$palette_ram.v:22$11560_ADDR' using process `\PaletteRam.$proc$palette_ram.v:21$11564'.
  created $dff cell `$procdff$34298' with positive edge clock.
Creating register for signal `\PaletteRam.$memwr$\palette$palette_ram.v:22$11560_DATA' using process `\PaletteRam.$proc$palette_ram.v:21$11564'.
  created $dff cell `$procdff$34299' with positive edge clock.
Creating register for signal `\PaletteRam.$memwr$\palette$palette_ram.v:22$11560_EN' using process `\PaletteRam.$proc$palette_ram.v:21$11564'.
  created $dff cell `$procdff$34300' with positive edge clock.
Creating register for signal `\flash_loader.\load_done' using process `\flash_loader.$proc$flash_loader.v:32$11553'.
  created $dff cell `$procdff$34301' with positive edge clock.
Creating register for signal `\flash_loader.\load_addr' using process `\flash_loader.$proc$flash_loader.v:32$11553'.
  created $dff cell `$procdff$34302' with positive edge clock.
Creating register for signal `\flash_loader.\index_lat' using process `\flash_loader.$proc$flash_loader.v:32$11553'.
  created $dff cell `$procdff$34303' with positive edge clock.
Creating register for signal `\flash_loader.\load_done_pre' using process `\flash_loader.$proc$flash_loader.v:32$11553'.
  created $dff cell `$procdff$34304' with positive edge clock.
Creating register for signal `\game_loader.\mem_addr' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34305' with positive edge clock.
Creating register for signal `\game_loader.\done' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34306' with positive edge clock.
Creating register for signal `\game_loader.\error' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34307' with positive edge clock.
Creating register for signal `\game_loader.\state' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34308' with positive edge clock.
Creating register for signal `\game_loader.\ctr' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34309' with positive edge clock.
Creating register for signal `\game_loader.\bytes_left' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34310' with positive edge clock.
Creating register for signal `\game_loader.$memwr$\ines$game_loader.sv:62$11440_ADDR' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34311' with positive edge clock.
Creating register for signal `\game_loader.$memwr$\ines$game_loader.sv:62$11440_DATA' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34312' with positive edge clock.
Creating register for signal `\game_loader.$memwr$\ines$game_loader.sv:62$11440_EN' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34313' with positive edge clock.
Creating register for signal `\game_loader.$mem2bits$\ines$game_loader.sv:71$11441' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34314' with positive edge clock.
Creating register for signal `\game_loader.$mem2bits$\ines$game_loader.sv:72$11442' using process `\game_loader.$proc$game_loader.sv:48$11490'.
  created $dff cell `$procdff$34315' with positive edge clock.
Creating register for signal `\sdram.\doutA' using process `\sdram.$proc$sdram.v:136$11393'.
  created $dff cell `$procdff$34316' with positive edge clock.
Creating register for signal `\sdram.\doutB' using process `\sdram.$proc$sdram.v:136$11393'.
  created $dff cell `$procdff$34317' with positive edge clock.
Creating register for signal `\sdram.\addr0' using process `\sdram.$proc$sdram.v:130$11389'.
  created $dff cell `$procdff$34318' with positive edge clock.
Creating register for signal `\sdram.\reset' using process `\sdram.$proc$sdram.v:95$11380'.
  created $dff cell `$procdff$34319' with positive edge clock.
Creating register for signal `\sdram.\state' using process `\sdram.$proc$sdram.v:78$11375'.
  created $dff cell `$procdff$34320' with positive edge clock.
Creating register for signal `\sdram.\clkref_last' using process `\sdram.$proc$sdram.v:78$11375'.
  created $dff cell `$procdff$34321' with positive edge clock.
Creating register for signal `\SachenJV001.\mirroring' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34322' with positive edge clock.
Creating register for signal `\SachenJV001.\input_reg' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34323' with positive edge clock.
Creating register for signal `\SachenJV001.\output_reg' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34324' with positive edge clock.
Creating register for signal `\SachenJV001.\register_reg' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34325' with positive edge clock.
Creating register for signal `\SachenJV001.\inc_reg' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34326' with positive edge clock.
Creating register for signal `\SachenJV001.\invert_reg' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34327' with positive edge clock.
Creating register for signal `\SachenJV001.\alt_chr' using process `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
  created $dff cell `$procdff$34328' with positive edge clock.
Creating register for signal `\Sachen8259.\prg_bank' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34329' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_0' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34330' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_1' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34331' with positive edge clock.
Creating register for signal `\Sachen8259.\mirroring' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34332' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_2' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34333' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_3' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34334' with positive edge clock.
Creating register for signal `\Sachen8259.\register' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34335' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_o' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34336' with positive edge clock.
Creating register for signal `\Sachen8259.\chr_bank_p' using process `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
  created $dff cell `$procdff$34337' with positive edge clock.
Creating register for signal `\JYCompany.\chr_latch' using process `\JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
  created $dff cell `$procdff$34338' with positive edge clock.
Creating register for signal `\JYCompany.$bitselwrite$pos$mappers/JYCompany.sv:253$11075' using process `\JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
  created $dff cell `$procdff$34339' with positive edge clock.
Creating register for signal `\JYCompany.$lookahead\chr_latch$11217' using process `\JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
  created $dff cell `$procdff$34340' with positive edge clock.
Creating register for signal `\JYCompany.\mirroring' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34341' with positive edge clock.
Creating register for signal `\JYCompany.\irq_enable' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34342' with positive edge clock.
Creating register for signal `\JYCompany.\irq_pending' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34343' with positive edge clock.
Creating register for signal `\JYCompany.\multiplier_1' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34344' with positive edge clock.
Creating register for signal `\JYCompany.\multiplier_2' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34345' with positive edge clock.
Creating register for signal `\JYCompany.\bank_mode' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34346' with positive edge clock.
Creating register for signal `\JYCompany.\outer_bank' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34347' with positive edge clock.
Creating register for signal `\JYCompany.\ppu_conf' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34348' with positive edge clock.
Creating register for signal `\JYCompany.\multiply_start' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34349' with positive edge clock.
Creating register for signal `\JYCompany.\accum' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34350' with positive edge clock.
Creating register for signal `\JYCompany.\accumtest' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34351' with positive edge clock.
Creating register for signal `\JYCompany.\old_a12' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34352' with positive edge clock.
Creating register for signal `\JYCompany.\irq_en' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34353' with positive edge clock.
Creating register for signal `\JYCompany.\irq_dis' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34354' with positive edge clock.
Creating register for signal `\JYCompany.\irq_prescalar' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34355' with positive edge clock.
Creating register for signal `\JYCompany.\irq_count' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34356' with positive edge clock.
Creating register for signal `\JYCompany.\irq_xor' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34357' with positive edge clock.
Creating register for signal `\JYCompany.\irq_mode' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34358' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_ADDR' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34359' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_DATA' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34360' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34361' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_ADDR' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34362' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_DATA' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34363' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34364' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_ADDR' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34365' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_DATA' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34366' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34367' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:138$11079_ADDR' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34368' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:138$11079_DATA' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34369' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34370' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:139$11080_ADDR' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34371' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:139$11080_DATA' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34372' with positive edge clock.
Creating register for signal `\JYCompany.$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN' using process `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
  created $dff cell `$procdff$34373' with positive edge clock.
Creating register for signal `\multiplier.\shift_a' using process `\multiplier.$proc$mappers/JYCompany.sv:20$11064'.
  created $dff cell `$procdff$34374' with positive edge clock.
Creating register for signal `\multiplier.\product' using process `\multiplier.$proc$mappers/JYCompany.sv:20$11064'.
  created $dff cell `$procdff$34375' with positive edge clock.
Creating register for signal `\multiplier.\bindex' using process `\multiplier.$proc$mappers/JYCompany.sv:20$11064'.
  created $dff cell `$procdff$34376' with positive edge clock.
Creating register for signal `\Mapper68.\prg_bank' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34377' with positive edge clock.
Creating register for signal `\Mapper68.\chr_bank_0' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34378' with positive edge clock.
Creating register for signal `\Mapper68.\chr_bank_1' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34379' with positive edge clock.
Creating register for signal `\Mapper68.\mirroring' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34380' with positive edge clock.
Creating register for signal `\Mapper68.\chr_bank_2' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34381' with positive edge clock.
Creating register for signal `\Mapper68.\chr_bank_3' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34382' with positive edge clock.
Creating register for signal `\Mapper68.\ram_enable' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34383' with positive edge clock.
Creating register for signal `\Mapper68.\nametable_0' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34384' with positive edge clock.
Creating register for signal `\Mapper68.\nametable_1' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34385' with positive edge clock.
Creating register for signal `\Mapper68.\use_chr_rom' using process `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
  created $dff cell `$procdff$34386' with positive edge clock.
Creating register for signal `\Mapper67.\irq' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34387' with positive edge clock.
Creating register for signal `\Mapper67.\chr_bank_0' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34388' with positive edge clock.
Creating register for signal `\Mapper67.\chr_bank_1' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34389' with positive edge clock.
Creating register for signal `\Mapper67.\mirroring' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34390' with positive edge clock.
Creating register for signal `\Mapper67.\irq_enable' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34391' with positive edge clock.
Creating register for signal `\Mapper67.\chr_bank_2' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34392' with positive edge clock.
Creating register for signal `\Mapper67.\chr_bank_3' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34393' with positive edge clock.
Creating register for signal `\Mapper67.\prg_bank_0' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34394' with positive edge clock.
Creating register for signal `\Mapper67.\irq_counter' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34395' with positive edge clock.
Creating register for signal `\Mapper67.\irq_ack' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34396' with positive edge clock.
Creating register for signal `\Mapper67.\irq_low' using process `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
  created $dff cell `$procdff$34397' with positive edge clock.
Creating register for signal `\namco163_sound.\cycle' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34398' with positive edge clock.
Creating register for signal `\namco163_sound.\sample' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34399' with positive edge clock.
Creating register for signal `\namco163_sound.\out' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34400' with positive edge clock.
Creating register for signal `\namco163_sound.\carry' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34401' with positive edge clock.
Creating register for signal `\namco163_sound.\ch' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34402' with positive edge clock.
Creating register for signal `\namco163_sound.\out_acc' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34403' with positive edge clock.
Creating register for signal `\namco163_sound.\addr_lsb' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34404' with positive edge clock.
Creating register for signal `\namco163_sound.\cnt45' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34405' with positive edge clock.
Creating register for signal `\namco163_sound.$splitcmplxassign$mappers/Namco.sv:386$10919' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34406' with positive edge clock.
Creating register for signal `\namco163_sound.$splitcmplxassign$mappers/Namco.sv:387$10920' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34407' with positive edge clock.
Creating register for signal `\namco163_sound.$mem2bits$\cnt_L$mappers/Namco.sv:386$10921' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34408' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_L$mappers/Namco.sv:0$10922_ADDR' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34409' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_L$mappers/Namco.sv:0$10922_DATA' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34410' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_L$mappers/Namco.sv:0$10922_EN' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34411' with positive edge clock.
Creating register for signal `\namco163_sound.$mem2bits$\cnt_M$mappers/Namco.sv:387$10923' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34412' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_M$mappers/Namco.sv:0$10924_ADDR' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34413' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_M$mappers/Namco.sv:0$10924_DATA' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34414' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_M$mappers/Namco.sv:0$10924_EN' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34415' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_H$mappers/Namco.sv:389$10925_ADDR' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34416' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_H$mappers/Namco.sv:389$10925_DATA' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34417' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\cnt_H$mappers/Namco.sv:389$10925_EN' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34418' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\sample_pos$mappers/Namco.sv:391$10926_ADDR' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34419' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\sample_pos$mappers/Namco.sv:391$10926_DATA' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34420' with positive edge clock.
Creating register for signal `\namco163_sound.$memwr$\sample_pos$mappers/Namco.sv:391$10926_EN' using process `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
  created $dff cell `$procdff$34421' with positive edge clock.
Creating register for signal `\namco163_sound.\count45' using process `\namco163_sound.$proc$mappers/Namco.sv:377$10941'.
  created $dff cell `$procdff$34422' with positive edge clock.
Creating register for signal `\namco163_sound.\autoinc' using process `\namco163_sound.$proc$mappers/Namco.sv:351$10934'.
  created $dff cell `$procdff$34423' with positive edge clock.
Creating register for signal `\namco163_sound.\ram_ain' using process `\namco163_sound.$proc$mappers/Namco.sv:351$10934'.
  created $dff cell `$procdff$34424' with positive edge clock.
Creating register for signal `\namco163_sound.\do_inc' using process `\namco163_sound.$proc$mappers/Namco.sv:351$10934'.
  created $dff cell `$procdff$34425' with positive edge clock.
Creating register for signal `\namco163_mixed.\disabled' using process `\namco163_mixed.$proc$mappers/Namco.sv:297$10901'.
  created $dff cell `$procdff$34426' with positive edge clock.
Creating register for signal `\MAPN163.\timeout' using process `\MAPN163.$proc$mappers/Namco.sv:176$10852'.
  created $dff cell `$procdff$34427' with positive edge clock.
Creating register for signal `\MAPN163.\count' using process `\MAPN163.$proc$mappers/Namco.sv:176$10852'.
  created $dff cell `$procdff$34428' with positive edge clock.
Creating register for signal `\MAPN163.\mirror' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34429' with positive edge clock.
Creating register for signal `\MAPN163.\chr_en' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34430' with positive edge clock.
Creating register for signal `\MAPN163.\prg89' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34431' with positive edge clock.
Creating register for signal `\MAPN163.\prgAB' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34432' with positive edge clock.
Creating register for signal `\MAPN163.\prgCD' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34433' with positive edge clock.
Creating register for signal `\MAPN163.\chr0' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34434' with positive edge clock.
Creating register for signal `\MAPN163.\chr1' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34435' with positive edge clock.
Creating register for signal `\MAPN163.\chr2' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34436' with positive edge clock.
Creating register for signal `\MAPN163.\chr3' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34437' with positive edge clock.
Creating register for signal `\MAPN163.\chr4' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34438' with positive edge clock.
Creating register for signal `\MAPN163.\chr5' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34439' with positive edge clock.
Creating register for signal `\MAPN163.\chr6' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34440' with positive edge clock.
Creating register for signal `\MAPN163.\chr7' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34441' with positive edge clock.
Creating register for signal `\MAPN163.\chr10' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34442' with positive edge clock.
Creating register for signal `\MAPN163.\chr11' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34443' with positive edge clock.
Creating register for signal `\MAPN163.\chr12' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34444' with positive edge clock.
Creating register for signal `\MAPN163.\chr13' using process `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
  created $dff cell `$procdff$34445' with positive edge clock.
Creating register for signal `\N163.\m2' using process `\N163.$proc$mappers/Namco.sv:65$10831'.
  created $dff cell `$procdff$34446' with positive edge clock.
Creating register for signal `\Mapper111.\prgbank_reg' using process `\Mapper111.$proc$mappers/misc.sv:1808$10810'.
  created $dff cell `$procdff$34447' with positive edge clock.
Creating register for signal `\Mapper111.\chrbank_reg' using process `\Mapper111.$proc$mappers/misc.sv:1808$10810'.
  created $dff cell `$procdff$34448' with positive edge clock.
Creating register for signal `\Mapper111.\namebank_reg' using process `\Mapper111.$proc$mappers/misc.sv:1808$10810'.
  created $dff cell `$procdff$34449' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_rx_count' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34450' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_hid_valid' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34451' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_crc_err' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34452' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_rx_done' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34453' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_ADDR' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34454' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_DATA' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34455' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
  created $dff cell `$procdff$34456' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\ctrlin' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34457' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\datastatus' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34458' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_packet_counter' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34459' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_state' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34460' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_slow' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34461' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_reset_accepted' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34462' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\start_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34463' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\in_transfer_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34464' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\sof_transfer_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34465' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\resp_expected_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34466' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\token_pid_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34467' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\token_dev_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34468' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\token_ep_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34469' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\data_len_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34470' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\data_idx_i' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34471' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_bytes_remaining' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34472' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_advance_data' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34473' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_sof_counter' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
  created $dff cell `$procdff$34474' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_set_address_found' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
  created $dff cell `$procdff$34475' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_dev_address_requested' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
  created $dff cell `$procdff$34476' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_wLength' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
  created $dff cell `$procdff$34477' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_first_byte_0_found' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
  created $dff cell `$procdff$34478' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_setup_rom_addr' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34479' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_setup_rom_addr_acked' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34480' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_setup_byte_counter' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34481' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_retry' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34482' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_reset_pending' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34483' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_dev_address_confirmed' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34484' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_stored_response' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34485' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_timeout' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34486' with positive edge clock.
Creating register for signal `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.\R_txover_debug' using process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
  created $dff cell `$procdff$34487' with positive edge clock.
Creating register for signal `\Mapper225.\bank_mode' using process `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
  created $dff cell `$procdff$34488' with positive edge clock.
Creating register for signal `\Mapper225.$memwr$\ram$mappers/misc.sv:1587$10643_ADDR' using process `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
  created $dff cell `$procdff$34489' with positive edge clock.
Creating register for signal `\Mapper225.$memwr$\ram$mappers/misc.sv:1587$10643_DATA' using process `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
  created $dff cell `$procdff$34490' with positive edge clock.
Creating register for signal `\Mapper225.$memwr$\ram$mappers/misc.sv:1587$10643_EN' using process `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
  created $dff cell `$procdff$34491' with positive edge clock.
Creating register for signal `\Nanjing.\prg_bus_write' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34492' with positive edge clock.
Creating register for signal `\Nanjing.\prg_dout' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34493' with positive edge clock.
Creating register for signal `\Nanjing.\chr_bank' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34494' with positive edge clock.
Creating register for signal `\Nanjing.\prg_bank' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34495' with positive edge clock.
Creating register for signal `\Nanjing.\chr_switch' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34496' with positive edge clock.
Creating register for signal `\Nanjing.\trigger' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34497' with positive edge clock.
Creating register for signal `\Nanjing.\trig_comp' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34498' with positive edge clock.
Creating register for signal `\Nanjing.\security[0]' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34499' with positive edge clock.
Creating register for signal `\Nanjing.\security[1]' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34500' with positive edge clock.
Creating register for signal `\Nanjing.\security[2]' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34501' with positive edge clock.
Creating register for signal `\Nanjing.\security[3]' using process `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
  created $dff cell `$procdff$34502' with positive edge clock.
Creating register for signal `\Mapper164.\prg_bank' using process `\Mapper164.$proc$mappers/misc.sv:1346$10591'.
  created $dff cell `$procdff$34503' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1278$10494_EN' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34504' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1279$10495_EN' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34505' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1280$10496_EN' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34506' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1281$10497_EN' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34507' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1284$10498_ADDR' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34508' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1284$10498_DATA' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34509' with positive edge clock.
Creating register for signal `\Mapper162.$memwr$\state$mappers/misc.sv:1284$10498_EN' using process `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
  created $dff cell `$procdff$34510' with positive edge clock.
Creating register for signal `\Mapper72.\chr_bank' using process `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
  created $dff cell `$procdff$34511' with positive edge clock.
Creating register for signal `\Mapper72.\prg_bank' using process `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
  created $dff cell `$procdff$34512' with positive edge clock.
Creating register for signal `\Mapper72.\last_prg' using process `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
  created $dff cell `$procdff$34513' with positive edge clock.
Creating register for signal `\Mapper72.\last_chr' using process `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
  created $dff cell `$procdff$34514' with positive edge clock.
Creating register for signal `\Mapper234.\mode' using process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
  created $dff cell `$procdff$34515' with positive edge clock.
Creating register for signal `\Mapper234.\mirroring' using process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
  created $dff cell `$procdff$34516' with positive edge clock.
Creating register for signal `\Mapper234.\block' using process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
  created $dff cell `$procdff$34517' with positive edge clock.
Creating register for signal `\Mapper234.\inner_chr' using process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
  created $dff cell `$procdff$34518' with positive edge clock.
Creating register for signal `\Mapper234.\inner_prg' using process `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
  created $dff cell `$procdff$34519' with positive edge clock.
Creating register for signal `\Mapper228.\chr_bank' using process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
  created $dff cell `$procdff$34520' with positive edge clock.
Creating register for signal `\Mapper228.\prg_bank' using process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
  created $dff cell `$procdff$34521' with positive edge clock.
Creating register for signal `\Mapper228.\mirroring' using process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
  created $dff cell `$procdff$34522' with positive edge clock.
Creating register for signal `\Mapper228.\prg_chip' using process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
  created $dff cell `$procdff$34523' with positive edge clock.
Creating register for signal `\Mapper228.\prg_bank_mode' using process `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
  created $dff cell `$procdff$34524' with positive edge clock.
Creating register for signal `\Mapper41.\prg_bank' using process `\Mapper41.$proc$mappers/misc.sv:912$10388'.
  created $dff cell `$procdff$34525' with positive edge clock.
Creating register for signal `\Mapper41.\mirroring' using process `\Mapper41.$proc$mappers/misc.sv:912$10388'.
  created $dff cell `$procdff$34526' with positive edge clock.
Creating register for signal `\Mapper41.\chr_outer_bank' using process `\Mapper41.$proc$mappers/misc.sv:912$10388'.
  created $dff cell `$procdff$34527' with positive edge clock.
Creating register for signal `\Mapper41.\chr_inner_bank' using process `\Mapper41.$proc$mappers/misc.sv:912$10388'.
  created $dff cell `$procdff$34528' with positive edge clock.
Creating register for signal `\Mapper65.\irq' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34529' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_0' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34530' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_1' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34531' with positive edge clock.
Creating register for signal `\Mapper65.\mirroring' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34532' with positive edge clock.
Creating register for signal `\Mapper65.\irq_enable' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34533' with positive edge clock.
Creating register for signal `\Mapper65.\irq_reload' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34534' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_2' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34535' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_3' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34536' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_4' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34537' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_5' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34538' with positive edge clock.
Creating register for signal `\Mapper65.\prg_bank_0' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34539' with positive edge clock.
Creating register for signal `\Mapper65.\prg_bank_1' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34540' with positive edge clock.
Creating register for signal `\Mapper65.\prg_bank_2' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34541' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_6' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34542' with positive edge clock.
Creating register for signal `\Mapper65.\chr_bank_7' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34543' with positive edge clock.
Creating register for signal `\Mapper65.\irq_counter' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34544' with positive edge clock.
Creating register for signal `\Mapper65.\irq_ack' using process `\Mapper65.$proc$mappers/misc.sv:777$10366'.
  created $dff cell `$procdff$34545' with positive edge clock.
Creating register for signal `\Mapper42.\irq' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34546' with positive edge clock.
Creating register for signal `\Mapper42.\chr_bank' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34547' with positive edge clock.
Creating register for signal `\Mapper42.\prg_bank' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34548' with positive edge clock.
Creating register for signal `\Mapper42.\mirroring' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34549' with positive edge clock.
Creating register for signal `\Mapper42.\irq_enable' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34550' with positive edge clock.
Creating register for signal `\Mapper42.\irq_counter' using process `\Mapper42.$proc$mappers/misc.sv:670$10345'.
  created $dff cell `$procdff$34551' with positive edge clock.
Creating register for signal `\Mapper32.\mirror' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34552' with positive edge clock.
Creating register for signal `\Mapper32.\prgreg0' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34553' with positive edge clock.
Creating register for signal `\Mapper32.\prgreg1' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34554' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg0' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34555' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg1' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34556' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg2' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34557' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg3' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34558' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg4' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34559' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg5' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34560' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg6' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34561' with positive edge clock.
Creating register for signal `\Mapper32.\chrreg7' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34562' with positive edge clock.
Creating register for signal `\Mapper32.\prgmode' using process `\Mapper32.$proc$mappers/misc.sv:558$10327'.
  created $dff cell `$procdff$34563' with positive edge clock.
Creating register for signal `\Mapper18.\irq' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34564' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_0' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34565' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_1' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34566' with positive edge clock.
Creating register for signal `\Mapper18.\mirroring' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34567' with positive edge clock.
Creating register for signal `\Mapper18.\irq_enable' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34568' with positive edge clock.
Creating register for signal `\Mapper18.\irq_reload' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34569' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_2' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34570' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_3' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34571' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_4' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34572' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_5' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34573' with positive edge clock.
Creating register for signal `\Mapper18.\prg_bank_0' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34574' with positive edge clock.
Creating register for signal `\Mapper18.\prg_bank_1' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34575' with positive edge clock.
Creating register for signal `\Mapper18.\prg_bank_2' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34576' with positive edge clock.
Creating register for signal `\Mapper18.\ram_enable' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34577' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_6' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34578' with positive edge clock.
Creating register for signal `\Mapper18.\chr_bank_7' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34579' with positive edge clock.
Creating register for signal `\Mapper18.\irq_counter' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34580' with positive edge clock.
Creating register for signal `\Mapper18.\irq_ack' using process `\Mapper18.$proc$mappers/misc.sv:366$10291'.
  created $dff cell `$procdff$34581' with positive edge clock.
Creating register for signal `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.\o_btn' using process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:46$12369'.
  created $dff cell `$procdff$34582' with positive edge clock.
Creating register for signal `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.\R_btn' using process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:46$12369'.
  created $dff cell `$procdff$34583' with positive edge clock.
Creating register for signal `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.\R_autofire' using process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:19$12342'.
  created $dff cell `$procdff$34584' with positive edge clock.
Creating register for signal `\Mapper15.\mirroring' using process `\Mapper15.$proc$mappers/misc.sv:67$10218'.
  created $dff cell `$procdff$34585' with positive edge clock.
Creating register for signal `\Mapper15.\prg_rom_bank_mode' using process `\Mapper15.$proc$mappers/misc.sv:67$10218'.
  created $dff cell `$procdff$34586' with positive edge clock.
Creating register for signal `\Mapper15.\prg_rom_bank_lowbit' using process `\Mapper15.$proc$mappers/misc.sv:67$10218'.
  created $dff cell `$procdff$34587' with positive edge clock.
Creating register for signal `\Mapper15.\prg_rom_bank' using process `\Mapper15.$proc$mappers/misc.sv:67$10218'.
  created $dff cell `$procdff$34588' with positive edge clock.
Creating register for signal `\vrc6sound.\mode0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34589' with positive edge clock.
Creating register for signal `\vrc6sound.\mode1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34590' with positive edge clock.
Creating register for signal `\vrc6sound.\vol0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34591' with positive edge clock.
Creating register for signal `\vrc6sound.\vol1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34592' with positive edge clock.
Creating register for signal `\vrc6sound.\vol2' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34593' with positive edge clock.
Creating register for signal `\vrc6sound.\duty0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34594' with positive edge clock.
Creating register for signal `\vrc6sound.\duty1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34595' with positive edge clock.
Creating register for signal `\vrc6sound.\freq0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34596' with positive edge clock.
Creating register for signal `\vrc6sound.\freq1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34597' with positive edge clock.
Creating register for signal `\vrc6sound.\freq2' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34598' with positive edge clock.
Creating register for signal `\vrc6sound.\div0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34599' with positive edge clock.
Creating register for signal `\vrc6sound.\div1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34600' with positive edge clock.
Creating register for signal `\vrc6sound.\div2' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34601' with positive edge clock.
Creating register for signal `\vrc6sound.\en0' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34602' with positive edge clock.
Creating register for signal `\vrc6sound.\en1' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34603' with positive edge clock.
Creating register for signal `\vrc6sound.\en2' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34604' with positive edge clock.
Creating register for signal `\vrc6sound.\duty0cnt' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34605' with positive edge clock.
Creating register for signal `\vrc6sound.\duty1cnt' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34606' with positive edge clock.
Creating register for signal `\vrc6sound.\duty2cnt' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34607' with positive edge clock.
Creating register for signal `\vrc6sound.\acc' using process `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
  created $dff cell `$procdff$34608' with positive edge clock.
Creating register for signal `\usb_tx_phy.\state' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
  created $dff cell `$procdff$34609' with positive edge clock.
Creating register for signal `\usb_tx_phy.\R_LineCtrl_i' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
  created $dff cell `$procdff$34610' with positive edge clock.
Creating register for signal `\usb_tx_phy.\R_long_i' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
  created $dff cell `$procdff$34611' with positive edge clock.
Creating register for signal `\usb_tx_phy.\R_busreset_i' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
  created $dff cell `$procdff$34612' with positive edge clock.
Creating register for signal `\usb_tx_phy.\txdp' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294'.
  created $dff cell `$procdff$34613' with positive edge clock.
Creating register for signal `\usb_tx_phy.\txdn' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294'.
  created $dff cell `$procdff$34614' with positive edge clock.
Creating register for signal `\usb_tx_phy.\txoe' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
  created $dff cell `$procdff$34615' with positive edge clock.
Creating register for signal `\usb_tx_phy.\txoe_r1' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
  created $dff cell `$procdff$34616' with positive edge clock.
Creating register for signal `\usb_tx_phy.\txoe_r2' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
  created $dff cell `$procdff$34617' with positive edge clock.
Creating register for signal `\usb_tx_phy.\sd_nrzi_o' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:302$12278'.
  created $dff cell `$procdff$34618' with positive edge clock.
Creating register for signal `\usb_tx_phy.\sd_bs_o' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:279$12273'.
  created $dff cell `$procdff$34619' with positive edge clock.
Creating register for signal `\usb_tx_phy.\one_cnt' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:260$12263'.
  created $dff cell `$procdff$34620' with positive edge clock.
Creating register for signal `\usb_tx_phy.\hold_reg' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259'.
  created $dff cell `$procdff$34621' with positive edge clock.
Creating register for signal `\usb_tx_phy.\hold_reg_d' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259'.
  created $dff cell `$procdff$34622' with positive edge clock.
Creating register for signal `\usb_tx_phy.\sft_done' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250'.
  created $dff cell `$procdff$34623' with positive edge clock.
Creating register for signal `\usb_tx_phy.\sft_done_r' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250'.
  created $dff cell `$procdff$34624' with positive edge clock.
Creating register for signal `\usb_tx_phy.\sd_raw_o' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:216$12247'.
  created $dff cell `$procdff$34625' with positive edge clock.
Creating register for signal `\usb_tx_phy.\bit_cnt' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:202$12240'.
  created $dff cell `$procdff$34626' with positive edge clock.
Creating register for signal `\usb_tx_phy.\data_xmit' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:186$12234'.
  created $dff cell `$procdff$34627' with positive edge clock.
Creating register for signal `\usb_tx_phy.\tx_ip_sync' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:172$12231'.
  created $dff cell `$procdff$34628' with positive edge clock.
Creating register for signal `\usb_tx_phy.\tx_ip' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:159$12227'.
  created $dff cell `$procdff$34629' with positive edge clock.
Creating register for signal `\usb_tx_phy.\ld_data' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:152$12226'.
  created $dff cell `$procdff$34630' with positive edge clock.
Creating register for signal `\usb_tx_phy.\TxReady_o' using process `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:144$12221'.
  created $dff cell `$procdff$34631' with positive edge clock.
Creating register for signal `\vrcIRQ.\irqE' using process `\vrcIRQ.$proc$mappers/VRC.sv:762$10143'.
  created $dff cell `$procdff$34632' with positive edge clock.
Creating register for signal `\vrcIRQ.\timeout' using process `\vrcIRQ.$proc$mappers/VRC.sv:762$10143'.
  created $dff cell `$procdff$34633' with positive edge clock.
Creating register for signal `\vrcIRQ.\irqcnt' using process `\vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
  created $dff cell `$procdff$34634' with positive edge clock.
Creating register for signal `\vrcIRQ.\scalar' using process `\vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
  created $dff cell `$procdff$34635' with positive edge clock.
Creating register for signal `\vrcIRQ.\line' using process `\vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
  created $dff cell `$procdff$34636' with positive edge clock.
Creating register for signal `\vrcIRQ.\irqlatch' using process `\vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
  created $dff cell `$procdff$34637' with positive edge clock.
Creating register for signal `\vrcIRQ.\irqM' using process `\vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
  created $dff cell `$procdff$34638' with positive edge clock.
Creating register for signal `\vrcIRQ.\irqA' using process `\vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
  created $dff cell `$procdff$34639' with positive edge clock.
Creating register for signal `\MAPVRC6.\mirror' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34640' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank0' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34641' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank1' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34642' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank2' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34643' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank3' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34644' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank4' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34645' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank5' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34646' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank6' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34647' with positive edge clock.
Creating register for signal `\MAPVRC6.\chrbank7' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34648' with positive edge clock.
Creating register for signal `\MAPVRC6.\prgbank8' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34649' with positive edge clock.
Creating register for signal `\MAPVRC6.\prgbankC' using process `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
  created $dff cell `$procdff$34650' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_valid_prev' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:236$12216'.
  created $dff cell `$procdff$34651' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_frame' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
  created $dff cell `$procdff$34652' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_valid' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
  created $dff cell `$procdff$34653' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_linestate_sync' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
  created $dff cell `$procdff$34654' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_preamble' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
  created $dff cell `$procdff$34655' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_rxactive' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
  created $dff cell `$procdff$34656' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_linebit_prev' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
  created $dff cell `$procdff$34657' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_data' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
  created $dff cell `$procdff$34658' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_data_latch' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
  created $dff cell `$procdff$34659' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_idlecnt' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
  created $dff cell `$procdff$34660' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_PA' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:101$12182'.
  created $dff cell `$procdff$34661' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_dif_shift' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
  created $dff cell `$procdff$34662' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_clk_recovered_shift' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
  created $dff cell `$procdff$34663' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_linestate' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
  created $dff cell `$procdff$34664' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_linestate_prev' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
  created $dff cell `$procdff$34665' with positive edge clock.
Creating register for signal `\usb_rx_phy.\R_rx_en' using process `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
  created $dff cell `$procdff$34666' with positive edge clock.
Creating register for signal `\VRC6.\m2' using process `\VRC6.$proc$mappers/VRC.sv:418$10031'.
  created $dff cell `$procdff$34667' with positive edge clock.
Creating register for signal `\VRC24.\mirroring' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34668' with positive edge clock.
Creating register for signal `\VRC24.\prg_bank0' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34669' with positive edge clock.
Creating register for signal `\VRC24.\prg_bank1' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34670' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank0' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34671' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank1' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34672' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank2' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34673' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank3' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34674' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank4' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34675' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank5' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34676' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank6' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34677' with positive edge clock.
Creating register for signal `\VRC24.\chr_bank7' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34678' with positive edge clock.
Creating register for signal `\VRC24.\prg_invert' using process `\VRC24.$proc$mappers/VRC.sv:265$10003'.
  created $dff cell `$procdff$34679' with positive edge clock.
Creating register for signal `\VRC3.\irq' using process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
  created $dff cell `$procdff$34680' with positive edge clock.
Creating register for signal `\VRC3.\prg_bank' using process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
  created $dff cell `$procdff$34681' with positive edge clock.
Creating register for signal `\VRC3.\irq_enable' using process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
  created $dff cell `$procdff$34682' with positive edge clock.
Creating register for signal `\VRC3.\irq_latch' using process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
  created $dff cell `$procdff$34683' with positive edge clock.
Creating register for signal `\VRC3.\irq_counter' using process `\VRC3.$proc$mappers/VRC.sv:150$9961'.
  created $dff cell `$procdff$34684' with positive edge clock.
Creating register for signal `\VRC1.\mirroring' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34685' with positive edge clock.
Creating register for signal `\VRC1.\prg_bank0' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34686' with positive edge clock.
Creating register for signal `\VRC1.\prg_bank1' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34687' with positive edge clock.
Creating register for signal `\VRC1.\prg_bank2' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34688' with positive edge clock.
Creating register for signal `\VRC1.\chr_bank0' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34689' with positive edge clock.
Creating register for signal `\VRC1.\chr_bank1' using process `\VRC1.$proc$mappers/VRC.sv:52$9943'.
  created $dff cell `$procdff$34690' with positive edge clock.
Creating register for signal `\mmc5_mixed.\odd_or_even' using process `\mmc5_mixed.$proc$mappers/MMC5.sv:442$9924'.
  created $dff cell `$procdff$34691' with positive edge clock.
Creating register for signal `\MMC5.\last_read_ram' using process `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
  created $dff cell `$procdff$34692' with positive edge clock.
Creating register for signal `\MMC5.\last_read_exattr' using process `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
  created $dff cell `$procdff$34693' with positive edge clock.
Creating register for signal `\MMC5.\last_read_vram' using process `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
  created $dff cell `$procdff$34694' with positive edge clock.
Creating register for signal `\MMC5.\last_chr_read' using process `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
  created $dff cell `$procdff$34695' with positive edge clock.
Creating register for signal `\MMC5.\vscroll' using process `\MMC5.$proc$mappers/MMC5.sv:240$9840'.
  created $dff cell `$procdff$34696' with positive edge clock.
Creating register for signal `\MMC5.\cur_tile' using process `\MMC5.$proc$mappers/MMC5.sv:233$9836'.
  created $dff cell `$procdff$34697' with positive edge clock.
Creating register for signal `\MMC5.\last_in_split_area' using process `\MMC5.$proc$mappers/MMC5.sv:233$9836'.
  created $dff cell `$procdff$34698' with positive edge clock.
Creating register for signal `\MMC5.\irq_pending' using process `\MMC5.$proc$mappers/MMC5.sv:202$9815'.
  created $dff cell `$procdff$34699' with positive edge clock.
Creating register for signal `\MMC5.\last_scanline' using process `\MMC5.$proc$mappers/MMC5.sv:202$9815'.
  created $dff cell `$procdff$34700' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_0' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34701' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_1' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34702' with positive edge clock.
Creating register for signal `\MMC5.\mirroring' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34703' with positive edge clock.
Creating register for signal `\MMC5.\irq_enable' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34704' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_2' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34705' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_3' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34706' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_4' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34707' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_5' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34708' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_8' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34709' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_9' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34710' with positive edge clock.
Creating register for signal `\MMC5.\prg_bank_0' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34711' with positive edge clock.
Creating register for signal `\MMC5.\prg_bank_1' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34712' with positive edge clock.
Creating register for signal `\MMC5.\prg_bank_2' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34713' with positive edge clock.
Creating register for signal `\MMC5.\prg_mode' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34714' with positive edge clock.
Creating register for signal `\MMC5.\chr_mode' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34715' with positive edge clock.
Creating register for signal `\MMC5.\prg_protect_1' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34716' with positive edge clock.
Creating register for signal `\MMC5.\prg_protect_2' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34717' with positive edge clock.
Creating register for signal `\MMC5.\extended_ram_mode' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34718' with positive edge clock.
Creating register for signal `\MMC5.\fill_tile' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34719' with positive edge clock.
Creating register for signal `\MMC5.\fill_attr' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34720' with positive edge clock.
Creating register for signal `\MMC5.\prg_ram_bank' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34721' with positive edge clock.
Creating register for signal `\MMC5.\prg_bank_3' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34722' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_6' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34723' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_7' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34724' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_a' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34725' with positive edge clock.
Creating register for signal `\MMC5.\chr_bank_b' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34726' with positive edge clock.
Creating register for signal `\MMC5.\upper_chr_bank_bits' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34727' with positive edge clock.
Creating register for signal `\MMC5.\chr_last' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34728' with positive edge clock.
Creating register for signal `\MMC5.\vsplit_startstop' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34729' with positive edge clock.
Creating register for signal `\MMC5.\vsplit_enable' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34730' with positive edge clock.
Creating register for signal `\MMC5.\vsplit_side' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34731' with positive edge clock.
Creating register for signal `\MMC5.\vsplit_scroll' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34732' with positive edge clock.
Creating register for signal `\MMC5.\vsplit_bank' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34733' with positive edge clock.
Creating register for signal `\MMC5.\irq_scanline' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34734' with positive edge clock.
Creating register for signal `\MMC5.\multiplier_1' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34735' with positive edge clock.
Creating register for signal `\MMC5.\multiplier_2' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34736' with positive edge clock.
Creating register for signal `\MMC5.\old_ppu_sprite16' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34737' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_ADDR' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34738' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_DATA' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34739' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34740' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_ADDR' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34741' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_DATA' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34742' with positive edge clock.
Creating register for signal `\MMC5.$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN' using process `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
  created $dff cell `$procdff$34743' with positive edge clock.
Creating register for signal `\Mapper165.\latch_0' using process `\Mapper165.$proc$mappers/MMC3.sv:668$9712'.
  created $dff cell `$procdff$34744' with positive edge clock.
Creating register for signal `\Mapper165.\latch_1' using process `\Mapper165.$proc$mappers/MMC3.sv:668$9712'.
  created $dff cell `$procdff$34745' with positive edge clock.
Creating register for signal `\Mapper165.\irq' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34746' with positive edge clock.
Creating register for signal `\Mapper165.\chr_bank_0' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34747' with positive edge clock.
Creating register for signal `\Mapper165.\chr_bank_1' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34748' with positive edge clock.
Creating register for signal `\Mapper165.\mirroring' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34749' with positive edge clock.
Creating register for signal `\Mapper165.\counter' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34750' with positive edge clock.
Creating register for signal `\Mapper165.\bank_select' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34751' with positive edge clock.
Creating register for signal `\Mapper165.\prg_rom_bank_mode' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34752' with positive edge clock.
Creating register for signal `\Mapper165.\chr_a12_invert' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34753' with positive edge clock.
Creating register for signal `\Mapper165.\irq_enable' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34754' with positive edge clock.
Creating register for signal `\Mapper165.\irq_reload' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34755' with positive edge clock.
Creating register for signal `\Mapper165.\irq_latch' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34756' with positive edge clock.
Creating register for signal `\Mapper165.\chr_bank_2' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34757' with positive edge clock.
Creating register for signal `\Mapper165.\chr_bank_4' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34758' with positive edge clock.
Creating register for signal `\Mapper165.\prg_bank_0' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34759' with positive edge clock.
Creating register for signal `\Mapper165.\prg_bank_1' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34760' with positive edge clock.
Creating register for signal `\Mapper165.\a12_ctr' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34761' with positive edge clock.
Creating register for signal `\Mapper165.\ram_enable' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34762' with positive edge clock.
Creating register for signal `\Mapper165.\ram_protect' using process `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
  created $dff cell `$procdff$34763' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_0' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34764' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_1' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34765' with positive edge clock.
Creating register for signal `\MMC3.\mirroring' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34766' with positive edge clock.
Creating register for signal `\MMC3.\counter' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34767' with positive edge clock.
Creating register for signal `\MMC3.\bank_select' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34768' with positive edge clock.
Creating register for signal `\MMC3.\prg_rom_bank_mode' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34769' with positive edge clock.
Creating register for signal `\MMC3.\chr_a12_invert' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34770' with positive edge clock.
Creating register for signal `\MMC3.\irq_enable' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34771' with positive edge clock.
Creating register for signal `\MMC3.\irq_reload' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34772' with positive edge clock.
Creating register for signal `\MMC3.\irq_latch' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34773' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_2' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34774' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_3' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34775' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_4' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34776' with positive edge clock.
Creating register for signal `\MMC3.\chr_bank_5' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34777' with positive edge clock.
Creating register for signal `\MMC3.\prg_bank_0' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34778' with positive edge clock.
Creating register for signal `\MMC3.\prg_bank_1' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34779' with positive edge clock.
Creating register for signal `\MMC3.\prg_bank_2' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34780' with positive edge clock.
Creating register for signal `\MMC3.\a12_ctr' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34781' with positive edge clock.
Creating register for signal `\MMC3.\ram_enable' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34782' with positive edge clock.
Creating register for signal `\MMC3.\ram_protect' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34783' with positive edge clock.
Creating register for signal `\MMC3.\ram6_enabled' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34784' with positive edge clock.
Creating register for signal `\MMC3.\ram6_enable' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34785' with positive edge clock.
Creating register for signal `\MMC3.\ram6_protect' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34786' with positive edge clock.
Creating register for signal `\MMC3.\last_a12' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34787' with positive edge clock.
Creating register for signal `\MMC3.\irq_reg' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34788' with positive edge clock.
Creating register for signal `\MMC3.\mapper47_multicart' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34789' with positive edge clock.
Creating register for signal `\MMC3.\mapper37_multicart' using process `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
  created $dff cell `$procdff$34790' with positive edge clock.
Creating register for signal `\Rambo1.\irq' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34791' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_0' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34792' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_1' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34793' with positive edge clock.
Creating register for signal `\Rambo1.\mirroring' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34794' with positive edge clock.
Creating register for signal `\Rambo1.\counter' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34795' with positive edge clock.
Creating register for signal `\Rambo1.\bank_select' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34796' with positive edge clock.
Creating register for signal `\Rambo1.\prg_rom_bank_mode' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34797' with positive edge clock.
Creating register for signal `\Rambo1.\chr_K' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34798' with positive edge clock.
Creating register for signal `\Rambo1.\chr_a12_invert' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34799' with positive edge clock.
Creating register for signal `\Rambo1.\irq_enable' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34800' with positive edge clock.
Creating register for signal `\Rambo1.\irq_reload' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34801' with positive edge clock.
Creating register for signal `\Rambo1.\irq_latch' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34802' with positive edge clock.
Creating register for signal `\Rambo1.\irq_delay' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34803' with positive edge clock.
Creating register for signal `\Rambo1.\irq_imm' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34804' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_2' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34805' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_3' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34806' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_4' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34807' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_5' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34808' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_8' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34809' with positive edge clock.
Creating register for signal `\Rambo1.\chr_bank_9' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34810' with positive edge clock.
Creating register for signal `\Rambo1.\prg_bank_0' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34811' with positive edge clock.
Creating register for signal `\Rambo1.\prg_bank_1' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34812' with positive edge clock.
Creating register for signal `\Rambo1.\prg_bank_2' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34813' with positive edge clock.
Creating register for signal `\Rambo1.\irq_cycle_mode' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34814' with positive edge clock.
Creating register for signal `\Rambo1.\next_irq_cycle_mode' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34815' with positive edge clock.
Creating register for signal `\Rambo1.\cycle_counter' using process `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
  created $dff cell `$procdff$34816' with positive edge clock.
Creating register for signal `\Rambo1.\old_a12_edge' using process `\Rambo1.$proc$mappers/MMC3.sv:74$9422'.
  created $dff cell `$procdff$34817' with positive edge clock.
Creating register for signal `\Rambo1.\a12_ctr' using process `\Rambo1.$proc$mappers/MMC3.sv:74$9422'.
  created $dff cell `$procdff$34818' with positive edge clock.
Creating register for signal `\MMC4.\latch_0' using process `\MMC4.$proc$mappers/MMC2.sv:282$9383'.
  created $dff cell `$procdff$34819' with positive edge clock.
Creating register for signal `\MMC4.\latch_1' using process `\MMC4.$proc$mappers/MMC2.sv:282$9383'.
  created $dff cell `$procdff$34820' with positive edge clock.
Creating register for signal `\MMC4.\prg_bank' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34821' with positive edge clock.
Creating register for signal `\MMC4.\mirroring' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34822' with positive edge clock.
Creating register for signal `\MMC4.\chr_bank_0a' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34823' with positive edge clock.
Creating register for signal `\MMC4.\chr_bank_0b' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34824' with positive edge clock.
Creating register for signal `\MMC4.\chr_bank_1a' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34825' with positive edge clock.
Creating register for signal `\MMC4.\chr_bank_1b' using process `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
  created $dff cell `$procdff$34826' with positive edge clock.
Creating register for signal `\MMC2.\latch_0' using process `\MMC2.$proc$mappers/MMC2.sv:122$9349'.
  created $dff cell `$procdff$34827' with positive edge clock.
Creating register for signal `\MMC2.\latch_1' using process `\MMC2.$proc$mappers/MMC2.sv:122$9349'.
  created $dff cell `$procdff$34828' with positive edge clock.
Creating register for signal `\MMC2.\prg_bank' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34829' with positive edge clock.
Creating register for signal `\MMC2.\mirroring' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34830' with positive edge clock.
Creating register for signal `\MMC2.\chr_bank_0a' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34831' with positive edge clock.
Creating register for signal `\MMC2.\chr_bank_0b' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34832' with positive edge clock.
Creating register for signal `\MMC2.\chr_bank_1a' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34833' with positive edge clock.
Creating register for signal `\MMC2.\chr_bank_1b' using process `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
  created $dff cell `$procdff$34834' with positive edge clock.
Creating register for signal `\NesEvent.\unlocked' using process `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
  created $dff cell `$procdff$34835' with positive edge clock.
Creating register for signal `\NesEvent.\old_val' using process `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
  created $dff cell `$procdff$34836' with positive edge clock.
Creating register for signal `\NesEvent.\counter' using process `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
  created $dff cell `$procdff$34837' with positive edge clock.
Creating register for signal `\NesEvent.\oldbits' using process `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
  created $dff cell `$procdff$34838' with positive edge clock.
Creating register for signal `\MMC1.\prg_bank' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34839' with positive edge clock.
Creating register for signal `\MMC1.\chr_bank_0' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34840' with positive edge clock.
Creating register for signal `\MMC1.\chr_bank_1' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34841' with positive edge clock.
Creating register for signal `\MMC1.\shift' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34842' with positive edge clock.
Creating register for signal `\MMC1.\control' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34843' with positive edge clock.
Creating register for signal `\MMC1.\delay_ctrl' using process `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
  created $dff cell `$procdff$34844' with positive edge clock.
Creating register for signal `\Mapper28.\mode' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34845' with positive edge clock.
Creating register for signal `\Mapper28.\a53chr' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34846' with positive edge clock.
Creating register for signal `\Mapper28.\inner' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34847' with positive edge clock.
Creating register for signal `\Mapper28.\outer' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34848' with positive edge clock.
Creating register for signal `\Mapper28.\selreg' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34849' with positive edge clock.
Creating register for signal `\Mapper28.\security' using process `\Mapper28.$proc$mappers/generic.sv:948$9230'.
  created $dff cell `$procdff$34850' with positive edge clock.
Creating register for signal `\Mapper107.\chr_bank' using process `\Mapper107.$proc$mappers/generic.sv:864$9210'.
  created $dff cell `$procdff$34851' with positive edge clock.
Creating register for signal `\Mapper107.\prg_bank' using process `\Mapper107.$proc$mappers/generic.sv:864$9210'.
  created $dff cell `$procdff$34852' with positive edge clock.
Creating register for signal `\Mapper89.\prgsel' using process `\Mapper89.$proc$mappers/generic.sv:769$9187'.
  created $dff cell `$procdff$34853' with positive edge clock.
Creating register for signal `\Mapper89.\chrsel0' using process `\Mapper89.$proc$mappers/generic.sv:769$9187'.
  created $dff cell `$procdff$34854' with positive edge clock.
Creating register for signal `\Mapper89.\chrsel1' using process `\Mapper89.$proc$mappers/generic.sv:769$9187'.
  created $dff cell `$procdff$34855' with positive edge clock.
Creating register for signal `\Mapper89.\mirror' using process `\Mapper89.$proc$mappers/generic.sv:769$9187'.
  created $dff cell `$procdff$34856' with positive edge clock.
Creating register for signal `\Mapper79.\chr_bank' using process `\Mapper79.$proc$mappers/generic.sv:684$9162'.
  created $dff cell `$procdff$34857' with positive edge clock.
Creating register for signal `\Mapper79.\prg_bank' using process `\Mapper79.$proc$mappers/generic.sv:684$9162'.
  created $dff cell `$procdff$34858' with positive edge clock.
Creating register for signal `\Mapper79.\mirroring' using process `\Mapper79.$proc$mappers/generic.sv:684$9162'.
  created $dff cell `$procdff$34859' with positive edge clock.
Creating register for signal `\Mapper78.\chr_bank' using process `\Mapper78.$proc$mappers/generic.sv:595$9140'.
  created $dff cell `$procdff$34860' with positive edge clock.
Creating register for signal `\Mapper78.\prg_bank' using process `\Mapper78.$proc$mappers/generic.sv:595$9140'.
  created $dff cell `$procdff$34861' with positive edge clock.
Creating register for signal `\Mapper78.\mirroring' using process `\Mapper78.$proc$mappers/generic.sv:595$9140'.
  created $dff cell `$procdff$34862' with positive edge clock.
Creating register for signal `\Mapper77.\prgbank' using process `\Mapper77.$proc$mappers/generic.sv:520$9117'.
  created $dff cell `$procdff$34863' with positive edge clock.
Creating register for signal `\Mapper77.\chrbank' using process `\Mapper77.$proc$mappers/generic.sv:520$9117'.
  created $dff cell `$procdff$34864' with positive edge clock.
Creating register for signal `\Mapper71.\prg_bank' using process `\Mapper71.$proc$mappers/generic.sv:437$9095'.
  created $dff cell `$procdff$34865' with positive edge clock.
Creating register for signal `\Mapper71.\ciram_select' using process `\Mapper71.$proc$mappers/generic.sv:437$9095'.
  created $dff cell `$procdff$34866' with positive edge clock.
Creating register for signal `\Mapper34.\prg_bank' using process `\Mapper34.$proc$mappers/generic.sv:357$9065'.
  created $dff cell `$procdff$34867' with positive edge clock.
Creating register for signal `\Mapper34.\chr_bank_0' using process `\Mapper34.$proc$mappers/generic.sv:357$9065'.
  created $dff cell `$procdff$34868' with positive edge clock.
Creating register for signal `\Mapper34.\chr_bank_1' using process `\Mapper34.$proc$mappers/generic.sv:357$9065'.
  created $dff cell `$procdff$34869' with positive edge clock.
Creating register for signal `\Mapper66.\chr_bank' using process `\Mapper66.$proc$mappers/generic.sv:264$9040'.
  created $dff cell `$procdff$34870' with positive edge clock.
Creating register for signal `\Mapper66.\prg_bank' using process `\Mapper66.$proc$mappers/generic.sv:264$9040'.
  created $dff cell `$procdff$34871' with positive edge clock.
Creating register for signal `\Mapper30.\prgbank' using process `\Mapper30.$proc$mappers/generic.sv:167$9007'.
  created $dff cell `$procdff$34872' with positive edge clock.
Creating register for signal `\Mapper30.\chrbank' using process `\Mapper30.$proc$mappers/generic.sv:167$9007'.
  created $dff cell `$procdff$34873' with positive edge clock.
Creating register for signal `\Mapper30.\nametable' using process `\Mapper30.$proc$mappers/generic.sv:167$9007'.
  created $dff cell `$procdff$34874' with positive edge clock.
Creating register for signal `\Mapper13.\chr_bank' using process `\Mapper13.$proc$mappers/generic.sv:100$8988'.
  created $dff cell `$procdff$34875' with positive edge clock.
Creating register for signal `\dpram.\q_b' using process `\dpram.$proc$dpram.v:25$8956'.
  created $dff cell `$procdff$34876' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:27$8947_ADDR' using process `\dpram.$proc$dpram.v:25$8956'.
  created $dff cell `$procdff$34877' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:27$8947_DATA' using process `\dpram.$proc$dpram.v:25$8956'.
  created $dff cell `$procdff$34878' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:27$8947_EN' using process `\dpram.$proc$dpram.v:25$8956'.
  created $dff cell `$procdff$34879' with positive edge clock.
Creating register for signal `\dpram.\q_a' using process `\dpram.$proc$dpram.v:19$8948'.
  created $dff cell `$procdff$34880' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:21$8946_ADDR' using process `\dpram.$proc$dpram.v:19$8948'.
  created $dff cell `$procdff$34881' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:21$8946_DATA' using process `\dpram.$proc$dpram.v:19$8948'.
  created $dff cell `$procdff$34882' with positive edge clock.
Creating register for signal `\dpram.$memwr$\ram$dpram.v:21$8946_EN' using process `\dpram.$proc$dpram.v:19$8948'.
  created $dff cell `$procdff$34883' with positive edge clock.
Creating register for signal `\ApuLookupTable.\tmp_a' using process `\ApuLookupTable.$proc$apu.sv:890$8373'.
  created $dff cell `$procdff$34884' with positive edge clock.
Creating register for signal `\ApuLookupTable.\tmp_b' using process `\ApuLookupTable.$proc$apu.sv:890$8373'.
  created $dff cell `$procdff$34885' with positive edge clock.
Creating register for signal `\APU.\Enabled' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34886' with positive edge clock.
Creating register for signal `\APU.\Cycles' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34887' with positive edge clock.
Creating register for signal `\APU.\FrameSeqMode' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34888' with positive edge clock.
Creating register for signal `\APU.\ClkE' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34889' with positive edge clock.
Creating register for signal `\APU.\ClkL' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34890' with positive edge clock.
Creating register for signal `\APU.\IrqCtr' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34891' with positive edge clock.
Creating register for signal `\APU.\FrameInterrupt' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34892' with positive edge clock.
Creating register for signal `\APU.\DisableFrameInterrupt' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34893' with positive edge clock.
Creating register for signal `\APU.\last_4017' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34894' with positive edge clock.
Creating register for signal `\APU.\delayed_clear' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34895' with positive edge clock.
Creating register for signal `\APU.\delayed_interrupt' using process `\APU.$proc$apu.sv:702$8052'.
  created $dff cell `$procdff$34896' with positive edge clock.
Creating register for signal `\DmcChan.\IrqEnable' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34897' with positive edge clock.
Creating register for signal `\DmcChan.\IrqActive' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34898' with positive edge clock.
Creating register for signal `\DmcChan.\Loop' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34899' with positive edge clock.
Creating register for signal `\DmcChan.\Freq' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34900' with positive edge clock.
Creating register for signal `\DmcChan.\Dac' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34901' with positive edge clock.
Creating register for signal `\DmcChan.\SampleAddress' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34902' with positive edge clock.
Creating register for signal `\DmcChan.\SampleLen' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34903' with positive edge clock.
Creating register for signal `\DmcChan.\ShiftReg' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34904' with positive edge clock.
Creating register for signal `\DmcChan.\Cycles' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34905' with positive edge clock.
Creating register for signal `\DmcChan.\Address' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34906' with positive edge clock.
Creating register for signal `\DmcChan.\BytesLeft' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34907' with positive edge clock.
Creating register for signal `\DmcChan.\BitsUsed' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34908' with positive edge clock.
Creating register for signal `\DmcChan.\SampleBuffer' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34909' with positive edge clock.
Creating register for signal `\DmcChan.\HasSampleBuffer' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34910' with positive edge clock.
Creating register for signal `\DmcChan.\HasShiftReg' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34911' with positive edge clock.
Creating register for signal `\DmcChan.\DmcEnabled' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34912' with positive edge clock.
Creating register for signal `\DmcChan.\ActivationDelay' using process `\DmcChan.$proc$apu.sv:503$7911'.
  created $dff cell `$procdff$34913' with positive edge clock.
Creating register for signal `\NoiseChan.\LenCtr' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34914' with positive edge clock.
Creating register for signal `\NoiseChan.\EnvLoop' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34915' with positive edge clock.
Creating register for signal `\NoiseChan.\EnvDisable' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34916' with positive edge clock.
Creating register for signal `\NoiseChan.\EnvDoReset' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34917' with positive edge clock.
Creating register for signal `\NoiseChan.\Volume' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34918' with positive edge clock.
Creating register for signal `\NoiseChan.\Envelope' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34919' with positive edge clock.
Creating register for signal `\NoiseChan.\EnvDivider' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34920' with positive edge clock.
Creating register for signal `\NoiseChan.\Period' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34921' with positive edge clock.
Creating register for signal `\NoiseChan.\TimerCtr' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34922' with positive edge clock.
Creating register for signal `\NoiseChan.\ShortMode' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34923' with positive edge clock.
Creating register for signal `\NoiseChan.\Shift' using process `\NoiseChan.$proc$apu.sv:352$7853'.
  created $dff cell `$procdff$34924' with positive edge clock.
Creating register for signal `\TriangleChan.\Sample' using process `\TriangleChan.$proc$apu.sv:299$7846'.
  created $dff cell `$procdff$34925' with positive edge clock.
Creating register for signal `\TriangleChan.\LenCtr' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34926' with positive edge clock.
Creating register for signal `\TriangleChan.\Period' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34927' with positive edge clock.
Creating register for signal `\TriangleChan.\TimerCtr' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34928' with positive edge clock.
Creating register for signal `\TriangleChan.\SeqPos' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34929' with positive edge clock.
Creating register for signal `\TriangleChan.\LinCtrPeriod' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34930' with positive edge clock.
Creating register for signal `\TriangleChan.\LinCtr' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34931' with positive edge clock.
Creating register for signal `\TriangleChan.\LinCtrl' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34932' with positive edge clock.
Creating register for signal `\TriangleChan.\LinHalt' using process `\TriangleChan.$proc$apu.sv:238$7828'.
  created $dff cell `$procdff$34933' with positive edge clock.
Creating register for signal `\SquareChan.\LenCtr' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34934' with positive edge clock.
Creating register for signal `\SquareChan.\Duty' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34935' with positive edge clock.
Creating register for signal `\SquareChan.\EnvLoop' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34936' with positive edge clock.
Creating register for signal `\SquareChan.\EnvDisable' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34937' with positive edge clock.
Creating register for signal `\SquareChan.\EnvDoReset' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34938' with positive edge clock.
Creating register for signal `\SquareChan.\Volume' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34939' with positive edge clock.
Creating register for signal `\SquareChan.\Envelope' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34940' with positive edge clock.
Creating register for signal `\SquareChan.\EnvDivider' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34941' with positive edge clock.
Creating register for signal `\SquareChan.\SweepEnable' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34942' with positive edge clock.
Creating register for signal `\SquareChan.\SweepNegate' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34943' with positive edge clock.
Creating register for signal `\SquareChan.\SweepReset' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34944' with positive edge clock.
Creating register for signal `\SquareChan.\SweepPeriod' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34945' with positive edge clock.
Creating register for signal `\SquareChan.\SweepDivider' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34946' with positive edge clock.
Creating register for signal `\SquareChan.\SweepShift' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34947' with positive edge clock.
Creating register for signal `\SquareChan.\Period' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34948' with positive edge clock.
Creating register for signal `\SquareChan.\TimerCtr' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34949' with positive edge clock.
Creating register for signal `\SquareChan.\SeqPos' using process `\SquareChan.$proc$apu.sv:84$7790'.
  created $dff cell `$procdff$34950' with positive edge clock.
Creating register for signal `\PPU.\latched_dout' using process `\PPU.$proc$ppu.sv:881$7768'.
  created $dff cell `$procdff$34951' with positive edge clock.
Creating register for signal `\PPU.\decay_high' using process `\PPU.$proc$ppu.sv:881$7768'.
  created $dff cell `$procdff$34952' with positive edge clock.
Creating register for signal `\PPU.\decay_low' using process `\PPU.$proc$ppu.sv:881$7768'.
  created $dff cell `$procdff$34953' with positive edge clock.
Creating register for signal `\PPU.\refresh_high' using process `\PPU.$proc$ppu.sv:881$7768'.
  created $dff cell `$procdff$34954' with positive edge clock.
Creating register for signal `\PPU.\refresh_low' using process `\PPU.$proc$ppu.sv:881$7768'.
  created $dff cell `$procdff$34955' with positive edge clock.
Creating register for signal `\PPU.\vram_latch' using process `\PPU.$proc$ppu.sv:864$7767'.
  created $dff cell `$procdff$34956' with positive edge clock.
Creating register for signal `\PPU.\vram_read_delayed' using process `\PPU.$proc$ppu.sv:864$7767'.
  created $dff cell `$procdff$34957' with positive edge clock.
Creating register for signal `\PPU.\nmi' using process `\PPU.$proc$ppu.sv:858$7765'.
  created $dff cell `$procdff$34958' with positive edge clock.
Creating register for signal `\PPU.\emphasis' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34959' with positive edge clock.
Creating register for signal `\PPU.\obj_size' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34960' with positive edge clock.
Creating register for signal `\PPU.\obj_patt' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34961' with positive edge clock.
Creating register for signal `\PPU.\bg_patt' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34962' with positive edge clock.
Creating register for signal `\PPU.\vbl_enable' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34963' with positive edge clock.
Creating register for signal `\PPU.\grayscale' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34964' with positive edge clock.
Creating register for signal `\PPU.\playfield_clip' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34965' with positive edge clock.
Creating register for signal `\PPU.\object_clip' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34966' with positive edge clock.
Creating register for signal `\PPU.\nmi_occured' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34967' with positive edge clock.
Creating register for signal `\PPU.\enable_playfield' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34968' with positive edge clock.
Creating register for signal `\PPU.\enable_objects' using process `\PPU.$proc$ppu.sv:825$7762'.
  created $dff cell `$procdff$34969' with positive edge clock.
Creating register for signal `\PPU.\rendering_enabled' using process `\PPU.$proc$ppu.sv:758$7703'.
  created $dff cell `$procdff$34970' with positive edge clock.
Creating register for signal `\PPU.\sprite0_hit_bg' using process `\PPU.$proc$ppu.sv:758$7703'.
  created $dff cell `$procdff$34971' with positive edge clock.
Creating register for signal `\BgPainter.\playfield_pipe_1' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34972' with positive edge clock.
Creating register for signal `\BgPainter.\playfield_pipe_2' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34973' with positive edge clock.
Creating register for signal `\BgPainter.\playfield_pipe_3' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34974' with positive edge clock.
Creating register for signal `\BgPainter.\playfield_pipe_4' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34975' with positive edge clock.
Creating register for signal `\BgPainter.\current_name_table' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34976' with positive edge clock.
Creating register for signal `\BgPainter.\current_attribute_table' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34977' with positive edge clock.
Creating register for signal `\BgPainter.\bg0' using process `\BgPainter.$proc$ppu.sv:505$7655'.
  created $dff cell `$procdff$34978' with positive edge clock.
Creating register for signal `\SpriteAddressGen.\temp_tile' using process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
  created $dff cell `$procdff$34979' with positive edge clock.
Creating register for signal `\SpriteAddressGen.\temp_y' using process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
  created $dff cell `$procdff$34980' with positive edge clock.
Creating register for signal `\SpriteAddressGen.\flip_x' using process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
  created $dff cell `$procdff$34981' with positive edge clock.
Creating register for signal `\SpriteAddressGen.\flip_y' using process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
  created $dff cell `$procdff$34982' with positive edge clock.
Creating register for signal `\SpriteAddressGen.\dummy_sprite' using process `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
  created $dff cell `$procdff$34983' with positive edge clock.
Creating register for signal `\SpriteRAM.\p' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34984' with positive edge clock.
Creating register for signal `\SpriteRAM.\sprite0' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34985' with positive edge clock.
Creating register for signal `\SpriteRAM.\spr_overflow' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34986' with positive edge clock.
Creating register for signal `\SpriteRAM.\oam_ptr' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34987' with positive edge clock.
Creating register for signal `\SpriteRAM.\state' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34988' with positive edge clock.
Creating register for signal `\SpriteRAM.\oam_data' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34989' with positive edge clock.
Creating register for signal `\SpriteRAM.\sprite0_curr' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34990' with positive edge clock.
Creating register for signal `\SpriteRAM.\overflow' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34991' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\oam$ppu.sv:365$7566_ADDR' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34992' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\oam$ppu.sv:365$7566_DATA' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34993' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\oam$ppu.sv:365$7566_EN' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34994' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\sprtemp$ppu.sv:385$7567_ADDR' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34995' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\sprtemp$ppu.sv:385$7567_DATA' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34996' with positive edge clock.
Creating register for signal `\SpriteRAM.$memwr$\sprtemp$ppu.sv:385$7567_EN' using process `\SpriteRAM.$proc$ppu.sv:361$7587'.
  created $dff cell `$procdff$34997' with positive edge clock.
Creating register for signal `\SpriteRAM.\oam_dout' using process `\SpriteRAM.$proc$ppu.sv:359$7585'.
  created $dff cell `$procdff$34998' with positive edge clock.
Creating register for signal `\Sprite.\upper_color' using process `\Sprite.$proc$ppu.sv:218$7544'.
  created $dff cell `$procdff$34999' with positive edge clock.
Creating register for signal `\Sprite.\x_coord' using process `\Sprite.$proc$ppu.sv:218$7544'.
  created $dff cell `$procdff$35000' with positive edge clock.
Creating register for signal `\Sprite.\pix1' using process `\Sprite.$proc$ppu.sv:218$7544'.
  created $dff cell `$procdff$35001' with positive edge clock.
Creating register for signal `\Sprite.\pix2' using process `\Sprite.$proc$ppu.sv:218$7544'.
  created $dff cell `$procdff$35002' with positive edge clock.
Creating register for signal `\Sprite.\aprio' using process `\Sprite.$proc$ppu.sv:218$7544'.
  created $dff cell `$procdff$35003' with positive edge clock.
Creating register for signal `\ClockGen.\scanline' using process `\ClockGen.$proc$ppu.sv:184$7534'.
  created $dff cell `$procdff$35004' with positive edge clock.
Creating register for signal `\ClockGen.\is_pre_render' using process `\ClockGen.$proc$ppu.sv:184$7534'.
  created $dff cell `$procdff$35005' with positive edge clock.
Creating register for signal `\ClockGen.\even_frame_toggle' using process `\ClockGen.$proc$ppu.sv:184$7534'.
  created $dff cell `$procdff$35006' with positive edge clock.
Creating register for signal `\ClockGen.\cycle' using process `\ClockGen.$proc$ppu.sv:176$7530'.
  created $dff cell `$procdff$35007' with positive edge clock.
Creating register for signal `\ClockGen.\is_in_vblank' using process `\ClockGen.$proc$ppu.sv:176$7530'.
  created $dff cell `$procdff$35008' with positive edge clock.
Creating register for signal `\LoopyGen.\ppu_incr' using process `\LoopyGen.$proc$ppu.sv:41$7471'.
  created $dff cell `$procdff$35009' with positive edge clock.
Creating register for signal `\LoopyGen.\loopy_v' using process `\LoopyGen.$proc$ppu.sv:41$7471'.
  created $dff cell `$procdff$35010' with positive edge clock.
Creating register for signal `\LoopyGen.\loopy_t' using process `\LoopyGen.$proc$ppu.sv:41$7471'.
  created $dff cell `$procdff$35011' with positive edge clock.
Creating register for signal `\LoopyGen.\loopy_x' using process `\LoopyGen.$proc$ppu.sv:41$7471'.
  created $dff cell `$procdff$35012' with positive edge clock.
Creating register for signal `\LoopyGen.\ppu_address_latch' using process `\LoopyGen.$proc$ppu.sv:41$7471'.
  created $dff cell `$procdff$35013' with positive edge clock.
Creating register for signal `\NES.\open_bus_data' using process `\NES.$proc$nes.v:517$7457'.
  created $dff cell `$procdff$35014' with positive edge clock.
Creating register for signal `\NES.\odd_or_even' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35015' with positive edge clock.
Creating register for signal `\NES.\div_cpu' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35016' with positive edge clock.
Creating register for signal `\NES.\div_ppu' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35017' with positive edge clock.
Creating register for signal `\NES.\div_sys' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35018' with positive edge clock.
Creating register for signal `\NES.\freeze_clocks' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35019' with positive edge clock.
Creating register for signal `\NES.\faux_pixel_cnt' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35020' with positive edge clock.
Creating register for signal `\NES.\ppu_tick' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35021' with positive edge clock.
Creating register for signal `\NES.\last_sys_type' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35022' with positive edge clock.
Creating register for signal `\NES.\cpu_tick_count' using process `\NES.$proc$nes.v:204$7362'.
  created $dff cell `$procdff$35023' with positive edge clock.
Creating register for signal `\DmaController.\dmc_state' using process `\DmaController.$proc$nes.v:47$7317'.
  created $dff cell `$procdff$35024' with positive edge clock.
Creating register for signal `\DmaController.\spr_state' using process `\DmaController.$proc$nes.v:47$7317'.
  created $dff cell `$procdff$35025' with positive edge clock.
Creating register for signal `\DmaController.\sprite_dma_lastval' using process `\DmaController.$proc$nes.v:47$7317'.
  created $dff cell `$procdff$35026' with positive edge clock.
Creating register for signal `\DmaController.\sprite_dma_addr' using process `\DmaController.$proc$nes.v:47$7317'.
  created $dff cell `$procdff$35027' with positive edge clock.
Creating register for signal `\usb_phy.\usb_rst_out' using process `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:205$12173'.
  created $dff cell `$procdff$35028' with positive edge clock.
Creating register for signal `\usb_phy.\rst_cnt' using process `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:192$12166'.
  created $dff cell `$procdff$35029' with positive edge clock.
Creating register for signal `\debouncer.\buffer' using process `\debouncer.$proc$top.v:541$1456'.
  created $dff cell `$procdff$35030' with positive edge clock.
Creating register for signal `\usbh_sie.\status_crc_err_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
  created $adff cell `$procdff$35033' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\crc_sum_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
  created $adff cell `$procdff$35036' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\rx_active_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:611$12134'.
  created $adff cell `$procdff$35039' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\data_crc_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:605$12132'.
  created $adff cell `$procdff$35042' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\data_valid_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:596$12130'.
  created $adff cell `$procdff$35045' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\data_buffer_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:590$12129'.
  created $adff cell `$procdff$35048' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\status_tx_done_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
  created $adff cell `$procdff$35051' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\status_rx_done_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
  created $adff cell `$procdff$35054' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\status_timeout_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
  created $adff cell `$procdff$35057' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\status_response_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
  created $adff cell `$procdff$35060' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\wait_resp_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:485$12115'.
  created $adff cell `$procdff$35063' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\rx_time_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
  created $adff cell `$procdff$35066' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\rx_time_en_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
  created $adff cell `$procdff$35069' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\in_transfer_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
  created $adff cell `$procdff$35072' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\send_data1_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
  created $adff cell `$procdff$35075' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\send_sof_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
  created $adff cell `$procdff$35078' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\send_ack_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
  created $adff cell `$procdff$35081' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\utmi_linectrl_r' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
  created $dff cell `$procdff$35086' with positive edge clock.
Creating register for signal `\usbh_sie.\start_ack_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:419$12099'.
  created $adff cell `$procdff$35089' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\byte_count_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:397$12082'.
  created $adff cell `$procdff$35092' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\last_tx_time_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:383$12076'.
  created $adff cell `$procdff$35095' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\token_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:371$12072'.
  created $adff cell `$procdff$35098' with positive edge clock and positive level reset.
Creating register for signal `\usbh_sie.\state_q' using process `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:362$12071'.
  created $adff cell `$procdff$35101' with positive edge clock and positive level reset.
Creating register for signal `\top.\last_joypad_clock' using process `\top.$proc$top.v:365$1426'.
  created $dff cell `$procdff$35102' with positive edge clock.
Creating register for signal `\top.\joypad_bits' using process `\top.$proc$top.v:365$1426'.
  created $dff cell `$procdff$35103' with positive edge clock.
Creating register for signal `\top.\R_buttons' using process `\top.$proc$top.v:365$1426'.
  created $dff cell `$procdff$35104' with positive edge clock.
Creating register for signal `\top.\reset_nes' using process `\top.$proc$top.v:336$1418'.
  created $dff cell `$procdff$35105' with positive edge clock.
Creating register for signal `\top.\downloading' using process `\top.$proc$top.v:279$1403'.
  created $dff cell `$procdff$35106' with positive edge clock.
Creating register for signal `\top.\init_reset' using process `\top.$proc$top.v:279$1403'.
  created $dff cell `$procdff$35107' with positive edge clock.
Creating register for signal `\top.\download_reset_cnt' using process `\top.$proc$top.v:269$1398'.
  created $dff cell `$procdff$35108' with positive edge clock.
Creating register for signal `\top.\loader_write_triggered' using process `\top.$proc$top.v:252$1395'.
  created $dff cell `$procdff$35109' with positive edge clock.
Creating register for signal `\top.\loader_write_data_mem' using process `\top.$proc$top.v:252$1395'.
  created $dff cell `$procdff$35110' with positive edge clock.
Creating register for signal `\top.\loader_addr_mem' using process `\top.$proc$top.v:252$1395'.
  created $dff cell `$procdff$35111' with positive edge clock.
Creating register for signal `\top.\loader_write_mem' using process `\top.$proc$top.v:252$1395'.
  created $dff cell `$procdff$35112' with positive edge clock.
Creating register for signal `\top.\R_reset' using process `\top.$proc$top.v:133$1388'.
  created $dff cell `$procdff$35113' with positive edge clock.
Creating register for signal `\top.\clock_locked' using process `\top.$proc$top.v:118$1387'.
  created $dff cell `$procdff$35114' with positive edge clock.

39.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:522$17139'.
Found and cleaned up 1 empty switch in `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:523$17132'.
Removing empty process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:523$17132'.
Found and cleaned up 1 empty switch in `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
Removing empty process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:508$17128'.
Found and cleaned up 2 empty switches in `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
Removing empty process `$paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.$proc$top.v:485$17125'.
Removing empty process `tmds_encoder.$proc$tmds_encoder.v:74$11725'.
Found and cleaned up 5 empty switches in `\tmds_encoder.$proc$tmds_encoder.v:112$11706'.
Removing empty process `tmds_encoder.$proc$tmds_encoder.v:112$11706'.
Found and cleaned up 1 empty switch in `\tmds_encoder.$proc$tmds_encoder.v:98$11690'.
Removing empty process `tmds_encoder.$proc$tmds_encoder.v:98$11690'.
Found and cleaned up 4 empty switches in `\flashmem.$proc$flashmem.v:20$11655'.
Removing empty process `flashmem.$proc$flashmem.v:20$11655'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:98$12568'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:97$12567'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:96$12566'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12565'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12564'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:94$12563'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12562'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12561'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:93$12560'.
Found and cleaned up 3 empty switches in `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:220$12555'.
Removing empty process `$paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.$proc$vga2dvid.v:175$12554'.
Removing empty process `framebuffer.$proc$framebuffer.v:18$11625'.
Found and cleaned up 1 empty switch in `\framebuffer.$proc$framebuffer.v:13$11618'.
Removing empty process `framebuffer.$proc$framebuffer.v:13$11618'.
Removing empty process `vga.$proc$vga.v:53$11616'.
Removing empty process `vga.$proc$vga.v:52$11615'.
Removing empty process `vga.$proc$vga.v:51$11614'.
Removing empty process `vga.$proc$vga.v:50$11613'.
Found and cleaned up 5 empty switches in `\vga.$proc$vga.v:275$11575'.
Removing empty process `vga.$proc$vga.v:275$11575'.
Found and cleaned up 1 empty switch in `\vga.$proc$vga.v:78$11574'.
Removing empty process `vga.$proc$vga.v:78$11574'.
Found and cleaned up 1 empty switch in `\PaletteRam.$proc$palette_ram.v:21$11564'.
Removing empty process `PaletteRam.$proc$palette_ram.v:21$11564'.
Found and cleaned up 5 empty switches in `\flash_loader.$proc$flash_loader.v:32$11553'.
Removing empty process `flash_loader.$proc$flash_loader.v:32$11553'.
Removing empty process `game_loader.$proc$game_loader.sv:0$11546'.
Removing empty process `game_loader.$proc$game_loader.sv:0$11543'.
Removing empty process `game_loader.$proc$game_loader.sv:0$11540'.
Found and cleaned up 8 empty switches in `\game_loader.$proc$game_loader.sv:48$11490'.
Removing empty process `game_loader.$proc$game_loader.sv:48$11490'.
Found and cleaned up 3 empty switches in `\sdram.$proc$sdram.v:136$11393'.
Removing empty process `sdram.$proc$sdram.v:136$11393'.
Found and cleaned up 1 empty switch in `\sdram.$proc$sdram.v:130$11389'.
Removing empty process `sdram.$proc$sdram.v:130$11389'.
Found and cleaned up 2 empty switches in `\sdram.$proc$sdram.v:95$11380'.
Removing empty process `sdram.$proc$sdram.v:95$11380'.
Found and cleaned up 2 empty switches in `\sdram.$proc$sdram.v:78$11375'.
Removing empty process `sdram.$proc$sdram.v:78$11375'.
Found and cleaned up 7 empty switches in `\SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
Removing empty process `SachenJV001.$proc$mappers/Sachen.sv:211$11327'.
Found and cleaned up 1 empty switch in `\Sachen8259.$proc$mappers/Sachen.sv:124$11301'.
Removing empty process `Sachen8259.$proc$mappers/Sachen.sv:124$11301'.
Found and cleaned up 8 empty switches in `\Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
Removing empty process `Sachen8259.$proc$mappers/Sachen.sv:93$11298'.
Found and cleaned up 7 empty switches in `\Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
Removing empty process `Sachen8259.$proc$mappers/Sachen.sv:63$11293'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:0$11272'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:0$11269'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:282$11259'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:282$11259'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:266$11244'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:266$11244'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:256$11242'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:256$11242'.
Found and cleaned up 2 empty switches in `\JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:249$11218'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:235$11210'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:235$11210'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:224$11202'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:224$11202'.
Found and cleaned up 5 empty switches in `\JYCompany.$proc$mappers/JYCompany.sv:204$11194'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:204$11194'.
Found and cleaned up 1 empty switch in `\JYCompany.$proc$mappers/JYCompany.sv:180$11185'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:180$11185'.
Found and cleaned up 9 empty switches in `\JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
Removing empty process `JYCompany.$proc$mappers/JYCompany.sv:122$11102'.
Found and cleaned up 2 empty switches in `\multiplier.$proc$mappers/JYCompany.sv:20$11064'.
Removing empty process `multiplier.$proc$mappers/JYCompany.sv:20$11064'.
Removing empty process `Mapper68.$proc$mappers/Sunsoft.sv:507$11063'.
Found and cleaned up 1 empty switch in `\Mapper68.$proc$mappers/Sunsoft.sv:559$11056'.
Removing empty process `Mapper68.$proc$mappers/Sunsoft.sv:559$11056'.
Found and cleaned up 1 empty switch in `\Mapper68.$proc$mappers/Sunsoft.sv:550$11055'.
Removing empty process `Mapper68.$proc$mappers/Sunsoft.sv:550$11055'.
Found and cleaned up 4 empty switches in `\Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
Removing empty process `Mapper68.$proc$mappers/Sunsoft.sv:515$11044'.
Removing empty process `Mapper67.$proc$mappers/Sunsoft.sv:367$11033'.
Found and cleaned up 1 empty switch in `\Mapper67.$proc$mappers/Sunsoft.sv:442$11025'.
Removing empty process `Mapper67.$proc$mappers/Sunsoft.sv:442$11025'.
Found and cleaned up 1 empty switch in `\Mapper67.$proc$mappers/Sunsoft.sv:434$11023'.
Removing empty process `Mapper67.$proc$mappers/Sunsoft.sv:434$11023'.
Found and cleaned up 1 empty switch in `\Mapper67.$proc$mappers/Sunsoft.sv:425$11022'.
Removing empty process `Mapper67.$proc$mappers/Sunsoft.sv:425$11022'.
Found and cleaned up 9 empty switches in `\Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
Removing empty process `Mapper67.$proc$mappers/Sunsoft.sv:378$11016'.
Found and cleaned up 5 empty switches in `\namco163_sound.$proc$mappers/Namco.sv:381$10945'.
Removing empty process `namco163_sound.$proc$mappers/Namco.sv:381$10945'.
Found and cleaned up 1 empty switch in `\namco163_sound.$proc$mappers/Namco.sv:377$10941'.
Removing empty process `namco163_sound.$proc$mappers/Namco.sv:377$10941'.
Found and cleaned up 1 empty switch in `\namco163_sound.$proc$mappers/Namco.sv:364$10940'.
Removing empty process `namco163_sound.$proc$mappers/Namco.sv:364$10940'.
Found and cleaned up 4 empty switches in `\namco163_sound.$proc$mappers/Namco.sv:351$10934'.
Removing empty process `namco163_sound.$proc$mappers/Namco.sv:351$10934'.
Found and cleaned up 3 empty switches in `\namco163_mixed.$proc$mappers/Namco.sv:297$10901'.
Removing empty process `namco163_mixed.$proc$mappers/Namco.sv:297$10901'.
Found and cleaned up 1 empty switch in `\MAPN163.$proc$mappers/Namco.sv:266$10897'.
Removing empty process `MAPN163.$proc$mappers/Namco.sv:266$10897'.
Found and cleaned up 3 empty switches in `\MAPN163.$proc$mappers/Namco.sv:211$10862'.
Removing empty process `MAPN163.$proc$mappers/Namco.sv:211$10862'.
Found and cleaned up 1 empty switch in `\MAPN163.$proc$mappers/Namco.sv:197$10859'.
Removing empty process `MAPN163.$proc$mappers/Namco.sv:197$10859'.
Found and cleaned up 7 empty switches in `\MAPN163.$proc$mappers/Namco.sv:176$10852'.
Removing empty process `MAPN163.$proc$mappers/Namco.sv:176$10852'.
Found and cleaned up 3 empty switches in `\MAPN163.$proc$mappers/Namco.sv:146$10845'.
Removing empty process `MAPN163.$proc$mappers/Namco.sv:146$10845'.
Removing empty process `N163.$proc$mappers/Namco.sv:65$10831'.
Removing empty process `Mapper111.$proc$mappers/misc.sv:1803$10820'.
Found and cleaned up 2 empty switches in `\Mapper111.$proc$mappers/misc.sv:1808$10810'.
Removing empty process `Mapper111.$proc$mappers/misc.sv:1808$10810'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:134$12552'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:114$12551'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:113$12550'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:112$12549'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:111$12548'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:110$12547'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:109$12546'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:108$12545'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:107$12544'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:106$12543'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:102$12542'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:96$12541'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:93$12540'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:91$12539'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:180$12553'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12537'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:86$12536'.
Found and cleaned up 4 empty switches in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:761$12489'.
Found and cleaned up 32 empty switches in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:407$12433'.
Found and cleaned up 5 empty switches in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:351$12427'.
Found and cleaned up 21 empty switches in `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
Removing empty process `$paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.$proc$usb/usbhost/usbh_host_hid.v:225$12391'.
Found and cleaned up 4 empty switches in `\Mapper225.$proc$mappers/misc.sv:1580$10658'.
Removing empty process `Mapper225.$proc$mappers/misc.sv:1580$10658'.
Found and cleaned up 14 empty switches in `\Nanjing.$proc$mappers/misc.sv:1429$10613'.
Removing empty process `Nanjing.$proc$mappers/misc.sv:1429$10613'.
Removing empty process `Mapper164.$proc$mappers/misc.sv:1342$10602'.
Found and cleaned up 4 empty switches in `\Mapper164.$proc$mappers/misc.sv:1346$10591'.
Removing empty process `Mapper164.$proc$mappers/misc.sv:1346$10591'.
Removing empty process `Mapper162.$proc$mappers/misc.sv:1257$10580'.
Found and cleaned up 3 empty switches in `\Mapper162.$proc$mappers/misc.sv:1276$10548'.
Removing empty process `Mapper162.$proc$mappers/misc.sv:1276$10548'.
Found and cleaned up 1 empty switch in `\Mapper162.$proc$mappers/misc.sv:0$10513'.
Removing empty process `Mapper162.$proc$mappers/misc.sv:0$10513'.
Removing empty process `Mapper72.$proc$mappers/misc.sv:1179$10481'.
Found and cleaned up 5 empty switches in `\Mapper72.$proc$mappers/misc.sv:1188$10468'.
Removing empty process `Mapper72.$proc$mappers/misc.sv:1188$10468'.
Removing empty process `Mapper234.$proc$mappers/misc.sv:1100$10456'.
Found and cleaned up 5 empty switches in `\Mapper234.$proc$mappers/misc.sv:1105$10442'.
Removing empty process `Mapper234.$proc$mappers/misc.sv:1105$10442'.
Removing empty process `Mapper228.$proc$mappers/misc.sv:1029$10431'.
Found and cleaned up 3 empty switches in `\Mapper228.$proc$mappers/misc.sv:1037$10423'.
Removing empty process `Mapper228.$proc$mappers/misc.sv:1037$10423'.
Removing empty process `Mapper218.$proc$mappers/misc.sv:977$10412'.
Removing empty process `Mapper41.$proc$mappers/misc.sv:905$10396'.
Found and cleaned up 4 empty switches in `\Mapper41.$proc$mappers/misc.sv:912$10388'.
Removing empty process `Mapper41.$proc$mappers/misc.sv:912$10388'.
Removing empty process `Mapper65.$proc$mappers/misc.sv:766$10377'.
Found and cleaned up 1 empty switch in `\Mapper65.$proc$mappers/misc.sv:843$10374'.
Removing empty process `Mapper65.$proc$mappers/misc.sv:843$10374'.
Found and cleaned up 1 empty switch in `\Mapper65.$proc$mappers/misc.sv:833$10373'.
Removing empty process `Mapper65.$proc$mappers/misc.sv:833$10373'.
Removing empty process `Mapper65.$proc$mappers/misc.sv:828$10371'.
Found and cleaned up 7 empty switches in `\Mapper65.$proc$mappers/misc.sv:777$10366'.
Removing empty process `Mapper65.$proc$mappers/misc.sv:777$10366'.
Removing empty process `Mapper42.$proc$mappers/misc.sv:660$10355'.
Found and cleaned up 1 empty switch in `\Mapper42.$proc$mappers/misc.sv:696$10350'.
Removing empty process `Mapper42.$proc$mappers/misc.sv:696$10350'.
Found and cleaned up 6 empty switches in `\Mapper42.$proc$mappers/misc.sv:670$10345'.
Removing empty process `Mapper42.$proc$mappers/misc.sv:670$10345'.
Removing empty process `Mapper32.$proc$mappers/misc.sv:540$10334'.
Found and cleaned up 3 empty switches in `\Mapper32.$proc$mappers/misc.sv:579$10331'.
Removing empty process `Mapper32.$proc$mappers/misc.sv:579$10331'.
Found and cleaned up 4 empty switches in `\Mapper32.$proc$mappers/misc.sv:558$10327'.
Removing empty process `Mapper32.$proc$mappers/misc.sv:558$10327'.
Removing empty process `Mapper18.$proc$mappers/misc.sv:353$10315'.
Found and cleaned up 1 empty switch in `\Mapper18.$proc$mappers/misc.sv:472$10303'.
Removing empty process `Mapper18.$proc$mappers/misc.sv:472$10303'.
Found and cleaned up 1 empty switch in `\Mapper18.$proc$mappers/misc.sv:462$10302'.
Removing empty process `Mapper18.$proc$mappers/misc.sv:462$10302'.
Found and cleaned up 1 empty switch in `\Mapper18.$proc$mappers/misc.sv:452$10301'.
Removing empty process `Mapper18.$proc$mappers/misc.sv:452$10301'.
Found and cleaned up 14 empty switches in `\Mapper18.$proc$mappers/misc.sv:366$10291'.
Removing empty process `Mapper18.$proc$mappers/misc.sv:366$10291'.
Found and cleaned up 1 empty switch in `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:46$12369'.
Removing empty process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:46$12369'.
Removing empty process `$paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.$proc$usb/report_decoder/usbh_report_decoder_xbox360.v:19$12342'.
Removing empty process `Mapper15.$proc$mappers/misc.sv:44$10226'.
Found and cleaned up 1 empty switch in `\Mapper15.$proc$mappers/misc.sv:80$10221'.
Removing empty process `Mapper15.$proc$mappers/misc.sv:80$10221'.
Found and cleaned up 3 empty switches in `\Mapper15.$proc$mappers/misc.sv:67$10218'.
Removing empty process `Mapper15.$proc$mappers/misc.sv:67$10218'.
Found and cleaned up 11 empty switches in `\vrc6sound.$proc$mappers/VRC.sv:909$10182'.
Removing empty process `vrc6sound.$proc$mappers/VRC.sv:909$10182'.
Found and cleaned up 10 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:367$12303'.
Found and cleaned up 3 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:345$12294'.
Found and cleaned up 2 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:328$12289'.
Found and cleaned up 5 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:302$12278'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:302$12278'.
Found and cleaned up 4 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:279$12273'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:279$12273'.
Found and cleaned up 4 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:260$12263'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:260$12263'.
Found and cleaned up 3 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:242$12259'.
Found and cleaned up 2 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:225$12250'.
Found and cleaned up 1 empty switch in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:216$12247'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:216$12247'.
Found and cleaned up 3 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:202$12240'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:202$12240'.
Found and cleaned up 3 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:186$12234'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:186$12234'.
Found and cleaned up 2 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:172$12231'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:172$12231'.
Found and cleaned up 3 empty switches in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:159$12227'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:159$12227'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:152$12226'.
Found and cleaned up 1 empty switch in `\usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:144$12221'.
Removing empty process `usb_tx_phy.$proc$usb/usb11_phy_vhdl/usb_tx_phy.v:144$12221'.
Found and cleaned up 6 empty switches in `\vrcIRQ.$proc$mappers/VRC.sv:762$10143'.
Removing empty process `vrcIRQ.$proc$mappers/VRC.sv:762$10143'.
Found and cleaned up 6 empty switches in `\vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
Removing empty process `vrcIRQ.$proc$mappers/VRC.sv:739$10132'.
Found and cleaned up 6 empty switches in `\vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
Removing empty process `vrcIRQ.$proc$mappers/VRC.sv:717$10122'.
Found and cleaned up 3 empty switches in `\MAPVRC6.$proc$mappers/VRC.sv:650$10090'.
Removing empty process `MAPVRC6.$proc$mappers/VRC.sv:650$10090'.
Found and cleaned up 3 empty switches in `\MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
Removing empty process `MAPVRC6.$proc$mappers/VRC.sv:624$10087'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:84$12220'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:81$12219'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:236$12216'.
Found and cleaned up 9 empty switches in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:153$12204'.
Found and cleaned up 6 empty switches in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:117$12189'.
Found and cleaned up 1 empty switch in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:101$12182'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:101$12182'.
Found and cleaned up 1 empty switch in `\usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
Removing empty process `usb_rx_phy.$proc$usb/usb11_phy_vhdl/usb_rx_phy.v:90$12176'.
Removing empty process `VRC6.$proc$mappers/VRC.sv:403$10042'.
Removing empty process `VRC6.$proc$mappers/VRC.sv:418$10031'.
Removing empty process `VRC24.$proc$mappers/VRC.sv:246$10020'.
Found and cleaned up 3 empty switches in `\VRC24.$proc$mappers/VRC.sv:309$10007'.
Removing empty process `VRC24.$proc$mappers/VRC.sv:309$10007'.
Found and cleaned up 4 empty switches in `\VRC24.$proc$mappers/VRC.sv:265$10003'.
Removing empty process `VRC24.$proc$mappers/VRC.sv:265$10003'.
Removing empty process `VRC3.$proc$mappers/VRC.sv:142$9975'.
Found and cleaned up 10 empty switches in `\VRC3.$proc$mappers/VRC.sv:150$9961'.
Removing empty process `VRC3.$proc$mappers/VRC.sv:150$9961'.
Removing empty process `VRC1.$proc$mappers/VRC.sv:44$9950'.
Found and cleaned up 3 empty switches in `\VRC1.$proc$mappers/VRC.sv:69$9947'.
Removing empty process `VRC1.$proc$mappers/VRC.sv:69$9947'.
Found and cleaned up 4 empty switches in `\VRC1.$proc$mappers/VRC.sv:52$9943'.
Removing empty process `VRC1.$proc$mappers/VRC.sv:52$9943'.
Found and cleaned up 2 empty switches in `\mmc5_mixed.$proc$mappers/MMC5.sv:442$9924'.
Removing empty process `mmc5_mixed.$proc$mappers/MMC5.sv:442$9924'.
Found and cleaned up 3 empty switches in `\MMC5.$proc$mappers/MMC5.sv:360$9904'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:360$9904'.
Found and cleaned up 1 empty switch in `\MMC5.$proc$mappers/MMC5.sv:322$9897'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:322$9897'.
Found and cleaned up 2 empty switches in `\MMC5.$proc$mappers/MMC5.sv:307$9888'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:307$9888'.
Found and cleaned up 4 empty switches in `\MMC5.$proc$mappers/MMC5.sv:278$9875'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:278$9875'.
Found and cleaned up 2 empty switches in `\MMC5.$proc$mappers/MMC5.sv:240$9840'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:240$9840'.
Found and cleaned up 2 empty switches in `\MMC5.$proc$mappers/MMC5.sv:233$9836'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:233$9836'.
Found and cleaned up 4 empty switches in `\MMC5.$proc$mappers/MMC5.sv:220$9825'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:220$9825'.
Found and cleaned up 3 empty switches in `\MMC5.$proc$mappers/MMC5.sv:202$9815'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:202$9815'.
Found and cleaned up 5 empty switches in `\MMC5.$proc$mappers/MMC5.sv:180$9803'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:180$9803'.
Found and cleaned up 9 empty switches in `\MMC5.$proc$mappers/MMC5.sv:102$9757'.
Removing empty process `MMC5.$proc$mappers/MMC5.sv:102$9757'.
Removing empty process `Mapper165.$proc$mappers/MMC3.sv:571$9742'.
Found and cleaned up 1 empty switch in `\Mapper165.$proc$mappers/MMC3.sv:676$9726'.
Removing empty process `Mapper165.$proc$mappers/MMC3.sv:676$9726'.
Found and cleaned up 1 empty switch in `\Mapper165.$proc$mappers/MMC3.sv:668$9712'.
Removing empty process `Mapper165.$proc$mappers/MMC3.sv:668$9712'.
Found and cleaned up 1 empty switch in `\Mapper165.$proc$mappers/MMC3.sv:651$9711'.
Removing empty process `Mapper165.$proc$mappers/MMC3.sv:651$9711'.
Found and cleaned up 7 empty switches in `\Mapper165.$proc$mappers/MMC3.sv:590$9697'.
Removing empty process `Mapper165.$proc$mappers/MMC3.sv:590$9697'.
Removing empty process `MMC3.$proc$mappers/MMC3.sv:237$9682'.
Found and cleaned up 6 empty switches in `\MMC3.$proc$mappers/MMC3.sv:469$9595'.
Removing empty process `MMC3.$proc$mappers/MMC3.sv:469$9595'.
Found and cleaned up 5 empty switches in `\MMC3.$proc$mappers/MMC3.sv:446$9591'.
Removing empty process `MMC3.$proc$mappers/MMC3.sv:446$9591'.
Found and cleaned up 21 empty switches in `\MMC3.$proc$mappers/MMC3.sv:293$9527'.
Removing empty process `MMC3.$proc$mappers/MMC3.sv:293$9527'.
Removing empty process `Rambo1.$proc$mappers/MMC3.sv:47$9458'.
Found and cleaned up 1 empty switch in `\Rambo1.$proc$mappers/MMC3.sv:171$9452'.
Removing empty process `Rambo1.$proc$mappers/MMC3.sv:171$9452'.
Found and cleaned up 1 empty switch in `\Rambo1.$proc$mappers/MMC3.sv:155$9451'.
Removing empty process `Rambo1.$proc$mappers/MMC3.sv:155$9451'.
Found and cleaned up 10 empty switches in `\Rambo1.$proc$mappers/MMC3.sv:79$9430'.
Removing empty process `Rambo1.$proc$mappers/MMC3.sv:79$9430'.
Removing empty process `Rambo1.$proc$mappers/MMC3.sv:74$9422'.
Removing empty process `MMC4.$proc$mappers/MMC2.sv:205$9407'.
Found and cleaned up 1 empty switch in `\MMC4.$proc$mappers/MMC2.sv:301$9398'.
Removing empty process `MMC4.$proc$mappers/MMC2.sv:301$9398'.
Found and cleaned up 1 empty switch in `\MMC4.$proc$mappers/MMC2.sv:290$9397'.
Removing empty process `MMC4.$proc$mappers/MMC2.sv:290$9397'.
Found and cleaned up 1 empty switch in `\MMC4.$proc$mappers/MMC2.sv:282$9383'.
Removing empty process `MMC4.$proc$mappers/MMC2.sv:282$9383'.
Found and cleaned up 4 empty switches in `\MMC4.$proc$mappers/MMC2.sv:262$9380'.
Removing empty process `MMC4.$proc$mappers/MMC2.sv:262$9380'.
Removing empty process `MMC2.$proc$mappers/MMC2.sv:45$9369'.
Found and cleaned up 1 empty switch in `\MMC2.$proc$mappers/MMC2.sv:143$9365'.
Removing empty process `MMC2.$proc$mappers/MMC2.sv:143$9365'.
Found and cleaned up 1 empty switch in `\MMC2.$proc$mappers/MMC2.sv:132$9364'.
Removing empty process `MMC2.$proc$mappers/MMC2.sv:132$9364'.
Found and cleaned up 2 empty switches in `\MMC2.$proc$mappers/MMC2.sv:122$9349'.
Removing empty process `MMC2.$proc$mappers/MMC2.sv:122$9349'.
Found and cleaned up 4 empty switches in `\MMC2.$proc$mappers/MMC2.sv:102$9346'.
Removing empty process `MMC2.$proc$mappers/MMC2.sv:102$9346'.
Found and cleaned up 3 empty switches in `\NesEvent.$proc$mappers/MMC1.sv:255$9332'.
Removing empty process `NesEvent.$proc$mappers/MMC1.sv:255$9332'.
Found and cleaned up 4 empty switches in `\NesEvent.$proc$mappers/MMC1.sv:234$9323'.
Removing empty process `NesEvent.$proc$mappers/MMC1.sv:234$9323'.
Removing empty process `MMC1.$proc$mappers/MMC1.sv:45$9319'.
Found and cleaned up 1 empty switch in `\MMC1.$proc$mappers/MMC1.sv:141$9310'.
Removing empty process `MMC1.$proc$mappers/MMC1.sv:141$9310'.
Found and cleaned up 1 empty switch in `\MMC1.$proc$mappers/MMC1.sv:127$9307'.
Removing empty process `MMC1.$proc$mappers/MMC1.sv:127$9307'.
Found and cleaned up 1 empty switch in `\MMC1.$proc$mappers/MMC1.sv:115$9306'.
Removing empty process `MMC1.$proc$mappers/MMC1.sv:115$9306'.
Found and cleaned up 7 empty switches in `\MMC1.$proc$mappers/MMC1.sv:80$9299'.
Removing empty process `MMC1.$proc$mappers/MMC1.sv:80$9299'.
Found and cleaned up 2 empty switches in `\Mapper28.$proc$mappers/generic.sv:1014$9258'.
Removing empty process `Mapper28.$proc$mappers/generic.sv:1014$9258'.
Found and cleaned up 13 empty switches in `\Mapper28.$proc$mappers/generic.sv:948$9230'.
Removing empty process `Mapper28.$proc$mappers/generic.sv:948$9230'.
Removing empty process `Mapper107.$proc$mappers/generic.sv:859$9216'.
Found and cleaned up 3 empty switches in `\Mapper107.$proc$mappers/generic.sv:864$9210'.
Removing empty process `Mapper107.$proc$mappers/generic.sv:864$9210'.
Removing empty process `Mapper89.$proc$mappers/generic.sv:753$9199'.
Found and cleaned up 3 empty switches in `\Mapper89.$proc$mappers/generic.sv:785$9196'.
Removing empty process `Mapper89.$proc$mappers/generic.sv:785$9196'.
Found and cleaned up 5 empty switches in `\Mapper89.$proc$mappers/generic.sv:769$9187'.
Removing empty process `Mapper89.$proc$mappers/generic.sv:769$9187'.
Found and cleaned up 6 empty switches in `\Mapper79.$proc$mappers/generic.sv:684$9162'.
Removing empty process `Mapper79.$proc$mappers/generic.sv:684$9162'.
Removing empty process `Mapper78.$proc$mappers/generic.sv:587$9148'.
Found and cleaned up 1 empty switch in `\Mapper78.$proc$mappers/generic.sv:620$9147'.
Removing empty process `Mapper78.$proc$mappers/generic.sv:620$9147'.
Found and cleaned up 5 empty switches in `\Mapper78.$proc$mappers/generic.sv:595$9140'.
Removing empty process `Mapper78.$proc$mappers/generic.sv:595$9140'.
Removing empty process `Mapper77.$proc$mappers/generic.sv:514$9125'.
Removing empty process `Mapper77.$proc$mappers/generic.sv:531$9120'.
Found and cleaned up 3 empty switches in `\Mapper77.$proc$mappers/generic.sv:520$9117'.
Removing empty process `Mapper77.$proc$mappers/generic.sv:520$9117'.
Removing empty process `Mapper71.$proc$mappers/generic.sv:432$9106'.
Found and cleaned up 1 empty switch in `\Mapper71.$proc$mappers/generic.sv:453$9102'.
Removing empty process `Mapper71.$proc$mappers/generic.sv:453$9102'.
Found and cleaned up 6 empty switches in `\Mapper71.$proc$mappers/generic.sv:437$9095'.
Removing empty process `Mapper71.$proc$mappers/generic.sv:437$9095'.
Removing empty process `Mapper34.$proc$mappers/generic.sv:350$9083'.
Found and cleaned up 7 empty switches in `\Mapper34.$proc$mappers/generic.sv:357$9065'.
Removing empty process `Mapper34.$proc$mappers/generic.sv:357$9065'.
Found and cleaned up 15 empty switches in `\Mapper66.$proc$mappers/generic.sv:264$9040'.
Removing empty process `Mapper66.$proc$mappers/generic.sv:264$9040'.
Removing empty process `Mapper30.$proc$mappers/generic.sv:159$9020'.
Found and cleaned up 1 empty switch in `\Mapper30.$proc$mappers/generic.sv:179$9010'.
Removing empty process `Mapper30.$proc$mappers/generic.sv:179$9010'.
Found and cleaned up 3 empty switches in `\Mapper30.$proc$mappers/generic.sv:167$9007'.
Removing empty process `Mapper30.$proc$mappers/generic.sv:167$9007'.
Removing empty process `Mapper13.$proc$mappers/generic.sv:97$8995'.
Found and cleaned up 3 empty switches in `\Mapper13.$proc$mappers/generic.sv:100$8988'.
Removing empty process `Mapper13.$proc$mappers/generic.sv:100$8988'.
Removing empty process `MMC0.$proc$mappers/generic.sv:44$8977'.
Found and cleaned up 1 empty switch in `\dpram.$proc$dpram.v:25$8956'.
Removing empty process `dpram.$proc$dpram.v:25$8956'.
Found and cleaned up 1 empty switch in `\dpram.$proc$dpram.v:19$8948'.
Removing empty process `dpram.$proc$dpram.v:19$8948'.
Found and cleaned up 4 empty switches in `\cart_top.$proc$cart.sv:0$8926'.
Removing empty process `cart_top.$proc$cart.sv:0$8926'.
Removing empty process `ApuLookupTable.$proc$apu.sv:0$8611'.
Removing empty process `ApuLookupTable.$proc$apu.sv:890$8373'.
Removing empty process `APU.$proc$apu.sv:0$8131'.
Removing empty process `APU.$proc$apu.sv:0$8123'.
Removing empty process `APU.$proc$apu.sv:672$8122'.
Found and cleaned up 18 empty switches in `\APU.$proc$apu.sv:702$8052'.
Removing empty process `APU.$proc$apu.sv:702$8052'.
Removing empty process `DmcChan.$proc$apu.sv:0$7993'.
Removing empty process `DmcChan.$proc$apu.sv:0$7976'.
Removing empty process `DmcChan.$proc$apu.sv:441$7975'.
Found and cleaned up 15 empty switches in `\DmcChan.$proc$apu.sv:503$7911'.
Removing empty process `DmcChan.$proc$apu.sv:503$7911'.
Removing empty process `NoiseChan.$proc$apu.sv:324$7874'.
Found and cleaned up 12 empty switches in `\NoiseChan.$proc$apu.sv:352$7853'.
Removing empty process `NoiseChan.$proc$apu.sv:352$7853'.
Found and cleaned up 1 empty switch in `\NoiseChan.$proc$apu.sv:331$7852'.
Removing empty process `NoiseChan.$proc$apu.sv:331$7852'.
Removing empty process `TriangleChan.$proc$apu.sv:299$7846'.
Found and cleaned up 12 empty switches in `\TriangleChan.$proc$apu.sv:238$7828'.
Removing empty process `TriangleChan.$proc$apu.sv:238$7828'.
Found and cleaned up 2 empty switches in `\SquareChan.$proc$apu.sv:194$7814'.
Removing empty process `SquareChan.$proc$apu.sv:194$7814'.
Found and cleaned up 17 empty switches in `\SquareChan.$proc$apu.sv:84$7790'.
Removing empty process `SquareChan.$proc$apu.sv:84$7790'.
Found and cleaned up 1 empty switch in `\LenCtr_Lookup.$proc$apu.sv:6$7774'.
Removing empty process `LenCtr_Lookup.$proc$apu.sv:6$7774'.
Removing empty process `PPU.$proc$ppu.sv:0$7773'.
Found and cleaned up 10 empty switches in `\PPU.$proc$ppu.sv:881$7768'.
Removing empty process `PPU.$proc$ppu.sv:881$7768'.
Found and cleaned up 2 empty switches in `\PPU.$proc$ppu.sv:864$7767'.
Removing empty process `PPU.$proc$ppu.sv:864$7767'.
Removing empty process `PPU.$proc$ppu.sv:858$7765'.
Found and cleaned up 6 empty switches in `\PPU.$proc$ppu.sv:825$7762'.
Removing empty process `PPU.$proc$ppu.sv:825$7762'.
Found and cleaned up 3 empty switches in `\PPU.$proc$ppu.sv:758$7703'.
Removing empty process `PPU.$proc$ppu.sv:758$7703'.
Found and cleaned up 2 empty switches in `\PPU.$proc$ppu.sv:0$7687'.
Removing empty process `PPU.$proc$ppu.sv:0$7687'.
Removing empty process `BgPainter.$proc$ppu.sv:0$7671'.
Found and cleaned up 4 empty switches in `\BgPainter.$proc$ppu.sv:505$7655'.
Removing empty process `BgPainter.$proc$ppu.sv:505$7655'.
Found and cleaned up 4 empty switches in `\SpriteAddressGen.$proc$ppu.sv:466$7654'.
Removing empty process `SpriteAddressGen.$proc$ppu.sv:466$7654'.
Found and cleaned up 10 empty switches in `\SpriteRAM.$proc$ppu.sv:361$7587'.
Removing empty process `SpriteRAM.$proc$ppu.sv:361$7587'.
Removing empty process `SpriteRAM.$proc$ppu.sv:359$7585'.
Found and cleaned up 1 empty switch in `\SpriteRAM.$proc$ppu.sv:337$7576'.
Removing empty process `SpriteRAM.$proc$ppu.sv:337$7576'.
Found and cleaned up 1 empty switch in `\SpriteRAM.$proc$ppu.sv:326$7575'.
Removing empty process `SpriteRAM.$proc$ppu.sv:326$7575'.
Found and cleaned up 1 empty switch in `\SpriteRAM.$proc$ppu.sv:317$7574'.
Removing empty process `SpriteRAM.$proc$ppu.sv:317$7574'.
Found and cleaned up 7 empty switches in `\Sprite.$proc$ppu.sv:218$7544'.
Removing empty process `Sprite.$proc$ppu.sv:218$7544'.
Removing empty process `ClockGen.$proc$ppu.sv:127$7542'.
Found and cleaned up 3 empty switches in `\ClockGen.$proc$ppu.sv:184$7534'.
Removing empty process `ClockGen.$proc$ppu.sv:184$7534'.
Found and cleaned up 2 empty switches in `\ClockGen.$proc$ppu.sv:176$7530'.
Removing empty process `ClockGen.$proc$ppu.sv:176$7530'.
Found and cleaned up 1 empty switch in `\ClockGen.$proc$ppu.sv:0$7511'.
Removing empty process `ClockGen.$proc$ppu.sv:0$7511'.
Removing empty process `LoopyGen.$proc$ppu.sv:0$7510'.
Found and cleaned up 15 empty switches in `\LoopyGen.$proc$ppu.sv:41$7471'.
Removing empty process `LoopyGen.$proc$ppu.sv:41$7471'.
Removing empty process `NES.$proc$nes.v:199$7470'.
Removing empty process `NES.$proc$nes.v:197$7469'.
Removing empty process `NES.$proc$nes.v:193$7468'.
Removing empty process `NES.$proc$nes.v:175$7467'.
Removing empty process `NES.$proc$nes.v:174$7466'.
Removing empty process `NES.$proc$nes.v:173$7465'.
Removing empty process `NES.$proc$nes.v:165$7464'.
Found and cleaned up 7 empty switches in `\NES.$proc$nes.v:525$7459'.
Removing empty process `NES.$proc$nes.v:525$7459'.
Removing empty process `NES.$proc$nes.v:517$7457'.
Found and cleaned up 1 empty switch in `\NES.$proc$nes.v:351$7411'.
Removing empty process `NES.$proc$nes.v:351$7411'.
Found and cleaned up 11 empty switches in `\NES.$proc$nes.v:204$7362'.
Removing empty process `NES.$proc$nes.v:204$7362'.
Found and cleaned up 10 empty switches in `\DmaController.$proc$nes.v:47$7317'.
Removing empty process `DmaController.$proc$nes.v:47$7317'.
Removing empty process `usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:140$12175'.
Found and cleaned up 1 empty switch in `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:205$12173'.
Removing empty process `usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:205$12173'.
Found and cleaned up 3 empty switches in `\usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:192$12166'.
Removing empty process `usb_phy.$proc$usb/usb11_phy_vhdl/usb_phy.v:192$12166'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$top.v:541$1456'.
Removing empty process `debouncer.$proc$top.v:541$1456'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:431$12164'.
Found and cleaned up 8 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:739$12140'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:739$12140'.
Found and cleaned up 6 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:645$12135'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:611$12134'.
Found and cleaned up 1 empty switch in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:605$12132'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:605$12132'.
Found and cleaned up 1 empty switch in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:596$12130'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:596$12130'.
Found and cleaned up 1 empty switch in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:590$12129'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:590$12129'.
Found and cleaned up 6 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:497$12120'.
Found and cleaned up 2 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:485$12115'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:485$12115'.
Found and cleaned up 3 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:462$12107'.
Found and cleaned up 1 empty switch in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:432$12102'.
Found and cleaned up 1 empty switch in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:419$12099'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:419$12099'.
Found and cleaned up 5 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:397$12082'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:397$12082'.
Found and cleaned up 2 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:383$12076'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:383$12076'.
Found and cleaned up 2 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:371$12072'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:371$12072'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:362$12071'.
Found and cleaned up 23 empty switches in `\usbh_sie.$proc$usb/usbhost/usbh_sie.v:187$12062'.
Removing empty process `usbh_sie.$proc$usb/usbhost/usbh_sie.v:187$12062'.
Removing empty process `top.$proc$top.v:335$1440'.
Removing empty process `top.$proc$top.v:278$1439'.
Removing empty process `top.$proc$top.v:277$1438'.
Removing empty process `top.$proc$top.v:247$1437'.
Removing empty process `top.$proc$top.v:244$1436'.
Removing empty process `top.$proc$top.v:132$1435'.
Found and cleaned up 2 empty switches in `\top.$proc$top.v:365$1426'.
Removing empty process `top.$proc$top.v:365$1426'.
Removing empty process `top.$proc$top.v:336$1418'.
Found and cleaned up 2 empty switches in `\top.$proc$top.v:279$1403'.
Removing empty process `top.$proc$top.v:279$1403'.
Found and cleaned up 2 empty switches in `\top.$proc$top.v:269$1398'.
Removing empty process `top.$proc$top.v:269$1398'.
Found and cleaned up 3 empty switches in `\top.$proc$top.v:252$1395'.
Removing empty process `top.$proc$top.v:252$1395'.
Found and cleaned up 2 empty switches in `\top.$proc$top.v:133$1388'.
Removing empty process `top.$proc$top.v:133$1388'.
Removing empty process `top.$proc$top.v:118$1387'.
Cleaned up 878 empty switches.

39.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll.
Optimizing module usbh_crc5.
Optimizing module usbh_crc16.
Optimizing module $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.
<suppressed ~2 debug messages>
Optimizing module tmds_encoder.
<suppressed ~10 debug messages>
Optimizing module flashmem.
<suppressed ~3 debug messages>
Optimizing module $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll.
Optimizing module $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.
<suppressed ~5 debug messages>
Optimizing module framebuffer.
Optimizing module vga.
<suppressed ~4 debug messages>
Optimizing module PaletteRam.
<suppressed ~1 debug messages>
Optimizing module flash_loader.
<suppressed ~9 debug messages>
Optimizing module game_loader.
<suppressed ~19 debug messages>
Optimizing module sdram.
<suppressed ~4 debug messages>
Optimizing module SachenNROM.
Optimizing module SachenJV001.
<suppressed ~12 debug messages>
Optimizing module Sachen8259.
<suppressed ~45 debug messages>
Optimizing module JYCompany.
<suppressed ~19 debug messages>
Optimizing module multiplier.
<suppressed ~3 debug messages>
Optimizing module Mapper68.
<suppressed ~17 debug messages>
Optimizing module Mapper67.
<suppressed ~31 debug messages>
Optimizing module namco163_sound.
<suppressed ~3 debug messages>
Optimizing module namco163_mixed.
<suppressed ~3 debug messages>
Optimizing module MAPN163.
<suppressed ~9 debug messages>
Optimizing module N163.
Optimizing module Mapper111.
<suppressed ~3 debug messages>
Optimizing module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
<suppressed ~153 debug messages>
Optimizing module Mapper225.
<suppressed ~10 debug messages>
Optimizing module Nanjing.
<suppressed ~15 debug messages>
Optimizing module Mapper164.
<suppressed ~3 debug messages>
Optimizing module Mapper162.
<suppressed ~24 debug messages>
Optimizing module Mapper72.
<suppressed ~4 debug messages>
Optimizing module Mapper234.
<suppressed ~7 debug messages>
Optimizing module Mapper228.
<suppressed ~5 debug messages>
Optimizing module Mapper218.
Optimizing module Mapper41.
<suppressed ~4 debug messages>
Optimizing module Mapper65.
<suppressed ~22 debug messages>
Optimizing module Mapper42.
<suppressed ~7 debug messages>
Optimizing module Mapper32.
<suppressed ~17 debug messages>
Optimizing module Mapper18.
<suppressed ~43 debug messages>
Optimizing module $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.
Optimizing module Mapper15.
<suppressed ~6 debug messages>
Optimizing module vrc6sound.
<suppressed ~26 debug messages>
Optimizing module vrc6_mixed.
Optimizing module usb_tx_phy.
<suppressed ~90 debug messages>
Optimizing module vrcIRQ.
<suppressed ~12 debug messages>
Optimizing module MAPVRC6.
<suppressed ~18 debug messages>
Optimizing module usb_rx_phy.
<suppressed ~24 debug messages>
Optimizing module VRC6.
Optimizing module VRC24.
<suppressed ~25 debug messages>
Optimizing module VRC3.
<suppressed ~14 debug messages>
Optimizing module VRC1.
<suppressed ~13 debug messages>
Optimizing module mmc5_mixed.
<suppressed ~2 debug messages>
Optimizing module MMC5.
<suppressed ~20 debug messages>
Optimizing module Mapper165.
<suppressed ~33 debug messages>
Optimizing module MMC3.
<suppressed ~92 debug messages>
Optimizing module Rambo1.
<suppressed ~40 debug messages>
Optimizing module MMC4.
<suppressed ~13 debug messages>
Optimizing module MMC2.
<suppressed ~14 debug messages>
Optimizing module NesEvent.
<suppressed ~12 debug messages>
Optimizing module MMC1.
<suppressed ~12 debug messages>
Optimizing module Mapper28.
<suppressed ~17 debug messages>
Optimizing module Mapper107.
<suppressed ~2 debug messages>
Optimizing module Mapper89.
<suppressed ~8 debug messages>
Optimizing module Mapper79.
<suppressed ~5 debug messages>
Optimizing module Mapper78.
<suppressed ~6 debug messages>
Optimizing module Mapper77.
<suppressed ~3 debug messages>
Optimizing module Mapper71.
<suppressed ~5 debug messages>
Optimizing module Mapper34.
<suppressed ~9 debug messages>
Optimizing module Mapper66.
<suppressed ~4 debug messages>
Optimizing module Mapper30.
<suppressed ~4 debug messages>
Optimizing module Mapper13.
<suppressed ~1 debug messages>
Optimizing module MMC0.
Optimizing module dpram.
Optimizing module cart_top.
<suppressed ~4 debug messages>
Optimizing module ApuLookupTable.
Optimizing module APU.
<suppressed ~9 debug messages>
Optimizing module DmcChan.
<suppressed ~10 debug messages>
Optimizing module NoiseChan.
<suppressed ~10 debug messages>
Optimizing module TriangleChan.
<suppressed ~9 debug messages>
Optimizing module SquareChan.
<suppressed ~25 debug messages>
Optimizing module LenCtr_Lookup.
Optimizing module PPU.
<suppressed ~10 debug messages>
Optimizing module PixelMuxer.
Optimizing module BgPainter.
Optimizing module SpriteAddressGen.
<suppressed ~2 debug messages>
Optimizing module SpriteRAM.
<suppressed ~11 debug messages>
Optimizing module SpriteSet.
<suppressed ~8 debug messages>
Optimizing module Sprite.
<suppressed ~6 debug messages>
Optimizing module ClockGen.
<suppressed ~6 debug messages>
Optimizing module LoopyGen.
<suppressed ~19 debug messages>
Optimizing module NES.
<suppressed ~9 debug messages>
Optimizing module DmaController.
<suppressed ~5 debug messages>
Optimizing module usb_phy.
<suppressed ~5 debug messages>
Optimizing module debouncer.
<suppressed ~1 debug messages>
Optimizing module usbh_sie.
<suppressed ~47 debug messages>
Optimizing module top.
<suppressed ~10 debug messages>
Optimizing module t65_alu.
<suppressed ~8 debug messages>
Optimizing module t65_mcode.
<suppressed ~83 debug messages>
Optimizing module T65.
<suppressed ~54 debug messages>

39.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$7b2d94c14d934e9a79ce7638897dd4e46406093e\ecp5pll.
Deleting now unused module usbh_crc5.
Deleting now unused module usbh_crc16.
Deleting now unused module $paramod\btn_ecp5pll_phase\c_debounce_bits=s32'00000000000000000000000000010000.
Deleting now unused module tmds_encoder.
Deleting now unused module flashmem.
Deleting now unused module $paramod$a2f8b110b63197f7bdd62b3665cf7ddfc7fb2dcb\ecp5pll.
Deleting now unused module $paramod\vga2dvid\c_shift_clock_synchronizer=1'0\c_ddr=1'1.
Deleting now unused module framebuffer.
Deleting now unused module vga.
Deleting now unused module PaletteRam.
Deleting now unused module flash_loader.
Deleting now unused module game_loader.
Deleting now unused module sdram.
Deleting now unused module SachenNROM.
Deleting now unused module SachenJV001.
Deleting now unused module Sachen8259.
Deleting now unused module JYCompany.
Deleting now unused module multiplier.
Deleting now unused module Mapper68.
Deleting now unused module Mapper67.
Deleting now unused module namco163_sound.
Deleting now unused module namco163_mixed.
Deleting now unused module MAPN163.
Deleting now unused module N163.
Deleting now unused module Mapper111.
Deleting now unused module $paramod$8a703f31ef66e4f51f3ecc7cdf696df00d7aaa47\usbh_host_hid.
Deleting now unused module Mapper225.
Deleting now unused module Nanjing.
Deleting now unused module Mapper164.
Deleting now unused module Mapper162.
Deleting now unused module Mapper72.
Deleting now unused module Mapper234.
Deleting now unused module Mapper228.
Deleting now unused module Mapper218.
Deleting now unused module Mapper41.
Deleting now unused module Mapper65.
Deleting now unused module Mapper42.
Deleting now unused module Mapper32.
Deleting now unused module Mapper18.
Deleting now unused module $paramod\usbh_report_decoder\c_autofire_hz=s32'00000000000000000000000000001010.
Deleting now unused module Mapper15.
Deleting now unused module vrc6sound.
Deleting now unused module vrc6_mixed.
Deleting now unused module usb_tx_phy.
Deleting now unused module vrcIRQ.
Deleting now unused module MAPVRC6.
Deleting now unused module usb_rx_phy.
Deleting now unused module VRC6.
Deleting now unused module VRC24.
Deleting now unused module VRC3.
Deleting now unused module VRC1.
Deleting now unused module mmc5_mixed.
Deleting now unused module MMC5.
Deleting now unused module Mapper165.
Deleting now unused module MMC3.
Deleting now unused module Rambo1.
Deleting now unused module MMC4.
Deleting now unused module MMC2.
Deleting now unused module NesEvent.
Deleting now unused module MMC1.
Deleting now unused module Mapper28.
Deleting now unused module Mapper107.
Deleting now unused module Mapper89.
Deleting now unused module Mapper79.
Deleting now unused module Mapper78.
Deleting now unused module Mapper77.
Deleting now unused module Mapper71.
Deleting now unused module Mapper34.
Deleting now unused module Mapper66.
Deleting now unused module Mapper30.
Deleting now unused module Mapper13.
Deleting now unused module MMC0.
Deleting now unused module dpram.
Deleting now unused module cart_top.
Deleting now unused module ApuLookupTable.
Deleting now unused module APU.
Deleting now unused module DmcChan.
Deleting now unused module NoiseChan.
Deleting now unused module TriangleChan.
Deleting now unused module SquareChan.
Deleting now unused module LenCtr_Lookup.
Deleting now unused module PPU.
Deleting now unused module PixelMuxer.
Deleting now unused module BgPainter.
Deleting now unused module SpriteAddressGen.
Deleting now unused module SpriteRAM.
Deleting now unused module SpriteSet.
Deleting now unused module Sprite.
Deleting now unused module ClockGen.
Deleting now unused module LoopyGen.
Deleting now unused module NES.
Deleting now unused module DmaController.
Deleting now unused module usb_phy.
Deleting now unused module debouncer.
Deleting now unused module usbh_sie.
Deleting now unused module t65_alu.
Deleting now unused module t65_mcode.
Deleting now unused module T65.
<suppressed ~112 debug messages>

39.6. Executing TRIBUF pass.

39.7. Executing DEMINOUT pass (demote inout ports to input or output).

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~489 debug messages>

39.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2552 unused cells and 10814 unused wires.
<suppressed ~2953 debug messages>

39.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\led [3] is used but has no driver.
Warning: Wire top.\led [2] is used but has no driver.
Warning: Wire top.\led [1] is used but has no driver.
Warning: Wire top.\led [0] is used but has no driver.
Warning: Wire top.\nes_i.cpu.SO_n is used but has no driver.
Warning: Wire top.\clk_sdram_sys_inst.phasestep is used but has no driver.
Warning: Wire top.\clk_sdram_sys_inst.phaseloadreg is used but has no driver.
Warning: Wire top.\clk_sdram_sys_inst.phasedir is used but has no driver.
Warning: Wire top.\clk_dvi_usb_inst.phasestep is used but has no driver.
Warning: Wire top.\clk_dvi_usb_inst.phaseloadreg is used but has no driver.
Warning: Wire top.\clk_dvi_usb_inst.phasedir is used but has no driver.
Warning: Wire top.\nes_i.multi_mapper.snd_mmc5.mmc5apu.PAL is used but has no driver.
Warning: Wire top.\nes_i.genie_ovr is used but has no driver.
Warning: Wire top.\nes_i.genie_data [7] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [6] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [5] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [4] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [3] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [2] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [1] is used but has no driver.
Warning: Wire top.\nes_i.genie_data [0] is used but has no driver.
Warning: Wire top.\nes_i.mic is used but has no driver.
Warning: Wire top.\clk_sdram_sys_inst.phasesel [1] is used but has no driver.
Warning: Wire top.\clk_sdram_sys_inst.phasesel [0] is used but has no driver.
Warning: Wire top.\clk_dvi_usb_inst.phasesel [1] is used but has no driver.
Warning: Wire top.\clk_dvi_usb_inst.phasesel [0] is used but has no driver.
Found and reported 26 problems.

39.11. Executing OPT pass (performing simple optimizations).

39.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

39.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3864 debug messages>
Removed a total of 1288 cells.

39.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22213: \nes_i.multi_mapper.jycompany.irq_dis -> 1'0
      Replacing known input bits on port A of cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22210: \nes_i.multi_mapper.jycompany.irq_dis -> 1'0
      Replacing known input bits on port B of cell $flatten\nes_i.\multi_mapper.\vrc24.$ternary$mappers/VRC.sv:348$10014: { 5'00000 \nes_i.multi_mapper.jycompany.chr_ain [13:10] } -> { 6'000001 \nes_i.multi_mapper.jycompany.chr_ain [12:10] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.$procmux$23941: \genblk3.us2_hid_host_inst.ctrlin -> 1'1
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.$procmux$23939: \genblk3.us2_hid_host_inst.ctrlin -> 1'1
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.$procmux$23934: \genblk3.us2_hid_host_inst.ctrlin -> 1'0
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.$procmux$23932: \genblk3.us2_hid_host_inst.ctrlin -> 1'0
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.$procmux$23929: \genblk3.us2_hid_host_inst.ctrlin -> 1'0
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.$procmux$24105: \genblk3.us2_hid_host_inst.R_retry -> { 1'1 \genblk3.us2_hid_host_inst.R_retry [3:0] }
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.$procmux$24114: \genblk3.us2_hid_host_inst.R_retry -> { 1'1 \genblk3.us2_hid_host_inst.R_retry [3:0] }
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.$procmux$24092: \genblk3.us2_hid_host_inst.R_retry -> { 1'1 \genblk3.us2_hid_host_inst.R_retry [3:0] }
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.$procmux$24087: \genblk3.us2_hid_host_inst.R_retry -> { 1'1 \genblk3.us2_hid_host_inst.R_retry [3:0] }
      Replacing known input bits on port B of cell $flatten\flash_load_i.$procmux$20756: \flash_load_i.load_done_pre -> 1'1
      Replacing known input bits on port A of cell $flatten\flash_load_i.$procmux$20754: \flash_load_i.load_done_pre -> 1'0
      Replacing known input bits on port A of cell $flatten\flash_load_i.$procmux$20752: \flash_load_i.load_done_pre -> 1'0
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27013: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_preamble -> 1'0
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27011: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_preamble -> 1'1
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27062: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame -> 1'1
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27059: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame -> 1'1
      Replacing known input bits on port B of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27056: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame -> 1'1
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27053: \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame -> 1'0
      Replacing known input bits on port A of cell $flatten\nes_i.\ppu.$procmux$32668: \nes_i.ppu.refresh_low -> 1'0
      Replacing known input bits on port A of cell $flatten\nes_i.\ppu.$procmux$32684: \nes_i.ppu.refresh_high -> 1'0
      Replacing known input bits on port A of cell $procmux$34259: \R_reset -> { 1'0 \R_reset [22:0] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26572: \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state -> { 1'1 \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26576: \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state -> { 1'0 \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583: \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state -> { 1'0 \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26586: \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state -> { 1'0 \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0] }
      Replacing known input bits on port A of cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26589: \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state -> { 1'0 \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0] }
      Replacing known input bits on port A of cell nes_i.cpu.alu.:3210: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1318 [5:1] -> { 1'0 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1318 [4:1] }
      Replacing known input bits on port A of cell nes_i.cpu.alu.:3192: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1305 [5] \nes_i.cpu.alu.sbx_q [3:0] } -> { 1'0 \nes_i.cpu.alu.sbx_q [3:0] }
      Replacing known input bits on port B of cell $flatten\flash_load_i.$procmux$20765: \flash_load_i.load_addr -> { \flash_load_i.load_addr [21:10] 1'1 \flash_load_i.load_addr [8:0] }
      Replacing known input bits on port B of cell $flatten\flash_load_i.$procmux$20769: \flash_load_i.load_addr -> { 1'1 \flash_load_i.load_addr [20:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33416.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33419.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33422.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33425.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33431.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33434.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33437.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33443.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33446.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33453.
    dead port 2/2 on $mux $flatten\nes_i.$procmux$33455.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33458.
    dead port 2/2 on $mux $flatten\nes_i.$procmux$33464.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33467.
    dead port 1/2 on $mux $flatten\nes_i.$procmux$33473.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34088.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21680.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21709.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21712.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21715.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21718.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21724.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21727.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21730.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21733.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21739.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21742.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21745.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21751.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21754.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21757.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21763.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21766.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21772.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21775.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21781.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21787.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21833.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21850.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21868.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21886.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21904.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21923.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21942.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21961.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21981.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22001.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22021.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22042.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22063.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22084.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22336.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34103.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34121.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24452.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24455.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24461.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24464.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24470.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24473.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24479.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24485.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map162.$procmux$24491.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34123.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34125.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34142.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34144.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34160.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34177.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24198.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24201.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24207.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24210.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24216.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24219.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24225.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24231.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\map225.$procmux$24237.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35278.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34196.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34198.
    dead port 1/3 on $pmux $flatten\nes_i.\multi_mapper.\map30.$procmux$31681.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35280.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35282.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35284.
    dead port 1/4 on $pmux $flatten\nes_i.\multi_mapper.\map32.$procmux$25120.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34216.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35286.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35288.
    dead port 46/47 on $pmux $auto$tribuf.cc:165:run$35290.
    dead port 1/47 on $pmux $auto$tribuf.cc:165:run$35292.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34086.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc0.$ternary$mappers/generic.sv:52$8976.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc0.$ternary$mappers/generic.sv:52$8976.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29164.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29176.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29182.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29192.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29204.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29213.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29220.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29222.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27813.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27863.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27865.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27872.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27874.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27880.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27900.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27903.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27905.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27912.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27914.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27920.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27938.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27941.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27944.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27947.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27953.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27956.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27959.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27962.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27968.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27971.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27974.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27980.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27983.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27986.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27992.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27995.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28001.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28004.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28010.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28016.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28029.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28031.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28038.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28040.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28047.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28049.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28055.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28061.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28067.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28073.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28079.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28085.
    dead port 1/8 on $pmux $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23007.
    dead port 2/8 on $pmux $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23007.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23016.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\nesev.$procmux$30960.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\nesev.$procmux$30963.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\nesev.$procmux$30969.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21121.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21124.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21127.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21130.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21133.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21139.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21142.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21145.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21148.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21154.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21157.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21160.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21166.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21169.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21175.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21238.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21240.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21243.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21245.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21248.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21262.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21264.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21267.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21269.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21272.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21286.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21288.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21291.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21293.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21296.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21325.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21327.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21330.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21332.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21335.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21349.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21351.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21354.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21356.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21359.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21372.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21375.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21377.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21380.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21387.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21389.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21392.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21399.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21401.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21404.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21411.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21413.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21416.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21423.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21425.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21428.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21434.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21437.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21443.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21446.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21452.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21455.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21461.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21464.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21470.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21476.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21482.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21488.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21513.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21516.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21518.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21521.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21534.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21537.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21539.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21542.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21582.
    dead port 1/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21585.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21587.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\sachen.$procmux$21590.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26832.
    dead port 2/2 on $mux $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26835.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.$procmux$32826.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32922.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32928.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32934.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32940.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32946.
    dead port 2/2 on $mux $flatten\nes_i.\ppu.\sprite_ram.$procmux$32952.
    dead port 2/2 on $mux $flatten\game_loader_i.$procmux$20843.
    dead port 1/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 2/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 3/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 4/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 5/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 6/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 7/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 8/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 9/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 10/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 11/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 13/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 14/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 15/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 16/16 on $pmux \nes_i.cpu.alu.:3328.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20846.
    dead port 2/2 on $mux $flatten\game_loader_i.$procmux$20854.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20857.
    dead port 2/2 on $mux $flatten\game_loader_i.$procmux$20865.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20868.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20892.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20900.
    dead port 1/2 on $mux $flatten\game_loader_i.$procmux$20908.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33584.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33587.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33590.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33593.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33596.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33599.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33602.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33608.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33611.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33614.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33617.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33620.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33623.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33626.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33632.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33635.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33638.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33641.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33644.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33647.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33653.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33656.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33659.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33662.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33665.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33668.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33674.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33677.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33680.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33683.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33686.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33692.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33695.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33698.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33701.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33704.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33710.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33713.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33716.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33719.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33725.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33728.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33731.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33734.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33740.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33743.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33746.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33752.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33755.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33758.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33764.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33767.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33773.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33776.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33782.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33788.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33921.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33930.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33932.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33934.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33942.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33944.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33951.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33960.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33962.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33970.
    dead port 6/8 on $pmux \nes_i.cpu.mcode.:2971.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33979.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33989.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34001.
    dead port 6/8 on $pmux \nes_i.cpu.mcode.:3003.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34003.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34014.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34026.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34039.
    dead port 1/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34054.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34056.
    dead port 2/2 on $mux $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34070.
Removed 343 multiplexer ports.
<suppressed ~1064 debug messages>

39.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21700: { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21698_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21702_CMP $auto$opt_reduce.cc:137:opt_pmux$35335 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866:
      Old ports: A=16'0000000000000000, B=16'0000000011111111, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [15:1] = { 8'00000000 $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921:
      Old ports: A=16'0000000000000000, B=16'1111111100000000, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8]
      New connections: { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [15:9] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [7:0] } = { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979:
      Old ports: A=16'0000000000000000, B=16'0000000011111111, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [15:1] = { 8'00000000 $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [7:1] = { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334:
      Old ports: A=16'0000000000000000, B=16'1111111100000000, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8]
      New connections: { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [15:9] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [7:0] } = { $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8] 8'00000000 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map15.$procmux$26201: { $flatten\nes_i.\multi_mapper.\map15.$procmux$26206_CMP $flatten\nes_i.\multi_mapper.\map15.$procmux$26204_CMP $flatten\nes_i.\multi_mapper.\map15.$procmux$26203_CMP $auto$opt_reduce.cc:137:opt_pmux$35337 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24450:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24494:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552
      New ports: A=1'1, B=1'0, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1281$10497_EN[7:0]$10552 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24497:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551
      New ports: A=1'1, B=1'0, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1280$10496_EN[7:0]$10551 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24500:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550
      New ports: A=1'1, B=1'0, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1279$10495_EN[7:0]$10550 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24503:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549
      New ports: A=1'1, B=1'0, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1278$10494_EN[7:0]$10549 [0] }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map163.$procmux$24416: $auto$opt_reduce.cc:137:opt_pmux$35339
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23315:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492
      New ports: A=1'0, B=1'1, Y=$flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0]
      New connections: $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [7:1] = { $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] $flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_EN[7:0]$12492 [0] }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map165.$procmux$28878: { $flatten\nes_i.\multi_mapper.\map165.$procmux$28882_CMP $auto$opt_reduce.cc:137:opt_pmux$35343 $auto$opt_reduce.cc:137:opt_pmux$35341 $flatten\nes_i.\multi_mapper.\map165.$procmux$28879_CMP }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23337: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35345 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23362: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35347 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map18.$procmux$25937: $auto$opt_reduce.cc:137:opt_pmux$35349
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map225.$procmux$24196:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [3:1] = { $flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [0] $flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [0] $flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [0] }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35278: { \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [105] \nes_i.multi_mapper.me [73] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.jycompany.enable $auto$opt_reduce.cc:137:opt_pmux$35351 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31203: { $auto$opt_reduce.cc:137:opt_pmux$35353 $flatten\nes_i.\multi_mapper.\map28.$procmux$31204_CMP }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35280: { \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [68] $auto$opt_reduce.cc:137:opt_pmux$35357 \nes_i.multi_mapper.me [218] \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.jycompany.enable $auto$opt_reduce.cc:137:opt_pmux$35355 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35282: { \nes_i.multi_mapper.mmc1.enable \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [30] \nes_i.multi_mapper.me [32] \nes_i.multi_mapper.me [9] \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [10] \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [13] \nes_i.multi_mapper.me [15] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [34] \nes_i.multi_mapper.me [41] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map66.enable \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.map71.enable \nes_i.multi_mapper.map72.enable \nes_i.multi_mapper.map78.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.map89.enable \nes_i.multi_mapper.me [107] $auto$opt_reduce.cc:137:opt_pmux$35359 \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.me [218] \nes_i.multi_mapper.me [228] \nes_i.multi_mapper.me [234] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [105] \nes_i.multi_mapper.me [75] \nes_i.multi_mapper.me [73] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.me [162] \nes_i.multi_mapper.me [163] \nes_i.multi_mapper.me [164] \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable \nes_i.multi_mapper.me [143] \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35284: { \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [77] \nes_i.multi_mapper.me [165] $auto$opt_reduce.cc:137:opt_pmux$35363 \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.jycompany.enable $auto$opt_reduce.cc:137:opt_pmux$35361 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map32.$procmux$25113: { $flatten\nes_i.\multi_mapper.\map165.$procmux$28882_CMP $auto$opt_reduce.cc:137:opt_pmux$35367 $auto$opt_reduce.cc:137:opt_pmux$35365 $flatten\nes_i.\multi_mapper.\map165.$procmux$28879_CMP }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35286: { \nes_i.multi_mapper.mmc1.enable \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [30] \nes_i.multi_mapper.me [32] \nes_i.multi_mapper.me [9] \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [10] \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [13] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [34] \nes_i.multi_mapper.me [41] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map66.enable \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.map72.enable \nes_i.multi_mapper.me [77] \nes_i.multi_mapper.map78.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.map89.enable \nes_i.multi_mapper.me [107] \nes_i.multi_mapper.me [111] \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.me [218] \nes_i.multi_mapper.me [228] \nes_i.multi_mapper.me [234] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [75] \nes_i.multi_mapper.me [73] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.me [163] \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable $auto$opt_reduce.cc:137:opt_pmux$35369 \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35288: { \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [34] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.me [165] $auto$opt_reduce.cc:137:opt_pmux$35375 $auto$opt_reduce.cc:137:opt_pmux$35373 \nes_i.multi_mapper.jycompany.enable $auto$opt_reduce.cc:137:opt_pmux$35371 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23504: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35377 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35290: { \nes_i.multi_mapper.me [5] $auto$opt_reduce.cc:137:opt_pmux$35381 \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.me [163] $auto$opt_reduce.cc:137:opt_pmux$35379 \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable \nes_i.multi_mapper.me [143] \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map65.$procmux$24946: $auto$opt_reduce.cc:137:opt_pmux$35383
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35292: { \nes_i.multi_mapper.mmc1.enable \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [30] \nes_i.multi_mapper.me [32] \nes_i.multi_mapper.me [9] \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [10] \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [15] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [34] \nes_i.multi_mapper.me [41] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map66.enable \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.map71.enable \nes_i.multi_mapper.map72.enable \nes_i.multi_mapper.me [77] \nes_i.multi_mapper.map78.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.map89.enable \nes_i.multi_mapper.me [107] \nes_i.multi_mapper.me [111] \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.me [228] \nes_i.multi_mapper.me [234] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [105] \nes_i.multi_mapper.me [75] \nes_i.multi_mapper.me [73] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.me [162] \nes_i.multi_mapper.me [163] \nes_i.multi_mapper.me [164] \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable $auto$opt_reduce.cc:137:opt_pmux$35385 \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map67.$procmux$22648: { $flatten\nes_i.\multi_mapper.\map67.$procmux$22568_CMP $auto$opt_reduce.cc:137:opt_pmux$35387 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23575: $auto$opt_reduce.cc:137:opt_pmux$35389
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31007: { $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31012_CMP $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31011_CMP $auto$opt_reduce.cc:137:opt_pmux$35391 $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31008_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29230: { $flatten\nes_i.\multi_mapper.\map165.$procmux$28882_CMP $auto$opt_reduce.cc:137:opt_pmux$35395 $auto$opt_reduce.cc:137:opt_pmux$35393 $flatten\nes_i.\multi_mapper.\map165.$procmux$28879_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29521: $auto$opt_reduce.cc:137:opt_pmux$35397
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30172: $auto$opt_reduce.cc:137:opt_pmux$35399
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27842: { $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27853_CMP $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27852_CMP $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27850_CMP $auto$opt_reduce.cc:137:opt_pmux$35405 $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27846_CMP $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27845_CMP $auto$opt_reduce.cc:137:opt_pmux$35403 $auto$opt_reduce.cc:137:opt_pmux$35401 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [7:1] = { $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [7:1] = { $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0] }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23977: $auto$opt_reduce.cc:137:opt_pmux$35407
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31007: { $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31012_CMP $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31011_CMP $auto$opt_reduce.cc:137:opt_pmux$35409 $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31008_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30304: { $auto$opt_reduce.cc:137:opt_pmux$35417 $auto$opt_reduce.cc:137:opt_pmux$35415 $auto$opt_reduce.cc:137:opt_pmux$35413 $auto$opt_reduce.cc:137:opt_pmux$35411 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$24046: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35419 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$24068: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $auto$opt_reduce.cc:137:opt_pmux$35421 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30708: $auto$opt_reduce.cc:137:opt_pmux$35423
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21111: { $auto$opt_reduce.cc:137:opt_pmux$35425 $flatten\nes_i.\multi_mapper.\sachen.$procmux$21114_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21113_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21112_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21186: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21190_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21189_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21188_CMP $auto$opt_reduce.cc:137:opt_pmux$35427 }
    New ctrl vector for $pmux cell $flatten\flash_load_i.\flashmem_i.$procmux$20623: $auto$opt_reduce.cc:137:opt_pmux$35429
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21363: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21215_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21366_CMP $auto$opt_reduce.cc:137:opt_pmux$35431 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21504: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21196_CMP $auto$opt_reduce.cc:137:opt_pmux$35433 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35276: { \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.map66.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.me [163] $auto$opt_reduce.cc:137:opt_pmux$35437 \nes_i.multi_mapper.sachen.enable $auto$opt_reduce.cc:137:opt_pmux$35435 \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21525: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21304_CMP $auto$opt_reduce.cc:137:opt_pmux$35439 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$24150: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35441 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21573: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21215_CMP $auto$opt_reduce.cc:137:opt_pmux$35443 }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$24177: { $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $auto$opt_reduce.cc:137:opt_pmux$35445 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$procmux$31722:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0]
      New connections: $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [7:1] = { $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] $flatten\nes_i.\multi_mapper.\snd_n163.\n163.\modtable.$0$memwr$\ram$dpram.v:21$8946_EN[7:0]$8951 [0] }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27116: { $flatten\nes_i.\multi_mapper.\map165.$procmux$28882_CMP $auto$opt_reduce.cc:137:opt_pmux$35449 $auto$opt_reduce.cc:137:opt_pmux$35447 $flatten\nes_i.\multi_mapper.\map165.$procmux$28879_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27290: $auto$opt_reduce.cc:137:opt_pmux$35451
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27648: $auto$opt_reduce.cc:137:opt_pmux$35453
    New ctrl vector for $pmux cell $flatten\nes_i.\ppu.$procmux$32676: $auto$opt_reduce.cc:137:opt_pmux$35455
    New ctrl vector for $pmux cell $flatten\nes_i.\ppu.$procmux$32693: { $auto$opt_reduce.cc:137:opt_pmux$35457 $flatten\nes_i.\ppu.$eq$ppu.sv:796$7727_Y }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\palette_ram.$procmux$20742:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0]
      New connections: $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [5:1] = { $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0] $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0] $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0] $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0] $flatten\nes_i.\ppu.\palette_ram.$0$memwr$\palette$palette_ram.v:22$11560_EN[5:0]$11567 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [7:1] = { $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [7:1] = { $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] $flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0] }
    New ctrl vector for $pmux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$32995: { $flatten\nes_i.\ppu.\sprite_ram.$procmux$33003_CMP $auto$opt_reduce.cc:137:opt_pmux$35463 $auto$opt_reduce.cc:137:opt_pmux$35461 $auto$opt_reduce.cc:137:opt_pmux$35459 }
    Consolidated identical input bits for $mux cell $flatten\vga_i.\framebuffer_i.$procmux$20715:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621
      New ports: A=1'0, B=1'1, Y=$flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0]
      New connections: $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [5:1] = { $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0] $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0] $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0] $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0] $flatten\vga_i.\framebuffer_i.$0$memwr$\mem$framebuffer.v:15$11617_EN[5:0]$11621 [0] }
    New ctrl vector for $pmux cell \nes_i.cpu.:327: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$123 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$122 }
    New ctrl vector for $pmux cell \nes_i.cpu.:329: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$125 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$124 }
    New ctrl vector for $pmux cell \nes_i.cpu.:331: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$128 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127 }
    New ctrl vector for $pmux cell \nes_i.cpu.:333: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$procmux$20841:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\game_loader_i.$procmux$20841_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_loader_i.$procmux$20841_Y [0]
      New connections: $flatten\game_loader_i.$procmux$20841_Y [7:1] = { $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] $flatten\game_loader_i.$procmux$20841_Y [0] }
    New ctrl vector for $pmux cell \nes_i.cpu.:466: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$170
    New ctrl vector for $pmux cell \nes_i.cpu.:467: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$175
    New ctrl vector for $pmux cell \nes_i.cpu.:468: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$172 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$170 }
    New ctrl vector for $pmux cell \nes_i.cpu.:610: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$234 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$232 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$228 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$225 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$223 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$222 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$221 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$220 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$219 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$218 }
    New ctrl vector for $pmux cell \nes_i.cpu.:686: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$261 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$259 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$257 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$254 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$252 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$251 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$250 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$249 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$248 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$247 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$246 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$245 }
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3321: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351 $auto$opt_reduce.cc:137:opt_pmux$35469 $auto$opt_reduce.cc:137:opt_pmux$35467 $auto$opt_reduce.cc:137:opt_pmux$35465 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 }
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3323: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1294 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 }
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3327: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1300 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1354 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1298 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1335 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1296 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1333 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1294 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1331 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1328 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1289 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1324 }
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3366: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1374
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3369: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1367 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1366 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1001: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$427
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1003: $auto$opt_reduce.cc:137:opt_pmux$35471
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1016: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$427
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1018: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$427
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1031: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$427
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1033: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$427
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1041: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$655
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1044: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1047: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$128 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1050: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1053: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$655 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1092: { $auto$opt_reduce.cc:137:opt_pmux$35475 $auto$opt_reduce.cc:137:opt_pmux$35473 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1096: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1099: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1104: $auto$opt_reduce.cc:137:opt_pmux$35477
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1107: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1112: $auto$opt_reduce.cc:137:opt_pmux$35479
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1130: $auto$opt_reduce.cc:137:opt_pmux$35481
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1133: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1137: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1141: $auto$opt_reduce.cc:137:opt_pmux$35483
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1144: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1148: $auto$opt_reduce.cc:137:opt_pmux$35485
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1163: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1169: $auto$opt_reduce.cc:137:opt_pmux$35487
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1172: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1177: $auto$opt_reduce.cc:137:opt_pmux$35489
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1180: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1183: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1201: $auto$opt_reduce.cc:137:opt_pmux$35491
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1205: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1209: $auto$opt_reduce.cc:137:opt_pmux$35493
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1212: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1256: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$514 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$510 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1270: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1271: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1274: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1276: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1315: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$537
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1318: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$536
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1319: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$543
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1320: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$540
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1349: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1352: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1355: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1357: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1359: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$51
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1378: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1393: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1402: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1415: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1453: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1467: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1477: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1488: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $auto$opt_reduce.cc:137:opt_pmux$35495 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1490: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$617 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$612 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$603 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$596 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$588 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$584 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1492: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$498 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1493: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1495: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$621 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$580 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$498 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1497: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$498 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1499: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1502: { $auto$opt_reduce.cc:137:opt_pmux$35497 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$596 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1504: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1507: { $auto$opt_reduce.cc:137:opt_pmux$35499 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1509: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$584 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1511: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$613
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1513: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$498 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1515: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1517: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$71 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1586: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$667
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1593: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $auto$opt_reduce.cc:137:opt_pmux$35503 $auto$opt_reduce.cc:137:opt_pmux$35501 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1596: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1599: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1602: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1604: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1607: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1610: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1613: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1616: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1619: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1622: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1625: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$667
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1640: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1673: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1675: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1680: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1714: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1715: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1742: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1745: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1748: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1750: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$51
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1752: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1798: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1803: $auto$opt_reduce.cc:137:opt_pmux$35505
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1806: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1809: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1812: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1815: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1818: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1821: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1823: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1844: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1847: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1850: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1852: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1898: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1930: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1936: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1940: $auto$opt_reduce.cc:137:opt_pmux$35507
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1943: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1946: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1983: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1987: $auto$opt_reduce.cc:137:opt_pmux$35509
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1990: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1993: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1995: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$51
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1997: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2056: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2061: $auto$opt_reduce.cc:137:opt_pmux$35511
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2065: $auto$opt_reduce.cc:137:opt_pmux$35513
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2068: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2071: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2074: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2077: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2080: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2083: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2085: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2108: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2112: $auto$opt_reduce.cc:137:opt_pmux$35515
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2115: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2118: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2120: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2160: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2163: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2166: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2234: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$667 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2241: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $auto$opt_reduce.cc:137:opt_pmux$35519 $auto$opt_reduce.cc:137:opt_pmux$35517 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2244: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2249: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2251: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2253: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2256: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2259: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2262: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2265: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2268: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2271: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2274: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$667
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2329: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2335: $auto$opt_reduce.cc:137:opt_pmux$35521
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2338: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2341: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2344: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2347: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2350: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2353: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2356: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2358: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2390: $auto$opt_reduce.cc:137:opt_pmux$35523
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2393: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2396: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2398: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2401: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2403: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33800: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:406$12089_Y $auto$opt_reduce.cc:137:opt_pmux$35525 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:413$12094_Y }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2498: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2503: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $auto$opt_reduce.cc:137:opt_pmux$35527 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2507: $auto$opt_reduce.cc:137:opt_pmux$35529
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2511: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2513: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2515: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2518: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2521: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2524: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2527: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2530: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2533: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2584: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2590: $auto$opt_reduce.cc:137:opt_pmux$35531
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2594: $auto$opt_reduce.cc:137:opt_pmux$35533
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2598: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2601: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2604: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2607: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2610: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2613: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2616: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$456 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2618: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$457
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33845: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:413$12094_Y $auto$opt_reduce.cc:137:opt_pmux$35535 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2664: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2668: $auto$opt_reduce.cc:137:opt_pmux$35537
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2672: $auto$opt_reduce.cc:137:opt_pmux$35539
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2676: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2678: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2681: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2684: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$453
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2686: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$454
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2722: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2724: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2726: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2728: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2733: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2736: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2739: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2742: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2745: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2748: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2751: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2753: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$688 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2755: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2757: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$725 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2758: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2759: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2761: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2764: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2767: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2770: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2773: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2776: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2779: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2782: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2833: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$655
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2841: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:3013: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:959: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$404
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:990: $auto$opt_reduce.cc:137:opt_pmux$35541
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:995: $auto$opt_reduce.cc:137:opt_pmux$35543
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:999: $auto$opt_reduce.cc:137:opt_pmux$35545
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22087:
      Old ports: A=16'0000000000000000, B=$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11149, Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22334_Y [8], Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8]
      New connections: { $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [15:9] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [7:0] } = { $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:139$11080_EN[15:0]$11117 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22096:
      Old ports: A=16'0000000000000000, B=$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11146, Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21866_Y [0], Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [15:1] = { 8'00000000 $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22105:
      Old ports: A=16'0000000000000000, B=$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11143, Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21921_Y [8], Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8]
      New connections: { $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [15:9] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [7:0] } = { $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:137$11078_EN[15:0]$11111 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22114:
      Old ports: A=16'0000000000000000, B=$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11140, Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21979_Y [0], Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [15:1] = { 8'00000000 $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22123:
      Old ports: A=8'00000000, B=$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11137, Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22040_Y [0], Y=$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [7:1] = { $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] $flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\prg_bank$mappers/JYCompany.sv:135$11076_EN[7:0]$11105 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24476:
      Old ports: A=8'00000000, B=$flatten\nes_i.\multi_mapper.\map162.$3$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10571, Y=$flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\map162.$procmux$24450_Y [0], Y=$flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] $flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map225.$procmux$24222:
      Old ports: A=4'0000, B=$flatten\nes_i.\multi_mapper.\map225.$3$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10673, Y=$flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\map225.$procmux$24196_Y [0], Y=$flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [3:1] = { $flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [0] $flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [0] $flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc5.$3$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9799, B=8'00000000, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y
      New ports: A=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28026_Y [0], B=1'0, Y=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [7:1] = { $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28097:
      Old ports: A=8'00000000, B=$flatten\nes_i.\multi_mapper.\mmc5.$2$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9790, Y=$flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28053_Y [0], Y=$flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [7:1] = { $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$32955:
      Old ports: A=8'00000000, B=$flatten\nes_i.\ppu.\sprite_ram.$2$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7628, Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593
      New ports: A=1'0, B=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32920_Y [0], Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [7:1] = { $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\sprtemp$ppu.sv:385$7567_EN[7:0]$7593 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$32964:
      Old ports: A=8'00000000, B=$flatten\nes_i.\ppu.\sprite_ram.$2$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7602, Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590
      New ports: A=1'0, B=$flatten\nes_i.\ppu.\sprite_ram.$procmux$32938_Y [0], Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [7:1] = { $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7590 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$procmux$20889:
      Old ports: A=8'00000000, B=$flatten\game_loader_i.$3$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11508, Y=$flatten\game_loader_i.$procmux$20889_Y
      New ports: A=1'0, B=$flatten\game_loader_i.$procmux$20841_Y [0], Y=$flatten\game_loader_i.$procmux$20889_Y [0]
      New connections: $flatten\game_loader_i.$procmux$20889_Y [7:1] = { $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] $flatten\game_loader_i.$procmux$20889_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24506:
      Old ports: A=8'00000000, B=$flatten\nes_i.\multi_mapper.\map162.$2$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10566, Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\map162.$procmux$24476_Y [0], Y=$flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [7:1] = { $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] $flatten\nes_i.\multi_mapper.\map162.$0$memwr$\state$mappers/misc.sv:1284$10498_EN[7:0]$10555 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map225.$procmux$24240:
      Old ports: A=4'0000, B=$flatten\nes_i.\multi_mapper.\map225.$2$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10668, Y=$flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\map225.$procmux$24222_Y [0], Y=$flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661 [0]
      New connections: $flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661 [3:1] = { $flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661 [0] $flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661 [0] $flatten\nes_i.\multi_mapper.\map225.$0$memwr$\ram$mappers/misc.sv:1587$10643_EN[3:0]$10661 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28088:
      Old ports: A=8'00000000, B=$flatten\nes_i.\multi_mapper.\mmc5.$2$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9793, Y=$flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763
      New ports: A=1'0, B=$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28071_Y [0], Y=$flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [7:1] = { $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:170$9744_EN[7:0]$9763 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$procmux$20917:
      Old ports: A=$flatten\game_loader_i.$2$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11503, B=8'00000000, Y=$flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493
      New ports: A=$flatten\game_loader_i.$procmux$20889_Y [0], B=1'0, Y=$flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0]
      New connections: $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [7:1] = { $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] $flatten\game_loader_i.$0$memwr$\ines$game_loader.sv:62$11440_EN[7:0]$11493 [0] }
  Optimizing cells in module \top.
Performed a total of 329 changes.

39.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~672 debug messages>
Removed a total of 224 cells.

39.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34894 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $flatten\nes_i.$procdff$35022 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\nes_i.$procdff$35022 ($dff) from module top.
Setting constant 0-bit at position 0 on $procdff$35104 ($dff) from module top.
Setting constant 0-bit at position 1 on $procdff$35104 ($dff) from module top.

39.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 1935 unused wires.
<suppressed ~169 debug messages>

39.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

39.11.9. Rerunning OPT passes. (Maybe there is more to do..)

39.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1100 debug messages>

39.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35282: { \nes_i.multi_mapper.mmc1.enable \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [30] \nes_i.multi_mapper.me [32] \nes_i.multi_mapper.me [9] \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [10] \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [15] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [41] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.map71.enable \nes_i.multi_mapper.map78.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.map89.enable $auto$opt_reduce.cc:137:opt_pmux$35357 \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.me [228] \nes_i.multi_mapper.me [234] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [105] \nes_i.multi_mapper.me [75] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable $auto$opt_reduce.cc:137:opt_pmux$35547 \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23530: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23598: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23636: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23769: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23794: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31215: { $auto$opt_reduce.cc:137:opt_pmux$35549 $flatten\nes_i.\multi_mapper.\map28.$procmux$31118_CMP $flatten\nes_i.\multi_mapper.\map28.$procmux$31117_CMP }
    New ctrl vector for $pmux cell \nes_i.cpu.alu.:3368: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1367 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1366 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1256: $auto$opt_reduce.cc:137:opt_pmux$35551
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1490: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$612 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$603 $auto$opt_reduce.cc:137:opt_pmux$35555 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$588 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$584 $auto$opt_reduce.cc:137:opt_pmux$35553 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1492: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $auto$opt_reduce.cc:137:opt_pmux$35557 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1495: { $auto$opt_reduce.cc:137:opt_pmux$35559 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$498 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1930: $auto$opt_reduce.cc:137:opt_pmux$35561
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2722: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $auto$opt_reduce.cc:137:opt_pmux$35565 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $auto$opt_reduce.cc:137:opt_pmux$35563 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2724: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $auto$opt_reduce.cc:137:opt_pmux$35567 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2730: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $auto$opt_reduce.cc:137:opt_pmux$35571 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$725 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $auto$opt_reduce.cc:137:opt_pmux$35569 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2733: { $auto$opt_reduce.cc:137:opt_pmux$35573 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2739: $auto$opt_reduce.cc:137:opt_pmux$35575
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2753: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $auto$opt_reduce.cc:137:opt_pmux$35579 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$688 $auto$opt_reduce.cc:137:opt_pmux$35577 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2761: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $auto$opt_reduce.cc:137:opt_pmux$35581 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2764: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $auto$opt_reduce.cc:137:opt_pmux$35585 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $auto$opt_reduce.cc:137:opt_pmux$35583 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2767: $auto$opt_reduce.cc:137:opt_pmux$35587
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2770: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $auto$opt_reduce.cc:137:opt_pmux$35589 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2773: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $auto$opt_reduce.cc:137:opt_pmux$35591 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2776: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $auto$opt_reduce.cc:137:opt_pmux$35595 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $auto$opt_reduce.cc:137:opt_pmux$35593 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2779: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $auto$opt_reduce.cc:137:opt_pmux$35599 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $auto$opt_reduce.cc:137:opt_pmux$35597 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2782: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $auto$opt_reduce.cc:137:opt_pmux$35603 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $auto$opt_reduce.cc:137:opt_pmux$35601 }
  Optimizing cells in module \top.
Performed a total of 27 changes.

39.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

39.11.13. Executing OPT_DFF pass (perform DFF optimizations).

39.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

39.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.11.16. Rerunning OPT passes. (Maybe there is more to do..)

39.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1100 debug messages>

39.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\nes_i.$procdff$35023 ($dff) from module top (removing D path).

39.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

39.11.23. Rerunning OPT passes. (Maybe there is more to do..)

39.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1098 debug messages>

39.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.11.27. Executing OPT_DFF pass (perform DFF optimizations).

39.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

39.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.11.30. Rerunning OPT passes. (Maybe there is more to do..)

39.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1098 debug messages>

39.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.11.34. Executing OPT_DFF pass (perform DFF optimizations).

39.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.11.37. Finished OPT passes. (There is nothing left to do.)

39.12. Executing FSM pass (extract and optimize FSM).

39.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.flash_load_i.flashmem_i.state.
Not marking top.flash_load_i.index_lat as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.game_loader_i.state.
Not marking top.genblk3.us2_hid_host_inst.R_state as FSM state register:
    Register has an initialization value.
Not marking top.genblk3.us2_hid_host_inst.token_ep_i as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.genblk3.us2_hid_host_inst.usb_sie_core.state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.nes_i.apu.Dmc.ActivationDelay as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.nes_i.cpu.alu.op.
Not marking top.nes_i.cpu.dbr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.nes_i.cpu.mcode.mode as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.nes_i.cpu.pbr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.nes_i.cpu.set_addr_to_r.
Found FSM state register top.nes_i.cpu.write_data_r.
Not marking top.nes_i.dma.spr_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.nes_i.ppu.sprite_ram.state as FSM state register:
    Users of register don't seem to benefit from recoding.

39.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\flash_load_i.flashmem_i.state' from module `\top'.
  found $dff cell for state register: $flatten\flash_load_i.\flashmem_i.$procdff$34275
  root of input selection tree: $flatten\flash_load_i.\flashmem_i.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$logic_or$flashmem.v:22$11658_Y
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20618_CMP
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20624_CMP
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20625_CMP
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20626_CMP
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20627_CMP
  found ctrl input: $flatten\flash_load_i.\flashmem_i.$procmux$20628_CMP
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found state code: 4'0000
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20615_CMP
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20624_CMP
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20625_CMP
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20626_CMP
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20627_CMP
  found ctrl output: $flatten\flash_load_i.\flashmem_i.$procmux$20628_CMP
  ctrl inputs: { $flatten\flash_load_i.\flashmem_i.$procmux$20618_CMP $flatten\flash_load_i.\flashmem_i.$logic_or$flashmem.v:22$11658_Y }
  ctrl outputs: { $flatten\flash_load_i.\flashmem_i.$procmux$20628_CMP $flatten\flash_load_i.\flashmem_i.$procmux$20627_CMP $flatten\flash_load_i.\flashmem_i.$procmux$20626_CMP $flatten\flash_load_i.\flashmem_i.$procmux$20625_CMP $flatten\flash_load_i.\flashmem_i.$procmux$20624_CMP $flatten\flash_load_i.\flashmem_i.$procmux$20615_CMP $flatten\flash_load_i.\flashmem_i.$0\state[3:0] }
  transition:     4'0000 2'00 ->     4'0001 10'1000000001
  transition:     4'0000 2'10 ->     4'0000 10'1000000000
  transition:     4'0000 2'-1 ->     4'0000 10'1000000000
  transition:     4'0100 2'00 ->     4'0101 10'0000100101
  transition:     4'0100 2'10 ->     4'0100 10'0000100100
  transition:     4'0100 2'-1 ->     4'0000 10'0000100000
  transition:     4'0010 2'00 ->     4'0011 10'0010000011
  transition:     4'0010 2'10 ->     4'0010 10'0010000010
  transition:     4'0010 2'-1 ->     4'0000 10'0010000000
  transition:     4'0001 2'00 ->     4'0010 10'0100000010
  transition:     4'0001 2'10 ->     4'0001 10'0100000001
  transition:     4'0001 2'-1 ->     4'0000 10'0100000000
  transition:     4'0101 2'00 ->     4'0101 10'0000010101
  transition:     4'0101 2'10 ->     4'0101 10'0000010101
  transition:     4'0101 2'-1 ->     4'0000 10'0000010000
  transition:     4'0011 2'00 ->     4'0100 10'0001000100
  transition:     4'0011 2'10 ->     4'0011 10'0001000011
  transition:     4'0011 2'-1 ->     4'0000 10'0001000000
Extracting FSM `\game_loader_i.state' from module `\top'.
  found $dff cell for state register: $flatten\game_loader_i.$procdff$34308
  root of input selection tree: $flatten\game_loader_i.$0\state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \R_reset [23]
  found ctrl input: $flatten\game_loader_i.$procmux$20936_CTRL
  found ctrl input: $flatten\game_loader_i.$procmux$20844_CMP
  found ctrl input: $flatten\game_loader_i.$logic_and$game_loader.sv:24$11444_Y
  found ctrl input: $flatten\game_loader_i.$eq$game_loader.sv:84$11537_Y
  found state code: 2
  found ctrl input: \flash_load_i.flashmem_i.ready
  found ctrl input: $flatten\game_loader_i.$eq$game_loader.sv:66$11513_Y
  found ctrl input: $flatten\game_loader_i.$logic_and$game_loader.sv:67$11532_Y
  found state code: 3
  found state code: 1
  found state code: 0
  found ctrl output: $flatten\game_loader_i.$procmux$20977_CMP
  found ctrl output: $flatten\game_loader_i.$procmux$20844_CMP
  found ctrl output: $flatten\game_loader_i.$eq$game_loader.sv:90$11539_Y
  found ctrl output: $flatten\game_loader_i.$eq$game_loader.sv:84$11537_Y
  ctrl inputs: { $flatten\game_loader_i.$logic_and$game_loader.sv:24$11444_Y $flatten\game_loader_i.$eq$game_loader.sv:66$11513_Y $flatten\game_loader_i.$logic_and$game_loader.sv:67$11532_Y $flatten\game_loader_i.$procmux$20936_CTRL \flash_load_i.flashmem_i.ready \R_reset [23] }
  ctrl outputs: { $flatten\game_loader_i.$0\state[31:0] $flatten\game_loader_i.$eq$game_loader.sv:84$11537_Y $flatten\game_loader_i.$eq$game_loader.sv:90$11539_Y $flatten\game_loader_i.$procmux$20844_CMP $flatten\game_loader_i.$procmux$20977_CMP }
  transition:          0 6'----00 ->          0 36'000000000000000000000000000000000010
  transition:          0 6'-0--10 ->          0 36'000000000000000000000000000000000010
  transition:          0 6'-10-10 ->          3 36'000000000000000000000000000000110010
  transition:          0 6'-11-10 ->          1 36'000000000000000000000000000000010010
  transition:          0 6'-----1 ->          0 36'000000000000000000000000000000000010
  transition:          2 6'0----0 ->          2 36'000000000000000000000000000000100100
  transition:          2 6'1----0 ->          2 36'000000000000000000000000000000100100
  transition:          2 6'-----1 ->          0 36'000000000000000000000000000000000100
  transition:          1 6'0----0 ->          2 36'000000000000000000000000000000101000
  transition:          1 6'1----0 ->          1 36'000000000000000000000000000000011000
  transition:          1 6'-----1 ->          0 36'000000000000000000000000000000001000
  transition:          3 6'-----0 ->          3 36'000000000000000000000000000000110001
  transition:          3 6'-----1 ->          0 36'000000000000000000000000000000000001
Extracting FSM `\nes_i.cpu.alu.op' from module `\top'.
  found $adff cell for state register: \nes_i.cpu.:813
  root of input selection tree: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338
  found reset state: 5'01100 (from async reset)
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1212
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1235
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1236
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1239
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1240
  found ctrl input: \nes_i.cpu.mcode.alumore
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$122
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$123
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$124
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$125
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127
  found state code: 5'01110
  found state code: 5'01000
  found state code: 5'01001
  found state code: 5'01010
  found state code: 5'01011
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1196
  found state code: 5'01101
  found state code: 5'10001
  found state code: 5'00111
  found state code: 5'00000
  found state code: 5'00001
  found state code: 5'00010
  found state code: 5'00011
  found state code: 5'00100
  found state code: 5'00110
  found state code: 5'10000
  found state code: 5'10010
  found state code: 5'01111
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1043
  found state code: 5'00101
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1190
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1199
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1182
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1215
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1374
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1367
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1354
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1335
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1333
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1331
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1330
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1328
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1324
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1300
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1298
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1296
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1294
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1292
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290
  found ctrl output: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1289
  ctrl inputs: { \nes_i.cpu.mcode.alumore $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1043 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1182 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1190 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1196 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1199 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1212 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1215 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1235 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1236 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1239 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1240 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$125 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$124 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$123 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$122 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104 }
  ctrl outputs: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1289 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1292 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1294 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1296 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1298 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1300 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1324 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1328 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1330 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1331 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1333 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1335 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1354 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1367 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1374 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 }
  transition:    5'00000 22'---------------------0 ->    5'00000 23'00000001000000000000000
  transition:    5'00000 22'00-----00-000000000001 ->    5'01110 23'00000001000000000001110
  transition:    5'00000 22'0----0-00-000001-----1 ->    5'01101 23'00000001000000000001101
  transition:    5'00000 22'0----1-00-000001-----1 ->    5'10001 23'00000001000000000010001
  transition:    5'00000 22'01-----00-00000------1 ->    5'01100 23'00000001000000000001100
  transition:    5'00000 22'0------00-00000--1---1 ->    5'01011 23'00000001000000000001011
  transition:    5'00000 22'0------00-00000---1--1 ->    5'01010 23'00000001000000000001010
  transition:    5'00000 22'0------00-00000----1-1 ->    5'01001 23'00000001000000000001001
  transition:    5'00000 22'0------00-00000-----11 ->    5'01000 23'00000001000000000001000
  transition:    5'00000 22'10-----00-000000000001 ->    5'00111 23'00000001000000000000111
  transition:    5'00000 22'1------00-000001-----1 ->    5'00110 23'00000001000000000000110
  transition:    5'00000 22'11-----00-00000------1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'1------00-00000--1---1 ->    5'00011 23'00000001000000000000011
  transition:    5'00000 22'1------00-00000---1--1 ->    5'00010 23'00000001000000000000010
  transition:    5'00000 22'1------00-00000----1-1 ->    5'00001 23'00000001000000000000001
  transition:    5'00000 22'1------00-00000-----11 ->    5'00000 23'00000001000000000000000
  transition:    5'00000 22'-------00-00001-0----1 ->    5'00111 23'00000001000000000000111
  transition:    5'00000 22'-------00-0001--0----1 ->    5'10000 23'00000001000000000010000
  transition:    5'00000 22'-------00-001---0----1 ->    5'10010 23'00000001000000000010010
  transition:    5'00000 22'-------00-01----0----1 ->    5'01111 23'00000001000000000001111
  transition:    5'00000 22'--0----00-0-----1----1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'--1----00-0-----1----1 ->    5'00001 23'00000001000000000000001
  transition:    5'00000 22'-0--------1----0000001 ->    5'01110 23'00000001000000000001110
  transition:    5'00000 22'----------1----1-----1 ->    5'01101 23'00000001000000000001101
  transition:    5'00000 22'----------1-----1----1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'-1---0----1----------1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'-1---1----1----------1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'----------1------1---1 ->    5'01011 23'00000001000000000001011
  transition:    5'00000 22'----------1-------1--1 ->    5'01010 23'00000001000000000001010
  transition:    5'00000 22'---------01--------1-1 ->    5'01001 23'00000001000000000001001
  transition:    5'00000 22'---------11--------1-1 ->    5'01101 23'00000001000000000001101
  transition:    5'00000 22'---------01---------11 ->    5'01000 23'00000001000000000001000
  transition:    5'00000 22'---------11---------11 ->    5'01110 23'00000001000000000001110
  transition:    5'00000 22'-0------1------0000001 ->    5'00111 23'00000001000000000000111
  transition:    5'00000 22'--------1------1-----1 ->    5'00110 23'00000001000000000000110
  transition:    5'00000 22'--------1-------1----1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'-1------1------------1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'--------1--------1---1 ->    5'00011 23'00000001000000000000011
  transition:    5'00000 22'--------1---------1--1 ->    5'00010 23'00000001000000000000010
  transition:    5'00000 22'--------1----------1-1 ->    5'00001 23'00000001000000000000001
  transition:    5'00000 22'--------1-----------11 ->    5'00000 23'00000001000000000000000
  transition:    5'00000 22'----0001--------0----1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'----0001--------1----1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'-0----11-------------1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'-1----11-------------1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'-0-0-1-1-------------1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'-1---1-1-------------1 ->    5'01101 23'00000001000000000001101
  transition:    5'00000 22'---1-1-1-------------1 ->    5'01110 23'00000001000000000001110
  transition:    5'00000 22'---01--1--------0--0-1 ->    5'00100 23'00000001000000000000100
  transition:    5'00000 22'----1--1-----------1-1 ->    5'01100 23'00000001000000000001100
  transition:    5'00000 22'----1--1--------1----1 ->    5'00101 23'00000001000000000000101
  transition:    5'00000 22'---11--1-------------1 ->    5'00110 23'00000001000000000000110
  transition:    5'10000 22'---------------------0 ->    5'10000 23'00000000000000000110000
  transition:    5'10000 22'00-----00-000000000001 ->    5'01110 23'00000000000000000101110
  transition:    5'10000 22'0----0-00-000001-----1 ->    5'01101 23'00000000000000000101101
  transition:    5'10000 22'0----1-00-000001-----1 ->    5'10001 23'00000000000000000110001
  transition:    5'10000 22'01-----00-00000------1 ->    5'01100 23'00000000000000000101100
  transition:    5'10000 22'0------00-00000--1---1 ->    5'01011 23'00000000000000000101011
  transition:    5'10000 22'0------00-00000---1--1 ->    5'01010 23'00000000000000000101010
  transition:    5'10000 22'0------00-00000----1-1 ->    5'01001 23'00000000000000000101001
  transition:    5'10000 22'0------00-00000-----11 ->    5'01000 23'00000000000000000101000
  transition:    5'10000 22'10-----00-000000000001 ->    5'00111 23'00000000000000000100111
  transition:    5'10000 22'1------00-000001-----1 ->    5'00110 23'00000000000000000100110
  transition:    5'10000 22'11-----00-00000------1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'1------00-00000--1---1 ->    5'00011 23'00000000000000000100011
  transition:    5'10000 22'1------00-00000---1--1 ->    5'00010 23'00000000000000000100010
  transition:    5'10000 22'1------00-00000----1-1 ->    5'00001 23'00000000000000000100001
  transition:    5'10000 22'1------00-00000-----11 ->    5'00000 23'00000000000000000100000
  transition:    5'10000 22'-------00-00001-0----1 ->    5'00111 23'00000000000000000100111
  transition:    5'10000 22'-------00-0001--0----1 ->    5'10000 23'00000000000000000110000
  transition:    5'10000 22'-------00-001---0----1 ->    5'10010 23'00000000000000000110010
  transition:    5'10000 22'-------00-01----0----1 ->    5'01111 23'00000000000000000101111
  transition:    5'10000 22'--0----00-0-----1----1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'--1----00-0-----1----1 ->    5'00001 23'00000000000000000100001
  transition:    5'10000 22'-0--------1----0000001 ->    5'01110 23'00000000000000000101110
  transition:    5'10000 22'----------1----1-----1 ->    5'01101 23'00000000000000000101101
  transition:    5'10000 22'----------1-----1----1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'-1---0----1----------1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'-1---1----1----------1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'----------1------1---1 ->    5'01011 23'00000000000000000101011
  transition:    5'10000 22'----------1-------1--1 ->    5'01010 23'00000000000000000101010
  transition:    5'10000 22'---------01--------1-1 ->    5'01001 23'00000000000000000101001
  transition:    5'10000 22'---------11--------1-1 ->    5'01101 23'00000000000000000101101
  transition:    5'10000 22'---------01---------11 ->    5'01000 23'00000000000000000101000
  transition:    5'10000 22'---------11---------11 ->    5'01110 23'00000000000000000101110
  transition:    5'10000 22'-0------1------0000001 ->    5'00111 23'00000000000000000100111
  transition:    5'10000 22'--------1------1-----1 ->    5'00110 23'00000000000000000100110
  transition:    5'10000 22'--------1-------1----1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'-1------1------------1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'--------1--------1---1 ->    5'00011 23'00000000000000000100011
  transition:    5'10000 22'--------1---------1--1 ->    5'00010 23'00000000000000000100010
  transition:    5'10000 22'--------1----------1-1 ->    5'00001 23'00000000000000000100001
  transition:    5'10000 22'--------1-----------11 ->    5'00000 23'00000000000000000100000
  transition:    5'10000 22'----0001--------0----1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'----0001--------1----1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'-0----11-------------1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'-1----11-------------1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'-1---1-1-------------1 ->    5'01101 23'00000000000000000101101
  transition:    5'10000 22'---1-1-1-------------1 ->    5'01110 23'00000000000000000101110
  transition:    5'10000 22'---01--1--------0--0-1 ->    5'00100 23'00000000000000000100100
  transition:    5'10000 22'----1--1-----------1-1 ->    5'01100 23'00000000000000000101100
  transition:    5'10000 22'----1--1--------1----1 ->    5'00101 23'00000000000000000100101
  transition:    5'10000 22'---11--1-------------1 ->    5'00110 23'00000000000000000100110
  transition:    5'01000 22'---------------------0 ->    5'01000 23'00000000000100000001000
  transition:    5'01000 22'00-----00-000000000001 ->    5'01110 23'00000000000100000001110
  transition:    5'01000 22'0----0-00-000001-----1 ->    5'01101 23'00000000000100000001101
  transition:    5'01000 22'0----1-00-000001-----1 ->    5'10001 23'00000000000100000010001
  transition:    5'01000 22'01-----00-00000------1 ->    5'01100 23'00000000000100000001100
  transition:    5'01000 22'0------00-00000--1---1 ->    5'01011 23'00000000000100000001011
  transition:    5'01000 22'0------00-00000---1--1 ->    5'01010 23'00000000000100000001010
  transition:    5'01000 22'0------00-00000----1-1 ->    5'01001 23'00000000000100000001001
  transition:    5'01000 22'0------00-00000-----11 ->    5'01000 23'00000000000100000001000
  transition:    5'01000 22'10-----00-000000000001 ->    5'00111 23'00000000000100000000111
  transition:    5'01000 22'1------00-000001-----1 ->    5'00110 23'00000000000100000000110
  transition:    5'01000 22'11-----00-00000------1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'1------00-00000--1---1 ->    5'00011 23'00000000000100000000011
  transition:    5'01000 22'1------00-00000---1--1 ->    5'00010 23'00000000000100000000010
  transition:    5'01000 22'1------00-00000----1-1 ->    5'00001 23'00000000000100000000001
  transition:    5'01000 22'1------00-00000-----11 ->    5'00000 23'00000000000100000000000
  transition:    5'01000 22'-------00-00001-0----1 ->    5'00111 23'00000000000100000000111
  transition:    5'01000 22'-------00-0001--0----1 ->    5'10000 23'00000000000100000010000
  transition:    5'01000 22'-------00-001---0----1 ->    5'10010 23'00000000000100000010010
  transition:    5'01000 22'-------00-01----0----1 ->    5'01111 23'00000000000100000001111
  transition:    5'01000 22'--0----00-0-----1----1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'--1----00-0-----1----1 ->    5'00001 23'00000000000100000000001
  transition:    5'01000 22'-0--------1----0000001 ->    5'01110 23'00000000000100000001110
  transition:    5'01000 22'----------1----1-----1 ->    5'01101 23'00000000000100000001101
  transition:    5'01000 22'----------1-----1----1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'-1---0----1----------1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'-1---1----1----------1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'----------1------1---1 ->    5'01011 23'00000000000100000001011
  transition:    5'01000 22'----------1-------1--1 ->    5'01010 23'00000000000100000001010
  transition:    5'01000 22'---------01--------1-1 ->    5'01001 23'00000000000100000001001
  transition:    5'01000 22'---------11--------1-1 ->    5'01101 23'00000000000100000001101
  transition:    5'01000 22'---------01---------11 ->    5'01000 23'00000000000100000001000
  transition:    5'01000 22'---------11---------11 ->    5'01110 23'00000000000100000001110
  transition:    5'01000 22'-0------1------0000001 ->    5'00111 23'00000000000100000000111
  transition:    5'01000 22'--------1------1-----1 ->    5'00110 23'00000000000100000000110
  transition:    5'01000 22'--------1-------1----1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'-1------1------------1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'--------1--------1---1 ->    5'00011 23'00000000000100000000011
  transition:    5'01000 22'--------1---------1--1 ->    5'00010 23'00000000000100000000010
  transition:    5'01000 22'--------1----------1-1 ->    5'00001 23'00000000000100000000001
  transition:    5'01000 22'--------1-----------11 ->    5'00000 23'00000000000100000000000
  transition:    5'01000 22'----0001--------0----1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'----0001--------1----1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'-0----11-------------1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'-1----11-------------1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'-1---1-1-------------1 ->    5'01101 23'00000000000100000001101
  transition:    5'01000 22'---1-1-1-------------1 ->    5'01110 23'00000000000100000001110
  transition:    5'01000 22'---01--1--------0--0-1 ->    5'00100 23'00000000000100000000100
  transition:    5'01000 22'----1--1-----------1-1 ->    5'01100 23'00000000000100000001100
  transition:    5'01000 22'----1--1--------1----1 ->    5'00101 23'00000000000100000000101
  transition:    5'01000 22'---11--1-------------1 ->    5'00110 23'00000000000100000000110
  transition:    5'00100 22'---------------------0 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'00-----00-000000000001 ->    5'01110 23'00000000000000001001110
  transition:    5'00100 22'0----0-00-000001-----1 ->    5'01101 23'00000000000000001001101
  transition:    5'00100 22'0----1-00-000001-----1 ->    5'10001 23'00000000000000001010001
  transition:    5'00100 22'01-----00-00000------1 ->    5'01100 23'00000000000000001001100
  transition:    5'00100 22'0------00-00000--1---1 ->    5'01011 23'00000000000000001001011
  transition:    5'00100 22'0------00-00000---1--1 ->    5'01010 23'00000000000000001001010
  transition:    5'00100 22'0------00-00000----1-1 ->    5'01001 23'00000000000000001001001
  transition:    5'00100 22'0------00-00000-----11 ->    5'01000 23'00000000000000001001000
  transition:    5'00100 22'10-----00-000000000001 ->    5'00111 23'00000000000000001000111
  transition:    5'00100 22'1------00-000001-----1 ->    5'00110 23'00000000000000001000110
  transition:    5'00100 22'11-----00-00000------1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'1------00-00000--1---1 ->    5'00011 23'00000000000000001000011
  transition:    5'00100 22'1------00-00000---1--1 ->    5'00010 23'00000000000000001000010
  transition:    5'00100 22'1------00-00000----1-1 ->    5'00001 23'00000000000000001000001
  transition:    5'00100 22'1------00-00000-----11 ->    5'00000 23'00000000000000001000000
  transition:    5'00100 22'-------00-00001-0----1 ->    5'00111 23'00000000000000001000111
  transition:    5'00100 22'-------00-0001--0----1 ->    5'10000 23'00000000000000001010000
  transition:    5'00100 22'-------00-001---0----1 ->    5'10010 23'00000000000000001010010
  transition:    5'00100 22'-------00-01----0----1 ->    5'01111 23'00000000000000001001111
  transition:    5'00100 22'--0----00-0-----1----1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'--1----00-0-----1----1 ->    5'00001 23'00000000000000001000001
  transition:    5'00100 22'-0--------1----0000001 ->    5'01110 23'00000000000000001001110
  transition:    5'00100 22'----------1----1-----1 ->    5'01101 23'00000000000000001001101
  transition:    5'00100 22'----------1-----1----1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'-1---0----1----------1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'-1---1----1----------1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'----------1------1---1 ->    5'01011 23'00000000000000001001011
  transition:    5'00100 22'----------1-------1--1 ->    5'01010 23'00000000000000001001010
  transition:    5'00100 22'---------01--------1-1 ->    5'01001 23'00000000000000001001001
  transition:    5'00100 22'---------11--------1-1 ->    5'01101 23'00000000000000001001101
  transition:    5'00100 22'---------01---------11 ->    5'01000 23'00000000000000001001000
  transition:    5'00100 22'---------11---------11 ->    5'01110 23'00000000000000001001110
  transition:    5'00100 22'-0------1------0000001 ->    5'00111 23'00000000000000001000111
  transition:    5'00100 22'--------1------1-----1 ->    5'00110 23'00000000000000001000110
  transition:    5'00100 22'--------1-------1----1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'-1------1------------1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'--------1--------1---1 ->    5'00011 23'00000000000000001000011
  transition:    5'00100 22'--------1---------1--1 ->    5'00010 23'00000000000000001000010
  transition:    5'00100 22'--------1----------1-1 ->    5'00001 23'00000000000000001000001
  transition:    5'00100 22'--------1-----------11 ->    5'00000 23'00000000000000001000000
  transition:    5'00100 22'----0001--------0----1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'----0001--------1----1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'-0----11-------------1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'-1----11-------------1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'-1---1-1-------------1 ->    5'01101 23'00000000000000001001101
  transition:    5'00100 22'---1-1-1-------------1 ->    5'01110 23'00000000000000001001110
  transition:    5'00100 22'---01--1--------0--0-1 ->    5'00100 23'00000000000000001000100
  transition:    5'00100 22'----1--1-----------1-1 ->    5'01100 23'00000000000000001001100
  transition:    5'00100 22'----1--1--------1----1 ->    5'00101 23'00000000000000001000101
  transition:    5'00100 22'---11--1-------------1 ->    5'00110 23'00000000000000001000110
  transition:    5'01100 22'---------------------0 ->    5'01100 23'00000000000000100001100
  transition:    5'01100 22'00-----00-000000000001 ->    5'01110 23'00000000000000100001110
  transition:    5'01100 22'0----0-00-000001-----1 ->    5'01101 23'00000000000000100001101
  transition:    5'01100 22'0----1-00-000001-----1 ->    5'10001 23'00000000000000100010001
  transition:    5'01100 22'01-----00-00000------1 ->    5'01100 23'00000000000000100001100
  transition:    5'01100 22'0------00-00000--1---1 ->    5'01011 23'00000000000000100001011
  transition:    5'01100 22'0------00-00000---1--1 ->    5'01010 23'00000000000000100001010
  transition:    5'01100 22'0------00-00000----1-1 ->    5'01001 23'00000000000000100001001
  transition:    5'01100 22'0------00-00000-----11 ->    5'01000 23'00000000000000100001000
  transition:    5'01100 22'10-----00-000000000001 ->    5'00111 23'00000000000000100000111
  transition:    5'01100 22'1------00-000001-----1 ->    5'00110 23'00000000000000100000110
  transition:    5'01100 22'11-----00-00000------1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'1------00-00000--1---1 ->    5'00011 23'00000000000000100000011
  transition:    5'01100 22'1------00-00000---1--1 ->    5'00010 23'00000000000000100000010
  transition:    5'01100 22'1------00-00000----1-1 ->    5'00001 23'00000000000000100000001
  transition:    5'01100 22'1------00-00000-----11 ->    5'00000 23'00000000000000100000000
  transition:    5'01100 22'-------00-00001-0----1 ->    5'00111 23'00000000000000100000111
  transition:    5'01100 22'-------00-0001--0----1 ->    5'10000 23'00000000000000100010000
  transition:    5'01100 22'-------00-001---0----1 ->    5'10010 23'00000000000000100010010
  transition:    5'01100 22'-------00-01----0----1 ->    5'01111 23'00000000000000100001111
  transition:    5'01100 22'--0----00-0-----1----1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'--1----00-0-----1----1 ->    5'00001 23'00000000000000100000001
  transition:    5'01100 22'-0--------1----0000001 ->    5'01110 23'00000000000000100001110
  transition:    5'01100 22'----------1----1-----1 ->    5'01101 23'00000000000000100001101
  transition:    5'01100 22'----------1-----1----1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'-1---0----1----------1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'-1---1----1----------1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'----------1------1---1 ->    5'01011 23'00000000000000100001011
  transition:    5'01100 22'----------1-------1--1 ->    5'01010 23'00000000000000100001010
  transition:    5'01100 22'---------01--------1-1 ->    5'01001 23'00000000000000100001001
  transition:    5'01100 22'---------11--------1-1 ->    5'01101 23'00000000000000100001101
  transition:    5'01100 22'---------01---------11 ->    5'01000 23'00000000000000100001000
  transition:    5'01100 22'---------11---------11 ->    5'01110 23'00000000000000100001110
  transition:    5'01100 22'-0------1------0000001 ->    5'00111 23'00000000000000100000111
  transition:    5'01100 22'--------1------1-----1 ->    5'00110 23'00000000000000100000110
  transition:    5'01100 22'--------1-------1----1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'-1------1------------1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'--------1--------1---1 ->    5'00011 23'00000000000000100000011
  transition:    5'01100 22'--------1---------1--1 ->    5'00010 23'00000000000000100000010
  transition:    5'01100 22'--------1----------1-1 ->    5'00001 23'00000000000000100000001
  transition:    5'01100 22'--------1-----------11 ->    5'00000 23'00000000000000100000000
  transition:    5'01100 22'----0001--------0----1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'----0001--------1----1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'-0----11-------------1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'-1----11-------------1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'-1---1-1-------------1 ->    5'01101 23'00000000000000100001101
  transition:    5'01100 22'---1-1-1-------------1 ->    5'01110 23'00000000000000100001110
  transition:    5'01100 22'---01--1--------0--0-1 ->    5'00100 23'00000000000000100000100
  transition:    5'01100 22'----1--1-----------1-1 ->    5'01100 23'00000000000000100001100
  transition:    5'01100 22'----1--1--------1----1 ->    5'00101 23'00000000000000100000101
  transition:    5'01100 22'---11--1-------------1 ->    5'00110 23'00000000000000100000110
  transition:    5'00010 22'---------------------0 ->    5'00010 23'00000000100000000000010
  transition:    5'00010 22'00-----00-000000000001 ->    5'01110 23'00000000100000000001110
  transition:    5'00010 22'0----0-00-000001-----1 ->    5'01101 23'00000000100000000001101
  transition:    5'00010 22'0----1-00-000001-----1 ->    5'10001 23'00000000100000000010001
  transition:    5'00010 22'01-----00-00000------1 ->    5'01100 23'00000000100000000001100
  transition:    5'00010 22'0------00-00000--1---1 ->    5'01011 23'00000000100000000001011
  transition:    5'00010 22'0------00-00000---1--1 ->    5'01010 23'00000000100000000001010
  transition:    5'00010 22'0------00-00000----1-1 ->    5'01001 23'00000000100000000001001
  transition:    5'00010 22'0------00-00000-----11 ->    5'01000 23'00000000100000000001000
  transition:    5'00010 22'10-----00-000000000001 ->    5'00111 23'00000000100000000000111
  transition:    5'00010 22'1------00-000001-----1 ->    5'00110 23'00000000100000000000110
  transition:    5'00010 22'11-----00-00000------1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'1------00-00000--1---1 ->    5'00011 23'00000000100000000000011
  transition:    5'00010 22'1------00-00000---1--1 ->    5'00010 23'00000000100000000000010
  transition:    5'00010 22'1------00-00000----1-1 ->    5'00001 23'00000000100000000000001
  transition:    5'00010 22'1------00-00000-----11 ->    5'00000 23'00000000100000000000000
  transition:    5'00010 22'-------00-00001-0----1 ->    5'00111 23'00000000100000000000111
  transition:    5'00010 22'-------00-0001--0----1 ->    5'10000 23'00000000100000000010000
  transition:    5'00010 22'-------00-001---0----1 ->    5'10010 23'00000000100000000010010
  transition:    5'00010 22'-------00-01----0----1 ->    5'01111 23'00000000100000000001111
  transition:    5'00010 22'--0----00-0-----1----1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'--1----00-0-----1----1 ->    5'00001 23'00000000100000000000001
  transition:    5'00010 22'-0--------1----0000001 ->    5'01110 23'00000000100000000001110
  transition:    5'00010 22'----------1----1-----1 ->    5'01101 23'00000000100000000001101
  transition:    5'00010 22'----------1-----1----1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'-1---0----1----------1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'-1---1----1----------1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'----------1------1---1 ->    5'01011 23'00000000100000000001011
  transition:    5'00010 22'----------1-------1--1 ->    5'01010 23'00000000100000000001010
  transition:    5'00010 22'---------01--------1-1 ->    5'01001 23'00000000100000000001001
  transition:    5'00010 22'---------11--------1-1 ->    5'01101 23'00000000100000000001101
  transition:    5'00010 22'---------01---------11 ->    5'01000 23'00000000100000000001000
  transition:    5'00010 22'---------11---------11 ->    5'01110 23'00000000100000000001110
  transition:    5'00010 22'-0------1------0000001 ->    5'00111 23'00000000100000000000111
  transition:    5'00010 22'--------1------1-----1 ->    5'00110 23'00000000100000000000110
  transition:    5'00010 22'--------1-------1----1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'-1------1------------1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'--------1--------1---1 ->    5'00011 23'00000000100000000000011
  transition:    5'00010 22'--------1---------1--1 ->    5'00010 23'00000000100000000000010
  transition:    5'00010 22'--------1----------1-1 ->    5'00001 23'00000000100000000000001
  transition:    5'00010 22'--------1-----------11 ->    5'00000 23'00000000100000000000000
  transition:    5'00010 22'----0001--------0----1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'----0001--------1----1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'-0----11-------------1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'-1----11-------------1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'-0-0-1-1-------------1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'-1---1-1-------------1 ->    5'01101 23'00000000100000000001101
  transition:    5'00010 22'---1-1-1-------------1 ->    5'01110 23'00000000100000000001110
  transition:    5'00010 22'---01--1--------0--0-1 ->    5'00100 23'00000000100000000000100
  transition:    5'00010 22'----1--1-----------1-1 ->    5'01100 23'00000000100000000001100
  transition:    5'00010 22'----1--1--------1----1 ->    5'00101 23'00000000100000000000101
  transition:    5'00010 22'---11--1-------------1 ->    5'00110 23'00000000100000000000110
  transition:    5'10010 22'---------------------0 ->    5'10010 23'00000000000000000010010
  transition:    5'10010 22'00-----00-000000000001 ->    5'01110 23'00000000000000000001110
  transition:    5'10010 22'0----0-00-000001-----1 ->    5'01101 23'00000000000000000001101
  transition:    5'10010 22'0----1-00-000001-----1 ->    5'10001 23'00000000000000000010001
  transition:    5'10010 22'01-----00-00000------1 ->    5'01100 23'00000000000000000001100
  transition:    5'10010 22'0------00-00000--1---1 ->    5'01011 23'00000000000000000001011
  transition:    5'10010 22'0------00-00000---1--1 ->    5'01010 23'00000000000000000001010
  transition:    5'10010 22'0------00-00000----1-1 ->    5'01001 23'00000000000000000001001
  transition:    5'10010 22'0------00-00000-----11 ->    5'01000 23'00000000000000000001000
  transition:    5'10010 22'10-----00-000000000001 ->    5'00111 23'00000000000000000000111
  transition:    5'10010 22'1------00-000001-----1 ->    5'00110 23'00000000000000000000110
  transition:    5'10010 22'11-----00-00000------1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'1------00-00000--1---1 ->    5'00011 23'00000000000000000000011
  transition:    5'10010 22'1------00-00000---1--1 ->    5'00010 23'00000000000000000000010
  transition:    5'10010 22'1------00-00000----1-1 ->    5'00001 23'00000000000000000000001
  transition:    5'10010 22'1------00-00000-----11 ->    5'00000 23'00000000000000000000000
  transition:    5'10010 22'-------00-00001-0----1 ->    5'00111 23'00000000000000000000111
  transition:    5'10010 22'-------00-0001--0----1 ->    5'10000 23'00000000000000000010000
  transition:    5'10010 22'-------00-001---0----1 ->    5'10010 23'00000000000000000010010
  transition:    5'10010 22'-------00-01----0----1 ->    5'01111 23'00000000000000000001111
  transition:    5'10010 22'--0----00-0-----1----1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'--1----00-0-----1----1 ->    5'00001 23'00000000000000000000001
  transition:    5'10010 22'-0--------1----0000001 ->    5'01110 23'00000000000000000001110
  transition:    5'10010 22'----------1----1-----1 ->    5'01101 23'00000000000000000001101
  transition:    5'10010 22'----------1-----1----1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'-1---0----1----------1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'-1---1----1----------1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'----------1------1---1 ->    5'01011 23'00000000000000000001011
  transition:    5'10010 22'----------1-------1--1 ->    5'01010 23'00000000000000000001010
  transition:    5'10010 22'---------01--------1-1 ->    5'01001 23'00000000000000000001001
  transition:    5'10010 22'---------11--------1-1 ->    5'01101 23'00000000000000000001101
  transition:    5'10010 22'---------01---------11 ->    5'01000 23'00000000000000000001000
  transition:    5'10010 22'---------11---------11 ->    5'01110 23'00000000000000000001110
  transition:    5'10010 22'-0------1------0000001 ->    5'00111 23'00000000000000000000111
  transition:    5'10010 22'--------1------1-----1 ->    5'00110 23'00000000000000000000110
  transition:    5'10010 22'--------1-------1----1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'-1------1------------1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'--------1--------1---1 ->    5'00011 23'00000000000000000000011
  transition:    5'10010 22'--------1---------1--1 ->    5'00010 23'00000000000000000000010
  transition:    5'10010 22'--------1----------1-1 ->    5'00001 23'00000000000000000000001
  transition:    5'10010 22'--------1-----------11 ->    5'00000 23'00000000000000000000000
  transition:    5'10010 22'----0001--------0----1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'----0001--------1----1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'-0----11-------------1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'-1----11-------------1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'-1---1-1-------------1 ->    5'01101 23'00000000000000000001101
  transition:    5'10010 22'---1-1-1-------------1 ->    5'01110 23'00000000000000000001110
  transition:    5'10010 22'---01--1--------0--0-1 ->    5'00100 23'00000000000000000000100
  transition:    5'10010 22'----1--1-----------1-1 ->    5'01100 23'00000000000000000001100
  transition:    5'10010 22'----1--1--------1----1 ->    5'00101 23'00000000000000000000101
  transition:    5'10010 22'---11--1-------------1 ->    5'00110 23'00000000000000000000110
  transition:    5'01010 22'---------------------0 ->    5'01010 23'00000000000010000001010
  transition:    5'01010 22'00-----00-000000000001 ->    5'01110 23'00000000000010000001110
  transition:    5'01010 22'0----0-00-000001-----1 ->    5'01101 23'00000000000010000001101
  transition:    5'01010 22'0----1-00-000001-----1 ->    5'10001 23'00000000000010000010001
  transition:    5'01010 22'01-----00-00000------1 ->    5'01100 23'00000000000010000001100
  transition:    5'01010 22'0------00-00000--1---1 ->    5'01011 23'00000000000010000001011
  transition:    5'01010 22'0------00-00000---1--1 ->    5'01010 23'00000000000010000001010
  transition:    5'01010 22'0------00-00000----1-1 ->    5'01001 23'00000000000010000001001
  transition:    5'01010 22'0------00-00000-----11 ->    5'01000 23'00000000000010000001000
  transition:    5'01010 22'10-----00-000000000001 ->    5'00111 23'00000000000010000000111
  transition:    5'01010 22'1------00-000001-----1 ->    5'00110 23'00000000000010000000110
  transition:    5'01010 22'11-----00-00000------1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'1------00-00000--1---1 ->    5'00011 23'00000000000010000000011
  transition:    5'01010 22'1------00-00000---1--1 ->    5'00010 23'00000000000010000000010
  transition:    5'01010 22'1------00-00000----1-1 ->    5'00001 23'00000000000010000000001
  transition:    5'01010 22'1------00-00000-----11 ->    5'00000 23'00000000000010000000000
  transition:    5'01010 22'-------00-00001-0----1 ->    5'00111 23'00000000000010000000111
  transition:    5'01010 22'-------00-0001--0----1 ->    5'10000 23'00000000000010000010000
  transition:    5'01010 22'-------00-001---0----1 ->    5'10010 23'00000000000010000010010
  transition:    5'01010 22'-------00-01----0----1 ->    5'01111 23'00000000000010000001111
  transition:    5'01010 22'--0----00-0-----1----1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'--1----00-0-----1----1 ->    5'00001 23'00000000000010000000001
  transition:    5'01010 22'-0--------1----0000001 ->    5'01110 23'00000000000010000001110
  transition:    5'01010 22'----------1----1-----1 ->    5'01101 23'00000000000010000001101
  transition:    5'01010 22'----------1-----1----1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'-1---0----1----------1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'-1---1----1----------1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'----------1------1---1 ->    5'01011 23'00000000000010000001011
  transition:    5'01010 22'----------1-------1--1 ->    5'01010 23'00000000000010000001010
  transition:    5'01010 22'---------01--------1-1 ->    5'01001 23'00000000000010000001001
  transition:    5'01010 22'---------11--------1-1 ->    5'01101 23'00000000000010000001101
  transition:    5'01010 22'---------01---------11 ->    5'01000 23'00000000000010000001000
  transition:    5'01010 22'---------11---------11 ->    5'01110 23'00000000000010000001110
  transition:    5'01010 22'-0------1------0000001 ->    5'00111 23'00000000000010000000111
  transition:    5'01010 22'--------1------1-----1 ->    5'00110 23'00000000000010000000110
  transition:    5'01010 22'--------1-------1----1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'-1------1------------1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'--------1--------1---1 ->    5'00011 23'00000000000010000000011
  transition:    5'01010 22'--------1---------1--1 ->    5'00010 23'00000000000010000000010
  transition:    5'01010 22'--------1----------1-1 ->    5'00001 23'00000000000010000000001
  transition:    5'01010 22'--------1-----------11 ->    5'00000 23'00000000000010000000000
  transition:    5'01010 22'----0001--------0----1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'----0001--------1----1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'-0----11-------------1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'-1----11-------------1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'-1---1-1-------------1 ->    5'01101 23'00000000000010000001101
  transition:    5'01010 22'---1-1-1-------------1 ->    5'01110 23'00000000000010000001110
  transition:    5'01010 22'---01--1--------0--0-1 ->    5'00100 23'00000000000010000000100
  transition:    5'01010 22'----1--1-----------1-1 ->    5'01100 23'00000000000010000001100
  transition:    5'01010 22'----1--1--------1----1 ->    5'00101 23'00000000000010000000101
  transition:    5'01010 22'---11--1-------------1 ->    5'00110 23'00000000000010000000110
  transition:    5'00110 22'---------------------0 ->    5'00110 23'00000000010000000000110
  transition:    5'00110 22'00-----00-000000000001 ->    5'01110 23'00000000010000000001110
  transition:    5'00110 22'0----0-00-000001-----1 ->    5'01101 23'00000000010000000001101
  transition:    5'00110 22'0----1-00-000001-----1 ->    5'10001 23'00000000010000000010001
  transition:    5'00110 22'01-----00-00000------1 ->    5'01100 23'00000000010000000001100
  transition:    5'00110 22'0------00-00000--1---1 ->    5'01011 23'00000000010000000001011
  transition:    5'00110 22'0------00-00000---1--1 ->    5'01010 23'00000000010000000001010
  transition:    5'00110 22'0------00-00000----1-1 ->    5'01001 23'00000000010000000001001
  transition:    5'00110 22'0------00-00000-----11 ->    5'01000 23'00000000010000000001000
  transition:    5'00110 22'10-----00-000000000001 ->    5'00111 23'00000000010000000000111
  transition:    5'00110 22'1------00-000001-----1 ->    5'00110 23'00000000010000000000110
  transition:    5'00110 22'11-----00-00000------1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'1------00-00000--1---1 ->    5'00011 23'00000000010000000000011
  transition:    5'00110 22'1------00-00000---1--1 ->    5'00010 23'00000000010000000000010
  transition:    5'00110 22'1------00-00000----1-1 ->    5'00001 23'00000000010000000000001
  transition:    5'00110 22'1------00-00000-----11 ->    5'00000 23'00000000010000000000000
  transition:    5'00110 22'-------00-00001-0----1 ->    5'00111 23'00000000010000000000111
  transition:    5'00110 22'-------00-0001--0----1 ->    5'10000 23'00000000010000000010000
  transition:    5'00110 22'-------00-001---0----1 ->    5'10010 23'00000000010000000010010
  transition:    5'00110 22'-------00-01----0----1 ->    5'01111 23'00000000010000000001111
  transition:    5'00110 22'--0----00-0-----1----1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'--1----00-0-----1----1 ->    5'00001 23'00000000010000000000001
  transition:    5'00110 22'-0--------1----0000001 ->    5'01110 23'00000000010000000001110
  transition:    5'00110 22'----------1----1-----1 ->    5'01101 23'00000000010000000001101
  transition:    5'00110 22'----------1-----1----1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'-1---0----1----------1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'-1---1----1----------1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'----------1------1---1 ->    5'01011 23'00000000010000000001011
  transition:    5'00110 22'----------1-------1--1 ->    5'01010 23'00000000010000000001010
  transition:    5'00110 22'---------01--------1-1 ->    5'01001 23'00000000010000000001001
  transition:    5'00110 22'---------11--------1-1 ->    5'01101 23'00000000010000000001101
  transition:    5'00110 22'---------01---------11 ->    5'01000 23'00000000010000000001000
  transition:    5'00110 22'---------11---------11 ->    5'01110 23'00000000010000000001110
  transition:    5'00110 22'-0------1------0000001 ->    5'00111 23'00000000010000000000111
  transition:    5'00110 22'--------1------1-----1 ->    5'00110 23'00000000010000000000110
  transition:    5'00110 22'--------1-------1----1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'-1------1------------1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'--------1--------1---1 ->    5'00011 23'00000000010000000000011
  transition:    5'00110 22'--------1---------1--1 ->    5'00010 23'00000000010000000000010
  transition:    5'00110 22'--------1----------1-1 ->    5'00001 23'00000000010000000000001
  transition:    5'00110 22'--------1-----------11 ->    5'00000 23'00000000010000000000000
  transition:    5'00110 22'----0001--------0----1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'----0001--------1----1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'-0----11-------------1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'-1----11-------------1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'-0-0-1-1-------------1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'-1---1-1-------------1 ->    5'01101 23'00000000010000000001101
  transition:    5'00110 22'---1-1-1-------------1 ->    5'01110 23'00000000010000000001110
  transition:    5'00110 22'---01--1--------0--0-1 ->    5'00100 23'00000000010000000000100
  transition:    5'00110 22'----1--1-----------1-1 ->    5'01100 23'00000000010000000001100
  transition:    5'00110 22'----1--1--------1----1 ->    5'00101 23'00000000010000000000101
  transition:    5'00110 22'---11--1-------------1 ->    5'00110 23'00000000010000000000110
  transition:    5'01110 22'---------------------0 ->    5'01110 23'00000010000000000001110
  transition:    5'01110 22'00-----00-000000000001 ->    5'01110 23'00000010000000000001110
  transition:    5'01110 22'0----0-00-000001-----1 ->    5'01101 23'00000010000000000001101
  transition:    5'01110 22'0----1-00-000001-----1 ->    5'10001 23'00000010000000000010001
  transition:    5'01110 22'01-----00-00000------1 ->    5'01100 23'00000010000000000001100
  transition:    5'01110 22'0------00-00000--1---1 ->    5'01011 23'00000010000000000001011
  transition:    5'01110 22'0------00-00000---1--1 ->    5'01010 23'00000010000000000001010
  transition:    5'01110 22'0------00-00000----1-1 ->    5'01001 23'00000010000000000001001
  transition:    5'01110 22'0------00-00000-----11 ->    5'01000 23'00000010000000000001000
  transition:    5'01110 22'10-----00-000000000001 ->    5'00111 23'00000010000000000000111
  transition:    5'01110 22'1------00-000001-----1 ->    5'00110 23'00000010000000000000110
  transition:    5'01110 22'11-----00-00000------1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'1------00-00000--1---1 ->    5'00011 23'00000010000000000000011
  transition:    5'01110 22'1------00-00000---1--1 ->    5'00010 23'00000010000000000000010
  transition:    5'01110 22'1------00-00000----1-1 ->    5'00001 23'00000010000000000000001
  transition:    5'01110 22'1------00-00000-----11 ->    5'00000 23'00000010000000000000000
  transition:    5'01110 22'-------00-00001-0----1 ->    5'00111 23'00000010000000000000111
  transition:    5'01110 22'-------00-0001--0----1 ->    5'10000 23'00000010000000000010000
  transition:    5'01110 22'-------00-001---0----1 ->    5'10010 23'00000010000000000010010
  transition:    5'01110 22'-------00-01----0----1 ->    5'01111 23'00000010000000000001111
  transition:    5'01110 22'--0----00-0-----1----1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'--1----00-0-----1----1 ->    5'00001 23'00000010000000000000001
  transition:    5'01110 22'-0--------1----0000001 ->    5'01110 23'00000010000000000001110
  transition:    5'01110 22'----------1----1-----1 ->    5'01101 23'00000010000000000001101
  transition:    5'01110 22'----------1-----1----1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'-1---0----1----------1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'-1---1----1----------1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'----------1------1---1 ->    5'01011 23'00000010000000000001011
  transition:    5'01110 22'----------1-------1--1 ->    5'01010 23'00000010000000000001010
  transition:    5'01110 22'---------01--------1-1 ->    5'01001 23'00000010000000000001001
  transition:    5'01110 22'---------11--------1-1 ->    5'01101 23'00000010000000000001101
  transition:    5'01110 22'---------01---------11 ->    5'01000 23'00000010000000000001000
  transition:    5'01110 22'---------11---------11 ->    5'01110 23'00000010000000000001110
  transition:    5'01110 22'-0------1------0000001 ->    5'00111 23'00000010000000000000111
  transition:    5'01110 22'--------1------1-----1 ->    5'00110 23'00000010000000000000110
  transition:    5'01110 22'--------1-------1----1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'-1------1------------1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'--------1--------1---1 ->    5'00011 23'00000010000000000000011
  transition:    5'01110 22'--------1---------1--1 ->    5'00010 23'00000010000000000000010
  transition:    5'01110 22'--------1----------1-1 ->    5'00001 23'00000010000000000000001
  transition:    5'01110 22'--------1-----------11 ->    5'00000 23'00000010000000000000000
  transition:    5'01110 22'----0001--------0----1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'----0001--------1----1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'-0----11-------------1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'-1----11-------------1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'-0-0-1-1-------------1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'-1---1-1-------------1 ->    5'01101 23'00000010000000000001101
  transition:    5'01110 22'---1-1-1-------------1 ->    5'01110 23'00000010000000000001110
  transition:    5'01110 22'---01--1--------0--0-1 ->    5'00100 23'00000010000000000000100
  transition:    5'01110 22'----1--1-----------1-1 ->    5'01100 23'00000010000000000001100
  transition:    5'01110 22'----1--1--------1----1 ->    5'00101 23'00000010000000000000101
  transition:    5'01110 22'---11--1-------------1 ->    5'00110 23'00000010000000000000110
  transition:    5'00001 22'---------------------0 ->    5'00001 23'10000000000000000000001
  transition:    5'00001 22'00-----00-000000000001 ->    5'01110 23'10000000000000000001110
  transition:    5'00001 22'0----0-00-000001-----1 ->    5'01101 23'10000000000000000001101
  transition:    5'00001 22'0----1-00-000001-----1 ->    5'10001 23'10000000000000000010001
  transition:    5'00001 22'01-----00-00000------1 ->    5'01100 23'10000000000000000001100
  transition:    5'00001 22'0------00-00000--1---1 ->    5'01011 23'10000000000000000001011
  transition:    5'00001 22'0------00-00000---1--1 ->    5'01010 23'10000000000000000001010
  transition:    5'00001 22'0------00-00000----1-1 ->    5'01001 23'10000000000000000001001
  transition:    5'00001 22'0------00-00000-----11 ->    5'01000 23'10000000000000000001000
  transition:    5'00001 22'10-----00-000000000001 ->    5'00111 23'10000000000000000000111
  transition:    5'00001 22'1------00-000001-----1 ->    5'00110 23'10000000000000000000110
  transition:    5'00001 22'11-----00-00000------1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'1------00-00000--1---1 ->    5'00011 23'10000000000000000000011
  transition:    5'00001 22'1------00-00000---1--1 ->    5'00010 23'10000000000000000000010
  transition:    5'00001 22'1------00-00000----1-1 ->    5'00001 23'10000000000000000000001
  transition:    5'00001 22'1------00-00000-----11 ->    5'00000 23'10000000000000000000000
  transition:    5'00001 22'-------00-00001-0----1 ->    5'00111 23'10000000000000000000111
  transition:    5'00001 22'-------00-0001--0----1 ->    5'10000 23'10000000000000000010000
  transition:    5'00001 22'-------00-001---0----1 ->    5'10010 23'10000000000000000010010
  transition:    5'00001 22'-------00-01----0----1 ->    5'01111 23'10000000000000000001111
  transition:    5'00001 22'--0----00-0-----1----1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'--1----00-0-----1----1 ->    5'00001 23'10000000000000000000001
  transition:    5'00001 22'-0--------1----0000001 ->    5'01110 23'10000000000000000001110
  transition:    5'00001 22'----------1----1-----1 ->    5'01101 23'10000000000000000001101
  transition:    5'00001 22'----------1-----1----1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'-1---0----1----------1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'-1---1----1----------1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'----------1------1---1 ->    5'01011 23'10000000000000000001011
  transition:    5'00001 22'----------1-------1--1 ->    5'01010 23'10000000000000000001010
  transition:    5'00001 22'---------01--------1-1 ->    5'01001 23'10000000000000000001001
  transition:    5'00001 22'---------11--------1-1 ->    5'01101 23'10000000000000000001101
  transition:    5'00001 22'---------01---------11 ->    5'01000 23'10000000000000000001000
  transition:    5'00001 22'---------11---------11 ->    5'01110 23'10000000000000000001110
  transition:    5'00001 22'-0------1------0000001 ->    5'00111 23'10000000000000000000111
  transition:    5'00001 22'--------1------1-----1 ->    5'00110 23'10000000000000000000110
  transition:    5'00001 22'--------1-------1----1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'-1------1------------1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'--------1--------1---1 ->    5'00011 23'10000000000000000000011
  transition:    5'00001 22'--------1---------1--1 ->    5'00010 23'10000000000000000000010
  transition:    5'00001 22'--------1----------1-1 ->    5'00001 23'10000000000000000000001
  transition:    5'00001 22'--------1-----------11 ->    5'00000 23'10000000000000000000000
  transition:    5'00001 22'----0001--------0----1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'----0001--------1----1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'-0----11-------------1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'-1----11-------------1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'-0-0-1-1-------------1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'-1---1-1-------------1 ->    5'01101 23'10000000000000000001101
  transition:    5'00001 22'---1-1-1-------------1 ->    5'01110 23'10000000000000000001110
  transition:    5'00001 22'---01--1--------0--0-1 ->    5'00100 23'10000000000000000000100
  transition:    5'00001 22'----1--1-----------1-1 ->    5'01100 23'10000000000000000001100
  transition:    5'00001 22'----1--1--------1----1 ->    5'00101 23'10000000000000000000101
  transition:    5'00001 22'---11--1-------------1 ->    5'00110 23'10000000000000000000110
  transition:    5'10001 22'---------------------0 ->    5'10001 23'00000000001000000010001
  transition:    5'10001 22'00-----00-000000000001 ->    5'01110 23'00000000001000000001110
  transition:    5'10001 22'0----0-00-000001-----1 ->    5'01101 23'00000000001000000001101
  transition:    5'10001 22'0----1-00-000001-----1 ->    5'10001 23'00000000001000000010001
  transition:    5'10001 22'01-----00-00000------1 ->    5'01100 23'00000000001000000001100
  transition:    5'10001 22'0------00-00000--1---1 ->    5'01011 23'00000000001000000001011
  transition:    5'10001 22'0------00-00000---1--1 ->    5'01010 23'00000000001000000001010
  transition:    5'10001 22'0------00-00000----1-1 ->    5'01001 23'00000000001000000001001
  transition:    5'10001 22'0------00-00000-----11 ->    5'01000 23'00000000001000000001000
  transition:    5'10001 22'10-----00-000000000001 ->    5'00111 23'00000000001000000000111
  transition:    5'10001 22'1------00-000001-----1 ->    5'00110 23'00000000001000000000110
  transition:    5'10001 22'11-----00-00000------1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'1------00-00000--1---1 ->    5'00011 23'00000000001000000000011
  transition:    5'10001 22'1------00-00000---1--1 ->    5'00010 23'00000000001000000000010
  transition:    5'10001 22'1------00-00000----1-1 ->    5'00001 23'00000000001000000000001
  transition:    5'10001 22'1------00-00000-----11 ->    5'00000 23'00000000001000000000000
  transition:    5'10001 22'-------00-00001-0----1 ->    5'00111 23'00000000001000000000111
  transition:    5'10001 22'-------00-0001--0----1 ->    5'10000 23'00000000001000000010000
  transition:    5'10001 22'-------00-001---0----1 ->    5'10010 23'00000000001000000010010
  transition:    5'10001 22'-------00-01----0----1 ->    5'01111 23'00000000001000000001111
  transition:    5'10001 22'--0----00-0-----1----1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'--1----00-0-----1----1 ->    5'00001 23'00000000001000000000001
  transition:    5'10001 22'-0--------1----0000001 ->    5'01110 23'00000000001000000001110
  transition:    5'10001 22'----------1----1-----1 ->    5'01101 23'00000000001000000001101
  transition:    5'10001 22'----------1-----1----1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'-1---0----1----------1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'-1---1----1----------1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'----------1------1---1 ->    5'01011 23'00000000001000000001011
  transition:    5'10001 22'----------1-------1--1 ->    5'01010 23'00000000001000000001010
  transition:    5'10001 22'---------01--------1-1 ->    5'01001 23'00000000001000000001001
  transition:    5'10001 22'---------11--------1-1 ->    5'01101 23'00000000001000000001101
  transition:    5'10001 22'---------01---------11 ->    5'01000 23'00000000001000000001000
  transition:    5'10001 22'---------11---------11 ->    5'01110 23'00000000001000000001110
  transition:    5'10001 22'-0------1------0000001 ->    5'00111 23'00000000001000000000111
  transition:    5'10001 22'--------1------1-----1 ->    5'00110 23'00000000001000000000110
  transition:    5'10001 22'--------1-------1----1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'-1------1------------1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'--------1--------1---1 ->    5'00011 23'00000000001000000000011
  transition:    5'10001 22'--------1---------1--1 ->    5'00010 23'00000000001000000000010
  transition:    5'10001 22'--------1----------1-1 ->    5'00001 23'00000000001000000000001
  transition:    5'10001 22'--------1-----------11 ->    5'00000 23'00000000001000000000000
  transition:    5'10001 22'----0001--------0----1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'----0001--------1----1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'-0----11-------------1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'-1----11-------------1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'-0-0-1-1-------------1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'-1---1-1-------------1 ->    5'01101 23'00000000001000000001101
  transition:    5'10001 22'---1-1-1-------------1 ->    5'01110 23'00000000001000000001110
  transition:    5'10001 22'---01--1--------0--0-1 ->    5'00100 23'00000000001000000000100
  transition:    5'10001 22'----1--1-----------1-1 ->    5'01100 23'00000000001000000001100
  transition:    5'10001 22'----1--1--------1----1 ->    5'00101 23'00000000001000000000101
  transition:    5'10001 22'---11--1-------------1 ->    5'00110 23'00000000001000000000110
  transition:    5'01001 22'---------------------0 ->    5'01001 23'00001000000000000001001
  transition:    5'01001 22'00-----00-000000000001 ->    5'01110 23'00001000000000000001110
  transition:    5'01001 22'0----0-00-000001-----1 ->    5'01101 23'00001000000000000001101
  transition:    5'01001 22'0----1-00-000001-----1 ->    5'10001 23'00001000000000000010001
  transition:    5'01001 22'01-----00-00000------1 ->    5'01100 23'00001000000000000001100
  transition:    5'01001 22'0------00-00000--1---1 ->    5'01011 23'00001000000000000001011
  transition:    5'01001 22'0------00-00000---1--1 ->    5'01010 23'00001000000000000001010
  transition:    5'01001 22'0------00-00000----1-1 ->    5'01001 23'00001000000000000001001
  transition:    5'01001 22'0------00-00000-----11 ->    5'01000 23'00001000000000000001000
  transition:    5'01001 22'10-----00-000000000001 ->    5'00111 23'00001000000000000000111
  transition:    5'01001 22'1------00-000001-----1 ->    5'00110 23'00001000000000000000110
  transition:    5'01001 22'11-----00-00000------1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'1------00-00000--1---1 ->    5'00011 23'00001000000000000000011
  transition:    5'01001 22'1------00-00000---1--1 ->    5'00010 23'00001000000000000000010
  transition:    5'01001 22'1------00-00000----1-1 ->    5'00001 23'00001000000000000000001
  transition:    5'01001 22'1------00-00000-----11 ->    5'00000 23'00001000000000000000000
  transition:    5'01001 22'-------00-00001-0----1 ->    5'00111 23'00001000000000000000111
  transition:    5'01001 22'-------00-0001--0----1 ->    5'10000 23'00001000000000000010000
  transition:    5'01001 22'-------00-001---0----1 ->    5'10010 23'00001000000000000010010
  transition:    5'01001 22'-------00-01----0----1 ->    5'01111 23'00001000000000000001111
  transition:    5'01001 22'--0----00-0-----1----1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'--1----00-0-----1----1 ->    5'00001 23'00001000000000000000001
  transition:    5'01001 22'-0--------1----0000001 ->    5'01110 23'00001000000000000001110
  transition:    5'01001 22'----------1----1-----1 ->    5'01101 23'00001000000000000001101
  transition:    5'01001 22'----------1-----1----1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'-1---0----1----------1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'-1---1----1----------1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'----------1------1---1 ->    5'01011 23'00001000000000000001011
  transition:    5'01001 22'----------1-------1--1 ->    5'01010 23'00001000000000000001010
  transition:    5'01001 22'---------01--------1-1 ->    5'01001 23'00001000000000000001001
  transition:    5'01001 22'---------11--------1-1 ->    5'01101 23'00001000000000000001101
  transition:    5'01001 22'---------01---------11 ->    5'01000 23'00001000000000000001000
  transition:    5'01001 22'---------11---------11 ->    5'01110 23'00001000000000000001110
  transition:    5'01001 22'-0------1------0000001 ->    5'00111 23'00001000000000000000111
  transition:    5'01001 22'--------1------1-----1 ->    5'00110 23'00001000000000000000110
  transition:    5'01001 22'--------1-------1----1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'-1------1------------1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'--------1--------1---1 ->    5'00011 23'00001000000000000000011
  transition:    5'01001 22'--------1---------1--1 ->    5'00010 23'00001000000000000000010
  transition:    5'01001 22'--------1----------1-1 ->    5'00001 23'00001000000000000000001
  transition:    5'01001 22'--------1-----------11 ->    5'00000 23'00001000000000000000000
  transition:    5'01001 22'----0001--------0----1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'----0001--------1----1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'-0----11-------------1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'-1----11-------------1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'-0-0-1-1-------------1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'-1---1-1-------------1 ->    5'01101 23'00001000000000000001101
  transition:    5'01001 22'---1-1-1-------------1 ->    5'01110 23'00001000000000000001110
  transition:    5'01001 22'---01--1--------0--0-1 ->    5'00100 23'00001000000000000000100
  transition:    5'01001 22'----1--1-----------1-1 ->    5'01100 23'00001000000000000001100
  transition:    5'01001 22'----1--1--------1----1 ->    5'00101 23'00001000000000000000101
  transition:    5'01001 22'---11--1-------------1 ->    5'00110 23'00001000000000000000110
  transition:    5'00101 22'---------------------0 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'00-----00-000000000001 ->    5'01110 23'00100000000000000001110
  transition:    5'00101 22'0----0-00-000001-----1 ->    5'01101 23'00100000000000000001101
  transition:    5'00101 22'0----1-00-000001-----1 ->    5'10001 23'00100000000000000010001
  transition:    5'00101 22'01-----00-00000------1 ->    5'01100 23'00100000000000000001100
  transition:    5'00101 22'0------00-00000--1---1 ->    5'01011 23'00100000000000000001011
  transition:    5'00101 22'0------00-00000---1--1 ->    5'01010 23'00100000000000000001010
  transition:    5'00101 22'0------00-00000----1-1 ->    5'01001 23'00100000000000000001001
  transition:    5'00101 22'0------00-00000-----11 ->    5'01000 23'00100000000000000001000
  transition:    5'00101 22'10-----00-000000000001 ->    5'00111 23'00100000000000000000111
  transition:    5'00101 22'1------00-000001-----1 ->    5'00110 23'00100000000000000000110
  transition:    5'00101 22'11-----00-00000------1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'1------00-00000--1---1 ->    5'00011 23'00100000000000000000011
  transition:    5'00101 22'1------00-00000---1--1 ->    5'00010 23'00100000000000000000010
  transition:    5'00101 22'1------00-00000----1-1 ->    5'00001 23'00100000000000000000001
  transition:    5'00101 22'1------00-00000-----11 ->    5'00000 23'00100000000000000000000
  transition:    5'00101 22'-------00-00001-0----1 ->    5'00111 23'00100000000000000000111
  transition:    5'00101 22'-------00-0001--0----1 ->    5'10000 23'00100000000000000010000
  transition:    5'00101 22'-------00-001---0----1 ->    5'10010 23'00100000000000000010010
  transition:    5'00101 22'-------00-01----0----1 ->    5'01111 23'00100000000000000001111
  transition:    5'00101 22'--0----00-0-----1----1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'--1----00-0-----1----1 ->    5'00001 23'00100000000000000000001
  transition:    5'00101 22'-0--------1----0000001 ->    5'01110 23'00100000000000000001110
  transition:    5'00101 22'----------1----1-----1 ->    5'01101 23'00100000000000000001101
  transition:    5'00101 22'----------1-----1----1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'-1---0----1----------1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'-1---1----1----------1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'----------1------1---1 ->    5'01011 23'00100000000000000001011
  transition:    5'00101 22'----------1-------1--1 ->    5'01010 23'00100000000000000001010
  transition:    5'00101 22'---------01--------1-1 ->    5'01001 23'00100000000000000001001
  transition:    5'00101 22'---------11--------1-1 ->    5'01101 23'00100000000000000001101
  transition:    5'00101 22'---------01---------11 ->    5'01000 23'00100000000000000001000
  transition:    5'00101 22'---------11---------11 ->    5'01110 23'00100000000000000001110
  transition:    5'00101 22'-0------1------0000001 ->    5'00111 23'00100000000000000000111
  transition:    5'00101 22'--------1------1-----1 ->    5'00110 23'00100000000000000000110
  transition:    5'00101 22'--------1-------1----1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'-1------1------------1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'--------1--------1---1 ->    5'00011 23'00100000000000000000011
  transition:    5'00101 22'--------1---------1--1 ->    5'00010 23'00100000000000000000010
  transition:    5'00101 22'--------1----------1-1 ->    5'00001 23'00100000000000000000001
  transition:    5'00101 22'--------1-----------11 ->    5'00000 23'00100000000000000000000
  transition:    5'00101 22'----0001--------0----1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'----0001--------1----1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'-0----11-------------1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'-1----11-------------1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'-0-0-1-1-------------1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'-1---1-1-------------1 ->    5'01101 23'00100000000000000001101
  transition:    5'00101 22'---1-1-1-------------1 ->    5'01110 23'00100000000000000001110
  transition:    5'00101 22'---01--1--------0--0-1 ->    5'00100 23'00100000000000000000100
  transition:    5'00101 22'----1--1-----------1-1 ->    5'01100 23'00100000000000000001100
  transition:    5'00101 22'----1--1--------1----1 ->    5'00101 23'00100000000000000000101
  transition:    5'00101 22'---11--1-------------1 ->    5'00110 23'00100000000000000000110
  transition:    5'01101 22'---------------------0 ->    5'01101 23'00000000000000010001101
  transition:    5'01101 22'00-----00-000000000001 ->    5'01110 23'00000000000000010001110
  transition:    5'01101 22'0----0-00-000001-----1 ->    5'01101 23'00000000000000010001101
  transition:    5'01101 22'0----1-00-000001-----1 ->    5'10001 23'00000000000000010010001
  transition:    5'01101 22'01-----00-00000------1 ->    5'01100 23'00000000000000010001100
  transition:    5'01101 22'0------00-00000--1---1 ->    5'01011 23'00000000000000010001011
  transition:    5'01101 22'0------00-00000---1--1 ->    5'01010 23'00000000000000010001010
  transition:    5'01101 22'0------00-00000----1-1 ->    5'01001 23'00000000000000010001001
  transition:    5'01101 22'0------00-00000-----11 ->    5'01000 23'00000000000000010001000
  transition:    5'01101 22'10-----00-000000000001 ->    5'00111 23'00000000000000010000111
  transition:    5'01101 22'1------00-000001-----1 ->    5'00110 23'00000000000000010000110
  transition:    5'01101 22'11-----00-00000------1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'1------00-00000--1---1 ->    5'00011 23'00000000000000010000011
  transition:    5'01101 22'1------00-00000---1--1 ->    5'00010 23'00000000000000010000010
  transition:    5'01101 22'1------00-00000----1-1 ->    5'00001 23'00000000000000010000001
  transition:    5'01101 22'1------00-00000-----11 ->    5'00000 23'00000000000000010000000
  transition:    5'01101 22'-------00-00001-0----1 ->    5'00111 23'00000000000000010000111
  transition:    5'01101 22'-------00-0001--0----1 ->    5'10000 23'00000000000000010010000
  transition:    5'01101 22'-------00-001---0----1 ->    5'10010 23'00000000000000010010010
  transition:    5'01101 22'-------00-01----0----1 ->    5'01111 23'00000000000000010001111
  transition:    5'01101 22'--0----00-0-----1----1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'--1----00-0-----1----1 ->    5'00001 23'00000000000000010000001
  transition:    5'01101 22'-0--------1----0000001 ->    5'01110 23'00000000000000010001110
  transition:    5'01101 22'----------1----1-----1 ->    5'01101 23'00000000000000010001101
  transition:    5'01101 22'----------1-----1----1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'-1---0----1----------1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'-1---1----1----------1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'----------1------1---1 ->    5'01011 23'00000000000000010001011
  transition:    5'01101 22'----------1-------1--1 ->    5'01010 23'00000000000000010001010
  transition:    5'01101 22'---------01--------1-1 ->    5'01001 23'00000000000000010001001
  transition:    5'01101 22'---------11--------1-1 ->    5'01101 23'00000000000000010001101
  transition:    5'01101 22'---------01---------11 ->    5'01000 23'00000000000000010001000
  transition:    5'01101 22'---------11---------11 ->    5'01110 23'00000000000000010001110
  transition:    5'01101 22'-0------1------0000001 ->    5'00111 23'00000000000000010000111
  transition:    5'01101 22'--------1------1-----1 ->    5'00110 23'00000000000000010000110
  transition:    5'01101 22'--------1-------1----1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'-1------1------------1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'--------1--------1---1 ->    5'00011 23'00000000000000010000011
  transition:    5'01101 22'--------1---------1--1 ->    5'00010 23'00000000000000010000010
  transition:    5'01101 22'--------1----------1-1 ->    5'00001 23'00000000000000010000001
  transition:    5'01101 22'--------1-----------11 ->    5'00000 23'00000000000000010000000
  transition:    5'01101 22'----0001--------0----1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'----0001--------1----1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'-0----11-------------1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'-1----11-------------1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'-1---1-1-------------1 ->    5'01101 23'00000000000000010001101
  transition:    5'01101 22'---1-1-1-------------1 ->    5'01110 23'00000000000000010001110
  transition:    5'01101 22'---01--1--------0--0-1 ->    5'00100 23'00000000000000010000100
  transition:    5'01101 22'----1--1-----------1-1 ->    5'01100 23'00000000000000010001100
  transition:    5'01101 22'----1--1--------1----1 ->    5'00101 23'00000000000000010000101
  transition:    5'01101 22'---11--1-------------1 ->    5'00110 23'00000000000000010000110
  transition:    5'00011 22'---------------------0 ->    5'00011 23'01000000000000000000011
  transition:    5'00011 22'00-----00-000000000001 ->    5'01110 23'01000000000000000001110
  transition:    5'00011 22'0----0-00-000001-----1 ->    5'01101 23'01000000000000000001101
  transition:    5'00011 22'0----1-00-000001-----1 ->    5'10001 23'01000000000000000010001
  transition:    5'00011 22'01-----00-00000------1 ->    5'01100 23'01000000000000000001100
  transition:    5'00011 22'0------00-00000--1---1 ->    5'01011 23'01000000000000000001011
  transition:    5'00011 22'0------00-00000---1--1 ->    5'01010 23'01000000000000000001010
  transition:    5'00011 22'0------00-00000----1-1 ->    5'01001 23'01000000000000000001001
  transition:    5'00011 22'0------00-00000-----11 ->    5'01000 23'01000000000000000001000
  transition:    5'00011 22'10-----00-000000000001 ->    5'00111 23'01000000000000000000111
  transition:    5'00011 22'1------00-000001-----1 ->    5'00110 23'01000000000000000000110
  transition:    5'00011 22'11-----00-00000------1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'1------00-00000--1---1 ->    5'00011 23'01000000000000000000011
  transition:    5'00011 22'1------00-00000---1--1 ->    5'00010 23'01000000000000000000010
  transition:    5'00011 22'1------00-00000----1-1 ->    5'00001 23'01000000000000000000001
  transition:    5'00011 22'1------00-00000-----11 ->    5'00000 23'01000000000000000000000
  transition:    5'00011 22'-------00-00001-0----1 ->    5'00111 23'01000000000000000000111
  transition:    5'00011 22'-------00-0001--0----1 ->    5'10000 23'01000000000000000010000
  transition:    5'00011 22'-------00-001---0----1 ->    5'10010 23'01000000000000000010010
  transition:    5'00011 22'-------00-01----0----1 ->    5'01111 23'01000000000000000001111
  transition:    5'00011 22'--0----00-0-----1----1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'--1----00-0-----1----1 ->    5'00001 23'01000000000000000000001
  transition:    5'00011 22'-0--------1----0000001 ->    5'01110 23'01000000000000000001110
  transition:    5'00011 22'----------1----1-----1 ->    5'01101 23'01000000000000000001101
  transition:    5'00011 22'----------1-----1----1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'-1---0----1----------1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'-1---1----1----------1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'----------1------1---1 ->    5'01011 23'01000000000000000001011
  transition:    5'00011 22'----------1-------1--1 ->    5'01010 23'01000000000000000001010
  transition:    5'00011 22'---------01--------1-1 ->    5'01001 23'01000000000000000001001
  transition:    5'00011 22'---------11--------1-1 ->    5'01101 23'01000000000000000001101
  transition:    5'00011 22'---------01---------11 ->    5'01000 23'01000000000000000001000
  transition:    5'00011 22'---------11---------11 ->    5'01110 23'01000000000000000001110
  transition:    5'00011 22'-0------1------0000001 ->    5'00111 23'01000000000000000000111
  transition:    5'00011 22'--------1------1-----1 ->    5'00110 23'01000000000000000000110
  transition:    5'00011 22'--------1-------1----1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'-1------1------------1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'--------1--------1---1 ->    5'00011 23'01000000000000000000011
  transition:    5'00011 22'--------1---------1--1 ->    5'00010 23'01000000000000000000010
  transition:    5'00011 22'--------1----------1-1 ->    5'00001 23'01000000000000000000001
  transition:    5'00011 22'--------1-----------11 ->    5'00000 23'01000000000000000000000
  transition:    5'00011 22'----0001--------0----1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'----0001--------1----1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'-0----11-------------1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'-1----11-------------1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'-0-0-1-1-------------1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'-1---1-1-------------1 ->    5'01101 23'01000000000000000001101
  transition:    5'00011 22'---1-1-1-------------1 ->    5'01110 23'01000000000000000001110
  transition:    5'00011 22'---01--1--------0--0-1 ->    5'00100 23'01000000000000000000100
  transition:    5'00011 22'----1--1-----------1-1 ->    5'01100 23'01000000000000000001100
  transition:    5'00011 22'----1--1--------1----1 ->    5'00101 23'01000000000000000000101
  transition:    5'00011 22'---11--1-------------1 ->    5'00110 23'01000000000000000000110
  transition:    5'01011 22'---------------------0 ->    5'01011 23'00000100000000000001011
  transition:    5'01011 22'00-----00-000000000001 ->    5'01110 23'00000100000000000001110
  transition:    5'01011 22'0----0-00-000001-----1 ->    5'01101 23'00000100000000000001101
  transition:    5'01011 22'0----1-00-000001-----1 ->    5'10001 23'00000100000000000010001
  transition:    5'01011 22'01-----00-00000------1 ->    5'01100 23'00000100000000000001100
  transition:    5'01011 22'0------00-00000--1---1 ->    5'01011 23'00000100000000000001011
  transition:    5'01011 22'0------00-00000---1--1 ->    5'01010 23'00000100000000000001010
  transition:    5'01011 22'0------00-00000----1-1 ->    5'01001 23'00000100000000000001001
  transition:    5'01011 22'0------00-00000-----11 ->    5'01000 23'00000100000000000001000
  transition:    5'01011 22'10-----00-000000000001 ->    5'00111 23'00000100000000000000111
  transition:    5'01011 22'1------00-000001-----1 ->    5'00110 23'00000100000000000000110
  transition:    5'01011 22'11-----00-00000------1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'1------00-00000--1---1 ->    5'00011 23'00000100000000000000011
  transition:    5'01011 22'1------00-00000---1--1 ->    5'00010 23'00000100000000000000010
  transition:    5'01011 22'1------00-00000----1-1 ->    5'00001 23'00000100000000000000001
  transition:    5'01011 22'1------00-00000-----11 ->    5'00000 23'00000100000000000000000
  transition:    5'01011 22'-------00-00001-0----1 ->    5'00111 23'00000100000000000000111
  transition:    5'01011 22'-------00-0001--0----1 ->    5'10000 23'00000100000000000010000
  transition:    5'01011 22'-------00-001---0----1 ->    5'10010 23'00000100000000000010010
  transition:    5'01011 22'-------00-01----0----1 ->    5'01111 23'00000100000000000001111
  transition:    5'01011 22'--0----00-0-----1----1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'--1----00-0-----1----1 ->    5'00001 23'00000100000000000000001
  transition:    5'01011 22'-0--------1----0000001 ->    5'01110 23'00000100000000000001110
  transition:    5'01011 22'----------1----1-----1 ->    5'01101 23'00000100000000000001101
  transition:    5'01011 22'----------1-----1----1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'-1---0----1----------1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'-1---1----1----------1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'----------1------1---1 ->    5'01011 23'00000100000000000001011
  transition:    5'01011 22'----------1-------1--1 ->    5'01010 23'00000100000000000001010
  transition:    5'01011 22'---------01--------1-1 ->    5'01001 23'00000100000000000001001
  transition:    5'01011 22'---------11--------1-1 ->    5'01101 23'00000100000000000001101
  transition:    5'01011 22'---------01---------11 ->    5'01000 23'00000100000000000001000
  transition:    5'01011 22'---------11---------11 ->    5'01110 23'00000100000000000001110
  transition:    5'01011 22'-0------1------0000001 ->    5'00111 23'00000100000000000000111
  transition:    5'01011 22'--------1------1-----1 ->    5'00110 23'00000100000000000000110
  transition:    5'01011 22'--------1-------1----1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'-1------1------------1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'--------1--------1---1 ->    5'00011 23'00000100000000000000011
  transition:    5'01011 22'--------1---------1--1 ->    5'00010 23'00000100000000000000010
  transition:    5'01011 22'--------1----------1-1 ->    5'00001 23'00000100000000000000001
  transition:    5'01011 22'--------1-----------11 ->    5'00000 23'00000100000000000000000
  transition:    5'01011 22'----0001--------0----1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'----0001--------1----1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'-0----11-------------1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'-1----11-------------1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'-0-0-1-1-------------1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'-1---1-1-------------1 ->    5'01101 23'00000100000000000001101
  transition:    5'01011 22'---1-1-1-------------1 ->    5'01110 23'00000100000000000001110
  transition:    5'01011 22'---01--1--------0--0-1 ->    5'00100 23'00000100000000000000100
  transition:    5'01011 22'----1--1-----------1-1 ->    5'01100 23'00000100000000000001100
  transition:    5'01011 22'----1--1--------1----1 ->    5'00101 23'00000100000000000000101
  transition:    5'01011 22'---11--1-------------1 ->    5'00110 23'00000100000000000000110
  transition:    5'00111 22'---------------------0 ->    5'00111 23'00010000000000000000111
  transition:    5'00111 22'00-----00-000000000001 ->    5'01110 23'00010000000000000001110
  transition:    5'00111 22'0----0-00-000001-----1 ->    5'01101 23'00010000000000000001101
  transition:    5'00111 22'0----1-00-000001-----1 ->    5'10001 23'00010000000000000010001
  transition:    5'00111 22'01-----00-00000------1 ->    5'01100 23'00010000000000000001100
  transition:    5'00111 22'0------00-00000--1---1 ->    5'01011 23'00010000000000000001011
  transition:    5'00111 22'0------00-00000---1--1 ->    5'01010 23'00010000000000000001010
  transition:    5'00111 22'0------00-00000----1-1 ->    5'01001 23'00010000000000000001001
  transition:    5'00111 22'0------00-00000-----11 ->    5'01000 23'00010000000000000001000
  transition:    5'00111 22'10-----00-000000000001 ->    5'00111 23'00010000000000000000111
  transition:    5'00111 22'1------00-000001-----1 ->    5'00110 23'00010000000000000000110
  transition:    5'00111 22'11-----00-00000------1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'1------00-00000--1---1 ->    5'00011 23'00010000000000000000011
  transition:    5'00111 22'1------00-00000---1--1 ->    5'00010 23'00010000000000000000010
  transition:    5'00111 22'1------00-00000----1-1 ->    5'00001 23'00010000000000000000001
  transition:    5'00111 22'1------00-00000-----11 ->    5'00000 23'00010000000000000000000
  transition:    5'00111 22'-------00-00001-0----1 ->    5'00111 23'00010000000000000000111
  transition:    5'00111 22'-------00-0001--0----1 ->    5'10000 23'00010000000000000010000
  transition:    5'00111 22'-------00-001---0----1 ->    5'10010 23'00010000000000000010010
  transition:    5'00111 22'-------00-01----0----1 ->    5'01111 23'00010000000000000001111
  transition:    5'00111 22'--0----00-0-----1----1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'--1----00-0-----1----1 ->    5'00001 23'00010000000000000000001
  transition:    5'00111 22'-0--------1----0000001 ->    5'01110 23'00010000000000000001110
  transition:    5'00111 22'----------1----1-----1 ->    5'01101 23'00010000000000000001101
  transition:    5'00111 22'----------1-----1----1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'-1---0----1----------1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'-1---1----1----------1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'----------1------1---1 ->    5'01011 23'00010000000000000001011
  transition:    5'00111 22'----------1-------1--1 ->    5'01010 23'00010000000000000001010
  transition:    5'00111 22'---------01--------1-1 ->    5'01001 23'00010000000000000001001
  transition:    5'00111 22'---------11--------1-1 ->    5'01101 23'00010000000000000001101
  transition:    5'00111 22'---------01---------11 ->    5'01000 23'00010000000000000001000
  transition:    5'00111 22'---------11---------11 ->    5'01110 23'00010000000000000001110
  transition:    5'00111 22'-0------1------0000001 ->    5'00111 23'00010000000000000000111
  transition:    5'00111 22'--------1------1-----1 ->    5'00110 23'00010000000000000000110
  transition:    5'00111 22'--------1-------1----1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'-1------1------------1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'--------1--------1---1 ->    5'00011 23'00010000000000000000011
  transition:    5'00111 22'--------1---------1--1 ->    5'00010 23'00010000000000000000010
  transition:    5'00111 22'--------1----------1-1 ->    5'00001 23'00010000000000000000001
  transition:    5'00111 22'--------1-----------11 ->    5'00000 23'00010000000000000000000
  transition:    5'00111 22'----0001--------0----1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'----0001--------1----1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'-0----11-------------1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'-1----11-------------1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'-0-0-1-1-------------1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'-1---1-1-------------1 ->    5'01101 23'00010000000000000001101
  transition:    5'00111 22'---1-1-1-------------1 ->    5'01110 23'00010000000000000001110
  transition:    5'00111 22'---01--1--------0--0-1 ->    5'00100 23'00010000000000000000100
  transition:    5'00111 22'----1--1-----------1-1 ->    5'01100 23'00010000000000000001100
  transition:    5'00111 22'----1--1--------1----1 ->    5'00101 23'00010000000000000000101
  transition:    5'00111 22'---11--1-------------1 ->    5'00110 23'00010000000000000000110
  transition:    5'01111 22'---------------------0 ->    5'01111 23'00000000000001000001111
  transition:    5'01111 22'00-----00-000000000001 ->    5'01110 23'00000000000001000001110
  transition:    5'01111 22'0----0-00-000001-----1 ->    5'01101 23'00000000000001000001101
  transition:    5'01111 22'0----1-00-000001-----1 ->    5'10001 23'00000000000001000010001
  transition:    5'01111 22'01-----00-00000------1 ->    5'01100 23'00000000000001000001100
  transition:    5'01111 22'0------00-00000--1---1 ->    5'01011 23'00000000000001000001011
  transition:    5'01111 22'0------00-00000---1--1 ->    5'01010 23'00000000000001000001010
  transition:    5'01111 22'0------00-00000----1-1 ->    5'01001 23'00000000000001000001001
  transition:    5'01111 22'0------00-00000-----11 ->    5'01000 23'00000000000001000001000
  transition:    5'01111 22'10-----00-000000000001 ->    5'00111 23'00000000000001000000111
  transition:    5'01111 22'1------00-000001-----1 ->    5'00110 23'00000000000001000000110
  transition:    5'01111 22'11-----00-00000------1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'1------00-00000--1---1 ->    5'00011 23'00000000000001000000011
  transition:    5'01111 22'1------00-00000---1--1 ->    5'00010 23'00000000000001000000010
  transition:    5'01111 22'1------00-00000----1-1 ->    5'00001 23'00000000000001000000001
  transition:    5'01111 22'1------00-00000-----11 ->    5'00000 23'00000000000001000000000
  transition:    5'01111 22'-------00-00001-0----1 ->    5'00111 23'00000000000001000000111
  transition:    5'01111 22'-------00-0001--0----1 ->    5'10000 23'00000000000001000010000
  transition:    5'01111 22'-------00-001---0----1 ->    5'10010 23'00000000000001000010010
  transition:    5'01111 22'-------00-01----0----1 ->    5'01111 23'00000000000001000001111
  transition:    5'01111 22'--0----00-0-----1----1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'--1----00-0-----1----1 ->    5'00001 23'00000000000001000000001
  transition:    5'01111 22'-0--------1----0000001 ->    5'01110 23'00000000000001000001110
  transition:    5'01111 22'----------1----1-----1 ->    5'01101 23'00000000000001000001101
  transition:    5'01111 22'----------1-----1----1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'-1---0----1----------1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'-1---1----1----------1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'----------1------1---1 ->    5'01011 23'00000000000001000001011
  transition:    5'01111 22'----------1-------1--1 ->    5'01010 23'00000000000001000001010
  transition:    5'01111 22'---------01--------1-1 ->    5'01001 23'00000000000001000001001
  transition:    5'01111 22'---------11--------1-1 ->    5'01101 23'00000000000001000001101
  transition:    5'01111 22'---------01---------11 ->    5'01000 23'00000000000001000001000
  transition:    5'01111 22'---------11---------11 ->    5'01110 23'00000000000001000001110
  transition:    5'01111 22'-0------1------0000001 ->    5'00111 23'00000000000001000000111
  transition:    5'01111 22'--------1------1-----1 ->    5'00110 23'00000000000001000000110
  transition:    5'01111 22'--------1-------1----1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'-1------1------------1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'--------1--------1---1 ->    5'00011 23'00000000000001000000011
  transition:    5'01111 22'--------1---------1--1 ->    5'00010 23'00000000000001000000010
  transition:    5'01111 22'--------1----------1-1 ->    5'00001 23'00000000000001000000001
  transition:    5'01111 22'--------1-----------11 ->    5'00000 23'00000000000001000000000
  transition:    5'01111 22'----0001--------0----1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'----0001--------1----1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'-0----11-------------1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'-1----11-------------1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'-0-0-1-1-------------1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'-1---1-1-------------1 ->    5'01101 23'00000000000001000001101
  transition:    5'01111 22'---1-1-1-------------1 ->    5'01110 23'00000000000001000001110
  transition:    5'01111 22'---01--1--------0--0-1 ->    5'00100 23'00000000000001000000100
  transition:    5'01111 22'----1--1-----------1-1 ->    5'01100 23'00000000000001000001100
  transition:    5'01111 22'----1--1--------1----1 ->    5'00101 23'00000000000001000000101
  transition:    5'01111 22'---11--1-------------1 ->    5'00110 23'00000000000001000000110
Extracting FSM `\nes_i.cpu.set_addr_to_r' from module `\top'.
  found $adff cell for state register: \nes_i.cpu.:817
  root of input selection tree: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$342
  found reset state: 2'10 (from async reset)
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
  found ctrl input: \nes_i.cpu.break
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35557
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35473
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35475
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35487
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35503
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1057
  found state code: 2'01
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1052
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1079
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$797
  found ctrl input: \nes_i.cpu.ir [5]
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35485
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1034
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35477
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35509
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35519
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35527
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$35531
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$164
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$165
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$194
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$237
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$35557 $auto$opt_reduce.cc:137:opt_pmux$35509 $auto$opt_reduce.cc:137:opt_pmux$35503 $auto$opt_reduce.cc:137:opt_pmux$35487 $auto$opt_reduce.cc:137:opt_pmux$35485 $auto$opt_reduce.cc:137:opt_pmux$35477 $auto$opt_reduce.cc:137:opt_pmux$35475 $auto$opt_reduce.cc:137:opt_pmux$35473 $auto$opt_reduce.cc:137:opt_pmux$35531 $auto$opt_reduce.cc:137:opt_pmux$35527 $auto$opt_reduce.cc:137:opt_pmux$35519 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$797 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1034 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1052 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1057 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1079 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 \nes_i.cpu.break \nes_i.cpu.ir [5] }
  ctrl outputs: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$342 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$237 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$194 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$165 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$164 }
  transition:       2'00 37'---------------------------------0--- ->       2'00 6'001000
  transition:       2'00 37'---------------00000-00-0---0-0--1-0- ->       2'10 6'101000
  transition:       2'00 37'----0------------------------01--1-0- ->       2'10 6'101000
  transition:       2'00 37'----1------------------------01--1-0- ->       2'11 6'111000
  transition:       2'00 37'--------0--------------------11--1-0- ->       2'10 6'101000
  transition:       2'00 37'--------1--------------------11--1-0- ->       2'11 6'111000
  transition:       2'00 37'---------0------------------1--0-1-0- ->       2'10 6'101000
  transition:       2'00 37'--------------------------0-1--1-1-0- ->       2'10 6'101000
  transition:       2'00 37'--------------------------1-1--1-1-0- ->       2'11 6'111000
  transition:       2'00 37'---------1------------------1----1-0- ->       2'11 6'111000
  transition:       2'00 37'-0----------------------1----0---1-0- ->       2'10 6'101000
  transition:       2'00 37'-1----------------------1----0---1-0- ->       2'01 6'011000
  transition:       2'00 37'---0--------------------1----1---1-0- ->       2'10 6'101000
  transition:       2'00 37'---1--------------------1----1---1-0- ->       2'01 6'011000
  transition:       2'00 37'-0--------0-----------1----0-----1-0- ->       2'10 6'101000
  transition:       2'00 37'----------------------1---01-----1-0- ->       2'10 6'101000
  transition:       2'00 37'----------------------1---11-----1-0- ->       2'11 6'111000
  transition:       2'00 37'----------1-----------1----------1-0- ->       2'11 6'111000
  transition:       2'00 37'-1--------------------1----------1-0- ->       2'01 6'011000
  transition:       2'00 37'---------------------1-0-----0---1-0- ->       2'10 6'101000
  transition:       2'00 37'---------------------1-1-----0---1-0- ->       2'11 6'111000
  transition:       2'00 37'-----0---------------1-------1---1-0- ->       2'10 6'101000
  transition:       2'00 37'-----1---------------1-------1---1-0- ->       2'11 6'111000
  transition:       2'00 37'-------------------10--0---------1-0- ->       2'10 6'101000
  transition:       2'00 37'-------------------10--1---------1-0- ->       2'11 6'111000
  transition:       2'00 37'-------------------11------------1-00 ->       2'10 6'101000
  transition:       2'00 37'----0--------------11------------1-01 ->       2'10 6'101000
  transition:       2'00 37'----1--------------11----0-------1-01 ->       2'10 6'101000
  transition:       2'00 37'----1--------------11----1-------1-01 ->       2'11 6'111000
  transition:       2'00 37'------------------1----------0---100- ->       2'10 6'101000
  transition:       2'00 37'------------------1----------0---110- ->       2'01 6'011000
  transition:       2'00 37'-------0----------1----------1---1-0- ->       2'10 6'101000
  transition:       2'00 37'-------1----------1----------1---1-0- ->       2'01 6'011000
  transition:       2'00 37'-----------------1---------------100- ->       2'10 6'101000
  transition:       2'00 37'-----------------1---------------110- ->       2'01 6'011000
  transition:       2'00 37'--0----0--------1----------0-----1-0- ->       2'10 6'101000
  transition:       2'00 37'----------------1---------01-----1-0- ->       2'10 6'101000
  transition:       2'00 37'----------------1---------11-----1-0- ->       2'11 6'111000
  transition:       2'00 37'--1-------------1----------------1-0- ->       2'11 6'111000
  transition:       2'00 37'-------1--------1----------------1-0- ->       2'01 6'011000
  transition:       2'00 37'0----------0-001----------------01-0- ->       2'10 6'101000
  transition:       2'00 37'--------------11-------0---------100- ->       2'10 6'101000
  transition:       2'00 37'--------------11-------1---------1-0- ->       2'00 6'001000
  transition:       2'00 37'------------0-11-----------------110- ->       2'10 6'101000
  transition:       2'00 37'------------1-11-----------------110- ->       2'00 6'001000
  transition:       2'00 37'-------------1-1-----------------100- ->       2'10 6'101000
  transition:       2'00 37'------------01-1-----------------110- ->       2'10 6'101000
  transition:       2'00 37'------------11-1-----------------110- ->       2'00 6'001000
  transition:       2'00 37'---0-------1---1-----------------1-0- ->       2'10 6'101000
  transition:       2'00 37'---1-------1---1-----------------1-0- ->       2'00 6'001000
  transition:       2'00 37'1------0-------1-----------------1-0- ->       2'10 6'101000
  transition:       2'00 37'1------1-------1-----------------1-0- ->       2'00 6'001000
  transition:       2'00 37'------00-------1----------------11-0- ->       2'10 6'101000
  transition:       2'00 37'------1--------1----------------11-0- ->       2'11 6'111000
  transition:       2'00 37'-------1-------1----------------11-0- ->       2'00 6'001000
  transition:       2'00 37'---------------------------------1-1- ->       2'10 6'101000
  transition:       2'10 37'---------------------------------0--- ->       2'10 6'100001
  transition:       2'10 37'---------------00000-00-0---0-0--1-0- ->       2'10 6'100001
  transition:       2'10 37'----0------------------------01--1-0- ->       2'10 6'100001
  transition:       2'10 37'----1------------------------01--1-0- ->       2'11 6'110001
  transition:       2'10 37'--------0--------------------11--1-0- ->       2'10 6'100001
  transition:       2'10 37'--------1--------------------11--1-0- ->       2'11 6'110001
  transition:       2'10 37'---------0------------------1--0-1-0- ->       2'10 6'100001
  transition:       2'10 37'--------------------------0-1--1-1-0- ->       2'10 6'100001
  transition:       2'10 37'--------------------------1-1--1-1-0- ->       2'11 6'110001
  transition:       2'10 37'---------1------------------1----1-0- ->       2'11 6'110001
  transition:       2'10 37'-0----------------------1----0---1-0- ->       2'10 6'100001
  transition:       2'10 37'-1----------------------1----0---1-0- ->       2'01 6'010001
  transition:       2'10 37'---0--------------------1----1---1-0- ->       2'10 6'100001
  transition:       2'10 37'---1--------------------1----1---1-0- ->       2'01 6'010001
  transition:       2'10 37'-0--------0-----------1----0-----1-0- ->       2'10 6'100001
  transition:       2'10 37'----------------------1---01-----1-0- ->       2'10 6'100001
  transition:       2'10 37'----------------------1---11-----1-0- ->       2'11 6'110001
  transition:       2'10 37'----------1-----------1----------1-0- ->       2'11 6'110001
  transition:       2'10 37'-1--------------------1----------1-0- ->       2'01 6'010001
  transition:       2'10 37'---------------------1-0-----0---1-0- ->       2'10 6'100001
  transition:       2'10 37'---------------------1-1-----0---1-0- ->       2'11 6'110001
  transition:       2'10 37'-----0---------------1-------1---1-0- ->       2'10 6'100001
  transition:       2'10 37'-----1---------------1-------1---1-0- ->       2'11 6'110001
  transition:       2'10 37'-------------------10--0---------1-0- ->       2'10 6'100001
  transition:       2'10 37'-------------------10--1---------1-0- ->       2'11 6'110001
  transition:       2'10 37'-------------------11------------1-00 ->       2'10 6'100001
  transition:       2'10 37'----0--------------11------------1-01 ->       2'10 6'100001
  transition:       2'10 37'----1--------------11----0-------1-01 ->       2'10 6'100001
  transition:       2'10 37'----1--------------11----1-------1-01 ->       2'11 6'110001
  transition:       2'10 37'------------------1----------0---100- ->       2'10 6'100001
  transition:       2'10 37'------------------1----------0---110- ->       2'01 6'010001
  transition:       2'10 37'-------0----------1----------1---1-0- ->       2'10 6'100001
  transition:       2'10 37'-------1----------1----------1---1-0- ->       2'01 6'010001
  transition:       2'10 37'-----------------1---------------100- ->       2'10 6'100001
  transition:       2'10 37'-----------------1---------------110- ->       2'01 6'010001
  transition:       2'10 37'--0----0--------1----------0-----1-0- ->       2'10 6'100001
  transition:       2'10 37'----------------1---------01-----1-0- ->       2'10 6'100001
  transition:       2'10 37'----------------1---------11-----1-0- ->       2'11 6'110001
  transition:       2'10 37'--1-------------1----------------1-0- ->       2'11 6'110001
  transition:       2'10 37'-------1--------1----------------1-0- ->       2'01 6'010001
  transition:       2'10 37'0----------0-001----------------01-0- ->       2'10 6'100001
  transition:       2'10 37'--------------11-------0---------100- ->       2'10 6'100001
  transition:       2'10 37'--------------11-------1---------1-0- ->       2'00 6'000001
  transition:       2'10 37'------------0-11-----------------110- ->       2'10 6'100001
  transition:       2'10 37'------------1-11-----------------110- ->       2'00 6'000001
  transition:       2'10 37'-------------1-1-----------------100- ->       2'10 6'100001
  transition:       2'10 37'------------01-1-----------------110- ->       2'10 6'100001
  transition:       2'10 37'------------11-1-----------------110- ->       2'00 6'000001
  transition:       2'10 37'---0-------1---1-----------------1-0- ->       2'10 6'100001
  transition:       2'10 37'---1-------1---1-----------------1-0- ->       2'00 6'000001
  transition:       2'10 37'1------0-------1-----------------1-0- ->       2'10 6'100001
  transition:       2'10 37'1------1-------1-----------------1-0- ->       2'00 6'000001
  transition:       2'10 37'------00-------1----------------11-0- ->       2'10 6'100001
  transition:       2'10 37'------1--------1----------------11-0- ->       2'11 6'110001
  transition:       2'10 37'-------1-------1----------------11-0- ->       2'00 6'000001
  transition:       2'10 37'---------------------------------1-1- ->       2'10 6'100001
  transition:       2'01 37'---------------------------------0--- ->       2'01 6'010010
  transition:       2'01 37'---------------00000-00-0---0-0--1-0- ->       2'10 6'100010
  transition:       2'01 37'----0------------------------01--1-0- ->       2'10 6'100010
  transition:       2'01 37'----1------------------------01--1-0- ->       2'11 6'110010
  transition:       2'01 37'--------0--------------------11--1-0- ->       2'10 6'100010
  transition:       2'01 37'--------1--------------------11--1-0- ->       2'11 6'110010
  transition:       2'01 37'---------0------------------1--0-1-0- ->       2'10 6'100010
  transition:       2'01 37'--------------------------0-1--1-1-0- ->       2'10 6'100010
  transition:       2'01 37'--------------------------1-1--1-1-0- ->       2'11 6'110010
  transition:       2'01 37'---------1------------------1----1-0- ->       2'11 6'110010
  transition:       2'01 37'-0----------------------1----0---1-0- ->       2'10 6'100010
  transition:       2'01 37'-1----------------------1----0---1-0- ->       2'01 6'010010
  transition:       2'01 37'---0--------------------1----1---1-0- ->       2'10 6'100010
  transition:       2'01 37'---1--------------------1----1---1-0- ->       2'01 6'010010
  transition:       2'01 37'-0--------0-----------1----0-----1-0- ->       2'10 6'100010
  transition:       2'01 37'----------------------1---01-----1-0- ->       2'10 6'100010
  transition:       2'01 37'----------------------1---11-----1-0- ->       2'11 6'110010
  transition:       2'01 37'----------1-----------1----------1-0- ->       2'11 6'110010
  transition:       2'01 37'-1--------------------1----------1-0- ->       2'01 6'010010
  transition:       2'01 37'---------------------1-0-----0---1-0- ->       2'10 6'100010
  transition:       2'01 37'---------------------1-1-----0---1-0- ->       2'11 6'110010
  transition:       2'01 37'-----0---------------1-------1---1-0- ->       2'10 6'100010
  transition:       2'01 37'-----1---------------1-------1---1-0- ->       2'11 6'110010
  transition:       2'01 37'-------------------10--0---------1-0- ->       2'10 6'100010
  transition:       2'01 37'-------------------10--1---------1-0- ->       2'11 6'110010
  transition:       2'01 37'-------------------11------------1-00 ->       2'10 6'100010
  transition:       2'01 37'----0--------------11------------1-01 ->       2'10 6'100010
  transition:       2'01 37'----1--------------11----0-------1-01 ->       2'10 6'100010
  transition:       2'01 37'----1--------------11----1-------1-01 ->       2'11 6'110010
  transition:       2'01 37'------------------1----------0---100- ->       2'10 6'100010
  transition:       2'01 37'------------------1----------0---110- ->       2'01 6'010010
  transition:       2'01 37'-------0----------1----------1---1-0- ->       2'10 6'100010
  transition:       2'01 37'-------1----------1----------1---1-0- ->       2'01 6'010010
  transition:       2'01 37'-----------------1---------------100- ->       2'10 6'100010
  transition:       2'01 37'-----------------1---------------110- ->       2'01 6'010010
  transition:       2'01 37'--0----0--------1----------0-----1-0- ->       2'10 6'100010
  transition:       2'01 37'----------------1---------01-----1-0- ->       2'10 6'100010
  transition:       2'01 37'----------------1---------11-----1-0- ->       2'11 6'110010
  transition:       2'01 37'--1-------------1----------------1-0- ->       2'11 6'110010
  transition:       2'01 37'-------1--------1----------------1-0- ->       2'01 6'010010
  transition:       2'01 37'0----------0-001----------------01-0- ->       2'10 6'100010
  transition:       2'01 37'--------------11-------0---------100- ->       2'10 6'100010
  transition:       2'01 37'--------------11-------1---------1-0- ->       2'00 6'000010
  transition:       2'01 37'------------0-11-----------------110- ->       2'10 6'100010
  transition:       2'01 37'------------1-11-----------------110- ->       2'00 6'000010
  transition:       2'01 37'-------------1-1-----------------100- ->       2'10 6'100010
  transition:       2'01 37'------------01-1-----------------110- ->       2'10 6'100010
  transition:       2'01 37'------------11-1-----------------110- ->       2'00 6'000010
  transition:       2'01 37'---0-------1---1-----------------1-0- ->       2'10 6'100010
  transition:       2'01 37'---1-------1---1-----------------1-0- ->       2'00 6'000010
  transition:       2'01 37'1------0-------1-----------------1-0- ->       2'10 6'100010
  transition:       2'01 37'1------1-------1-----------------1-0- ->       2'00 6'000010
  transition:       2'01 37'------00-------1----------------11-0- ->       2'10 6'100010
  transition:       2'01 37'------1--------1----------------11-0- ->       2'11 6'110010
  transition:       2'01 37'-------1-------1----------------11-0- ->       2'00 6'000010
  transition:       2'01 37'---------------------------------1-1- ->       2'10 6'100010
  transition:       2'11 37'---------------------------------0--- ->       2'11 6'110100
  transition:       2'11 37'---------------00000-00-0---0-0--1-0- ->       2'10 6'100100
  transition:       2'11 37'----0------------------------01--1-0- ->       2'10 6'100100
  transition:       2'11 37'----1------------------------01--1-0- ->       2'11 6'110100
  transition:       2'11 37'--------0--------------------11--1-0- ->       2'10 6'100100
  transition:       2'11 37'--------1--------------------11--1-0- ->       2'11 6'110100
  transition:       2'11 37'---------0------------------1--0-1-0- ->       2'10 6'100100
  transition:       2'11 37'--------------------------0-1--1-1-0- ->       2'10 6'100100
  transition:       2'11 37'--------------------------1-1--1-1-0- ->       2'11 6'110100
  transition:       2'11 37'---------1------------------1----1-0- ->       2'11 6'110100
  transition:       2'11 37'-0----------------------1----0---1-0- ->       2'10 6'100100
  transition:       2'11 37'-1----------------------1----0---1-0- ->       2'01 6'010100
  transition:       2'11 37'---0--------------------1----1---1-0- ->       2'10 6'100100
  transition:       2'11 37'---1--------------------1----1---1-0- ->       2'01 6'010100
  transition:       2'11 37'-0--------0-----------1----0-----1-0- ->       2'10 6'100100
  transition:       2'11 37'----------------------1---01-----1-0- ->       2'10 6'100100
  transition:       2'11 37'----------------------1---11-----1-0- ->       2'11 6'110100
  transition:       2'11 37'----------1-----------1----------1-0- ->       2'11 6'110100
  transition:       2'11 37'-1--------------------1----------1-0- ->       2'01 6'010100
  transition:       2'11 37'---------------------1-0-----0---1-0- ->       2'10 6'100100
  transition:       2'11 37'---------------------1-1-----0---1-0- ->       2'11 6'110100
  transition:       2'11 37'-----0---------------1-------1---1-0- ->       2'10 6'100100
  transition:       2'11 37'-----1---------------1-------1---1-0- ->       2'11 6'110100
  transition:       2'11 37'-------------------10--0---------1-0- ->       2'10 6'100100
  transition:       2'11 37'-------------------10--1---------1-0- ->       2'11 6'110100
  transition:       2'11 37'-------------------11------------1-00 ->       2'10 6'100100
  transition:       2'11 37'----0--------------11------------1-01 ->       2'10 6'100100
  transition:       2'11 37'----1--------------11----0-------1-01 ->       2'10 6'100100
  transition:       2'11 37'----1--------------11----1-------1-01 ->       2'11 6'110100
  transition:       2'11 37'------------------1----------0---100- ->       2'10 6'100100
  transition:       2'11 37'------------------1----------0---110- ->       2'01 6'010100
  transition:       2'11 37'-------0----------1----------1---1-0- ->       2'10 6'100100
  transition:       2'11 37'-------1----------1----------1---1-0- ->       2'01 6'010100
  transition:       2'11 37'-----------------1---------------100- ->       2'10 6'100100
  transition:       2'11 37'-----------------1---------------110- ->       2'01 6'010100
  transition:       2'11 37'--0----0--------1----------0-----1-0- ->       2'10 6'100100
  transition:       2'11 37'----------------1---------01-----1-0- ->       2'10 6'100100
  transition:       2'11 37'----------------1---------11-----1-0- ->       2'11 6'110100
  transition:       2'11 37'--1-------------1----------------1-0- ->       2'11 6'110100
  transition:       2'11 37'-------1--------1----------------1-0- ->       2'01 6'010100
  transition:       2'11 37'0----------0-001----------------01-0- ->       2'10 6'100100
  transition:       2'11 37'--------------11-------0---------100- ->       2'10 6'100100
  transition:       2'11 37'--------------11-------1---------1-0- ->       2'00 6'000100
  transition:       2'11 37'------------0-11-----------------110- ->       2'10 6'100100
  transition:       2'11 37'------------1-11-----------------110- ->       2'00 6'000100
  transition:       2'11 37'-------------1-1-----------------100- ->       2'10 6'100100
  transition:       2'11 37'------------01-1-----------------110- ->       2'10 6'100100
  transition:       2'11 37'------------11-1-----------------110- ->       2'00 6'000100
  transition:       2'11 37'---0-------1---1-----------------1-0- ->       2'10 6'100100
  transition:       2'11 37'---1-------1---1-----------------1-0- ->       2'00 6'000100
  transition:       2'11 37'1------0-------1-----------------1-0- ->       2'10 6'100100
  transition:       2'11 37'1------1-------1-----------------1-0- ->       2'00 6'000100
  transition:       2'11 37'------00-------1----------------11-0- ->       2'10 6'100100
  transition:       2'11 37'------1--------1----------------11-0- ->       2'11 6'110100
  transition:       2'11 37'-------1-------1----------------11-0- ->       2'00 6'000100
  transition:       2'11 37'---------------------------------1-1- ->       2'10 6'100100
Extracting FSM `\nes_i.cpu.write_data_r' from module `\top'.
  found $adff cell for state register: \nes_i.cpu.:815
  root of input selection tree: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340
  found reset state: 4'0000 (from async reset)
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$404
  found state code: 4'0001
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$389
  found state code: 4'0011
  found state code: 4'1011
  found state code: 4'0010
  found state code: 4'1010
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$402
  found state code: 4'1000
  found state code: 4'1001
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532
  found ctrl input: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1006
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$505
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$506
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$510
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$514
  found ctrl input: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1107
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$245
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$246
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$247
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$248
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$249
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$250
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$251
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$252
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$254
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$257
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$259
  found ctrl output: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$261
  ctrl inputs: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$389 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$402 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$404 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$505 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$506 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$510 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$514 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1006 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1107 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
  ctrl outputs: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$261 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$259 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$257 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$254 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$252 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$251 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$250 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$249 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$248 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$247 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$246 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$245 }
  transition:     4'0000 20'------------------0- ->     4'0000 16'0000000000000001
  transition:     4'0000 20'----------00------1- ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-------01---00-1- ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-------01------1- ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-------01------1- ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---------01----1-1- ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---------01----1-1- ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---------01---1--1- ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---------01---1--1- ->     4'1011 16'1011000000000001
  transition:     4'0000 20'---0-----010-----01- ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--00-----011---0001- ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-010-----011-----01- ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-110-----011-----01- ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0--0-----011----101- ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1--0-----011----101- ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0--0-----011---1-01- ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1--0-----011---1-01- ->     4'1011 16'1011000000000001
  transition:     4'0000 20'---------110------10 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0------111---00-10 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01------111------10 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11------111------10 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0--------111----1-10 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1--------111----1-10 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0--------111---1--10 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1--------111---1--10 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----0----110------11 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-0----111---00-11 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-0----111------11 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-0----111------11 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---0----111----1-11 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---0----111----1-11 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---0----111---1--11 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---0----111---1--11 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----10000110------11 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-10000111---00-11 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-10000111------11 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-10000111------11 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---10000111----1-11 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---10000111----1-11 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---10000111---1--11 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---10000111---1--11 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----1---1110--0---11 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-1---1111--000-11 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-1---1111--0---11 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-1---1111--0---11 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---1---1111--0-1-11 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---1---1111--0-1-11 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---1---1111--01--11 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---1---1111--01--11 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----1---111---1---11 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'----1--1-110--0---11 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-1--1-111--000-11 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-1--1-111--0---11 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-1--1-111--0---11 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---1--1-111--01--11 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---1--1-111--01--11 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----1--1-11---1---11 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'----1-1--11-------11 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'----11---11-------11 ->     4'0101 16'0101000000000001
  transition:     4'0000 20'---1------1000----1- ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--01------1100-00-1- ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-011------1100----1- ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-111------1100----1- ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0--1------1100--1-1- ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1--1------1100--1-1- ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0--1------1100-1--1- ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1--1------1100-1--1- ->     4'1011 16'1011000000000001
  transition:     4'0000 20'---1------1--1----1- ->     4'0110 16'0110000000000001
  transition:     4'0000 20'---1------1-1-----1- ->     4'0111 16'0111000000000001
  transition:     4'0000 20'----------1000---110 ->     4'0000 16'0000000000000001
  transition:     4'0000 20'--0-------1100-00110 ->     4'0001 16'0001000000000001
  transition:     4'0000 20'-01-------1100---110 ->     4'1000 16'1000000000000001
  transition:     4'0000 20'-11-------1100---110 ->     4'1001 16'1001000000000001
  transition:     4'0000 20'0---------1100--1110 ->     4'0010 16'0010000000000001
  transition:     4'0000 20'1---------1100--1110 ->     4'1010 16'1010000000000001
  transition:     4'0000 20'0---------1100-1-110 ->     4'0011 16'0011000000000001
  transition:     4'0000 20'1---------1100-1-110 ->     4'1011 16'1011000000000001
  transition:     4'0000 20'----------1--1---11- ->     4'0101 16'0101000000000001
  transition:     4'0000 20'----------1-1----11- ->     4'0110 16'0110000000000001
  transition:     4'0000 20'----------1------111 ->     4'0111 16'0111000000000001
  transition:     4'1000 20'------------------0- ->     4'1000 16'1000000100000000
  transition:     4'1000 20'----------00------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-------01---00-1- ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-------01------1- ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-------01------1- ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---------01----1-1- ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---------01----1-1- ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---------01---1--1- ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---------01---1--1- ->     4'1011 16'1011000100000000
  transition:     4'1000 20'---0-----010-----01- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--00-----011---0001- ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-010-----011-----01- ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-110-----011-----01- ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0--0-----011----101- ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1--0-----011----101- ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0--0-----011---1-01- ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1--0-----011---1-01- ->     4'1011 16'1011000100000000
  transition:     4'1000 20'---------110------10 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0------111---00-10 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01------111------10 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11------111------10 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0--------111----1-10 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1--------111----1-10 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0--------111---1--10 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1--------111---1--10 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----0----110------11 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-0----111---00-11 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-0----111------11 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-0----111------11 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---0----111----1-11 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---0----111----1-11 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---0----111---1--11 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---0----111---1--11 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----10000110------11 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-10000111---00-11 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-10000111------11 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-10000111------11 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---10000111----1-11 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---10000111----1-11 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---10000111---1--11 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---10000111---1--11 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----1---1110--0---11 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-1---1111--000-11 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-1---1111--0---11 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-1---1111--0---11 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---1---1111--0-1-11 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---1---1111--0-1-11 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---1---1111--01--11 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---1---1111--01--11 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----1---111---1---11 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'----1--1-110--0---11 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-1--1-111--000-11 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-1--1-111--0---11 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-1--1-111--0---11 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---1--1-111--01--11 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---1--1-111--01--11 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----1--1-11---1---11 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'----1-1--11-------11 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'----11---11-------11 ->     4'0101 16'0101000100000000
  transition:     4'1000 20'---1------1000----1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--01------1100-00-1- ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-011------1100----1- ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-111------1100----1- ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0--1------1100--1-1- ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1--1------1100--1-1- ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0--1------1100-1--1- ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1--1------1100-1--1- ->     4'1011 16'1011000100000000
  transition:     4'1000 20'---1------1--1----1- ->     4'0110 16'0110000100000000
  transition:     4'1000 20'---1------1-1-----1- ->     4'0111 16'0111000100000000
  transition:     4'1000 20'----------1000---110 ->     4'0000 16'0000000100000000
  transition:     4'1000 20'--0-------1100-00110 ->     4'0001 16'0001000100000000
  transition:     4'1000 20'-01-------1100---110 ->     4'1000 16'1000000100000000
  transition:     4'1000 20'-11-------1100---110 ->     4'1001 16'1001000100000000
  transition:     4'1000 20'0---------1100--1110 ->     4'0010 16'0010000100000000
  transition:     4'1000 20'1---------1100--1110 ->     4'1010 16'1010000100000000
  transition:     4'1000 20'0---------1100-1-110 ->     4'0011 16'0011000100000000
  transition:     4'1000 20'1---------1100-1-110 ->     4'1011 16'1011000100000000
  transition:     4'1000 20'----------1--1---11- ->     4'0101 16'0101000100000000
  transition:     4'1000 20'----------1-1----11- ->     4'0110 16'0110000100000000
  transition:     4'1000 20'----------1------111 ->     4'0111 16'0111000100000000
  transition:     4'0010 20'------------------0- ->     4'0010 16'0010000000000100
  transition:     4'0010 20'----------00------1- ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-------01---00-1- ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-------01------1- ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-------01------1- ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---------01----1-1- ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---------01----1-1- ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---------01---1--1- ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---------01---1--1- ->     4'1011 16'1011000000000100
  transition:     4'0010 20'---0-----010-----01- ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--00-----011---0001- ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-010-----011-----01- ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-110-----011-----01- ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0--0-----011----101- ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1--0-----011----101- ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0--0-----011---1-01- ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1--0-----011---1-01- ->     4'1011 16'1011000000000100
  transition:     4'0010 20'---------110------10 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0------111---00-10 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01------111------10 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11------111------10 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0--------111----1-10 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1--------111----1-10 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0--------111---1--10 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1--------111---1--10 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----0----110------11 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-0----111---00-11 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-0----111------11 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-0----111------11 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---0----111----1-11 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---0----111----1-11 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---0----111---1--11 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---0----111---1--11 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----10000110------11 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-10000111---00-11 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-10000111------11 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-10000111------11 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---10000111----1-11 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---10000111----1-11 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---10000111---1--11 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---10000111---1--11 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----1---1110--0---11 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-1---1111--000-11 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-1---1111--0---11 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-1---1111--0---11 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---1---1111--0-1-11 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---1---1111--0-1-11 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---1---1111--01--11 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---1---1111--01--11 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----1---111---1---11 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'----1--1-110--0---11 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-1--1-111--000-11 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-1--1-111--0---11 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-1--1-111--0---11 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---1--1-111--01--11 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---1--1-111--01--11 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----1--1-11---1---11 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'----1-1--11-------11 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'----11---11-------11 ->     4'0101 16'0101000000000100
  transition:     4'0010 20'---1------1000----1- ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--01------1100-00-1- ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-011------1100----1- ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-111------1100----1- ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0--1------1100--1-1- ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1--1------1100--1-1- ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0--1------1100-1--1- ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1--1------1100-1--1- ->     4'1011 16'1011000000000100
  transition:     4'0010 20'---1------1--1----1- ->     4'0110 16'0110000000000100
  transition:     4'0010 20'---1------1-1-----1- ->     4'0111 16'0111000000000100
  transition:     4'0010 20'----------1000---110 ->     4'0000 16'0000000000000100
  transition:     4'0010 20'--0-------1100-00110 ->     4'0001 16'0001000000000100
  transition:     4'0010 20'-01-------1100---110 ->     4'1000 16'1000000000000100
  transition:     4'0010 20'-11-------1100---110 ->     4'1001 16'1001000000000100
  transition:     4'0010 20'0---------1100--1110 ->     4'0010 16'0010000000000100
  transition:     4'0010 20'1---------1100--1110 ->     4'1010 16'1010000000000100
  transition:     4'0010 20'0---------1100-1-110 ->     4'0011 16'0011000000000100
  transition:     4'0010 20'1---------1100-1-110 ->     4'1011 16'1011000000000100
  transition:     4'0010 20'----------1--1---11- ->     4'0101 16'0101000000000100
  transition:     4'0010 20'----------1-1----11- ->     4'0110 16'0110000000000100
  transition:     4'0010 20'----------1------111 ->     4'0111 16'0111000000000100
  transition:     4'1010 20'------------------0- ->     4'1010 16'1010010000000000
  transition:     4'1010 20'----------00------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-------01---00-1- ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-------01------1- ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-------01------1- ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---------01----1-1- ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---------01----1-1- ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---------01---1--1- ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---------01---1--1- ->     4'1011 16'1011010000000000
  transition:     4'1010 20'---0-----010-----01- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--00-----011---0001- ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-010-----011-----01- ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-110-----011-----01- ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0--0-----011----101- ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1--0-----011----101- ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0--0-----011---1-01- ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1--0-----011---1-01- ->     4'1011 16'1011010000000000
  transition:     4'1010 20'---------110------10 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0------111---00-10 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01------111------10 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11------111------10 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0--------111----1-10 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1--------111----1-10 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0--------111---1--10 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1--------111---1--10 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----0----110------11 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-0----111---00-11 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-0----111------11 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-0----111------11 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---0----111----1-11 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---0----111----1-11 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---0----111---1--11 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---0----111---1--11 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----10000110------11 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-10000111---00-11 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-10000111------11 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-10000111------11 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---10000111----1-11 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---10000111----1-11 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---10000111---1--11 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---10000111---1--11 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----1---1110--0---11 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-1---1111--000-11 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-1---1111--0---11 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-1---1111--0---11 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---1---1111--0-1-11 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---1---1111--0-1-11 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---1---1111--01--11 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---1---1111--01--11 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----1---111---1---11 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'----1--1-110--0---11 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-1--1-111--000-11 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-1--1-111--0---11 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-1--1-111--0---11 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---1--1-111--0-1-11 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---1--1-111--0-1-11 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---1--1-111--01--11 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---1--1-111--01--11 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----1--1-11---1---11 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'----1-1--11-------11 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'----11---11-------11 ->     4'0101 16'0101010000000000
  transition:     4'1010 20'---1------1000----1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--01------1100-00-1- ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-011------1100----1- ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-111------1100----1- ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0--1------1100--1-1- ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1--1------1100--1-1- ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0--1------1100-1--1- ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1--1------1100-1--1- ->     4'1011 16'1011010000000000
  transition:     4'1010 20'---1------1--1----1- ->     4'0110 16'0110010000000000
  transition:     4'1010 20'---1------1-1-----1- ->     4'0111 16'0111010000000000
  transition:     4'1010 20'----------1000---110 ->     4'0000 16'0000010000000000
  transition:     4'1010 20'--0-------1100-00110 ->     4'0001 16'0001010000000000
  transition:     4'1010 20'-01-------1100---110 ->     4'1000 16'1000010000000000
  transition:     4'1010 20'-11-------1100---110 ->     4'1001 16'1001010000000000
  transition:     4'1010 20'0---------1100--1110 ->     4'0010 16'0010010000000000
  transition:     4'1010 20'1---------1100--1110 ->     4'1010 16'1010010000000000
  transition:     4'1010 20'0---------1100-1-110 ->     4'0011 16'0011010000000000
  transition:     4'1010 20'1---------1100-1-110 ->     4'1011 16'1011010000000000
  transition:     4'1010 20'----------1--1---11- ->     4'0101 16'0101010000000000
  transition:     4'1010 20'----------1-1----11- ->     4'0110 16'0110010000000000
  transition:     4'1010 20'----------1------111 ->     4'0111 16'0111010000000000
  transition:     4'0110 20'------------------0- ->     4'0110 16'0110000001000000
  transition:     4'0110 20'----------00------1- ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-------01---00-1- ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-------01------1- ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-------01------1- ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---------01----1-1- ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---------01----1-1- ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---------01---1--1- ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---------01---1--1- ->     4'1011 16'1011000001000000
  transition:     4'0110 20'---0-----010-----01- ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--00-----011---0001- ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-010-----011-----01- ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-110-----011-----01- ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0--0-----011----101- ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1--0-----011----101- ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0--0-----011---1-01- ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1--0-----011---1-01- ->     4'1011 16'1011000001000000
  transition:     4'0110 20'---------110------10 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0------111---00-10 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01------111------10 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11------111------10 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0--------111----1-10 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1--------111----1-10 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0--------111---1--10 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1--------111---1--10 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----0----110------11 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-0----111---00-11 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-0----111------11 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-0----111------11 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---0----111----1-11 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---0----111----1-11 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---0----111---1--11 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---0----111---1--11 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----10000110------11 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-10000111---00-11 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-10000111------11 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-10000111------11 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---10000111----1-11 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---10000111----1-11 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---10000111---1--11 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---10000111---1--11 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----1---1110--0---11 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-1---1111--000-11 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-1---1111--0---11 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-1---1111--0---11 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---1---1111--0-1-11 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---1---1111--0-1-11 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---1---1111--01--11 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---1---1111--01--11 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----1---111---1---11 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'----1--1-110--0---11 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-1--1-111--000-11 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-1--1-111--0---11 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-1--1-111--0---11 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---1--1-111--01--11 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---1--1-111--01--11 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----1--1-11---1---11 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'----1-1--11-------11 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'----11---11-------11 ->     4'0101 16'0101000001000000
  transition:     4'0110 20'---1------1000----1- ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--01------1100-00-1- ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-011------1100----1- ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-111------1100----1- ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0--1------1100--1-1- ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1--1------1100--1-1- ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0--1------1100-1--1- ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1--1------1100-1--1- ->     4'1011 16'1011000001000000
  transition:     4'0110 20'---1------1--1----1- ->     4'0110 16'0110000001000000
  transition:     4'0110 20'---1------1-1-----1- ->     4'0111 16'0111000001000000
  transition:     4'0110 20'----------1000---110 ->     4'0000 16'0000000001000000
  transition:     4'0110 20'--0-------1100-00110 ->     4'0001 16'0001000001000000
  transition:     4'0110 20'-01-------1100---110 ->     4'1000 16'1000000001000000
  transition:     4'0110 20'-11-------1100---110 ->     4'1001 16'1001000001000000
  transition:     4'0110 20'0---------1100--1110 ->     4'0010 16'0010000001000000
  transition:     4'0110 20'1---------1100--1110 ->     4'1010 16'1010000001000000
  transition:     4'0110 20'0---------1100-1-110 ->     4'0011 16'0011000001000000
  transition:     4'0110 20'1---------1100-1-110 ->     4'1011 16'1011000001000000
  transition:     4'0110 20'----------1--1---11- ->     4'0101 16'0101000001000000
  transition:     4'0110 20'----------1-1----11- ->     4'0110 16'0110000001000000
  transition:     4'0110 20'----------1------111 ->     4'0111 16'0111000001000000
  transition:     4'0001 20'------------------0- ->     4'0001 16'0001000000000010
  transition:     4'0001 20'----------00------1- ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-------01---00-1- ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-------01------1- ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-------01------1- ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---------01----1-1- ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---------01----1-1- ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---------01---1--1- ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---------01---1--1- ->     4'1011 16'1011000000000010
  transition:     4'0001 20'---0-----010-----01- ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--00-----011---0001- ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-010-----011-----01- ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-110-----011-----01- ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0--0-----011----101- ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1--0-----011----101- ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0--0-----011---1-01- ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1--0-----011---1-01- ->     4'1011 16'1011000000000010
  transition:     4'0001 20'---------110------10 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0------111---00-10 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01------111------10 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11------111------10 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0--------111----1-10 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1--------111----1-10 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0--------111---1--10 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1--------111---1--10 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----0----110------11 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-0----111---00-11 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-0----111------11 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-0----111------11 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---0----111----1-11 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---0----111----1-11 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---0----111---1--11 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---0----111---1--11 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----10000110------11 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-10000111---00-11 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-10000111------11 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-10000111------11 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---10000111----1-11 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---10000111----1-11 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---10000111---1--11 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---10000111---1--11 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----1---1110--0---11 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-1---1111--000-11 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-1---1111--0---11 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-1---1111--0---11 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---1---1111--0-1-11 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---1---1111--0-1-11 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---1---1111--01--11 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---1---1111--01--11 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----1---111---1---11 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'----1--1-110--0---11 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-1--1-111--000-11 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-1--1-111--0---11 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-1--1-111--0---11 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---1--1-111--01--11 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---1--1-111--01--11 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----1--1-11---1---11 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'----1-1--11-------11 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'----11---11-------11 ->     4'0101 16'0101000000000010
  transition:     4'0001 20'---1------1000----1- ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--01------1100-00-1- ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-011------1100----1- ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-111------1100----1- ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0--1------1100--1-1- ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1--1------1100--1-1- ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0--1------1100-1--1- ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1--1------1100-1--1- ->     4'1011 16'1011000000000010
  transition:     4'0001 20'---1------1--1----1- ->     4'0110 16'0110000000000010
  transition:     4'0001 20'---1------1-1-----1- ->     4'0111 16'0111000000000010
  transition:     4'0001 20'----------1000---110 ->     4'0000 16'0000000000000010
  transition:     4'0001 20'--0-------1100-00110 ->     4'0001 16'0001000000000010
  transition:     4'0001 20'-01-------1100---110 ->     4'1000 16'1000000000000010
  transition:     4'0001 20'-11-------1100---110 ->     4'1001 16'1001000000000010
  transition:     4'0001 20'0---------1100--1110 ->     4'0010 16'0010000000000010
  transition:     4'0001 20'1---------1100--1110 ->     4'1010 16'1010000000000010
  transition:     4'0001 20'0---------1100-1-110 ->     4'0011 16'0011000000000010
  transition:     4'0001 20'1---------1100-1-110 ->     4'1011 16'1011000000000010
  transition:     4'0001 20'----------1--1---11- ->     4'0101 16'0101000000000010
  transition:     4'0001 20'----------1-1----11- ->     4'0110 16'0110000000000010
  transition:     4'0001 20'----------1------111 ->     4'0111 16'0111000000000010
  transition:     4'1001 20'------------------0- ->     4'1001 16'1001001000000000
  transition:     4'1001 20'----------00------1- ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-------01---00-1- ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-------01------1- ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-------01------1- ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---------01----1-1- ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---------01----1-1- ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---------01---1--1- ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---------01---1--1- ->     4'1011 16'1011001000000000
  transition:     4'1001 20'---0-----010-----01- ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--00-----011---0001- ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-010-----011-----01- ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-110-----011-----01- ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0--0-----011----101- ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1--0-----011----101- ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0--0-----011---1-01- ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1--0-----011---1-01- ->     4'1011 16'1011001000000000
  transition:     4'1001 20'---------110------10 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0------111---00-10 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01------111------10 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11------111------10 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0--------111----1-10 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1--------111----1-10 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0--------111---1--10 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1--------111---1--10 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----0----110------11 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-0----111---00-11 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-0----111------11 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-0----111------11 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---0----111----1-11 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---0----111----1-11 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---0----111---1--11 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---0----111---1--11 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----10000110------11 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-10000111---00-11 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-10000111------11 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-10000111------11 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---10000111----1-11 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---10000111----1-11 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---10000111---1--11 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---10000111---1--11 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----1---1110--0---11 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-1---1111--000-11 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-1---1111--0---11 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-1---1111--0---11 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---1---1111--0-1-11 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---1---1111--0-1-11 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---1---1111--01--11 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---1---1111--01--11 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----1---111---1---11 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'----1--1-110--0---11 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-1--1-111--000-11 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-1--1-111--0---11 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-1--1-111--0---11 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---1--1-111--0-1-11 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---1--1-111--0-1-11 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---1--1-111--01--11 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---1--1-111--01--11 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----1--1-11---1---11 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'----1-1--11-------11 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'----11---11-------11 ->     4'0101 16'0101001000000000
  transition:     4'1001 20'---1------1000----1- ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--01------1100-00-1- ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-011------1100----1- ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-111------1100----1- ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0--1------1100--1-1- ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1--1------1100--1-1- ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0--1------1100-1--1- ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1--1------1100-1--1- ->     4'1011 16'1011001000000000
  transition:     4'1001 20'---1------1--1----1- ->     4'0110 16'0110001000000000
  transition:     4'1001 20'---1------1-1-----1- ->     4'0111 16'0111001000000000
  transition:     4'1001 20'----------1000---110 ->     4'0000 16'0000001000000000
  transition:     4'1001 20'--0-------1100-00110 ->     4'0001 16'0001001000000000
  transition:     4'1001 20'-01-------1100---110 ->     4'1000 16'1000001000000000
  transition:     4'1001 20'-11-------1100---110 ->     4'1001 16'1001001000000000
  transition:     4'1001 20'0---------1100--1110 ->     4'0010 16'0010001000000000
  transition:     4'1001 20'1---------1100--1110 ->     4'1010 16'1010001000000000
  transition:     4'1001 20'0---------1100-1-110 ->     4'0011 16'0011001000000000
  transition:     4'1001 20'1---------1100-1-110 ->     4'1011 16'1011001000000000
  transition:     4'1001 20'----------1--1---11- ->     4'0101 16'0101001000000000
  transition:     4'1001 20'----------1-1----11- ->     4'0110 16'0110001000000000
  transition:     4'1001 20'----------1------111 ->     4'0111 16'0111001000000000
  transition:     4'0101 20'------------------0- ->     4'0101 16'0101000000100000
  transition:     4'0101 20'----------00------1- ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-------01---00-1- ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-------01------1- ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-------01------1- ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---------01----1-1- ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---------01----1-1- ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---------01---1--1- ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---------01---1--1- ->     4'1011 16'1011000000100000
  transition:     4'0101 20'---0-----010-----01- ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--00-----011---0001- ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-010-----011-----01- ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-110-----011-----01- ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0--0-----011----101- ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1--0-----011----101- ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0--0-----011---1-01- ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1--0-----011---1-01- ->     4'1011 16'1011000000100000
  transition:     4'0101 20'---------110------10 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0------111---00-10 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01------111------10 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11------111------10 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0--------111----1-10 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1--------111----1-10 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0--------111---1--10 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1--------111---1--10 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----0----110------11 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-0----111---00-11 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-0----111------11 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-0----111------11 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---0----111----1-11 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---0----111----1-11 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---0----111---1--11 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---0----111---1--11 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----10000110------11 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-10000111---00-11 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-10000111------11 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-10000111------11 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---10000111----1-11 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---10000111----1-11 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---10000111---1--11 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---10000111---1--11 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----1---1110--0---11 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-1---1111--000-11 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-1---1111--0---11 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-1---1111--0---11 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---1---1111--0-1-11 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---1---1111--0-1-11 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---1---1111--01--11 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---1---1111--01--11 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----1---111---1---11 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'----1--1-110--0---11 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-1--1-111--000-11 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-1--1-111--0---11 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-1--1-111--0---11 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---1--1-111--01--11 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---1--1-111--01--11 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----1--1-11---1---11 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'----1-1--11-------11 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'----11---11-------11 ->     4'0101 16'0101000000100000
  transition:     4'0101 20'---1------1000----1- ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--01------1100-00-1- ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-011------1100----1- ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-111------1100----1- ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0--1------1100--1-1- ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1--1------1100--1-1- ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0--1------1100-1--1- ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1--1------1100-1--1- ->     4'1011 16'1011000000100000
  transition:     4'0101 20'---1------1--1----1- ->     4'0110 16'0110000000100000
  transition:     4'0101 20'---1------1-1-----1- ->     4'0111 16'0111000000100000
  transition:     4'0101 20'----------1000---110 ->     4'0000 16'0000000000100000
  transition:     4'0101 20'--0-------1100-00110 ->     4'0001 16'0001000000100000
  transition:     4'0101 20'-01-------1100---110 ->     4'1000 16'1000000000100000
  transition:     4'0101 20'-11-------1100---110 ->     4'1001 16'1001000000100000
  transition:     4'0101 20'0---------1100--1110 ->     4'0010 16'0010000000100000
  transition:     4'0101 20'1---------1100--1110 ->     4'1010 16'1010000000100000
  transition:     4'0101 20'0---------1100-1-110 ->     4'0011 16'0011000000100000
  transition:     4'0101 20'1---------1100-1-110 ->     4'1011 16'1011000000100000
  transition:     4'0101 20'----------1--1---11- ->     4'0101 16'0101000000100000
  transition:     4'0101 20'----------1-1----11- ->     4'0110 16'0110000000100000
  transition:     4'0101 20'----------1------111 ->     4'0111 16'0111000000100000
  transition:     4'0011 20'------------------0- ->     4'0011 16'0011000000001000
  transition:     4'0011 20'----------00------1- ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-------01---00-1- ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-------01------1- ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-------01------1- ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---------01----1-1- ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---------01----1-1- ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---------01---1--1- ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---------01---1--1- ->     4'1011 16'1011000000001000
  transition:     4'0011 20'---0-----010-----01- ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--00-----011---0001- ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-010-----011-----01- ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-110-----011-----01- ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0--0-----011----101- ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1--0-----011----101- ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0--0-----011---1-01- ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1--0-----011---1-01- ->     4'1011 16'1011000000001000
  transition:     4'0011 20'---------110------10 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0------111---00-10 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01------111------10 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11------111------10 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0--------111----1-10 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1--------111----1-10 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0--------111---1--10 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1--------111---1--10 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----0----110------11 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-0----111---00-11 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-0----111------11 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-0----111------11 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---0----111----1-11 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---0----111----1-11 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---0----111---1--11 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---0----111---1--11 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----10000110------11 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-10000111---00-11 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-10000111------11 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-10000111------11 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---10000111----1-11 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---10000111----1-11 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---10000111---1--11 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---10000111---1--11 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----1---1110--0---11 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-1---1111--000-11 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-1---1111--0---11 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-1---1111--0---11 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---1---1111--0-1-11 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---1---1111--0-1-11 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---1---1111--01--11 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---1---1111--01--11 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----1---111---1---11 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'----1--1-110--0---11 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-1--1-111--000-11 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-1--1-111--0---11 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-1--1-111--0---11 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---1--1-111--01--11 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---1--1-111--01--11 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----1--1-11---1---11 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'----1-1--11-------11 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'----11---11-------11 ->     4'0101 16'0101000000001000
  transition:     4'0011 20'---1------1000----1- ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--01------1100-00-1- ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-011------1100----1- ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-111------1100----1- ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0--1------1100--1-1- ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1--1------1100--1-1- ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0--1------1100-1--1- ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1--1------1100-1--1- ->     4'1011 16'1011000000001000
  transition:     4'0011 20'---1------1--1----1- ->     4'0110 16'0110000000001000
  transition:     4'0011 20'---1------1-1-----1- ->     4'0111 16'0111000000001000
  transition:     4'0011 20'----------1000---110 ->     4'0000 16'0000000000001000
  transition:     4'0011 20'--0-------1100-00110 ->     4'0001 16'0001000000001000
  transition:     4'0011 20'-01-------1100---110 ->     4'1000 16'1000000000001000
  transition:     4'0011 20'-11-------1100---110 ->     4'1001 16'1001000000001000
  transition:     4'0011 20'0---------1100--1110 ->     4'0010 16'0010000000001000
  transition:     4'0011 20'1---------1100--1110 ->     4'1010 16'1010000000001000
  transition:     4'0011 20'0---------1100-1-110 ->     4'0011 16'0011000000001000
  transition:     4'0011 20'1---------1100-1-110 ->     4'1011 16'1011000000001000
  transition:     4'0011 20'----------1--1---11- ->     4'0101 16'0101000000001000
  transition:     4'0011 20'----------1-1----11- ->     4'0110 16'0110000000001000
  transition:     4'0011 20'----------1------111 ->     4'0111 16'0111000000001000
  transition:     4'1011 20'------------------0- ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----------00------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-------01---00-1- ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-------01------1- ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-------01------1- ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---------01----1-1- ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---------01----1-1- ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---------01---1--1- ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---------01---1--1- ->     4'1011 16'1011100000000000
  transition:     4'1011 20'---0-----010-----01- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--00-----011---0001- ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-010-----011-----01- ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-110-----011-----01- ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0--0-----011----101- ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1--0-----011----101- ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0--0-----011---1-01- ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1--0-----011---1-01- ->     4'1011 16'1011100000000000
  transition:     4'1011 20'---------110------10 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0------111---00-10 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01------111------10 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11------111------10 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0--------111----1-10 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1--------111----1-10 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0--------111---1--10 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1--------111---1--10 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----0----110------11 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-0----111---00-11 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-0----111------11 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-0----111------11 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---0----111----1-11 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---0----111----1-11 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---0----111---1--11 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---0----111---1--11 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----10000110------11 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-10000111---00-11 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-10000111------11 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-10000111------11 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---10000111----1-11 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---10000111----1-11 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---10000111---1--11 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---10000111---1--11 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----1---1110--0---11 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-1---1111--000-11 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-1---1111--0---11 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-1---1111--0---11 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---1---1111--0-1-11 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---1---1111--0-1-11 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---1---1111--01--11 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---1---1111--01--11 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----1---111---1---11 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'----1--1-110--0---11 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-1--1-111--000-11 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-1--1-111--0---11 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-1--1-111--0---11 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---1--1-111--0-1-11 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---1--1-111--0-1-11 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---1--1-111--01--11 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---1--1-111--01--11 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----1--1-11---1---11 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'----1-1--11-------11 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'----11---11-------11 ->     4'0101 16'0101100000000000
  transition:     4'1011 20'---1------1000----1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--01------1100-00-1- ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-011------1100----1- ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-111------1100----1- ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0--1------1100--1-1- ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1--1------1100--1-1- ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0--1------1100-1--1- ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1--1------1100-1--1- ->     4'1011 16'1011100000000000
  transition:     4'1011 20'---1------1--1----1- ->     4'0110 16'0110100000000000
  transition:     4'1011 20'---1------1-1-----1- ->     4'0111 16'0111100000000000
  transition:     4'1011 20'----------1000---110 ->     4'0000 16'0000100000000000
  transition:     4'1011 20'--0-------1100-00110 ->     4'0001 16'0001100000000000
  transition:     4'1011 20'-01-------1100---110 ->     4'1000 16'1000100000000000
  transition:     4'1011 20'-11-------1100---110 ->     4'1001 16'1001100000000000
  transition:     4'1011 20'0---------1100--1110 ->     4'0010 16'0010100000000000
  transition:     4'1011 20'1---------1100--1110 ->     4'1010 16'1010100000000000
  transition:     4'1011 20'0---------1100-1-110 ->     4'0011 16'0011100000000000
  transition:     4'1011 20'1---------1100-1-110 ->     4'1011 16'1011100000000000
  transition:     4'1011 20'----------1--1---11- ->     4'0101 16'0101100000000000
  transition:     4'1011 20'----------1-1----11- ->     4'0110 16'0110100000000000
  transition:     4'1011 20'----------1------111 ->     4'0111 16'0111100000000000
  transition:     4'0111 20'------------------0- ->     4'0111 16'0111000010000000
  transition:     4'0111 20'----------00------1- ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-------01---00-1- ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-------01------1- ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-------01------1- ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---------01----1-1- ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---------01----1-1- ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---------01---1--1- ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---------01---1--1- ->     4'1011 16'1011000010000000
  transition:     4'0111 20'---0-----010-----01- ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--00-----011---0001- ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-010-----011-----01- ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-110-----011-----01- ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0--0-----011----101- ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1--0-----011----101- ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0--0-----011---1-01- ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1--0-----011---1-01- ->     4'1011 16'1011000010000000
  transition:     4'0111 20'---------110------10 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0------111---00-10 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01------111------10 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11------111------10 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0--------111----1-10 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1--------111----1-10 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0--------111---1--10 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1--------111---1--10 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----0----110------11 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-0----111---00-11 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-0----111------11 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-0----111------11 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---0----111----1-11 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---0----111----1-11 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---0----111---1--11 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---0----111---1--11 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----10000110------11 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-10000111---00-11 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-10000111------11 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-10000111------11 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---10000111----1-11 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---10000111----1-11 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---10000111---1--11 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---10000111---1--11 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----1---1110--0---11 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-1---1111--000-11 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-1---1111--0---11 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-1---1111--0---11 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---1---1111--0-1-11 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---1---1111--0-1-11 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---1---1111--01--11 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---1---1111--01--11 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----1---111---1---11 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'----1--1-110--0---11 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-1--1-111--000-11 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-1--1-111--0---11 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-1--1-111--0---11 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---1--1-111--0-1-11 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---1--1-111--0-1-11 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---1--1-111--01--11 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---1--1-111--01--11 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----1--1-11---1---11 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'----1-1--11-------11 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'----11---11-------11 ->     4'0101 16'0101000010000000
  transition:     4'0111 20'---1------1000----1- ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--01------1100-00-1- ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-011------1100----1- ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-111------1100----1- ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0--1------1100--1-1- ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1--1------1100--1-1- ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0--1------1100-1--1- ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1--1------1100-1--1- ->     4'1011 16'1011000010000000
  transition:     4'0111 20'---1------1--1----1- ->     4'0110 16'0110000010000000
  transition:     4'0111 20'---1------1-1-----1- ->     4'0111 16'0111000010000000
  transition:     4'0111 20'----------1000---110 ->     4'0000 16'0000000010000000
  transition:     4'0111 20'--0-------1100-00110 ->     4'0001 16'0001000010000000
  transition:     4'0111 20'-01-------1100---110 ->     4'1000 16'1000000010000000
  transition:     4'0111 20'-11-------1100---110 ->     4'1001 16'1001000010000000
  transition:     4'0111 20'0---------1100--1110 ->     4'0010 16'0010000010000000
  transition:     4'0111 20'1---------1100--1110 ->     4'1010 16'1010000010000000
  transition:     4'0111 20'0---------1100-1-110 ->     4'0011 16'0011000010000000
  transition:     4'0111 20'1---------1100-1-110 ->     4'1011 16'1011000010000000
  transition:     4'0111 20'----------1--1---11- ->     4'0101 16'0101000010000000
  transition:     4'0111 20'----------1-1----11- ->     4'0110 16'0110000010000000
  transition:     4'0111 20'----------1------111 ->     4'0111 16'0111000010000000

39.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\nes_i.cpu.write_data_r$35644' from module `\top'.
Optimizing FSM `$fsm$\nes_i.cpu.set_addr_to_r$35638' from module `\top'.
Optimizing FSM `$fsm$\nes_i.cpu.alu.op$35618' from module `\top'.
Optimizing FSM `$fsm$\game_loader_i.state$35612' from module `\top'.
  Merging pattern 6'0----0 and 6'1----0 from group (1 1 36'000000000000000000000000000000100100).
  Merging pattern 6'1----0 and 6'0----0 from group (1 1 36'000000000000000000000000000000100100).
  Removing unused input signal $flatten\game_loader_i.$procmux$20936_CTRL.
Optimizing FSM `$fsm$\flash_load_i.flashmem_i.state$35604' from module `\top'.
  Merging pattern 2'00 and 2'10 from group (4 4 10'0000010101).
  Merging pattern 2'10 and 2'00 from group (4 4 10'0000010101).

39.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 126 unused cells and 130 unused wires.
<suppressed ~134 debug messages>

39.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\flash_load_i.flashmem_i.state$35604' from module `\top'.
  Removing unused output signal $flatten\flash_load_i.\flashmem_i.$0\state[3:0] [0].
  Removing unused output signal $flatten\flash_load_i.\flashmem_i.$0\state[3:0] [1].
  Removing unused output signal $flatten\flash_load_i.\flashmem_i.$0\state[3:0] [2].
  Removing unused output signal $flatten\flash_load_i.\flashmem_i.$0\state[3:0] [3].
Optimizing FSM `$fsm$\game_loader_i.state$35612' from module `\top'.
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [0].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [1].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [2].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [3].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [4].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [5].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [6].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [7].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [8].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [9].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [10].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [11].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [12].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [13].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [14].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [15].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [16].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [17].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [18].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [19].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [20].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [21].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [22].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [23].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [24].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [25].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [26].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [27].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [28].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [29].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [30].
  Removing unused output signal $flatten\game_loader_i.$0\state[31:0] [31].
Optimizing FSM `$fsm$\nes_i.cpu.alu.op$35618' from module `\top'.
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 [0].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 [1].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 [2].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 [3].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$338 [4].
Optimizing FSM `$fsm$\nes_i.cpu.set_addr_to_r$35638' from module `\top'.
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$342 [0].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$342 [1].
Optimizing FSM `$fsm$\nes_i.cpu.write_data_r$35644' from module `\top'.
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340 [0].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340 [1].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340 [2].
  Removing unused output signal $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$340 [3].

39.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\flash_load_i.flashmem_i.state$35604' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----1
  0100 -> ----1-
  0010 -> ---1--
  0001 -> --1---
  0101 -> -1----
  0011 -> 1-----
Recoding FSM `$fsm$\game_loader_i.state$35612' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---
Recoding FSM `$fsm$\nes_i.cpu.alu.op$35618' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----------------1-
  10000 -> ----------------1--
  01000 -> ---------------1---
  00100 -> --------------1----
  01100 -> ------------------1
  00010 -> -------------1-----
  10010 -> ------------1------
  01010 -> -----------1-------
  00110 -> ----------1--------
  01110 -> ---------1---------
  00001 -> --------1----------
  10001 -> -------1-----------
  01001 -> ------1------------
  00101 -> -----1-------------
  01101 -> ----1--------------
  00011 -> ---1---------------
  01011 -> --1----------------
  00111 -> -1-----------------
  01111 -> 1------------------
Recoding FSM `$fsm$\nes_i.cpu.set_addr_to_r$35638' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1-
  10 -> ---1
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\nes_i.cpu.write_data_r$35644' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0010 -> --------1--
  1010 -> -------1---
  0110 -> ------1----
  0001 -> -----1-----
  1001 -> ----1------
  0101 -> ---1-------
  0011 -> --1--------
  1011 -> -1---------
  0111 -> 1----------

39.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\flash_load_i.flashmem_i.state$35604' from module `top':
-------------------------------------

  Information on FSM $fsm$\flash_load_i.flashmem_i.state$35604 (\flash_load_i.flashmem_i.state):

  Number of input signals:    2
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: $flatten\flash_load_i.\flashmem_i.$logic_or$flashmem.v:22$11658_Y
    1: $flatten\flash_load_i.\flashmem_i.$procmux$20618_CMP

  Output signals:
    0: $flatten\flash_load_i.\flashmem_i.$procmux$20615_CMP
    1: $flatten\flash_load_i.\flashmem_i.$procmux$20624_CMP
    2: $flatten\flash_load_i.\flashmem_i.$procmux$20625_CMP
    3: $flatten\flash_load_i.\flashmem_i.$procmux$20626_CMP
    4: $flatten\flash_load_i.\flashmem_i.$procmux$20627_CMP
    5: $flatten\flash_load_i.\flashmem_i.$procmux$20628_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'10   ->     0 6'100000
      1:     0 2'-1   ->     0 6'100000
      2:     0 2'00   ->     3 6'100000
      3:     1 2'-1   ->     0 6'000010
      4:     1 2'10   ->     1 6'000010
      5:     1 2'00   ->     4 6'000010
      6:     2 2'-1   ->     0 6'001000
      7:     2 2'10   ->     2 6'001000
      8:     2 2'00   ->     5 6'001000
      9:     3 2'-1   ->     0 6'010000
     10:     3 2'00   ->     2 6'010000
     11:     3 2'10   ->     3 6'010000
     12:     4 2'-1   ->     0 6'000001
     13:     4 2'-0   ->     4 6'000001
     14:     5 2'-1   ->     0 6'000100
     15:     5 2'00   ->     1 6'000100
     16:     5 2'10   ->     5 6'000100

-------------------------------------

FSM `$fsm$\game_loader_i.state$35612' from module `top':
-------------------------------------

  Information on FSM $fsm$\game_loader_i.state$35612 (\game_loader_i.state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \R_reset [23]
    1: \flash_load_i.flashmem_i.ready
    2: $flatten\game_loader_i.$logic_and$game_loader.sv:67$11532_Y
    3: $flatten\game_loader_i.$eq$game_loader.sv:66$11513_Y
    4: $flatten\game_loader_i.$logic_and$game_loader.sv:24$11444_Y

  Output signals:
    0: $flatten\game_loader_i.$procmux$20977_CMP
    1: $flatten\game_loader_i.$procmux$20844_CMP
    2: $flatten\game_loader_i.$eq$game_loader.sv:90$11539_Y
    3: $flatten\game_loader_i.$eq$game_loader.sv:84$11537_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'0010
      1:     0 5'-0-10   ->     0 4'0010
      2:     0 5'----1   ->     0 4'0010
      3:     0 5'-1110   ->     2 4'0010
      4:     0 5'-1010   ->     3 4'0010
      5:     1 5'----1   ->     0 4'0100
      6:     1 5'----0   ->     1 4'0100
      7:     2 5'----1   ->     0 4'1000
      8:     2 5'0---0   ->     1 4'1000
      9:     2 5'1---0   ->     2 4'1000
     10:     3 5'----1   ->     0 4'0001
     11:     3 5'----0   ->     3 4'0001

-------------------------------------

FSM `$fsm$\nes_i.cpu.alu.op$35618' from module `top':
-------------------------------------

  Information on FSM $fsm$\nes_i.cpu.alu.op$35618 (\nes_i.cpu.alu.op):

  Number of input signals:   22
  Number of output signals:  18
  Number of state bits:      19

  Input signals:
    0: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
    1: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$122
    2: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$123
    3: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$124
    4: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$125
    5: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$126
    6: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$127
    7: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1240
    8: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1239
    9: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1236
   10: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1235
   11: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231
   12: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1215
   13: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1212
   14: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203
   15: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1199
   16: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1196
   17: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1190
   18: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1182
   19: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1043
   20: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003
   21: \nes_i.cpu.mcode.alumore

  Output signals:
    0: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1374
    1: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1367
    2: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1354
    3: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1352
    4: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1351
    5: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1335
    6: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1333
    7: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1331
    8: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1330
    9: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1328
   10: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1324
   11: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1300
   12: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1298
   13: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1296
   14: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1294
   15: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1292
   16: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1290
   17: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1289

  State encoding:
    0: 19'-----------------1-
    1: 19'----------------1--
    2: 19'---------------1---
    3: 19'--------------1----
    4: 19'------------------1  <RESET STATE>
    5: 19'-------------1-----
    6: 19'------------1------
    7: 19'-----------1-------
    8: 19'----------1--------
    9: 19'---------1---------
   10: 19'--------1----------
   11: 19'-------1-----------
   12: 19'------1------------
   13: 19'-----1-------------
   14: 19'----1--------------
   15: 19'---1---------------
   16: 19'--1----------------
   17: 19'-1-----------------
   18: 19'1------------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 22'---------------------0   ->     0 18'000000010000000000
      1:     0 22'1------00-00000-----11   ->     0 18'000000010000000000
      2:     0 22'--------1-----------11   ->     0 18'000000010000000000
      3:     0 22'-------00-0001--0----1   ->     1 18'000000010000000000
      4:     0 22'0------00-00000-----11   ->     2 18'000000010000000000
      5:     0 22'---------01---------11   ->     2 18'000000010000000000
      6:     0 22'---01--1--------0--0-1   ->     3 18'000000010000000000
      7:     0 22'----0001--------0----1   ->     3 18'000000010000000000
      8:     0 22'11-----00-00000------1   ->     3 18'000000010000000000
      9:     0 22'-1---0----1----------1   ->     3 18'000000010000000000
     10:     0 22'-1------1------------1   ->     3 18'000000010000000000
     11:     0 22'-0----11-------------1   ->     3 18'000000010000000000
     12:     0 22'----1--1-----------1-1   ->     4 18'000000010000000000
     13:     0 22'01-----00-00000------1   ->     4 18'000000010000000000
     14:     0 22'1------00-00000---1--1   ->     5 18'000000010000000000
     15:     0 22'--------1---------1--1   ->     5 18'000000010000000000
     16:     0 22'-------00-001---0----1   ->     6 18'000000010000000000
     17:     0 22'0------00-00000---1--1   ->     7 18'000000010000000000
     18:     0 22'----------1-------1--1   ->     7 18'000000010000000000
     19:     0 22'1------00-000001-----1   ->     8 18'000000010000000000
     20:     0 22'--------1------1-----1   ->     8 18'000000010000000000
     21:     0 22'---11--1-------------1   ->     8 18'000000010000000000
     22:     0 22'00-----00-000000000001   ->     9 18'000000010000000000
     23:     0 22'-0--------1----0000001   ->     9 18'000000010000000000
     24:     0 22'---------11---------11   ->     9 18'000000010000000000
     25:     0 22'---1-1-1-------------1   ->     9 18'000000010000000000
     26:     0 22'1------00-00000----1-1   ->    10 18'000000010000000000
     27:     0 22'--------1----------1-1   ->    10 18'000000010000000000
     28:     0 22'--1----00-0-----1----1   ->    10 18'000000010000000000
     29:     0 22'0----1-00-000001-----1   ->    11 18'000000010000000000
     30:     0 22'0------00-00000----1-1   ->    12 18'000000010000000000
     31:     0 22'---------01--------1-1   ->    12 18'000000010000000000
     32:     0 22'--0----00-0-----1----1   ->    13 18'000000010000000000
     33:     0 22'----------1-----1----1   ->    13 18'000000010000000000
     34:     0 22'--------1-------1----1   ->    13 18'000000010000000000
     35:     0 22'----0001--------1----1   ->    13 18'000000010000000000
     36:     0 22'----1--1--------1----1   ->    13 18'000000010000000000
     37:     0 22'-1---1----1----------1   ->    13 18'000000010000000000
     38:     0 22'-1----11-------------1   ->    13 18'000000010000000000
     39:     0 22'-0-0-1-1-------------1   ->    13 18'000000010000000000
     40:     0 22'---------11--------1-1   ->    14 18'000000010000000000
     41:     0 22'0----0-00-000001-----1   ->    14 18'000000010000000000
     42:     0 22'----------1----1-----1   ->    14 18'000000010000000000
     43:     0 22'-1---1-1-------------1   ->    14 18'000000010000000000
     44:     0 22'1------00-00000--1---1   ->    15 18'000000010000000000
     45:     0 22'--------1--------1---1   ->    15 18'000000010000000000
     46:     0 22'0------00-00000--1---1   ->    16 18'000000010000000000
     47:     0 22'----------1------1---1   ->    16 18'000000010000000000
     48:     0 22'10-----00-000000000001   ->    17 18'000000010000000000
     49:     0 22'-0------1------0000001   ->    17 18'000000010000000000
     50:     0 22'-------00-00001-0----1   ->    17 18'000000010000000000
     51:     0 22'-------00-01----0----1   ->    18 18'000000010000000000
     52:     1 22'1------00-00000-----11   ->     0 18'000000000000000001
     53:     1 22'--------1-----------11   ->     0 18'000000000000000001
     54:     1 22'---------------------0   ->     1 18'000000000000000001
     55:     1 22'-------00-0001--0----1   ->     1 18'000000000000000001
     56:     1 22'0------00-00000-----11   ->     2 18'000000000000000001
     57:     1 22'---------01---------11   ->     2 18'000000000000000001
     58:     1 22'---01--1--------0--0-1   ->     3 18'000000000000000001
     59:     1 22'----0001--------0----1   ->     3 18'000000000000000001
     60:     1 22'11-----00-00000------1   ->     3 18'000000000000000001
     61:     1 22'-1---0----1----------1   ->     3 18'000000000000000001
     62:     1 22'-1------1------------1   ->     3 18'000000000000000001
     63:     1 22'-0----11-------------1   ->     3 18'000000000000000001
     64:     1 22'----1--1-----------1-1   ->     4 18'000000000000000001
     65:     1 22'01-----00-00000------1   ->     4 18'000000000000000001
     66:     1 22'1------00-00000---1--1   ->     5 18'000000000000000001
     67:     1 22'--------1---------1--1   ->     5 18'000000000000000001
     68:     1 22'-------00-001---0----1   ->     6 18'000000000000000001
     69:     1 22'0------00-00000---1--1   ->     7 18'000000000000000001
     70:     1 22'----------1-------1--1   ->     7 18'000000000000000001
     71:     1 22'1------00-000001-----1   ->     8 18'000000000000000001
     72:     1 22'--------1------1-----1   ->     8 18'000000000000000001
     73:     1 22'---11--1-------------1   ->     8 18'000000000000000001
     74:     1 22'00-----00-000000000001   ->     9 18'000000000000000001
     75:     1 22'-0--------1----0000001   ->     9 18'000000000000000001
     76:     1 22'---------11---------11   ->     9 18'000000000000000001
     77:     1 22'---1-1-1-------------1   ->     9 18'000000000000000001
     78:     1 22'1------00-00000----1-1   ->    10 18'000000000000000001
     79:     1 22'--------1----------1-1   ->    10 18'000000000000000001
     80:     1 22'--1----00-0-----1----1   ->    10 18'000000000000000001
     81:     1 22'0----1-00-000001-----1   ->    11 18'000000000000000001
     82:     1 22'0------00-00000----1-1   ->    12 18'000000000000000001
     83:     1 22'---------01--------1-1   ->    12 18'000000000000000001
     84:     1 22'--0----00-0-----1----1   ->    13 18'000000000000000001
     85:     1 22'----------1-----1----1   ->    13 18'000000000000000001
     86:     1 22'--------1-------1----1   ->    13 18'000000000000000001
     87:     1 22'----0001--------1----1   ->    13 18'000000000000000001
     88:     1 22'----1--1--------1----1   ->    13 18'000000000000000001
     89:     1 22'-1---1----1----------1   ->    13 18'000000000000000001
     90:     1 22'-1----11-------------1   ->    13 18'000000000000000001
     91:     1 22'-0-0-1-1-------------1   ->    13 18'000000000000000001
     92:     1 22'---------11--------1-1   ->    14 18'000000000000000001
     93:     1 22'0----0-00-000001-----1   ->    14 18'000000000000000001
     94:     1 22'----------1----1-----1   ->    14 18'000000000000000001
     95:     1 22'-1---1-1-------------1   ->    14 18'000000000000000001
     96:     1 22'1------00-00000--1---1   ->    15 18'000000000000000001
     97:     1 22'--------1--------1---1   ->    15 18'000000000000000001
     98:     1 22'0------00-00000--1---1   ->    16 18'000000000000000001
     99:     1 22'----------1------1---1   ->    16 18'000000000000000001
    100:     1 22'10-----00-000000000001   ->    17 18'000000000000000001
    101:     1 22'-0------1------0000001   ->    17 18'000000000000000001
    102:     1 22'-------00-00001-0----1   ->    17 18'000000000000000001
    103:     1 22'-------00-01----0----1   ->    18 18'000000000000000001
    104:     2 22'1------00-00000-----11   ->     0 18'000000000001000000
    105:     2 22'--------1-----------11   ->     0 18'000000000001000000
    106:     2 22'-------00-0001--0----1   ->     1 18'000000000001000000
    107:     2 22'---------------------0   ->     2 18'000000000001000000
    108:     2 22'0------00-00000-----11   ->     2 18'000000000001000000
    109:     2 22'---------01---------11   ->     2 18'000000000001000000
    110:     2 22'---01--1--------0--0-1   ->     3 18'000000000001000000
    111:     2 22'----0001--------0----1   ->     3 18'000000000001000000
    112:     2 22'11-----00-00000------1   ->     3 18'000000000001000000
    113:     2 22'-1---0----1----------1   ->     3 18'000000000001000000
    114:     2 22'-1------1------------1   ->     3 18'000000000001000000
    115:     2 22'-0----11-------------1   ->     3 18'000000000001000000
    116:     2 22'----1--1-----------1-1   ->     4 18'000000000001000000
    117:     2 22'01-----00-00000------1   ->     4 18'000000000001000000
    118:     2 22'1------00-00000---1--1   ->     5 18'000000000001000000
    119:     2 22'--------1---------1--1   ->     5 18'000000000001000000
    120:     2 22'-------00-001---0----1   ->     6 18'000000000001000000
    121:     2 22'0------00-00000---1--1   ->     7 18'000000000001000000
    122:     2 22'----------1-------1--1   ->     7 18'000000000001000000
    123:     2 22'1------00-000001-----1   ->     8 18'000000000001000000
    124:     2 22'--------1------1-----1   ->     8 18'000000000001000000
    125:     2 22'---11--1-------------1   ->     8 18'000000000001000000
    126:     2 22'00-----00-000000000001   ->     9 18'000000000001000000
    127:     2 22'-0--------1----0000001   ->     9 18'000000000001000000
    128:     2 22'---------11---------11   ->     9 18'000000000001000000
    129:     2 22'---1-1-1-------------1   ->     9 18'000000000001000000
    130:     2 22'1------00-00000----1-1   ->    10 18'000000000001000000
    131:     2 22'--------1----------1-1   ->    10 18'000000000001000000
    132:     2 22'--1----00-0-----1----1   ->    10 18'000000000001000000
    133:     2 22'0----1-00-000001-----1   ->    11 18'000000000001000000
    134:     2 22'0------00-00000----1-1   ->    12 18'000000000001000000
    135:     2 22'---------01--------1-1   ->    12 18'000000000001000000
    136:     2 22'--0----00-0-----1----1   ->    13 18'000000000001000000
    137:     2 22'----------1-----1----1   ->    13 18'000000000001000000
    138:     2 22'--------1-------1----1   ->    13 18'000000000001000000
    139:     2 22'----0001--------1----1   ->    13 18'000000000001000000
    140:     2 22'----1--1--------1----1   ->    13 18'000000000001000000
    141:     2 22'-1---1----1----------1   ->    13 18'000000000001000000
    142:     2 22'-1----11-------------1   ->    13 18'000000000001000000
    143:     2 22'-0-0-1-1-------------1   ->    13 18'000000000001000000
    144:     2 22'---------11--------1-1   ->    14 18'000000000001000000
    145:     2 22'0----0-00-000001-----1   ->    14 18'000000000001000000
    146:     2 22'----------1----1-----1   ->    14 18'000000000001000000
    147:     2 22'-1---1-1-------------1   ->    14 18'000000000001000000
    148:     2 22'1------00-00000--1---1   ->    15 18'000000000001000000
    149:     2 22'--------1--------1---1   ->    15 18'000000000001000000
    150:     2 22'0------00-00000--1---1   ->    16 18'000000000001000000
    151:     2 22'----------1------1---1   ->    16 18'000000000001000000
    152:     2 22'10-----00-000000000001   ->    17 18'000000000001000000
    153:     2 22'-0------1------0000001   ->    17 18'000000000001000000
    154:     2 22'-------00-00001-0----1   ->    17 18'000000000001000000
    155:     2 22'-------00-01----0----1   ->    18 18'000000000001000000
    156:     3 22'1------00-00000-----11   ->     0 18'000000000000000010
    157:     3 22'--------1-----------11   ->     0 18'000000000000000010
    158:     3 22'-------00-0001--0----1   ->     1 18'000000000000000010
    159:     3 22'0------00-00000-----11   ->     2 18'000000000000000010
    160:     3 22'---------01---------11   ->     2 18'000000000000000010
    161:     3 22'---------------------0   ->     3 18'000000000000000010
    162:     3 22'---01--1--------0--0-1   ->     3 18'000000000000000010
    163:     3 22'----0001--------0----1   ->     3 18'000000000000000010
    164:     3 22'11-----00-00000------1   ->     3 18'000000000000000010
    165:     3 22'-1---0----1----------1   ->     3 18'000000000000000010
    166:     3 22'-1------1------------1   ->     3 18'000000000000000010
    167:     3 22'-0----11-------------1   ->     3 18'000000000000000010
    168:     3 22'----1--1-----------1-1   ->     4 18'000000000000000010
    169:     3 22'01-----00-00000------1   ->     4 18'000000000000000010
    170:     3 22'1------00-00000---1--1   ->     5 18'000000000000000010
    171:     3 22'--------1---------1--1   ->     5 18'000000000000000010
    172:     3 22'-------00-001---0----1   ->     6 18'000000000000000010
    173:     3 22'0------00-00000---1--1   ->     7 18'000000000000000010
    174:     3 22'----------1-------1--1   ->     7 18'000000000000000010
    175:     3 22'1------00-000001-----1   ->     8 18'000000000000000010
    176:     3 22'--------1------1-----1   ->     8 18'000000000000000010
    177:     3 22'---11--1-------------1   ->     8 18'000000000000000010
    178:     3 22'00-----00-000000000001   ->     9 18'000000000000000010
    179:     3 22'-0--------1----0000001   ->     9 18'000000000000000010
    180:     3 22'---------11---------11   ->     9 18'000000000000000010
    181:     3 22'---1-1-1-------------1   ->     9 18'000000000000000010
    182:     3 22'1------00-00000----1-1   ->    10 18'000000000000000010
    183:     3 22'--------1----------1-1   ->    10 18'000000000000000010
    184:     3 22'--1----00-0-----1----1   ->    10 18'000000000000000010
    185:     3 22'0----1-00-000001-----1   ->    11 18'000000000000000010
    186:     3 22'0------00-00000----1-1   ->    12 18'000000000000000010
    187:     3 22'---------01--------1-1   ->    12 18'000000000000000010
    188:     3 22'--0----00-0-----1----1   ->    13 18'000000000000000010
    189:     3 22'----------1-----1----1   ->    13 18'000000000000000010
    190:     3 22'--------1-------1----1   ->    13 18'000000000000000010
    191:     3 22'----0001--------1----1   ->    13 18'000000000000000010
    192:     3 22'----1--1--------1----1   ->    13 18'000000000000000010
    193:     3 22'-1---1----1----------1   ->    13 18'000000000000000010
    194:     3 22'-1----11-------------1   ->    13 18'000000000000000010
    195:     3 22'-0-0-1-1-------------1   ->    13 18'000000000000000010
    196:     3 22'---------11--------1-1   ->    14 18'000000000000000010
    197:     3 22'0----0-00-000001-----1   ->    14 18'000000000000000010
    198:     3 22'----------1----1-----1   ->    14 18'000000000000000010
    199:     3 22'-1---1-1-------------1   ->    14 18'000000000000000010
    200:     3 22'1------00-00000--1---1   ->    15 18'000000000000000010
    201:     3 22'--------1--------1---1   ->    15 18'000000000000000010
    202:     3 22'0------00-00000--1---1   ->    16 18'000000000000000010
    203:     3 22'----------1------1---1   ->    16 18'000000000000000010
    204:     3 22'10-----00-000000000001   ->    17 18'000000000000000010
    205:     3 22'-0------1------0000001   ->    17 18'000000000000000010
    206:     3 22'-------00-00001-0----1   ->    17 18'000000000000000010
    207:     3 22'-------00-01----0----1   ->    18 18'000000000000000010
    208:     4 22'1------00-00000-----11   ->     0 18'000000000000001000
    209:     4 22'--------1-----------11   ->     0 18'000000000000001000
    210:     4 22'-------00-0001--0----1   ->     1 18'000000000000001000
    211:     4 22'0------00-00000-----11   ->     2 18'000000000000001000
    212:     4 22'---------01---------11   ->     2 18'000000000000001000
    213:     4 22'---01--1--------0--0-1   ->     3 18'000000000000001000
    214:     4 22'----0001--------0----1   ->     3 18'000000000000001000
    215:     4 22'11-----00-00000------1   ->     3 18'000000000000001000
    216:     4 22'-1---0----1----------1   ->     3 18'000000000000001000
    217:     4 22'-1------1------------1   ->     3 18'000000000000001000
    218:     4 22'-0----11-------------1   ->     3 18'000000000000001000
    219:     4 22'---------------------0   ->     4 18'000000000000001000
    220:     4 22'----1--1-----------1-1   ->     4 18'000000000000001000
    221:     4 22'01-----00-00000------1   ->     4 18'000000000000001000
    222:     4 22'1------00-00000---1--1   ->     5 18'000000000000001000
    223:     4 22'--------1---------1--1   ->     5 18'000000000000001000
    224:     4 22'-------00-001---0----1   ->     6 18'000000000000001000
    225:     4 22'0------00-00000---1--1   ->     7 18'000000000000001000
    226:     4 22'----------1-------1--1   ->     7 18'000000000000001000
    227:     4 22'1------00-000001-----1   ->     8 18'000000000000001000
    228:     4 22'--------1------1-----1   ->     8 18'000000000000001000
    229:     4 22'---11--1-------------1   ->     8 18'000000000000001000
    230:     4 22'00-----00-000000000001   ->     9 18'000000000000001000
    231:     4 22'-0--------1----0000001   ->     9 18'000000000000001000
    232:     4 22'---------11---------11   ->     9 18'000000000000001000
    233:     4 22'---1-1-1-------------1   ->     9 18'000000000000001000
    234:     4 22'1------00-00000----1-1   ->    10 18'000000000000001000
    235:     4 22'--------1----------1-1   ->    10 18'000000000000001000
    236:     4 22'--1----00-0-----1----1   ->    10 18'000000000000001000
    237:     4 22'0----1-00-000001-----1   ->    11 18'000000000000001000
    238:     4 22'0------00-00000----1-1   ->    12 18'000000000000001000
    239:     4 22'---------01--------1-1   ->    12 18'000000000000001000
    240:     4 22'--0----00-0-----1----1   ->    13 18'000000000000001000
    241:     4 22'----------1-----1----1   ->    13 18'000000000000001000
    242:     4 22'--------1-------1----1   ->    13 18'000000000000001000
    243:     4 22'----0001--------1----1   ->    13 18'000000000000001000
    244:     4 22'----1--1--------1----1   ->    13 18'000000000000001000
    245:     4 22'-1---1----1----------1   ->    13 18'000000000000001000
    246:     4 22'-1----11-------------1   ->    13 18'000000000000001000
    247:     4 22'-0-0-1-1-------------1   ->    13 18'000000000000001000
    248:     4 22'---------11--------1-1   ->    14 18'000000000000001000
    249:     4 22'0----0-00-000001-----1   ->    14 18'000000000000001000
    250:     4 22'----------1----1-----1   ->    14 18'000000000000001000
    251:     4 22'-1---1-1-------------1   ->    14 18'000000000000001000
    252:     4 22'1------00-00000--1---1   ->    15 18'000000000000001000
    253:     4 22'--------1--------1---1   ->    15 18'000000000000001000
    254:     4 22'0------00-00000--1---1   ->    16 18'000000000000001000
    255:     4 22'----------1------1---1   ->    16 18'000000000000001000
    256:     4 22'10-----00-000000000001   ->    17 18'000000000000001000
    257:     4 22'-0------1------0000001   ->    17 18'000000000000001000
    258:     4 22'-------00-00001-0----1   ->    17 18'000000000000001000
    259:     4 22'-------00-01----0----1   ->    18 18'000000000000001000
    260:     5 22'1------00-00000-----11   ->     0 18'000000001000000000
    261:     5 22'--------1-----------11   ->     0 18'000000001000000000
    262:     5 22'-------00-0001--0----1   ->     1 18'000000001000000000
    263:     5 22'0------00-00000-----11   ->     2 18'000000001000000000
    264:     5 22'---------01---------11   ->     2 18'000000001000000000
    265:     5 22'---01--1--------0--0-1   ->     3 18'000000001000000000
    266:     5 22'----0001--------0----1   ->     3 18'000000001000000000
    267:     5 22'11-----00-00000------1   ->     3 18'000000001000000000
    268:     5 22'-1---0----1----------1   ->     3 18'000000001000000000
    269:     5 22'-1------1------------1   ->     3 18'000000001000000000
    270:     5 22'-0----11-------------1   ->     3 18'000000001000000000
    271:     5 22'----1--1-----------1-1   ->     4 18'000000001000000000
    272:     5 22'01-----00-00000------1   ->     4 18'000000001000000000
    273:     5 22'---------------------0   ->     5 18'000000001000000000
    274:     5 22'1------00-00000---1--1   ->     5 18'000000001000000000
    275:     5 22'--------1---------1--1   ->     5 18'000000001000000000
    276:     5 22'-------00-001---0----1   ->     6 18'000000001000000000
    277:     5 22'0------00-00000---1--1   ->     7 18'000000001000000000
    278:     5 22'----------1-------1--1   ->     7 18'000000001000000000
    279:     5 22'1------00-000001-----1   ->     8 18'000000001000000000
    280:     5 22'--------1------1-----1   ->     8 18'000000001000000000
    281:     5 22'---11--1-------------1   ->     8 18'000000001000000000
    282:     5 22'00-----00-000000000001   ->     9 18'000000001000000000
    283:     5 22'-0--------1----0000001   ->     9 18'000000001000000000
    284:     5 22'---------11---------11   ->     9 18'000000001000000000
    285:     5 22'---1-1-1-------------1   ->     9 18'000000001000000000
    286:     5 22'1------00-00000----1-1   ->    10 18'000000001000000000
    287:     5 22'--------1----------1-1   ->    10 18'000000001000000000
    288:     5 22'--1----00-0-----1----1   ->    10 18'000000001000000000
    289:     5 22'0----1-00-000001-----1   ->    11 18'000000001000000000
    290:     5 22'0------00-00000----1-1   ->    12 18'000000001000000000
    291:     5 22'---------01--------1-1   ->    12 18'000000001000000000
    292:     5 22'--0----00-0-----1----1   ->    13 18'000000001000000000
    293:     5 22'----------1-----1----1   ->    13 18'000000001000000000
    294:     5 22'--------1-------1----1   ->    13 18'000000001000000000
    295:     5 22'----0001--------1----1   ->    13 18'000000001000000000
    296:     5 22'----1--1--------1----1   ->    13 18'000000001000000000
    297:     5 22'-1---1----1----------1   ->    13 18'000000001000000000
    298:     5 22'-1----11-------------1   ->    13 18'000000001000000000
    299:     5 22'-0-0-1-1-------------1   ->    13 18'000000001000000000
    300:     5 22'---------11--------1-1   ->    14 18'000000001000000000
    301:     5 22'0----0-00-000001-----1   ->    14 18'000000001000000000
    302:     5 22'----------1----1-----1   ->    14 18'000000001000000000
    303:     5 22'-1---1-1-------------1   ->    14 18'000000001000000000
    304:     5 22'1------00-00000--1---1   ->    15 18'000000001000000000
    305:     5 22'--------1--------1---1   ->    15 18'000000001000000000
    306:     5 22'0------00-00000--1---1   ->    16 18'000000001000000000
    307:     5 22'----------1------1---1   ->    16 18'000000001000000000
    308:     5 22'10-----00-000000000001   ->    17 18'000000001000000000
    309:     5 22'-0------1------0000001   ->    17 18'000000001000000000
    310:     5 22'-------00-00001-0----1   ->    17 18'000000001000000000
    311:     5 22'-------00-01----0----1   ->    18 18'000000001000000000
    312:     6 22'1------00-00000-----11   ->     0 18'000000000000000000
    313:     6 22'--------1-----------11   ->     0 18'000000000000000000
    314:     6 22'-------00-0001--0----1   ->     1 18'000000000000000000
    315:     6 22'0------00-00000-----11   ->     2 18'000000000000000000
    316:     6 22'---------01---------11   ->     2 18'000000000000000000
    317:     6 22'---01--1--------0--0-1   ->     3 18'000000000000000000
    318:     6 22'----0001--------0----1   ->     3 18'000000000000000000
    319:     6 22'11-----00-00000------1   ->     3 18'000000000000000000
    320:     6 22'-1---0----1----------1   ->     3 18'000000000000000000
    321:     6 22'-1------1------------1   ->     3 18'000000000000000000
    322:     6 22'-0----11-------------1   ->     3 18'000000000000000000
    323:     6 22'----1--1-----------1-1   ->     4 18'000000000000000000
    324:     6 22'01-----00-00000------1   ->     4 18'000000000000000000
    325:     6 22'1------00-00000---1--1   ->     5 18'000000000000000000
    326:     6 22'--------1---------1--1   ->     5 18'000000000000000000
    327:     6 22'---------------------0   ->     6 18'000000000000000000
    328:     6 22'-------00-001---0----1   ->     6 18'000000000000000000
    329:     6 22'0------00-00000---1--1   ->     7 18'000000000000000000
    330:     6 22'----------1-------1--1   ->     7 18'000000000000000000
    331:     6 22'1------00-000001-----1   ->     8 18'000000000000000000
    332:     6 22'--------1------1-----1   ->     8 18'000000000000000000
    333:     6 22'---11--1-------------1   ->     8 18'000000000000000000
    334:     6 22'00-----00-000000000001   ->     9 18'000000000000000000
    335:     6 22'-0--------1----0000001   ->     9 18'000000000000000000
    336:     6 22'---------11---------11   ->     9 18'000000000000000000
    337:     6 22'---1-1-1-------------1   ->     9 18'000000000000000000
    338:     6 22'1------00-00000----1-1   ->    10 18'000000000000000000
    339:     6 22'--------1----------1-1   ->    10 18'000000000000000000
    340:     6 22'--1----00-0-----1----1   ->    10 18'000000000000000000
    341:     6 22'0----1-00-000001-----1   ->    11 18'000000000000000000
    342:     6 22'0------00-00000----1-1   ->    12 18'000000000000000000
    343:     6 22'---------01--------1-1   ->    12 18'000000000000000000
    344:     6 22'--0----00-0-----1----1   ->    13 18'000000000000000000
    345:     6 22'----------1-----1----1   ->    13 18'000000000000000000
    346:     6 22'--------1-------1----1   ->    13 18'000000000000000000
    347:     6 22'----0001--------1----1   ->    13 18'000000000000000000
    348:     6 22'----1--1--------1----1   ->    13 18'000000000000000000
    349:     6 22'-1---1----1----------1   ->    13 18'000000000000000000
    350:     6 22'-1----11-------------1   ->    13 18'000000000000000000
    351:     6 22'-0-0-1-1-------------1   ->    13 18'000000000000000000
    352:     6 22'---------11--------1-1   ->    14 18'000000000000000000
    353:     6 22'0----0-00-000001-----1   ->    14 18'000000000000000000
    354:     6 22'----------1----1-----1   ->    14 18'000000000000000000
    355:     6 22'-1---1-1-------------1   ->    14 18'000000000000000000
    356:     6 22'1------00-00000--1---1   ->    15 18'000000000000000000
    357:     6 22'--------1--------1---1   ->    15 18'000000000000000000
    358:     6 22'0------00-00000--1---1   ->    16 18'000000000000000000
    359:     6 22'----------1------1---1   ->    16 18'000000000000000000
    360:     6 22'10-----00-000000000001   ->    17 18'000000000000000000
    361:     6 22'-0------1------0000001   ->    17 18'000000000000000000
    362:     6 22'-------00-00001-0----1   ->    17 18'000000000000000000
    363:     6 22'-------00-01----0----1   ->    18 18'000000000000000000
    364:     7 22'1------00-00000-----11   ->     0 18'000000000000100000
    365:     7 22'--------1-----------11   ->     0 18'000000000000100000
    366:     7 22'-------00-0001--0----1   ->     1 18'000000000000100000
    367:     7 22'0------00-00000-----11   ->     2 18'000000000000100000
    368:     7 22'---------01---------11   ->     2 18'000000000000100000
    369:     7 22'---01--1--------0--0-1   ->     3 18'000000000000100000
    370:     7 22'----0001--------0----1   ->     3 18'000000000000100000
    371:     7 22'11-----00-00000------1   ->     3 18'000000000000100000
    372:     7 22'-1---0----1----------1   ->     3 18'000000000000100000
    373:     7 22'-1------1------------1   ->     3 18'000000000000100000
    374:     7 22'-0----11-------------1   ->     3 18'000000000000100000
    375:     7 22'----1--1-----------1-1   ->     4 18'000000000000100000
    376:     7 22'01-----00-00000------1   ->     4 18'000000000000100000
    377:     7 22'1------00-00000---1--1   ->     5 18'000000000000100000
    378:     7 22'--------1---------1--1   ->     5 18'000000000000100000
    379:     7 22'-------00-001---0----1   ->     6 18'000000000000100000
    380:     7 22'---------------------0   ->     7 18'000000000000100000
    381:     7 22'0------00-00000---1--1   ->     7 18'000000000000100000
    382:     7 22'----------1-------1--1   ->     7 18'000000000000100000
    383:     7 22'1------00-000001-----1   ->     8 18'000000000000100000
    384:     7 22'--------1------1-----1   ->     8 18'000000000000100000
    385:     7 22'---11--1-------------1   ->     8 18'000000000000100000
    386:     7 22'00-----00-000000000001   ->     9 18'000000000000100000
    387:     7 22'-0--------1----0000001   ->     9 18'000000000000100000
    388:     7 22'---------11---------11   ->     9 18'000000000000100000
    389:     7 22'---1-1-1-------------1   ->     9 18'000000000000100000
    390:     7 22'1------00-00000----1-1   ->    10 18'000000000000100000
    391:     7 22'--------1----------1-1   ->    10 18'000000000000100000
    392:     7 22'--1----00-0-----1----1   ->    10 18'000000000000100000
    393:     7 22'0----1-00-000001-----1   ->    11 18'000000000000100000
    394:     7 22'0------00-00000----1-1   ->    12 18'000000000000100000
    395:     7 22'---------01--------1-1   ->    12 18'000000000000100000
    396:     7 22'--0----00-0-----1----1   ->    13 18'000000000000100000
    397:     7 22'----------1-----1----1   ->    13 18'000000000000100000
    398:     7 22'--------1-------1----1   ->    13 18'000000000000100000
    399:     7 22'----0001--------1----1   ->    13 18'000000000000100000
    400:     7 22'----1--1--------1----1   ->    13 18'000000000000100000
    401:     7 22'-1---1----1----------1   ->    13 18'000000000000100000
    402:     7 22'-1----11-------------1   ->    13 18'000000000000100000
    403:     7 22'-0-0-1-1-------------1   ->    13 18'000000000000100000
    404:     7 22'---------11--------1-1   ->    14 18'000000000000100000
    405:     7 22'0----0-00-000001-----1   ->    14 18'000000000000100000
    406:     7 22'----------1----1-----1   ->    14 18'000000000000100000
    407:     7 22'-1---1-1-------------1   ->    14 18'000000000000100000
    408:     7 22'1------00-00000--1---1   ->    15 18'000000000000100000
    409:     7 22'--------1--------1---1   ->    15 18'000000000000100000
    410:     7 22'0------00-00000--1---1   ->    16 18'000000000000100000
    411:     7 22'----------1------1---1   ->    16 18'000000000000100000
    412:     7 22'10-----00-000000000001   ->    17 18'000000000000100000
    413:     7 22'-0------1------0000001   ->    17 18'000000000000100000
    414:     7 22'-------00-00001-0----1   ->    17 18'000000000000100000
    415:     7 22'-------00-01----0----1   ->    18 18'000000000000100000
    416:     8 22'1------00-00000-----11   ->     0 18'000000000100000000
    417:     8 22'--------1-----------11   ->     0 18'000000000100000000
    418:     8 22'-------00-0001--0----1   ->     1 18'000000000100000000
    419:     8 22'0------00-00000-----11   ->     2 18'000000000100000000
    420:     8 22'---------01---------11   ->     2 18'000000000100000000
    421:     8 22'---01--1--------0--0-1   ->     3 18'000000000100000000
    422:     8 22'----0001--------0----1   ->     3 18'000000000100000000
    423:     8 22'11-----00-00000------1   ->     3 18'000000000100000000
    424:     8 22'-1---0----1----------1   ->     3 18'000000000100000000
    425:     8 22'-1------1------------1   ->     3 18'000000000100000000
    426:     8 22'-0----11-------------1   ->     3 18'000000000100000000
    427:     8 22'----1--1-----------1-1   ->     4 18'000000000100000000
    428:     8 22'01-----00-00000------1   ->     4 18'000000000100000000
    429:     8 22'1------00-00000---1--1   ->     5 18'000000000100000000
    430:     8 22'--------1---------1--1   ->     5 18'000000000100000000
    431:     8 22'-------00-001---0----1   ->     6 18'000000000100000000
    432:     8 22'0------00-00000---1--1   ->     7 18'000000000100000000
    433:     8 22'----------1-------1--1   ->     7 18'000000000100000000
    434:     8 22'---------------------0   ->     8 18'000000000100000000
    435:     8 22'1------00-000001-----1   ->     8 18'000000000100000000
    436:     8 22'--------1------1-----1   ->     8 18'000000000100000000
    437:     8 22'---11--1-------------1   ->     8 18'000000000100000000
    438:     8 22'00-----00-000000000001   ->     9 18'000000000100000000
    439:     8 22'-0--------1----0000001   ->     9 18'000000000100000000
    440:     8 22'---------11---------11   ->     9 18'000000000100000000
    441:     8 22'---1-1-1-------------1   ->     9 18'000000000100000000
    442:     8 22'1------00-00000----1-1   ->    10 18'000000000100000000
    443:     8 22'--------1----------1-1   ->    10 18'000000000100000000
    444:     8 22'--1----00-0-----1----1   ->    10 18'000000000100000000
    445:     8 22'0----1-00-000001-----1   ->    11 18'000000000100000000
    446:     8 22'0------00-00000----1-1   ->    12 18'000000000100000000
    447:     8 22'---------01--------1-1   ->    12 18'000000000100000000
    448:     8 22'--0----00-0-----1----1   ->    13 18'000000000100000000
    449:     8 22'----------1-----1----1   ->    13 18'000000000100000000
    450:     8 22'--------1-------1----1   ->    13 18'000000000100000000
    451:     8 22'----0001--------1----1   ->    13 18'000000000100000000
    452:     8 22'----1--1--------1----1   ->    13 18'000000000100000000
    453:     8 22'-1---1----1----------1   ->    13 18'000000000100000000
    454:     8 22'-1----11-------------1   ->    13 18'000000000100000000
    455:     8 22'-0-0-1-1-------------1   ->    13 18'000000000100000000
    456:     8 22'---------11--------1-1   ->    14 18'000000000100000000
    457:     8 22'0----0-00-000001-----1   ->    14 18'000000000100000000
    458:     8 22'----------1----1-----1   ->    14 18'000000000100000000
    459:     8 22'-1---1-1-------------1   ->    14 18'000000000100000000
    460:     8 22'1------00-00000--1---1   ->    15 18'000000000100000000
    461:     8 22'--------1--------1---1   ->    15 18'000000000100000000
    462:     8 22'0------00-00000--1---1   ->    16 18'000000000100000000
    463:     8 22'----------1------1---1   ->    16 18'000000000100000000
    464:     8 22'10-----00-000000000001   ->    17 18'000000000100000000
    465:     8 22'-0------1------0000001   ->    17 18'000000000100000000
    466:     8 22'-------00-00001-0----1   ->    17 18'000000000100000000
    467:     8 22'-------00-01----0----1   ->    18 18'000000000100000000
    468:     9 22'1------00-00000-----11   ->     0 18'000000100000000000
    469:     9 22'--------1-----------11   ->     0 18'000000100000000000
    470:     9 22'-------00-0001--0----1   ->     1 18'000000100000000000
    471:     9 22'0------00-00000-----11   ->     2 18'000000100000000000
    472:     9 22'---------01---------11   ->     2 18'000000100000000000
    473:     9 22'---01--1--------0--0-1   ->     3 18'000000100000000000
    474:     9 22'----0001--------0----1   ->     3 18'000000100000000000
    475:     9 22'11-----00-00000------1   ->     3 18'000000100000000000
    476:     9 22'-1---0----1----------1   ->     3 18'000000100000000000
    477:     9 22'-1------1------------1   ->     3 18'000000100000000000
    478:     9 22'-0----11-------------1   ->     3 18'000000100000000000
    479:     9 22'----1--1-----------1-1   ->     4 18'000000100000000000
    480:     9 22'01-----00-00000------1   ->     4 18'000000100000000000
    481:     9 22'1------00-00000---1--1   ->     5 18'000000100000000000
    482:     9 22'--------1---------1--1   ->     5 18'000000100000000000
    483:     9 22'-------00-001---0----1   ->     6 18'000000100000000000
    484:     9 22'0------00-00000---1--1   ->     7 18'000000100000000000
    485:     9 22'----------1-------1--1   ->     7 18'000000100000000000
    486:     9 22'1------00-000001-----1   ->     8 18'000000100000000000
    487:     9 22'--------1------1-----1   ->     8 18'000000100000000000
    488:     9 22'---11--1-------------1   ->     8 18'000000100000000000
    489:     9 22'---------------------0   ->     9 18'000000100000000000
    490:     9 22'00-----00-000000000001   ->     9 18'000000100000000000
    491:     9 22'-0--------1----0000001   ->     9 18'000000100000000000
    492:     9 22'---------11---------11   ->     9 18'000000100000000000
    493:     9 22'---1-1-1-------------1   ->     9 18'000000100000000000
    494:     9 22'1------00-00000----1-1   ->    10 18'000000100000000000
    495:     9 22'--------1----------1-1   ->    10 18'000000100000000000
    496:     9 22'--1----00-0-----1----1   ->    10 18'000000100000000000
    497:     9 22'0----1-00-000001-----1   ->    11 18'000000100000000000
    498:     9 22'0------00-00000----1-1   ->    12 18'000000100000000000
    499:     9 22'---------01--------1-1   ->    12 18'000000100000000000
    500:     9 22'--0----00-0-----1----1   ->    13 18'000000100000000000
    501:     9 22'----------1-----1----1   ->    13 18'000000100000000000
    502:     9 22'--------1-------1----1   ->    13 18'000000100000000000
    503:     9 22'----0001--------1----1   ->    13 18'000000100000000000
    504:     9 22'----1--1--------1----1   ->    13 18'000000100000000000
    505:     9 22'-1---1----1----------1   ->    13 18'000000100000000000
    506:     9 22'-1----11-------------1   ->    13 18'000000100000000000
    507:     9 22'-0-0-1-1-------------1   ->    13 18'000000100000000000
    508:     9 22'---------11--------1-1   ->    14 18'000000100000000000
    509:     9 22'0----0-00-000001-----1   ->    14 18'000000100000000000
    510:     9 22'----------1----1-----1   ->    14 18'000000100000000000
    511:     9 22'-1---1-1-------------1   ->    14 18'000000100000000000
    512:     9 22'1------00-00000--1---1   ->    15 18'000000100000000000
    513:     9 22'--------1--------1---1   ->    15 18'000000100000000000
    514:     9 22'0------00-00000--1---1   ->    16 18'000000100000000000
    515:     9 22'----------1------1---1   ->    16 18'000000100000000000
    516:     9 22'10-----00-000000000001   ->    17 18'000000100000000000
    517:     9 22'-0------1------0000001   ->    17 18'000000100000000000
    518:     9 22'-------00-00001-0----1   ->    17 18'000000100000000000
    519:     9 22'-------00-01----0----1   ->    18 18'000000100000000000
    520:    10 22'1------00-00000-----11   ->     0 18'100000000000000000
    521:    10 22'--------1-----------11   ->     0 18'100000000000000000
    522:    10 22'-------00-0001--0----1   ->     1 18'100000000000000000
    523:    10 22'0------00-00000-----11   ->     2 18'100000000000000000
    524:    10 22'---------01---------11   ->     2 18'100000000000000000
    525:    10 22'---01--1--------0--0-1   ->     3 18'100000000000000000
    526:    10 22'----0001--------0----1   ->     3 18'100000000000000000
    527:    10 22'11-----00-00000------1   ->     3 18'100000000000000000
    528:    10 22'-1---0----1----------1   ->     3 18'100000000000000000
    529:    10 22'-1------1------------1   ->     3 18'100000000000000000
    530:    10 22'-0----11-------------1   ->     3 18'100000000000000000
    531:    10 22'----1--1-----------1-1   ->     4 18'100000000000000000
    532:    10 22'01-----00-00000------1   ->     4 18'100000000000000000
    533:    10 22'1------00-00000---1--1   ->     5 18'100000000000000000
    534:    10 22'--------1---------1--1   ->     5 18'100000000000000000
    535:    10 22'-------00-001---0----1   ->     6 18'100000000000000000
    536:    10 22'0------00-00000---1--1   ->     7 18'100000000000000000
    537:    10 22'----------1-------1--1   ->     7 18'100000000000000000
    538:    10 22'1------00-000001-----1   ->     8 18'100000000000000000
    539:    10 22'--------1------1-----1   ->     8 18'100000000000000000
    540:    10 22'---11--1-------------1   ->     8 18'100000000000000000
    541:    10 22'00-----00-000000000001   ->     9 18'100000000000000000
    542:    10 22'-0--------1----0000001   ->     9 18'100000000000000000
    543:    10 22'---------11---------11   ->     9 18'100000000000000000
    544:    10 22'---1-1-1-------------1   ->     9 18'100000000000000000
    545:    10 22'---------------------0   ->    10 18'100000000000000000
    546:    10 22'1------00-00000----1-1   ->    10 18'100000000000000000
    547:    10 22'--------1----------1-1   ->    10 18'100000000000000000
    548:    10 22'--1----00-0-----1----1   ->    10 18'100000000000000000
    549:    10 22'0----1-00-000001-----1   ->    11 18'100000000000000000
    550:    10 22'0------00-00000----1-1   ->    12 18'100000000000000000
    551:    10 22'---------01--------1-1   ->    12 18'100000000000000000
    552:    10 22'--0----00-0-----1----1   ->    13 18'100000000000000000
    553:    10 22'----------1-----1----1   ->    13 18'100000000000000000
    554:    10 22'--------1-------1----1   ->    13 18'100000000000000000
    555:    10 22'----0001--------1----1   ->    13 18'100000000000000000
    556:    10 22'----1--1--------1----1   ->    13 18'100000000000000000
    557:    10 22'-1---1----1----------1   ->    13 18'100000000000000000
    558:    10 22'-1----11-------------1   ->    13 18'100000000000000000
    559:    10 22'-0-0-1-1-------------1   ->    13 18'100000000000000000
    560:    10 22'---------11--------1-1   ->    14 18'100000000000000000
    561:    10 22'0----0-00-000001-----1   ->    14 18'100000000000000000
    562:    10 22'----------1----1-----1   ->    14 18'100000000000000000
    563:    10 22'-1---1-1-------------1   ->    14 18'100000000000000000
    564:    10 22'1------00-00000--1---1   ->    15 18'100000000000000000
    565:    10 22'--------1--------1---1   ->    15 18'100000000000000000
    566:    10 22'0------00-00000--1---1   ->    16 18'100000000000000000
    567:    10 22'----------1------1---1   ->    16 18'100000000000000000
    568:    10 22'10-----00-000000000001   ->    17 18'100000000000000000
    569:    10 22'-0------1------0000001   ->    17 18'100000000000000000
    570:    10 22'-------00-00001-0----1   ->    17 18'100000000000000000
    571:    10 22'-------00-01----0----1   ->    18 18'100000000000000000
    572:    11 22'1------00-00000-----11   ->     0 18'000000000010000000
    573:    11 22'--------1-----------11   ->     0 18'000000000010000000
    574:    11 22'-------00-0001--0----1   ->     1 18'000000000010000000
    575:    11 22'0------00-00000-----11   ->     2 18'000000000010000000
    576:    11 22'---------01---------11   ->     2 18'000000000010000000
    577:    11 22'---01--1--------0--0-1   ->     3 18'000000000010000000
    578:    11 22'----0001--------0----1   ->     3 18'000000000010000000
    579:    11 22'11-----00-00000------1   ->     3 18'000000000010000000
    580:    11 22'-1---0----1----------1   ->     3 18'000000000010000000
    581:    11 22'-1------1------------1   ->     3 18'000000000010000000
    582:    11 22'-0----11-------------1   ->     3 18'000000000010000000
    583:    11 22'----1--1-----------1-1   ->     4 18'000000000010000000
    584:    11 22'01-----00-00000------1   ->     4 18'000000000010000000
    585:    11 22'1------00-00000---1--1   ->     5 18'000000000010000000
    586:    11 22'--------1---------1--1   ->     5 18'000000000010000000
    587:    11 22'-------00-001---0----1   ->     6 18'000000000010000000
    588:    11 22'0------00-00000---1--1   ->     7 18'000000000010000000
    589:    11 22'----------1-------1--1   ->     7 18'000000000010000000
    590:    11 22'1------00-000001-----1   ->     8 18'000000000010000000
    591:    11 22'--------1------1-----1   ->     8 18'000000000010000000
    592:    11 22'---11--1-------------1   ->     8 18'000000000010000000
    593:    11 22'00-----00-000000000001   ->     9 18'000000000010000000
    594:    11 22'-0--------1----0000001   ->     9 18'000000000010000000
    595:    11 22'---------11---------11   ->     9 18'000000000010000000
    596:    11 22'---1-1-1-------------1   ->     9 18'000000000010000000
    597:    11 22'1------00-00000----1-1   ->    10 18'000000000010000000
    598:    11 22'--------1----------1-1   ->    10 18'000000000010000000
    599:    11 22'--1----00-0-----1----1   ->    10 18'000000000010000000
    600:    11 22'---------------------0   ->    11 18'000000000010000000
    601:    11 22'0----1-00-000001-----1   ->    11 18'000000000010000000
    602:    11 22'0------00-00000----1-1   ->    12 18'000000000010000000
    603:    11 22'---------01--------1-1   ->    12 18'000000000010000000
    604:    11 22'--0----00-0-----1----1   ->    13 18'000000000010000000
    605:    11 22'----------1-----1----1   ->    13 18'000000000010000000
    606:    11 22'--------1-------1----1   ->    13 18'000000000010000000
    607:    11 22'----0001--------1----1   ->    13 18'000000000010000000
    608:    11 22'----1--1--------1----1   ->    13 18'000000000010000000
    609:    11 22'-1---1----1----------1   ->    13 18'000000000010000000
    610:    11 22'-1----11-------------1   ->    13 18'000000000010000000
    611:    11 22'-0-0-1-1-------------1   ->    13 18'000000000010000000
    612:    11 22'---------11--------1-1   ->    14 18'000000000010000000
    613:    11 22'0----0-00-000001-----1   ->    14 18'000000000010000000
    614:    11 22'----------1----1-----1   ->    14 18'000000000010000000
    615:    11 22'-1---1-1-------------1   ->    14 18'000000000010000000
    616:    11 22'1------00-00000--1---1   ->    15 18'000000000010000000
    617:    11 22'--------1--------1---1   ->    15 18'000000000010000000
    618:    11 22'0------00-00000--1---1   ->    16 18'000000000010000000
    619:    11 22'----------1------1---1   ->    16 18'000000000010000000
    620:    11 22'10-----00-000000000001   ->    17 18'000000000010000000
    621:    11 22'-0------1------0000001   ->    17 18'000000000010000000
    622:    11 22'-------00-00001-0----1   ->    17 18'000000000010000000
    623:    11 22'-------00-01----0----1   ->    18 18'000000000010000000
    624:    12 22'1------00-00000-----11   ->     0 18'000010000000000000
    625:    12 22'--------1-----------11   ->     0 18'000010000000000000
    626:    12 22'-------00-0001--0----1   ->     1 18'000010000000000000
    627:    12 22'0------00-00000-----11   ->     2 18'000010000000000000
    628:    12 22'---------01---------11   ->     2 18'000010000000000000
    629:    12 22'---01--1--------0--0-1   ->     3 18'000010000000000000
    630:    12 22'----0001--------0----1   ->     3 18'000010000000000000
    631:    12 22'11-----00-00000------1   ->     3 18'000010000000000000
    632:    12 22'-1---0----1----------1   ->     3 18'000010000000000000
    633:    12 22'-1------1------------1   ->     3 18'000010000000000000
    634:    12 22'-0----11-------------1   ->     3 18'000010000000000000
    635:    12 22'----1--1-----------1-1   ->     4 18'000010000000000000
    636:    12 22'01-----00-00000------1   ->     4 18'000010000000000000
    637:    12 22'1------00-00000---1--1   ->     5 18'000010000000000000
    638:    12 22'--------1---------1--1   ->     5 18'000010000000000000
    639:    12 22'-------00-001---0----1   ->     6 18'000010000000000000
    640:    12 22'0------00-00000---1--1   ->     7 18'000010000000000000
    641:    12 22'----------1-------1--1   ->     7 18'000010000000000000
    642:    12 22'1------00-000001-----1   ->     8 18'000010000000000000
    643:    12 22'--------1------1-----1   ->     8 18'000010000000000000
    644:    12 22'---11--1-------------1   ->     8 18'000010000000000000
    645:    12 22'00-----00-000000000001   ->     9 18'000010000000000000
    646:    12 22'-0--------1----0000001   ->     9 18'000010000000000000
    647:    12 22'---------11---------11   ->     9 18'000010000000000000
    648:    12 22'---1-1-1-------------1   ->     9 18'000010000000000000
    649:    12 22'1------00-00000----1-1   ->    10 18'000010000000000000
    650:    12 22'--------1----------1-1   ->    10 18'000010000000000000
    651:    12 22'--1----00-0-----1----1   ->    10 18'000010000000000000
    652:    12 22'0----1-00-000001-----1   ->    11 18'000010000000000000
    653:    12 22'---------------------0   ->    12 18'000010000000000000
    654:    12 22'0------00-00000----1-1   ->    12 18'000010000000000000
    655:    12 22'---------01--------1-1   ->    12 18'000010000000000000
    656:    12 22'--0----00-0-----1----1   ->    13 18'000010000000000000
    657:    12 22'----------1-----1----1   ->    13 18'000010000000000000
    658:    12 22'--------1-------1----1   ->    13 18'000010000000000000
    659:    12 22'----0001--------1----1   ->    13 18'000010000000000000
    660:    12 22'----1--1--------1----1   ->    13 18'000010000000000000
    661:    12 22'-1---1----1----------1   ->    13 18'000010000000000000
    662:    12 22'-1----11-------------1   ->    13 18'000010000000000000
    663:    12 22'-0-0-1-1-------------1   ->    13 18'000010000000000000
    664:    12 22'---------11--------1-1   ->    14 18'000010000000000000
    665:    12 22'0----0-00-000001-----1   ->    14 18'000010000000000000
    666:    12 22'----------1----1-----1   ->    14 18'000010000000000000
    667:    12 22'-1---1-1-------------1   ->    14 18'000010000000000000
    668:    12 22'1------00-00000--1---1   ->    15 18'000010000000000000
    669:    12 22'--------1--------1---1   ->    15 18'000010000000000000
    670:    12 22'0------00-00000--1---1   ->    16 18'000010000000000000
    671:    12 22'----------1------1---1   ->    16 18'000010000000000000
    672:    12 22'10-----00-000000000001   ->    17 18'000010000000000000
    673:    12 22'-0------1------0000001   ->    17 18'000010000000000000
    674:    12 22'-------00-00001-0----1   ->    17 18'000010000000000000
    675:    12 22'-------00-01----0----1   ->    18 18'000010000000000000
    676:    13 22'1------00-00000-----11   ->     0 18'001000000000000000
    677:    13 22'--------1-----------11   ->     0 18'001000000000000000
    678:    13 22'-------00-0001--0----1   ->     1 18'001000000000000000
    679:    13 22'0------00-00000-----11   ->     2 18'001000000000000000
    680:    13 22'---------01---------11   ->     2 18'001000000000000000
    681:    13 22'---01--1--------0--0-1   ->     3 18'001000000000000000
    682:    13 22'----0001--------0----1   ->     3 18'001000000000000000
    683:    13 22'11-----00-00000------1   ->     3 18'001000000000000000
    684:    13 22'-1---0----1----------1   ->     3 18'001000000000000000
    685:    13 22'-1------1------------1   ->     3 18'001000000000000000
    686:    13 22'-0----11-------------1   ->     3 18'001000000000000000
    687:    13 22'----1--1-----------1-1   ->     4 18'001000000000000000
    688:    13 22'01-----00-00000------1   ->     4 18'001000000000000000
    689:    13 22'1------00-00000---1--1   ->     5 18'001000000000000000
    690:    13 22'--------1---------1--1   ->     5 18'001000000000000000
    691:    13 22'-------00-001---0----1   ->     6 18'001000000000000000
    692:    13 22'0------00-00000---1--1   ->     7 18'001000000000000000
    693:    13 22'----------1-------1--1   ->     7 18'001000000000000000
    694:    13 22'1------00-000001-----1   ->     8 18'001000000000000000
    695:    13 22'--------1------1-----1   ->     8 18'001000000000000000
    696:    13 22'---11--1-------------1   ->     8 18'001000000000000000
    697:    13 22'00-----00-000000000001   ->     9 18'001000000000000000
    698:    13 22'-0--------1----0000001   ->     9 18'001000000000000000
    699:    13 22'---------11---------11   ->     9 18'001000000000000000
    700:    13 22'---1-1-1-------------1   ->     9 18'001000000000000000
    701:    13 22'1------00-00000----1-1   ->    10 18'001000000000000000
    702:    13 22'--------1----------1-1   ->    10 18'001000000000000000
    703:    13 22'--1----00-0-----1----1   ->    10 18'001000000000000000
    704:    13 22'0----1-00-000001-----1   ->    11 18'001000000000000000
    705:    13 22'0------00-00000----1-1   ->    12 18'001000000000000000
    706:    13 22'---------01--------1-1   ->    12 18'001000000000000000
    707:    13 22'---------------------0   ->    13 18'001000000000000000
    708:    13 22'--0----00-0-----1----1   ->    13 18'001000000000000000
    709:    13 22'----------1-----1----1   ->    13 18'001000000000000000
    710:    13 22'--------1-------1----1   ->    13 18'001000000000000000
    711:    13 22'----0001--------1----1   ->    13 18'001000000000000000
    712:    13 22'----1--1--------1----1   ->    13 18'001000000000000000
    713:    13 22'-1---1----1----------1   ->    13 18'001000000000000000
    714:    13 22'-1----11-------------1   ->    13 18'001000000000000000
    715:    13 22'-0-0-1-1-------------1   ->    13 18'001000000000000000
    716:    13 22'---------11--------1-1   ->    14 18'001000000000000000
    717:    13 22'0----0-00-000001-----1   ->    14 18'001000000000000000
    718:    13 22'----------1----1-----1   ->    14 18'001000000000000000
    719:    13 22'-1---1-1-------------1   ->    14 18'001000000000000000
    720:    13 22'1------00-00000--1---1   ->    15 18'001000000000000000
    721:    13 22'--------1--------1---1   ->    15 18'001000000000000000
    722:    13 22'0------00-00000--1---1   ->    16 18'001000000000000000
    723:    13 22'----------1------1---1   ->    16 18'001000000000000000
    724:    13 22'10-----00-000000000001   ->    17 18'001000000000000000
    725:    13 22'-0------1------0000001   ->    17 18'001000000000000000
    726:    13 22'-------00-00001-0----1   ->    17 18'001000000000000000
    727:    13 22'-------00-01----0----1   ->    18 18'001000000000000000
    728:    14 22'1------00-00000-----11   ->     0 18'000000000000000100
    729:    14 22'--------1-----------11   ->     0 18'000000000000000100
    730:    14 22'-------00-0001--0----1   ->     1 18'000000000000000100
    731:    14 22'0------00-00000-----11   ->     2 18'000000000000000100
    732:    14 22'---------01---------11   ->     2 18'000000000000000100
    733:    14 22'---01--1--------0--0-1   ->     3 18'000000000000000100
    734:    14 22'----0001--------0----1   ->     3 18'000000000000000100
    735:    14 22'11-----00-00000------1   ->     3 18'000000000000000100
    736:    14 22'-1---0----1----------1   ->     3 18'000000000000000100
    737:    14 22'-1------1------------1   ->     3 18'000000000000000100
    738:    14 22'-0----11-------------1   ->     3 18'000000000000000100
    739:    14 22'----1--1-----------1-1   ->     4 18'000000000000000100
    740:    14 22'01-----00-00000------1   ->     4 18'000000000000000100
    741:    14 22'1------00-00000---1--1   ->     5 18'000000000000000100
    742:    14 22'--------1---------1--1   ->     5 18'000000000000000100
    743:    14 22'-------00-001---0----1   ->     6 18'000000000000000100
    744:    14 22'0------00-00000---1--1   ->     7 18'000000000000000100
    745:    14 22'----------1-------1--1   ->     7 18'000000000000000100
    746:    14 22'1------00-000001-----1   ->     8 18'000000000000000100
    747:    14 22'--------1------1-----1   ->     8 18'000000000000000100
    748:    14 22'---11--1-------------1   ->     8 18'000000000000000100
    749:    14 22'00-----00-000000000001   ->     9 18'000000000000000100
    750:    14 22'-0--------1----0000001   ->     9 18'000000000000000100
    751:    14 22'---------11---------11   ->     9 18'000000000000000100
    752:    14 22'---1-1-1-------------1   ->     9 18'000000000000000100
    753:    14 22'1------00-00000----1-1   ->    10 18'000000000000000100
    754:    14 22'--------1----------1-1   ->    10 18'000000000000000100
    755:    14 22'--1----00-0-----1----1   ->    10 18'000000000000000100
    756:    14 22'0----1-00-000001-----1   ->    11 18'000000000000000100
    757:    14 22'0------00-00000----1-1   ->    12 18'000000000000000100
    758:    14 22'---------01--------1-1   ->    12 18'000000000000000100
    759:    14 22'--0----00-0-----1----1   ->    13 18'000000000000000100
    760:    14 22'----------1-----1----1   ->    13 18'000000000000000100
    761:    14 22'--------1-------1----1   ->    13 18'000000000000000100
    762:    14 22'----0001--------1----1   ->    13 18'000000000000000100
    763:    14 22'----1--1--------1----1   ->    13 18'000000000000000100
    764:    14 22'-1---1----1----------1   ->    13 18'000000000000000100
    765:    14 22'-1----11-------------1   ->    13 18'000000000000000100
    766:    14 22'-0-0-1-1-------------1   ->    13 18'000000000000000100
    767:    14 22'---------------------0   ->    14 18'000000000000000100
    768:    14 22'---------11--------1-1   ->    14 18'000000000000000100
    769:    14 22'0----0-00-000001-----1   ->    14 18'000000000000000100
    770:    14 22'----------1----1-----1   ->    14 18'000000000000000100
    771:    14 22'-1---1-1-------------1   ->    14 18'000000000000000100
    772:    14 22'1------00-00000--1---1   ->    15 18'000000000000000100
    773:    14 22'--------1--------1---1   ->    15 18'000000000000000100
    774:    14 22'0------00-00000--1---1   ->    16 18'000000000000000100
    775:    14 22'----------1------1---1   ->    16 18'000000000000000100
    776:    14 22'10-----00-000000000001   ->    17 18'000000000000000100
    777:    14 22'-0------1------0000001   ->    17 18'000000000000000100
    778:    14 22'-------00-00001-0----1   ->    17 18'000000000000000100
    779:    14 22'-------00-01----0----1   ->    18 18'000000000000000100
    780:    15 22'1------00-00000-----11   ->     0 18'010000000000000000
    781:    15 22'--------1-----------11   ->     0 18'010000000000000000
    782:    15 22'-------00-0001--0----1   ->     1 18'010000000000000000
    783:    15 22'0------00-00000-----11   ->     2 18'010000000000000000
    784:    15 22'---------01---------11   ->     2 18'010000000000000000
    785:    15 22'---01--1--------0--0-1   ->     3 18'010000000000000000
    786:    15 22'----0001--------0----1   ->     3 18'010000000000000000
    787:    15 22'11-----00-00000------1   ->     3 18'010000000000000000
    788:    15 22'-1---0----1----------1   ->     3 18'010000000000000000
    789:    15 22'-1------1------------1   ->     3 18'010000000000000000
    790:    15 22'-0----11-------------1   ->     3 18'010000000000000000
    791:    15 22'----1--1-----------1-1   ->     4 18'010000000000000000
    792:    15 22'01-----00-00000------1   ->     4 18'010000000000000000
    793:    15 22'1------00-00000---1--1   ->     5 18'010000000000000000
    794:    15 22'--------1---------1--1   ->     5 18'010000000000000000
    795:    15 22'-------00-001---0----1   ->     6 18'010000000000000000
    796:    15 22'0------00-00000---1--1   ->     7 18'010000000000000000
    797:    15 22'----------1-------1--1   ->     7 18'010000000000000000
    798:    15 22'1------00-000001-----1   ->     8 18'010000000000000000
    799:    15 22'--------1------1-----1   ->     8 18'010000000000000000
    800:    15 22'---11--1-------------1   ->     8 18'010000000000000000
    801:    15 22'00-----00-000000000001   ->     9 18'010000000000000000
    802:    15 22'-0--------1----0000001   ->     9 18'010000000000000000
    803:    15 22'---------11---------11   ->     9 18'010000000000000000
    804:    15 22'---1-1-1-------------1   ->     9 18'010000000000000000
    805:    15 22'1------00-00000----1-1   ->    10 18'010000000000000000
    806:    15 22'--------1----------1-1   ->    10 18'010000000000000000
    807:    15 22'--1----00-0-----1----1   ->    10 18'010000000000000000
    808:    15 22'0----1-00-000001-----1   ->    11 18'010000000000000000
    809:    15 22'0------00-00000----1-1   ->    12 18'010000000000000000
    810:    15 22'---------01--------1-1   ->    12 18'010000000000000000
    811:    15 22'--0----00-0-----1----1   ->    13 18'010000000000000000
    812:    15 22'----------1-----1----1   ->    13 18'010000000000000000
    813:    15 22'--------1-------1----1   ->    13 18'010000000000000000
    814:    15 22'----0001--------1----1   ->    13 18'010000000000000000
    815:    15 22'----1--1--------1----1   ->    13 18'010000000000000000
    816:    15 22'-1---1----1----------1   ->    13 18'010000000000000000
    817:    15 22'-1----11-------------1   ->    13 18'010000000000000000
    818:    15 22'-0-0-1-1-------------1   ->    13 18'010000000000000000
    819:    15 22'---------11--------1-1   ->    14 18'010000000000000000
    820:    15 22'0----0-00-000001-----1   ->    14 18'010000000000000000
    821:    15 22'----------1----1-----1   ->    14 18'010000000000000000
    822:    15 22'-1---1-1-------------1   ->    14 18'010000000000000000
    823:    15 22'---------------------0   ->    15 18'010000000000000000
    824:    15 22'1------00-00000--1---1   ->    15 18'010000000000000000
    825:    15 22'--------1--------1---1   ->    15 18'010000000000000000
    826:    15 22'0------00-00000--1---1   ->    16 18'010000000000000000
    827:    15 22'----------1------1---1   ->    16 18'010000000000000000
    828:    15 22'10-----00-000000000001   ->    17 18'010000000000000000
    829:    15 22'-0------1------0000001   ->    17 18'010000000000000000
    830:    15 22'-------00-00001-0----1   ->    17 18'010000000000000000
    831:    15 22'-------00-01----0----1   ->    18 18'010000000000000000
    832:    16 22'1------00-00000-----11   ->     0 18'000001000000000000
    833:    16 22'--------1-----------11   ->     0 18'000001000000000000
    834:    16 22'-------00-0001--0----1   ->     1 18'000001000000000000
    835:    16 22'0------00-00000-----11   ->     2 18'000001000000000000
    836:    16 22'---------01---------11   ->     2 18'000001000000000000
    837:    16 22'---01--1--------0--0-1   ->     3 18'000001000000000000
    838:    16 22'----0001--------0----1   ->     3 18'000001000000000000
    839:    16 22'11-----00-00000------1   ->     3 18'000001000000000000
    840:    16 22'-1---0----1----------1   ->     3 18'000001000000000000
    841:    16 22'-1------1------------1   ->     3 18'000001000000000000
    842:    16 22'-0----11-------------1   ->     3 18'000001000000000000
    843:    16 22'----1--1-----------1-1   ->     4 18'000001000000000000
    844:    16 22'01-----00-00000------1   ->     4 18'000001000000000000
    845:    16 22'1------00-00000---1--1   ->     5 18'000001000000000000
    846:    16 22'--------1---------1--1   ->     5 18'000001000000000000
    847:    16 22'-------00-001---0----1   ->     6 18'000001000000000000
    848:    16 22'0------00-00000---1--1   ->     7 18'000001000000000000
    849:    16 22'----------1-------1--1   ->     7 18'000001000000000000
    850:    16 22'1------00-000001-----1   ->     8 18'000001000000000000
    851:    16 22'--------1------1-----1   ->     8 18'000001000000000000
    852:    16 22'---11--1-------------1   ->     8 18'000001000000000000
    853:    16 22'00-----00-000000000001   ->     9 18'000001000000000000
    854:    16 22'-0--------1----0000001   ->     9 18'000001000000000000
    855:    16 22'---------11---------11   ->     9 18'000001000000000000
    856:    16 22'---1-1-1-------------1   ->     9 18'000001000000000000
    857:    16 22'1------00-00000----1-1   ->    10 18'000001000000000000
    858:    16 22'--------1----------1-1   ->    10 18'000001000000000000
    859:    16 22'--1----00-0-----1----1   ->    10 18'000001000000000000
    860:    16 22'0----1-00-000001-----1   ->    11 18'000001000000000000
    861:    16 22'0------00-00000----1-1   ->    12 18'000001000000000000
    862:    16 22'---------01--------1-1   ->    12 18'000001000000000000
    863:    16 22'--0----00-0-----1----1   ->    13 18'000001000000000000
    864:    16 22'----------1-----1----1   ->    13 18'000001000000000000
    865:    16 22'--------1-------1----1   ->    13 18'000001000000000000
    866:    16 22'----0001--------1----1   ->    13 18'000001000000000000
    867:    16 22'----1--1--------1----1   ->    13 18'000001000000000000
    868:    16 22'-1---1----1----------1   ->    13 18'000001000000000000
    869:    16 22'-1----11-------------1   ->    13 18'000001000000000000
    870:    16 22'-0-0-1-1-------------1   ->    13 18'000001000000000000
    871:    16 22'---------11--------1-1   ->    14 18'000001000000000000
    872:    16 22'0----0-00-000001-----1   ->    14 18'000001000000000000
    873:    16 22'----------1----1-----1   ->    14 18'000001000000000000
    874:    16 22'-1---1-1-------------1   ->    14 18'000001000000000000
    875:    16 22'1------00-00000--1---1   ->    15 18'000001000000000000
    876:    16 22'--------1--------1---1   ->    15 18'000001000000000000
    877:    16 22'---------------------0   ->    16 18'000001000000000000
    878:    16 22'0------00-00000--1---1   ->    16 18'000001000000000000
    879:    16 22'----------1------1---1   ->    16 18'000001000000000000
    880:    16 22'10-----00-000000000001   ->    17 18'000001000000000000
    881:    16 22'-0------1------0000001   ->    17 18'000001000000000000
    882:    16 22'-------00-00001-0----1   ->    17 18'000001000000000000
    883:    16 22'-------00-01----0----1   ->    18 18'000001000000000000
    884:    17 22'1------00-00000-----11   ->     0 18'000100000000000000
    885:    17 22'--------1-----------11   ->     0 18'000100000000000000
    886:    17 22'-------00-0001--0----1   ->     1 18'000100000000000000
    887:    17 22'0------00-00000-----11   ->     2 18'000100000000000000
    888:    17 22'---------01---------11   ->     2 18'000100000000000000
    889:    17 22'---01--1--------0--0-1   ->     3 18'000100000000000000
    890:    17 22'----0001--------0----1   ->     3 18'000100000000000000
    891:    17 22'11-----00-00000------1   ->     3 18'000100000000000000
    892:    17 22'-1---0----1----------1   ->     3 18'000100000000000000
    893:    17 22'-1------1------------1   ->     3 18'000100000000000000
    894:    17 22'-0----11-------------1   ->     3 18'000100000000000000
    895:    17 22'----1--1-----------1-1   ->     4 18'000100000000000000
    896:    17 22'01-----00-00000------1   ->     4 18'000100000000000000
    897:    17 22'1------00-00000---1--1   ->     5 18'000100000000000000
    898:    17 22'--------1---------1--1   ->     5 18'000100000000000000
    899:    17 22'-------00-001---0----1   ->     6 18'000100000000000000
    900:    17 22'0------00-00000---1--1   ->     7 18'000100000000000000
    901:    17 22'----------1-------1--1   ->     7 18'000100000000000000
    902:    17 22'1------00-000001-----1   ->     8 18'000100000000000000
    903:    17 22'--------1------1-----1   ->     8 18'000100000000000000
    904:    17 22'---11--1-------------1   ->     8 18'000100000000000000
    905:    17 22'00-----00-000000000001   ->     9 18'000100000000000000
    906:    17 22'-0--------1----0000001   ->     9 18'000100000000000000
    907:    17 22'---------11---------11   ->     9 18'000100000000000000
    908:    17 22'---1-1-1-------------1   ->     9 18'000100000000000000
    909:    17 22'1------00-00000----1-1   ->    10 18'000100000000000000
    910:    17 22'--------1----------1-1   ->    10 18'000100000000000000
    911:    17 22'--1----00-0-----1----1   ->    10 18'000100000000000000
    912:    17 22'0----1-00-000001-----1   ->    11 18'000100000000000000
    913:    17 22'0------00-00000----1-1   ->    12 18'000100000000000000
    914:    17 22'---------01--------1-1   ->    12 18'000100000000000000
    915:    17 22'--0----00-0-----1----1   ->    13 18'000100000000000000
    916:    17 22'----------1-----1----1   ->    13 18'000100000000000000
    917:    17 22'--------1-------1----1   ->    13 18'000100000000000000
    918:    17 22'----0001--------1----1   ->    13 18'000100000000000000
    919:    17 22'----1--1--------1----1   ->    13 18'000100000000000000
    920:    17 22'-1---1----1----------1   ->    13 18'000100000000000000
    921:    17 22'-1----11-------------1   ->    13 18'000100000000000000
    922:    17 22'-0-0-1-1-------------1   ->    13 18'000100000000000000
    923:    17 22'---------11--------1-1   ->    14 18'000100000000000000
    924:    17 22'0----0-00-000001-----1   ->    14 18'000100000000000000
    925:    17 22'----------1----1-----1   ->    14 18'000100000000000000
    926:    17 22'-1---1-1-------------1   ->    14 18'000100000000000000
    927:    17 22'1------00-00000--1---1   ->    15 18'000100000000000000
    928:    17 22'--------1--------1---1   ->    15 18'000100000000000000
    929:    17 22'0------00-00000--1---1   ->    16 18'000100000000000000
    930:    17 22'----------1------1---1   ->    16 18'000100000000000000
    931:    17 22'---------------------0   ->    17 18'000100000000000000
    932:    17 22'10-----00-000000000001   ->    17 18'000100000000000000
    933:    17 22'-0------1------0000001   ->    17 18'000100000000000000
    934:    17 22'-------00-00001-0----1   ->    17 18'000100000000000000
    935:    17 22'-------00-01----0----1   ->    18 18'000100000000000000
    936:    18 22'1------00-00000-----11   ->     0 18'000000000000010000
    937:    18 22'--------1-----------11   ->     0 18'000000000000010000
    938:    18 22'-------00-0001--0----1   ->     1 18'000000000000010000
    939:    18 22'0------00-00000-----11   ->     2 18'000000000000010000
    940:    18 22'---------01---------11   ->     2 18'000000000000010000
    941:    18 22'---01--1--------0--0-1   ->     3 18'000000000000010000
    942:    18 22'----0001--------0----1   ->     3 18'000000000000010000
    943:    18 22'11-----00-00000------1   ->     3 18'000000000000010000
    944:    18 22'-1---0----1----------1   ->     3 18'000000000000010000
    945:    18 22'-1------1------------1   ->     3 18'000000000000010000
    946:    18 22'-0----11-------------1   ->     3 18'000000000000010000
    947:    18 22'----1--1-----------1-1   ->     4 18'000000000000010000
    948:    18 22'01-----00-00000------1   ->     4 18'000000000000010000
    949:    18 22'1------00-00000---1--1   ->     5 18'000000000000010000
    950:    18 22'--------1---------1--1   ->     5 18'000000000000010000
    951:    18 22'-------00-001---0----1   ->     6 18'000000000000010000
    952:    18 22'0------00-00000---1--1   ->     7 18'000000000000010000
    953:    18 22'----------1-------1--1   ->     7 18'000000000000010000
    954:    18 22'1------00-000001-----1   ->     8 18'000000000000010000
    955:    18 22'--------1------1-----1   ->     8 18'000000000000010000
    956:    18 22'---11--1-------------1   ->     8 18'000000000000010000
    957:    18 22'00-----00-000000000001   ->     9 18'000000000000010000
    958:    18 22'-0--------1----0000001   ->     9 18'000000000000010000
    959:    18 22'---------11---------11   ->     9 18'000000000000010000
    960:    18 22'---1-1-1-------------1   ->     9 18'000000000000010000
    961:    18 22'1------00-00000----1-1   ->    10 18'000000000000010000
    962:    18 22'--------1----------1-1   ->    10 18'000000000000010000
    963:    18 22'--1----00-0-----1----1   ->    10 18'000000000000010000
    964:    18 22'0----1-00-000001-----1   ->    11 18'000000000000010000
    965:    18 22'0------00-00000----1-1   ->    12 18'000000000000010000
    966:    18 22'---------01--------1-1   ->    12 18'000000000000010000
    967:    18 22'--0----00-0-----1----1   ->    13 18'000000000000010000
    968:    18 22'----------1-----1----1   ->    13 18'000000000000010000
    969:    18 22'--------1-------1----1   ->    13 18'000000000000010000
    970:    18 22'----0001--------1----1   ->    13 18'000000000000010000
    971:    18 22'----1--1--------1----1   ->    13 18'000000000000010000
    972:    18 22'-1---1----1----------1   ->    13 18'000000000000010000
    973:    18 22'-1----11-------------1   ->    13 18'000000000000010000
    974:    18 22'-0-0-1-1-------------1   ->    13 18'000000000000010000
    975:    18 22'---------11--------1-1   ->    14 18'000000000000010000
    976:    18 22'0----0-00-000001-----1   ->    14 18'000000000000010000
    977:    18 22'----------1----1-----1   ->    14 18'000000000000010000
    978:    18 22'-1---1-1-------------1   ->    14 18'000000000000010000
    979:    18 22'1------00-00000--1---1   ->    15 18'000000000000010000
    980:    18 22'--------1--------1---1   ->    15 18'000000000000010000
    981:    18 22'0------00-00000--1---1   ->    16 18'000000000000010000
    982:    18 22'----------1------1---1   ->    16 18'000000000000010000
    983:    18 22'10-----00-000000000001   ->    17 18'000000000000010000
    984:    18 22'-0------1------0000001   ->    17 18'000000000000010000
    985:    18 22'-------00-00001-0----1   ->    17 18'000000000000010000
    986:    18 22'---------------------0   ->    18 18'000000000000010000
    987:    18 22'-------00-01----0----1   ->    18 18'000000000000010000

-------------------------------------

FSM `$fsm$\nes_i.cpu.set_addr_to_r$35638' from module `top':
-------------------------------------

  Information on FSM $fsm$\nes_i.cpu.set_addr_to_r$35638 (\nes_i.cpu.set_addr_to_r):

  Number of input signals:   37
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \nes_i.cpu.ir [5]
    1: \nes_i.cpu.break
    2: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    3: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
    4: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136
    5: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137
    6: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1154
    7: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1079
    8: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1073
    9: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1057
   10: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1052
   11: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1034
   12: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032
   13: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005
   14: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962
   15: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$911
   16: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$797
   17: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796
   18: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794
   19: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738
   20: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683
   21: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
   22: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572
   23: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532
   24: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504
   25: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$488
   26: $auto$opt_reduce.cc:137:opt_pmux$35519
   27: $auto$opt_reduce.cc:137:opt_pmux$35527
   28: $auto$opt_reduce.cc:137:opt_pmux$35531
   29: $auto$opt_reduce.cc:137:opt_pmux$35473
   30: $auto$opt_reduce.cc:137:opt_pmux$35475
   31: $auto$opt_reduce.cc:137:opt_pmux$35477
   32: $auto$opt_reduce.cc:137:opt_pmux$35485
   33: $auto$opt_reduce.cc:137:opt_pmux$35487
   34: $auto$opt_reduce.cc:137:opt_pmux$35503
   35: $auto$opt_reduce.cc:137:opt_pmux$35509
   36: $auto$opt_reduce.cc:137:opt_pmux$35557

  Output signals:
    0: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$164
    1: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$165
    2: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$194
    3: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$237

  State encoding:
    0:     4'--1-
    1:     4'---1  <RESET STATE>
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 37'------------1-11-----------------110-   ->     0 4'1000
      1:     0 37'------------11-1-----------------110-   ->     0 4'1000
      2:     0 37'-------1-------1----------------11-0-   ->     0 4'1000
      3:     0 37'--------------11-------1---------1-0-   ->     0 4'1000
      4:     0 37'---1-------1---1-----------------1-0-   ->     0 4'1000
      5:     0 37'1------1-------1-----------------1-0-   ->     0 4'1000
      6:     0 37'---------------------------------0---   ->     0 4'1000
      7:     0 37'-------------------11------------1-00   ->     1 4'1000
      8:     0 37'----1--------------11----0-------1-01   ->     1 4'1000
      9:     0 37'----0--------------11------------1-01   ->     1 4'1000
     10:     0 37'------------------1----------0---100-   ->     1 4'1000
     11:     0 37'--------------11-------0---------100-   ->     1 4'1000
     12:     0 37'-----------------1---------------100-   ->     1 4'1000
     13:     0 37'-------------1-1-----------------100-   ->     1 4'1000
     14:     0 37'------------0-11-----------------110-   ->     1 4'1000
     15:     0 37'------------01-1-----------------110-   ->     1 4'1000
     16:     0 37'0----------0-001----------------01-0-   ->     1 4'1000
     17:     0 37'------00-------1----------------11-0-   ->     1 4'1000
     18:     0 37'---------0------------------1--0-1-0-   ->     1 4'1000
     19:     0 37'--------------------------0-1--1-1-0-   ->     1 4'1000
     20:     0 37'---------------00000-00-0---0-0--1-0-   ->     1 4'1000
     21:     0 37'----0------------------------01--1-0-   ->     1 4'1000
     22:     0 37'--------0--------------------11--1-0-   ->     1 4'1000
     23:     0 37'-0----------------------1----0---1-0-   ->     1 4'1000
     24:     0 37'---------------------1-0-----0---1-0-   ->     1 4'1000
     25:     0 37'---0--------------------1----1---1-0-   ->     1 4'1000
     26:     0 37'-----0---------------1-------1---1-0-   ->     1 4'1000
     27:     0 37'-------0----------1----------1---1-0-   ->     1 4'1000
     28:     0 37'-0--------0-----------1----0-----1-0-   ->     1 4'1000
     29:     0 37'--0----0--------1----------0-----1-0-   ->     1 4'1000
     30:     0 37'----------------------1---01-----1-0-   ->     1 4'1000
     31:     0 37'----------------1---------01-----1-0-   ->     1 4'1000
     32:     0 37'-------------------10--0---------1-0-   ->     1 4'1000
     33:     0 37'---0-------1---1-----------------1-0-   ->     1 4'1000
     34:     0 37'1------0-------1-----------------1-0-   ->     1 4'1000
     35:     0 37'---------------------------------1-1-   ->     1 4'1000
     36:     0 37'------------------1----------0---110-   ->     2 4'1000
     37:     0 37'-----------------1---------------110-   ->     2 4'1000
     38:     0 37'-1----------------------1----0---1-0-   ->     2 4'1000
     39:     0 37'---1--------------------1----1---1-0-   ->     2 4'1000
     40:     0 37'-------1----------1----------1---1-0-   ->     2 4'1000
     41:     0 37'-1--------------------1----------1-0-   ->     2 4'1000
     42:     0 37'-------1--------1----------------1-0-   ->     2 4'1000
     43:     0 37'----1--------------11----1-------1-01   ->     3 4'1000
     44:     0 37'------1--------1----------------11-0-   ->     3 4'1000
     45:     0 37'--------------------------1-1--1-1-0-   ->     3 4'1000
     46:     0 37'----1------------------------01--1-0-   ->     3 4'1000
     47:     0 37'--------1--------------------11--1-0-   ->     3 4'1000
     48:     0 37'---------------------1-1-----0---1-0-   ->     3 4'1000
     49:     0 37'-----1---------------1-------1---1-0-   ->     3 4'1000
     50:     0 37'---------1------------------1----1-0-   ->     3 4'1000
     51:     0 37'----------------------1---11-----1-0-   ->     3 4'1000
     52:     0 37'----------------1---------11-----1-0-   ->     3 4'1000
     53:     0 37'-------------------10--1---------1-0-   ->     3 4'1000
     54:     0 37'----------1-----------1----------1-0-   ->     3 4'1000
     55:     0 37'--1-------------1----------------1-0-   ->     3 4'1000
     56:     1 37'------------1-11-----------------110-   ->     0 4'0001
     57:     1 37'------------11-1-----------------110-   ->     0 4'0001
     58:     1 37'-------1-------1----------------11-0-   ->     0 4'0001
     59:     1 37'--------------11-------1---------1-0-   ->     0 4'0001
     60:     1 37'---1-------1---1-----------------1-0-   ->     0 4'0001
     61:     1 37'1------1-------1-----------------1-0-   ->     0 4'0001
     62:     1 37'-------------------11------------1-00   ->     1 4'0001
     63:     1 37'----1--------------11----0-------1-01   ->     1 4'0001
     64:     1 37'----0--------------11------------1-01   ->     1 4'0001
     65:     1 37'------------------1----------0---100-   ->     1 4'0001
     66:     1 37'--------------11-------0---------100-   ->     1 4'0001
     67:     1 37'-----------------1---------------100-   ->     1 4'0001
     68:     1 37'-------------1-1-----------------100-   ->     1 4'0001
     69:     1 37'------------0-11-----------------110-   ->     1 4'0001
     70:     1 37'------------01-1-----------------110-   ->     1 4'0001
     71:     1 37'0----------0-001----------------01-0-   ->     1 4'0001
     72:     1 37'------00-------1----------------11-0-   ->     1 4'0001
     73:     1 37'---------0------------------1--0-1-0-   ->     1 4'0001
     74:     1 37'--------------------------0-1--1-1-0-   ->     1 4'0001
     75:     1 37'---------------00000-00-0---0-0--1-0-   ->     1 4'0001
     76:     1 37'----0------------------------01--1-0-   ->     1 4'0001
     77:     1 37'--------0--------------------11--1-0-   ->     1 4'0001
     78:     1 37'-0----------------------1----0---1-0-   ->     1 4'0001
     79:     1 37'---------------------1-0-----0---1-0-   ->     1 4'0001
     80:     1 37'---0--------------------1----1---1-0-   ->     1 4'0001
     81:     1 37'-----0---------------1-------1---1-0-   ->     1 4'0001
     82:     1 37'-------0----------1----------1---1-0-   ->     1 4'0001
     83:     1 37'-0--------0-----------1----0-----1-0-   ->     1 4'0001
     84:     1 37'--0----0--------1----------0-----1-0-   ->     1 4'0001
     85:     1 37'----------------------1---01-----1-0-   ->     1 4'0001
     86:     1 37'----------------1---------01-----1-0-   ->     1 4'0001
     87:     1 37'-------------------10--0---------1-0-   ->     1 4'0001
     88:     1 37'---0-------1---1-----------------1-0-   ->     1 4'0001
     89:     1 37'1------0-------1-----------------1-0-   ->     1 4'0001
     90:     1 37'---------------------------------1-1-   ->     1 4'0001
     91:     1 37'---------------------------------0---   ->     1 4'0001
     92:     1 37'------------------1----------0---110-   ->     2 4'0001
     93:     1 37'-----------------1---------------110-   ->     2 4'0001
     94:     1 37'-1----------------------1----0---1-0-   ->     2 4'0001
     95:     1 37'---1--------------------1----1---1-0-   ->     2 4'0001
     96:     1 37'-------1----------1----------1---1-0-   ->     2 4'0001
     97:     1 37'-1--------------------1----------1-0-   ->     2 4'0001
     98:     1 37'-------1--------1----------------1-0-   ->     2 4'0001
     99:     1 37'----1--------------11----1-------1-01   ->     3 4'0001
    100:     1 37'------1--------1----------------11-0-   ->     3 4'0001
    101:     1 37'--------------------------1-1--1-1-0-   ->     3 4'0001
    102:     1 37'----1------------------------01--1-0-   ->     3 4'0001
    103:     1 37'--------1--------------------11--1-0-   ->     3 4'0001
    104:     1 37'---------------------1-1-----0---1-0-   ->     3 4'0001
    105:     1 37'-----1---------------1-------1---1-0-   ->     3 4'0001
    106:     1 37'---------1------------------1----1-0-   ->     3 4'0001
    107:     1 37'----------------------1---11-----1-0-   ->     3 4'0001
    108:     1 37'----------------1---------11-----1-0-   ->     3 4'0001
    109:     1 37'-------------------10--1---------1-0-   ->     3 4'0001
    110:     1 37'----------1-----------1----------1-0-   ->     3 4'0001
    111:     1 37'--1-------------1----------------1-0-   ->     3 4'0001
    112:     2 37'------------1-11-----------------110-   ->     0 4'0010
    113:     2 37'------------11-1-----------------110-   ->     0 4'0010
    114:     2 37'-------1-------1----------------11-0-   ->     0 4'0010
    115:     2 37'--------------11-------1---------1-0-   ->     0 4'0010
    116:     2 37'---1-------1---1-----------------1-0-   ->     0 4'0010
    117:     2 37'1------1-------1-----------------1-0-   ->     0 4'0010
    118:     2 37'-------------------11------------1-00   ->     1 4'0010
    119:     2 37'----1--------------11----0-------1-01   ->     1 4'0010
    120:     2 37'----0--------------11------------1-01   ->     1 4'0010
    121:     2 37'------------------1----------0---100-   ->     1 4'0010
    122:     2 37'--------------11-------0---------100-   ->     1 4'0010
    123:     2 37'-----------------1---------------100-   ->     1 4'0010
    124:     2 37'-------------1-1-----------------100-   ->     1 4'0010
    125:     2 37'------------0-11-----------------110-   ->     1 4'0010
    126:     2 37'------------01-1-----------------110-   ->     1 4'0010
    127:     2 37'0----------0-001----------------01-0-   ->     1 4'0010
    128:     2 37'------00-------1----------------11-0-   ->     1 4'0010
    129:     2 37'---------0------------------1--0-1-0-   ->     1 4'0010
    130:     2 37'--------------------------0-1--1-1-0-   ->     1 4'0010
    131:     2 37'---------------00000-00-0---0-0--1-0-   ->     1 4'0010
    132:     2 37'----0------------------------01--1-0-   ->     1 4'0010
    133:     2 37'--------0--------------------11--1-0-   ->     1 4'0010
    134:     2 37'-0----------------------1----0---1-0-   ->     1 4'0010
    135:     2 37'---------------------1-0-----0---1-0-   ->     1 4'0010
    136:     2 37'---0--------------------1----1---1-0-   ->     1 4'0010
    137:     2 37'-----0---------------1-------1---1-0-   ->     1 4'0010
    138:     2 37'-------0----------1----------1---1-0-   ->     1 4'0010
    139:     2 37'-0--------0-----------1----0-----1-0-   ->     1 4'0010
    140:     2 37'--0----0--------1----------0-----1-0-   ->     1 4'0010
    141:     2 37'----------------------1---01-----1-0-   ->     1 4'0010
    142:     2 37'----------------1---------01-----1-0-   ->     1 4'0010
    143:     2 37'-------------------10--0---------1-0-   ->     1 4'0010
    144:     2 37'---0-------1---1-----------------1-0-   ->     1 4'0010
    145:     2 37'1------0-------1-----------------1-0-   ->     1 4'0010
    146:     2 37'---------------------------------1-1-   ->     1 4'0010
    147:     2 37'------------------1----------0---110-   ->     2 4'0010
    148:     2 37'-----------------1---------------110-   ->     2 4'0010
    149:     2 37'-1----------------------1----0---1-0-   ->     2 4'0010
    150:     2 37'---1--------------------1----1---1-0-   ->     2 4'0010
    151:     2 37'-------1----------1----------1---1-0-   ->     2 4'0010
    152:     2 37'-1--------------------1----------1-0-   ->     2 4'0010
    153:     2 37'-------1--------1----------------1-0-   ->     2 4'0010
    154:     2 37'---------------------------------0---   ->     2 4'0010
    155:     2 37'----1--------------11----1-------1-01   ->     3 4'0010
    156:     2 37'------1--------1----------------11-0-   ->     3 4'0010
    157:     2 37'--------------------------1-1--1-1-0-   ->     3 4'0010
    158:     2 37'----1------------------------01--1-0-   ->     3 4'0010
    159:     2 37'--------1--------------------11--1-0-   ->     3 4'0010
    160:     2 37'---------------------1-1-----0---1-0-   ->     3 4'0010
    161:     2 37'-----1---------------1-------1---1-0-   ->     3 4'0010
    162:     2 37'---------1------------------1----1-0-   ->     3 4'0010
    163:     2 37'----------------------1---11-----1-0-   ->     3 4'0010
    164:     2 37'----------------1---------11-----1-0-   ->     3 4'0010
    165:     2 37'-------------------10--1---------1-0-   ->     3 4'0010
    166:     2 37'----------1-----------1----------1-0-   ->     3 4'0010
    167:     2 37'--1-------------1----------------1-0-   ->     3 4'0010
    168:     3 37'------------1-11-----------------110-   ->     0 4'0100
    169:     3 37'------------11-1-----------------110-   ->     0 4'0100
    170:     3 37'-------1-------1----------------11-0-   ->     0 4'0100
    171:     3 37'--------------11-------1---------1-0-   ->     0 4'0100
    172:     3 37'---1-------1---1-----------------1-0-   ->     0 4'0100
    173:     3 37'1------1-------1-----------------1-0-   ->     0 4'0100
    174:     3 37'-------------------11------------1-00   ->     1 4'0100
    175:     3 37'----1--------------11----0-------1-01   ->     1 4'0100
    176:     3 37'----0--------------11------------1-01   ->     1 4'0100
    177:     3 37'------------------1----------0---100-   ->     1 4'0100
    178:     3 37'--------------11-------0---------100-   ->     1 4'0100
    179:     3 37'-----------------1---------------100-   ->     1 4'0100
    180:     3 37'-------------1-1-----------------100-   ->     1 4'0100
    181:     3 37'------------0-11-----------------110-   ->     1 4'0100
    182:     3 37'------------01-1-----------------110-   ->     1 4'0100
    183:     3 37'0----------0-001----------------01-0-   ->     1 4'0100
    184:     3 37'------00-------1----------------11-0-   ->     1 4'0100
    185:     3 37'---------0------------------1--0-1-0-   ->     1 4'0100
    186:     3 37'--------------------------0-1--1-1-0-   ->     1 4'0100
    187:     3 37'---------------00000-00-0---0-0--1-0-   ->     1 4'0100
    188:     3 37'----0------------------------01--1-0-   ->     1 4'0100
    189:     3 37'--------0--------------------11--1-0-   ->     1 4'0100
    190:     3 37'-0----------------------1----0---1-0-   ->     1 4'0100
    191:     3 37'---------------------1-0-----0---1-0-   ->     1 4'0100
    192:     3 37'---0--------------------1----1---1-0-   ->     1 4'0100
    193:     3 37'-----0---------------1-------1---1-0-   ->     1 4'0100
    194:     3 37'-------0----------1----------1---1-0-   ->     1 4'0100
    195:     3 37'-0--------0-----------1----0-----1-0-   ->     1 4'0100
    196:     3 37'--0----0--------1----------0-----1-0-   ->     1 4'0100
    197:     3 37'----------------------1---01-----1-0-   ->     1 4'0100
    198:     3 37'----------------1---------01-----1-0-   ->     1 4'0100
    199:     3 37'-------------------10--0---------1-0-   ->     1 4'0100
    200:     3 37'---0-------1---1-----------------1-0-   ->     1 4'0100
    201:     3 37'1------0-------1-----------------1-0-   ->     1 4'0100
    202:     3 37'---------------------------------1-1-   ->     1 4'0100
    203:     3 37'------------------1----------0---110-   ->     2 4'0100
    204:     3 37'-----------------1---------------110-   ->     2 4'0100
    205:     3 37'-1----------------------1----0---1-0-   ->     2 4'0100
    206:     3 37'---1--------------------1----1---1-0-   ->     2 4'0100
    207:     3 37'-------1----------1----------1---1-0-   ->     2 4'0100
    208:     3 37'-1--------------------1----------1-0-   ->     2 4'0100
    209:     3 37'-------1--------1----------------1-0-   ->     2 4'0100
    210:     3 37'----1--------------11----1-------1-01   ->     3 4'0100
    211:     3 37'------1--------1----------------11-0-   ->     3 4'0100
    212:     3 37'--------------------------1-1--1-1-0-   ->     3 4'0100
    213:     3 37'----1------------------------01--1-0-   ->     3 4'0100
    214:     3 37'--------1--------------------11--1-0-   ->     3 4'0100
    215:     3 37'---------------------1-1-----0---1-0-   ->     3 4'0100
    216:     3 37'-----1---------------1-------1---1-0-   ->     3 4'0100
    217:     3 37'---------1------------------1----1-0-   ->     3 4'0100
    218:     3 37'----------------------1---11-----1-0-   ->     3 4'0100
    219:     3 37'----------------1---------11-----1-0-   ->     3 4'0100
    220:     3 37'-------------------10--1---------1-0-   ->     3 4'0100
    221:     3 37'----------1-----------1----------1-0-   ->     3 4'0100
    222:     3 37'--1-------------1----------------1-0-   ->     3 4'0100
    223:     3 37'---------------------------------0---   ->     3 4'0100

-------------------------------------

FSM `$fsm$\nes_i.cpu.write_data_r$35644' from module `top':
-------------------------------------

  Information on FSM $fsm$\nes_i.cpu.write_data_r$35644 (\nes_i.cpu.write_data_r):

  Number of input signals:   20
  Number of output signals:  12
  Number of state bits:      11

  Input signals:
    0: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72
    1: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$104
    2: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$136
    3: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1231
    4: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1203
    5: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1107
    6: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1006
    7: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1005
    8: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1003
    9: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645
   10: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$532
   11: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$514
   12: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$510
   13: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$506
   14: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$505
   15: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$504
   16: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$476
   17: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$404
   18: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$402
   19: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$389

  Output signals:
    0: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$245
    1: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$246
    2: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$247
    3: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$248
    4: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$249
    5: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$250
    6: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$251
    7: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$252
    8: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$254
    9: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$257
   10: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$259
   11: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$261

  State encoding:
    0: 11'----------1  <RESET STATE>
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'----------1000---110   ->     0 12'000000000001
      1:     0 20'---------110------10   ->     0 12'000000000001
      2:     0 20'----1---1110--0---11   ->     0 12'000000000001
      3:     0 20'----1--1-110--0---11   ->     0 12'000000000001
      4:     0 20'----10000110------11   ->     0 12'000000000001
      5:     0 20'----0----110------11   ->     0 12'000000000001
      6:     0 20'------------------0-   ->     0 12'000000000001
      7:     0 20'---0-----010-----01-   ->     0 12'000000000001
      8:     0 20'---1------1000----1-   ->     0 12'000000000001
      9:     0 20'----------00------1-   ->     0 12'000000000001
     10:     0 20'-01-------1100---110   ->     1 12'000000000001
     11:     0 20'-01------111------10   ->     1 12'000000000001
     12:     0 20'-01-1---1111--0---11   ->     1 12'000000000001
     13:     0 20'-01-1--1-111--0---11   ->     1 12'000000000001
     14:     0 20'-01-10000111------11   ->     1 12'000000000001
     15:     0 20'-01-0----111------11   ->     1 12'000000000001
     16:     0 20'-010-----011-----01-   ->     1 12'000000000001
     17:     0 20'-011------1100----1-   ->     1 12'000000000001
     18:     0 20'-01-------01------1-   ->     1 12'000000000001
     19:     0 20'0---------1100--1110   ->     2 12'000000000001
     20:     0 20'0--------111----1-10   ->     2 12'000000000001
     21:     0 20'0---1---1111--0-1-11   ->     2 12'000000000001
     22:     0 20'0---1--1-111--0-1-11   ->     2 12'000000000001
     23:     0 20'0---10000111----1-11   ->     2 12'000000000001
     24:     0 20'0---0----111----1-11   ->     2 12'000000000001
     25:     0 20'----1---111---1---11   ->     2 12'000000000001
     26:     0 20'0--0-----011----101-   ->     2 12'000000000001
     27:     0 20'0--1------1100--1-1-   ->     2 12'000000000001
     28:     0 20'0---------01----1-1-   ->     2 12'000000000001
     29:     0 20'1---------1100--1110   ->     3 12'000000000001
     30:     0 20'1--------111----1-10   ->     3 12'000000000001
     31:     0 20'1---1---1111--0-1-11   ->     3 12'000000000001
     32:     0 20'1---1--1-111--0-1-11   ->     3 12'000000000001
     33:     0 20'1---10000111----1-11   ->     3 12'000000000001
     34:     0 20'1---0----111----1-11   ->     3 12'000000000001
     35:     0 20'1--0-----011----101-   ->     3 12'000000000001
     36:     0 20'1--1------1100--1-1-   ->     3 12'000000000001
     37:     0 20'1---------01----1-1-   ->     3 12'000000000001
     38:     0 20'----------1-1----11-   ->     4 12'000000000001
     39:     0 20'---1------1--1----1-   ->     4 12'000000000001
     40:     0 20'--0-------1100-00110   ->     5 12'000000000001
     41:     0 20'--0------111---00-10   ->     5 12'000000000001
     42:     0 20'--0-1---1111--000-11   ->     5 12'000000000001
     43:     0 20'--0-1--1-111--000-11   ->     5 12'000000000001
     44:     0 20'--0-10000111---00-11   ->     5 12'000000000001
     45:     0 20'--0-0----111---00-11   ->     5 12'000000000001
     46:     0 20'----1-1--11-------11   ->     5 12'000000000001
     47:     0 20'--00-----011---0001-   ->     5 12'000000000001
     48:     0 20'--01------1100-00-1-   ->     5 12'000000000001
     49:     0 20'--0-------01---00-1-   ->     5 12'000000000001
     50:     0 20'-11-------1100---110   ->     6 12'000000000001
     51:     0 20'-11------111------10   ->     6 12'000000000001
     52:     0 20'-11-1---1111--0---11   ->     6 12'000000000001
     53:     0 20'-11-1--1-111--0---11   ->     6 12'000000000001
     54:     0 20'-11-10000111------11   ->     6 12'000000000001
     55:     0 20'-11-0----111------11   ->     6 12'000000000001
     56:     0 20'-110-----011-----01-   ->     6 12'000000000001
     57:     0 20'-111------1100----1-   ->     6 12'000000000001
     58:     0 20'-11-------01------1-   ->     6 12'000000000001
     59:     0 20'----11---11-------11   ->     7 12'000000000001
     60:     0 20'----------1--1---11-   ->     7 12'000000000001
     61:     0 20'0---------1100-1-110   ->     8 12'000000000001
     62:     0 20'0--------111---1--10   ->     8 12'000000000001
     63:     0 20'0---1---1111--01--11   ->     8 12'000000000001
     64:     0 20'0---1--1-111--01--11   ->     8 12'000000000001
     65:     0 20'0---10000111---1--11   ->     8 12'000000000001
     66:     0 20'0---0----111---1--11   ->     8 12'000000000001
     67:     0 20'----1--1-11---1---11   ->     8 12'000000000001
     68:     0 20'0--0-----011---1-01-   ->     8 12'000000000001
     69:     0 20'0--1------1100-1--1-   ->     8 12'000000000001
     70:     0 20'0---------01---1--1-   ->     8 12'000000000001
     71:     0 20'1---------1100-1-110   ->     9 12'000000000001
     72:     0 20'1--------111---1--10   ->     9 12'000000000001
     73:     0 20'1---1---1111--01--11   ->     9 12'000000000001
     74:     0 20'1---1--1-111--01--11   ->     9 12'000000000001
     75:     0 20'1---10000111---1--11   ->     9 12'000000000001
     76:     0 20'1---0----111---1--11   ->     9 12'000000000001
     77:     0 20'1--0-----011---1-01-   ->     9 12'000000000001
     78:     0 20'1--1------1100-1--1-   ->     9 12'000000000001
     79:     0 20'1---------01---1--1-   ->     9 12'000000000001
     80:     0 20'----------1------111   ->    10 12'000000000001
     81:     0 20'---1------1-1-----1-   ->    10 12'000000000001
     82:     1 20'----------1000---110   ->     0 12'000100000000
     83:     1 20'---------110------10   ->     0 12'000100000000
     84:     1 20'----1---1110--0---11   ->     0 12'000100000000
     85:     1 20'----1--1-110--0---11   ->     0 12'000100000000
     86:     1 20'----10000110------11   ->     0 12'000100000000
     87:     1 20'----0----110------11   ->     0 12'000100000000
     88:     1 20'---0-----010-----01-   ->     0 12'000100000000
     89:     1 20'---1------1000----1-   ->     0 12'000100000000
     90:     1 20'----------00------1-   ->     0 12'000100000000
     91:     1 20'-01-------1100---110   ->     1 12'000100000000
     92:     1 20'-01------111------10   ->     1 12'000100000000
     93:     1 20'-01-1---1111--0---11   ->     1 12'000100000000
     94:     1 20'-01-1--1-111--0---11   ->     1 12'000100000000
     95:     1 20'-01-10000111------11   ->     1 12'000100000000
     96:     1 20'-01-0----111------11   ->     1 12'000100000000
     97:     1 20'------------------0-   ->     1 12'000100000000
     98:     1 20'-010-----011-----01-   ->     1 12'000100000000
     99:     1 20'-011------1100----1-   ->     1 12'000100000000
    100:     1 20'-01-------01------1-   ->     1 12'000100000000
    101:     1 20'0---------1100--1110   ->     2 12'000100000000
    102:     1 20'0--------111----1-10   ->     2 12'000100000000
    103:     1 20'0---1---1111--0-1-11   ->     2 12'000100000000
    104:     1 20'0---1--1-111--0-1-11   ->     2 12'000100000000
    105:     1 20'0---10000111----1-11   ->     2 12'000100000000
    106:     1 20'0---0----111----1-11   ->     2 12'000100000000
    107:     1 20'----1---111---1---11   ->     2 12'000100000000
    108:     1 20'0--0-----011----101-   ->     2 12'000100000000
    109:     1 20'0--1------1100--1-1-   ->     2 12'000100000000
    110:     1 20'0---------01----1-1-   ->     2 12'000100000000
    111:     1 20'1---------1100--1110   ->     3 12'000100000000
    112:     1 20'1--------111----1-10   ->     3 12'000100000000
    113:     1 20'1---1---1111--0-1-11   ->     3 12'000100000000
    114:     1 20'1---1--1-111--0-1-11   ->     3 12'000100000000
    115:     1 20'1---10000111----1-11   ->     3 12'000100000000
    116:     1 20'1---0----111----1-11   ->     3 12'000100000000
    117:     1 20'1--0-----011----101-   ->     3 12'000100000000
    118:     1 20'1--1------1100--1-1-   ->     3 12'000100000000
    119:     1 20'1---------01----1-1-   ->     3 12'000100000000
    120:     1 20'----------1-1----11-   ->     4 12'000100000000
    121:     1 20'---1------1--1----1-   ->     4 12'000100000000
    122:     1 20'--0-------1100-00110   ->     5 12'000100000000
    123:     1 20'--0------111---00-10   ->     5 12'000100000000
    124:     1 20'--0-1---1111--000-11   ->     5 12'000100000000
    125:     1 20'--0-1--1-111--000-11   ->     5 12'000100000000
    126:     1 20'--0-10000111---00-11   ->     5 12'000100000000
    127:     1 20'--0-0----111---00-11   ->     5 12'000100000000
    128:     1 20'----1-1--11-------11   ->     5 12'000100000000
    129:     1 20'--00-----011---0001-   ->     5 12'000100000000
    130:     1 20'--01------1100-00-1-   ->     5 12'000100000000
    131:     1 20'--0-------01---00-1-   ->     5 12'000100000000
    132:     1 20'-11-------1100---110   ->     6 12'000100000000
    133:     1 20'-11------111------10   ->     6 12'000100000000
    134:     1 20'-11-1---1111--0---11   ->     6 12'000100000000
    135:     1 20'-11-1--1-111--0---11   ->     6 12'000100000000
    136:     1 20'-11-10000111------11   ->     6 12'000100000000
    137:     1 20'-11-0----111------11   ->     6 12'000100000000
    138:     1 20'-110-----011-----01-   ->     6 12'000100000000
    139:     1 20'-111------1100----1-   ->     6 12'000100000000
    140:     1 20'-11-------01------1-   ->     6 12'000100000000
    141:     1 20'----11---11-------11   ->     7 12'000100000000
    142:     1 20'----------1--1---11-   ->     7 12'000100000000
    143:     1 20'0---------1100-1-110   ->     8 12'000100000000
    144:     1 20'0--------111---1--10   ->     8 12'000100000000
    145:     1 20'0---1---1111--01--11   ->     8 12'000100000000
    146:     1 20'0---1--1-111--01--11   ->     8 12'000100000000
    147:     1 20'0---10000111---1--11   ->     8 12'000100000000
    148:     1 20'0---0----111---1--11   ->     8 12'000100000000
    149:     1 20'----1--1-11---1---11   ->     8 12'000100000000
    150:     1 20'0--0-----011---1-01-   ->     8 12'000100000000
    151:     1 20'0--1------1100-1--1-   ->     8 12'000100000000
    152:     1 20'0---------01---1--1-   ->     8 12'000100000000
    153:     1 20'1---------1100-1-110   ->     9 12'000100000000
    154:     1 20'1--------111---1--10   ->     9 12'000100000000
    155:     1 20'1---1---1111--01--11   ->     9 12'000100000000
    156:     1 20'1---1--1-111--01--11   ->     9 12'000100000000
    157:     1 20'1---10000111---1--11   ->     9 12'000100000000
    158:     1 20'1---0----111---1--11   ->     9 12'000100000000
    159:     1 20'1--0-----011---1-01-   ->     9 12'000100000000
    160:     1 20'1--1------1100-1--1-   ->     9 12'000100000000
    161:     1 20'1---------01---1--1-   ->     9 12'000100000000
    162:     1 20'----------1------111   ->    10 12'000100000000
    163:     1 20'---1------1-1-----1-   ->    10 12'000100000000
    164:     2 20'----------1000---110   ->     0 12'000000000100
    165:     2 20'---------110------10   ->     0 12'000000000100
    166:     2 20'----1---1110--0---11   ->     0 12'000000000100
    167:     2 20'----1--1-110--0---11   ->     0 12'000000000100
    168:     2 20'----10000110------11   ->     0 12'000000000100
    169:     2 20'----0----110------11   ->     0 12'000000000100
    170:     2 20'---0-----010-----01-   ->     0 12'000000000100
    171:     2 20'---1------1000----1-   ->     0 12'000000000100
    172:     2 20'----------00------1-   ->     0 12'000000000100
    173:     2 20'-01-------1100---110   ->     1 12'000000000100
    174:     2 20'-01------111------10   ->     1 12'000000000100
    175:     2 20'-01-1---1111--0---11   ->     1 12'000000000100
    176:     2 20'-01-1--1-111--0---11   ->     1 12'000000000100
    177:     2 20'-01-10000111------11   ->     1 12'000000000100
    178:     2 20'-01-0----111------11   ->     1 12'000000000100
    179:     2 20'-010-----011-----01-   ->     1 12'000000000100
    180:     2 20'-011------1100----1-   ->     1 12'000000000100
    181:     2 20'-01-------01------1-   ->     1 12'000000000100
    182:     2 20'0---------1100--1110   ->     2 12'000000000100
    183:     2 20'0--------111----1-10   ->     2 12'000000000100
    184:     2 20'0---1---1111--0-1-11   ->     2 12'000000000100
    185:     2 20'0---1--1-111--0-1-11   ->     2 12'000000000100
    186:     2 20'0---10000111----1-11   ->     2 12'000000000100
    187:     2 20'0---0----111----1-11   ->     2 12'000000000100
    188:     2 20'----1---111---1---11   ->     2 12'000000000100
    189:     2 20'------------------0-   ->     2 12'000000000100
    190:     2 20'0--0-----011----101-   ->     2 12'000000000100
    191:     2 20'0--1------1100--1-1-   ->     2 12'000000000100
    192:     2 20'0---------01----1-1-   ->     2 12'000000000100
    193:     2 20'1---------1100--1110   ->     3 12'000000000100
    194:     2 20'1--------111----1-10   ->     3 12'000000000100
    195:     2 20'1---1---1111--0-1-11   ->     3 12'000000000100
    196:     2 20'1---1--1-111--0-1-11   ->     3 12'000000000100
    197:     2 20'1---10000111----1-11   ->     3 12'000000000100
    198:     2 20'1---0----111----1-11   ->     3 12'000000000100
    199:     2 20'1--0-----011----101-   ->     3 12'000000000100
    200:     2 20'1--1------1100--1-1-   ->     3 12'000000000100
    201:     2 20'1---------01----1-1-   ->     3 12'000000000100
    202:     2 20'----------1-1----11-   ->     4 12'000000000100
    203:     2 20'---1------1--1----1-   ->     4 12'000000000100
    204:     2 20'--0-------1100-00110   ->     5 12'000000000100
    205:     2 20'--0------111---00-10   ->     5 12'000000000100
    206:     2 20'--0-1---1111--000-11   ->     5 12'000000000100
    207:     2 20'--0-1--1-111--000-11   ->     5 12'000000000100
    208:     2 20'--0-10000111---00-11   ->     5 12'000000000100
    209:     2 20'--0-0----111---00-11   ->     5 12'000000000100
    210:     2 20'----1-1--11-------11   ->     5 12'000000000100
    211:     2 20'--00-----011---0001-   ->     5 12'000000000100
    212:     2 20'--01------1100-00-1-   ->     5 12'000000000100
    213:     2 20'--0-------01---00-1-   ->     5 12'000000000100
    214:     2 20'-11-------1100---110   ->     6 12'000000000100
    215:     2 20'-11------111------10   ->     6 12'000000000100
    216:     2 20'-11-1---1111--0---11   ->     6 12'000000000100
    217:     2 20'-11-1--1-111--0---11   ->     6 12'000000000100
    218:     2 20'-11-10000111------11   ->     6 12'000000000100
    219:     2 20'-11-0----111------11   ->     6 12'000000000100
    220:     2 20'-110-----011-----01-   ->     6 12'000000000100
    221:     2 20'-111------1100----1-   ->     6 12'000000000100
    222:     2 20'-11-------01------1-   ->     6 12'000000000100
    223:     2 20'----11---11-------11   ->     7 12'000000000100
    224:     2 20'----------1--1---11-   ->     7 12'000000000100
    225:     2 20'0---------1100-1-110   ->     8 12'000000000100
    226:     2 20'0--------111---1--10   ->     8 12'000000000100
    227:     2 20'0---1---1111--01--11   ->     8 12'000000000100
    228:     2 20'0---1--1-111--01--11   ->     8 12'000000000100
    229:     2 20'0---10000111---1--11   ->     8 12'000000000100
    230:     2 20'0---0----111---1--11   ->     8 12'000000000100
    231:     2 20'----1--1-11---1---11   ->     8 12'000000000100
    232:     2 20'0--0-----011---1-01-   ->     8 12'000000000100
    233:     2 20'0--1------1100-1--1-   ->     8 12'000000000100
    234:     2 20'0---------01---1--1-   ->     8 12'000000000100
    235:     2 20'1---------1100-1-110   ->     9 12'000000000100
    236:     2 20'1--------111---1--10   ->     9 12'000000000100
    237:     2 20'1---1---1111--01--11   ->     9 12'000000000100
    238:     2 20'1---1--1-111--01--11   ->     9 12'000000000100
    239:     2 20'1---10000111---1--11   ->     9 12'000000000100
    240:     2 20'1---0----111---1--11   ->     9 12'000000000100
    241:     2 20'1--0-----011---1-01-   ->     9 12'000000000100
    242:     2 20'1--1------1100-1--1-   ->     9 12'000000000100
    243:     2 20'1---------01---1--1-   ->     9 12'000000000100
    244:     2 20'----------1------111   ->    10 12'000000000100
    245:     2 20'---1------1-1-----1-   ->    10 12'000000000100
    246:     3 20'----------1000---110   ->     0 12'010000000000
    247:     3 20'---------110------10   ->     0 12'010000000000
    248:     3 20'----1---1110--0---11   ->     0 12'010000000000
    249:     3 20'----1--1-110--0---11   ->     0 12'010000000000
    250:     3 20'----10000110------11   ->     0 12'010000000000
    251:     3 20'----0----110------11   ->     0 12'010000000000
    252:     3 20'---0-----010-----01-   ->     0 12'010000000000
    253:     3 20'---1------1000----1-   ->     0 12'010000000000
    254:     3 20'----------00------1-   ->     0 12'010000000000
    255:     3 20'-01-------1100---110   ->     1 12'010000000000
    256:     3 20'-01------111------10   ->     1 12'010000000000
    257:     3 20'-01-1---1111--0---11   ->     1 12'010000000000
    258:     3 20'-01-1--1-111--0---11   ->     1 12'010000000000
    259:     3 20'-01-10000111------11   ->     1 12'010000000000
    260:     3 20'-01-0----111------11   ->     1 12'010000000000
    261:     3 20'-010-----011-----01-   ->     1 12'010000000000
    262:     3 20'-011------1100----1-   ->     1 12'010000000000
    263:     3 20'-01-------01------1-   ->     1 12'010000000000
    264:     3 20'0---------1100--1110   ->     2 12'010000000000
    265:     3 20'0--------111----1-10   ->     2 12'010000000000
    266:     3 20'0---1---1111--0-1-11   ->     2 12'010000000000
    267:     3 20'0---1--1-111--0-1-11   ->     2 12'010000000000
    268:     3 20'0---10000111----1-11   ->     2 12'010000000000
    269:     3 20'0---0----111----1-11   ->     2 12'010000000000
    270:     3 20'----1---111---1---11   ->     2 12'010000000000
    271:     3 20'0--0-----011----101-   ->     2 12'010000000000
    272:     3 20'0--1------1100--1-1-   ->     2 12'010000000000
    273:     3 20'0---------01----1-1-   ->     2 12'010000000000
    274:     3 20'1---------1100--1110   ->     3 12'010000000000
    275:     3 20'1--------111----1-10   ->     3 12'010000000000
    276:     3 20'1---1---1111--0-1-11   ->     3 12'010000000000
    277:     3 20'1---1--1-111--0-1-11   ->     3 12'010000000000
    278:     3 20'1---10000111----1-11   ->     3 12'010000000000
    279:     3 20'1---0----111----1-11   ->     3 12'010000000000
    280:     3 20'------------------0-   ->     3 12'010000000000
    281:     3 20'1--0-----011----101-   ->     3 12'010000000000
    282:     3 20'1--1------1100--1-1-   ->     3 12'010000000000
    283:     3 20'1---------01----1-1-   ->     3 12'010000000000
    284:     3 20'----------1-1----11-   ->     4 12'010000000000
    285:     3 20'---1------1--1----1-   ->     4 12'010000000000
    286:     3 20'--0-------1100-00110   ->     5 12'010000000000
    287:     3 20'--0------111---00-10   ->     5 12'010000000000
    288:     3 20'--0-1---1111--000-11   ->     5 12'010000000000
    289:     3 20'--0-1--1-111--000-11   ->     5 12'010000000000
    290:     3 20'--0-10000111---00-11   ->     5 12'010000000000
    291:     3 20'--0-0----111---00-11   ->     5 12'010000000000
    292:     3 20'----1-1--11-------11   ->     5 12'010000000000
    293:     3 20'--00-----011---0001-   ->     5 12'010000000000
    294:     3 20'--01------1100-00-1-   ->     5 12'010000000000
    295:     3 20'--0-------01---00-1-   ->     5 12'010000000000
    296:     3 20'-11-------1100---110   ->     6 12'010000000000
    297:     3 20'-11------111------10   ->     6 12'010000000000
    298:     3 20'-11-1---1111--0---11   ->     6 12'010000000000
    299:     3 20'-11-1--1-111--0---11   ->     6 12'010000000000
    300:     3 20'-11-10000111------11   ->     6 12'010000000000
    301:     3 20'-11-0----111------11   ->     6 12'010000000000
    302:     3 20'-110-----011-----01-   ->     6 12'010000000000
    303:     3 20'-111------1100----1-   ->     6 12'010000000000
    304:     3 20'-11-------01------1-   ->     6 12'010000000000
    305:     3 20'----11---11-------11   ->     7 12'010000000000
    306:     3 20'----------1--1---11-   ->     7 12'010000000000
    307:     3 20'0---------1100-1-110   ->     8 12'010000000000
    308:     3 20'0--------111---1--10   ->     8 12'010000000000
    309:     3 20'0---1---1111--01--11   ->     8 12'010000000000
    310:     3 20'0---1--1-111--01--11   ->     8 12'010000000000
    311:     3 20'0---10000111---1--11   ->     8 12'010000000000
    312:     3 20'0---0----111---1--11   ->     8 12'010000000000
    313:     3 20'----1--1-11---1---11   ->     8 12'010000000000
    314:     3 20'0--0-----011---1-01-   ->     8 12'010000000000
    315:     3 20'0--1------1100-1--1-   ->     8 12'010000000000
    316:     3 20'0---------01---1--1-   ->     8 12'010000000000
    317:     3 20'1---------1100-1-110   ->     9 12'010000000000
    318:     3 20'1--------111---1--10   ->     9 12'010000000000
    319:     3 20'1---1---1111--01--11   ->     9 12'010000000000
    320:     3 20'1---1--1-111--01--11   ->     9 12'010000000000
    321:     3 20'1---10000111---1--11   ->     9 12'010000000000
    322:     3 20'1---0----111---1--11   ->     9 12'010000000000
    323:     3 20'1--0-----011---1-01-   ->     9 12'010000000000
    324:     3 20'1--1------1100-1--1-   ->     9 12'010000000000
    325:     3 20'1---------01---1--1-   ->     9 12'010000000000
    326:     3 20'----------1------111   ->    10 12'010000000000
    327:     3 20'---1------1-1-----1-   ->    10 12'010000000000
    328:     4 20'----------1000---110   ->     0 12'000001000000
    329:     4 20'---------110------10   ->     0 12'000001000000
    330:     4 20'----1---1110--0---11   ->     0 12'000001000000
    331:     4 20'----1--1-110--0---11   ->     0 12'000001000000
    332:     4 20'----10000110------11   ->     0 12'000001000000
    333:     4 20'----0----110------11   ->     0 12'000001000000
    334:     4 20'---0-----010-----01-   ->     0 12'000001000000
    335:     4 20'---1------1000----1-   ->     0 12'000001000000
    336:     4 20'----------00------1-   ->     0 12'000001000000
    337:     4 20'-01-------1100---110   ->     1 12'000001000000
    338:     4 20'-01------111------10   ->     1 12'000001000000
    339:     4 20'-01-1---1111--0---11   ->     1 12'000001000000
    340:     4 20'-01-1--1-111--0---11   ->     1 12'000001000000
    341:     4 20'-01-10000111------11   ->     1 12'000001000000
    342:     4 20'-01-0----111------11   ->     1 12'000001000000
    343:     4 20'-010-----011-----01-   ->     1 12'000001000000
    344:     4 20'-011------1100----1-   ->     1 12'000001000000
    345:     4 20'-01-------01------1-   ->     1 12'000001000000
    346:     4 20'0---------1100--1110   ->     2 12'000001000000
    347:     4 20'0--------111----1-10   ->     2 12'000001000000
    348:     4 20'0---1---1111--0-1-11   ->     2 12'000001000000
    349:     4 20'0---1--1-111--0-1-11   ->     2 12'000001000000
    350:     4 20'0---10000111----1-11   ->     2 12'000001000000
    351:     4 20'0---0----111----1-11   ->     2 12'000001000000
    352:     4 20'----1---111---1---11   ->     2 12'000001000000
    353:     4 20'0--0-----011----101-   ->     2 12'000001000000
    354:     4 20'0--1------1100--1-1-   ->     2 12'000001000000
    355:     4 20'0---------01----1-1-   ->     2 12'000001000000
    356:     4 20'1---------1100--1110   ->     3 12'000001000000
    357:     4 20'1--------111----1-10   ->     3 12'000001000000
    358:     4 20'1---1---1111--0-1-11   ->     3 12'000001000000
    359:     4 20'1---1--1-111--0-1-11   ->     3 12'000001000000
    360:     4 20'1---10000111----1-11   ->     3 12'000001000000
    361:     4 20'1---0----111----1-11   ->     3 12'000001000000
    362:     4 20'1--0-----011----101-   ->     3 12'000001000000
    363:     4 20'1--1------1100--1-1-   ->     3 12'000001000000
    364:     4 20'1---------01----1-1-   ->     3 12'000001000000
    365:     4 20'------------------0-   ->     4 12'000001000000
    366:     4 20'----------1-1----11-   ->     4 12'000001000000
    367:     4 20'---1------1--1----1-   ->     4 12'000001000000
    368:     4 20'--0-------1100-00110   ->     5 12'000001000000
    369:     4 20'--0------111---00-10   ->     5 12'000001000000
    370:     4 20'--0-1---1111--000-11   ->     5 12'000001000000
    371:     4 20'--0-1--1-111--000-11   ->     5 12'000001000000
    372:     4 20'--0-10000111---00-11   ->     5 12'000001000000
    373:     4 20'--0-0----111---00-11   ->     5 12'000001000000
    374:     4 20'----1-1--11-------11   ->     5 12'000001000000
    375:     4 20'--00-----011---0001-   ->     5 12'000001000000
    376:     4 20'--01------1100-00-1-   ->     5 12'000001000000
    377:     4 20'--0-------01---00-1-   ->     5 12'000001000000
    378:     4 20'-11-------1100---110   ->     6 12'000001000000
    379:     4 20'-11------111------10   ->     6 12'000001000000
    380:     4 20'-11-1---1111--0---11   ->     6 12'000001000000
    381:     4 20'-11-1--1-111--0---11   ->     6 12'000001000000
    382:     4 20'-11-10000111------11   ->     6 12'000001000000
    383:     4 20'-11-0----111------11   ->     6 12'000001000000
    384:     4 20'-110-----011-----01-   ->     6 12'000001000000
    385:     4 20'-111------1100----1-   ->     6 12'000001000000
    386:     4 20'-11-------01------1-   ->     6 12'000001000000
    387:     4 20'----11---11-------11   ->     7 12'000001000000
    388:     4 20'----------1--1---11-   ->     7 12'000001000000
    389:     4 20'0---------1100-1-110   ->     8 12'000001000000
    390:     4 20'0--------111---1--10   ->     8 12'000001000000
    391:     4 20'0---1---1111--01--11   ->     8 12'000001000000
    392:     4 20'0---1--1-111--01--11   ->     8 12'000001000000
    393:     4 20'0---10000111---1--11   ->     8 12'000001000000
    394:     4 20'0---0----111---1--11   ->     8 12'000001000000
    395:     4 20'----1--1-11---1---11   ->     8 12'000001000000
    396:     4 20'0--0-----011---1-01-   ->     8 12'000001000000
    397:     4 20'0--1------1100-1--1-   ->     8 12'000001000000
    398:     4 20'0---------01---1--1-   ->     8 12'000001000000
    399:     4 20'1---------1100-1-110   ->     9 12'000001000000
    400:     4 20'1--------111---1--10   ->     9 12'000001000000
    401:     4 20'1---1---1111--01--11   ->     9 12'000001000000
    402:     4 20'1---1--1-111--01--11   ->     9 12'000001000000
    403:     4 20'1---10000111---1--11   ->     9 12'000001000000
    404:     4 20'1---0----111---1--11   ->     9 12'000001000000
    405:     4 20'1--0-----011---1-01-   ->     9 12'000001000000
    406:     4 20'1--1------1100-1--1-   ->     9 12'000001000000
    407:     4 20'1---------01---1--1-   ->     9 12'000001000000
    408:     4 20'----------1------111   ->    10 12'000001000000
    409:     4 20'---1------1-1-----1-   ->    10 12'000001000000
    410:     5 20'----------1000---110   ->     0 12'000000000010
    411:     5 20'---------110------10   ->     0 12'000000000010
    412:     5 20'----1---1110--0---11   ->     0 12'000000000010
    413:     5 20'----1--1-110--0---11   ->     0 12'000000000010
    414:     5 20'----10000110------11   ->     0 12'000000000010
    415:     5 20'----0----110------11   ->     0 12'000000000010
    416:     5 20'---0-----010-----01-   ->     0 12'000000000010
    417:     5 20'---1------1000----1-   ->     0 12'000000000010
    418:     5 20'----------00------1-   ->     0 12'000000000010
    419:     5 20'-01-------1100---110   ->     1 12'000000000010
    420:     5 20'-01------111------10   ->     1 12'000000000010
    421:     5 20'-01-1---1111--0---11   ->     1 12'000000000010
    422:     5 20'-01-1--1-111--0---11   ->     1 12'000000000010
    423:     5 20'-01-10000111------11   ->     1 12'000000000010
    424:     5 20'-01-0----111------11   ->     1 12'000000000010
    425:     5 20'-010-----011-----01-   ->     1 12'000000000010
    426:     5 20'-011------1100----1-   ->     1 12'000000000010
    427:     5 20'-01-------01------1-   ->     1 12'000000000010
    428:     5 20'0---------1100--1110   ->     2 12'000000000010
    429:     5 20'0--------111----1-10   ->     2 12'000000000010
    430:     5 20'0---1---1111--0-1-11   ->     2 12'000000000010
    431:     5 20'0---1--1-111--0-1-11   ->     2 12'000000000010
    432:     5 20'0---10000111----1-11   ->     2 12'000000000010
    433:     5 20'0---0----111----1-11   ->     2 12'000000000010
    434:     5 20'----1---111---1---11   ->     2 12'000000000010
    435:     5 20'0--0-----011----101-   ->     2 12'000000000010
    436:     5 20'0--1------1100--1-1-   ->     2 12'000000000010
    437:     5 20'0---------01----1-1-   ->     2 12'000000000010
    438:     5 20'1---------1100--1110   ->     3 12'000000000010
    439:     5 20'1--------111----1-10   ->     3 12'000000000010
    440:     5 20'1---1---1111--0-1-11   ->     3 12'000000000010
    441:     5 20'1---1--1-111--0-1-11   ->     3 12'000000000010
    442:     5 20'1---10000111----1-11   ->     3 12'000000000010
    443:     5 20'1---0----111----1-11   ->     3 12'000000000010
    444:     5 20'1--0-----011----101-   ->     3 12'000000000010
    445:     5 20'1--1------1100--1-1-   ->     3 12'000000000010
    446:     5 20'1---------01----1-1-   ->     3 12'000000000010
    447:     5 20'----------1-1----11-   ->     4 12'000000000010
    448:     5 20'---1------1--1----1-   ->     4 12'000000000010
    449:     5 20'--0-------1100-00110   ->     5 12'000000000010
    450:     5 20'--0------111---00-10   ->     5 12'000000000010
    451:     5 20'--0-1---1111--000-11   ->     5 12'000000000010
    452:     5 20'--0-1--1-111--000-11   ->     5 12'000000000010
    453:     5 20'--0-10000111---00-11   ->     5 12'000000000010
    454:     5 20'--0-0----111---00-11   ->     5 12'000000000010
    455:     5 20'----1-1--11-------11   ->     5 12'000000000010
    456:     5 20'------------------0-   ->     5 12'000000000010
    457:     5 20'--00-----011---0001-   ->     5 12'000000000010
    458:     5 20'--01------1100-00-1-   ->     5 12'000000000010
    459:     5 20'--0-------01---00-1-   ->     5 12'000000000010
    460:     5 20'-11-------1100---110   ->     6 12'000000000010
    461:     5 20'-11------111------10   ->     6 12'000000000010
    462:     5 20'-11-1---1111--0---11   ->     6 12'000000000010
    463:     5 20'-11-1--1-111--0---11   ->     6 12'000000000010
    464:     5 20'-11-10000111------11   ->     6 12'000000000010
    465:     5 20'-11-0----111------11   ->     6 12'000000000010
    466:     5 20'-110-----011-----01-   ->     6 12'000000000010
    467:     5 20'-111------1100----1-   ->     6 12'000000000010
    468:     5 20'-11-------01------1-   ->     6 12'000000000010
    469:     5 20'----11---11-------11   ->     7 12'000000000010
    470:     5 20'----------1--1---11-   ->     7 12'000000000010
    471:     5 20'0---------1100-1-110   ->     8 12'000000000010
    472:     5 20'0--------111---1--10   ->     8 12'000000000010
    473:     5 20'0---1---1111--01--11   ->     8 12'000000000010
    474:     5 20'0---1--1-111--01--11   ->     8 12'000000000010
    475:     5 20'0---10000111---1--11   ->     8 12'000000000010
    476:     5 20'0---0----111---1--11   ->     8 12'000000000010
    477:     5 20'----1--1-11---1---11   ->     8 12'000000000010
    478:     5 20'0--0-----011---1-01-   ->     8 12'000000000010
    479:     5 20'0--1------1100-1--1-   ->     8 12'000000000010
    480:     5 20'0---------01---1--1-   ->     8 12'000000000010
    481:     5 20'1---------1100-1-110   ->     9 12'000000000010
    482:     5 20'1--------111---1--10   ->     9 12'000000000010
    483:     5 20'1---1---1111--01--11   ->     9 12'000000000010
    484:     5 20'1---1--1-111--01--11   ->     9 12'000000000010
    485:     5 20'1---10000111---1--11   ->     9 12'000000000010
    486:     5 20'1---0----111---1--11   ->     9 12'000000000010
    487:     5 20'1--0-----011---1-01-   ->     9 12'000000000010
    488:     5 20'1--1------1100-1--1-   ->     9 12'000000000010
    489:     5 20'1---------01---1--1-   ->     9 12'000000000010
    490:     5 20'----------1------111   ->    10 12'000000000010
    491:     5 20'---1------1-1-----1-   ->    10 12'000000000010
    492:     6 20'----------1000---110   ->     0 12'001000000000
    493:     6 20'---------110------10   ->     0 12'001000000000
    494:     6 20'----1---1110--0---11   ->     0 12'001000000000
    495:     6 20'----1--1-110--0---11   ->     0 12'001000000000
    496:     6 20'----10000110------11   ->     0 12'001000000000
    497:     6 20'----0----110------11   ->     0 12'001000000000
    498:     6 20'---0-----010-----01-   ->     0 12'001000000000
    499:     6 20'---1------1000----1-   ->     0 12'001000000000
    500:     6 20'----------00------1-   ->     0 12'001000000000
    501:     6 20'-01-------1100---110   ->     1 12'001000000000
    502:     6 20'-01------111------10   ->     1 12'001000000000
    503:     6 20'-01-1---1111--0---11   ->     1 12'001000000000
    504:     6 20'-01-1--1-111--0---11   ->     1 12'001000000000
    505:     6 20'-01-10000111------11   ->     1 12'001000000000
    506:     6 20'-01-0----111------11   ->     1 12'001000000000
    507:     6 20'-010-----011-----01-   ->     1 12'001000000000
    508:     6 20'-011------1100----1-   ->     1 12'001000000000
    509:     6 20'-01-------01------1-   ->     1 12'001000000000
    510:     6 20'0---------1100--1110   ->     2 12'001000000000
    511:     6 20'0--------111----1-10   ->     2 12'001000000000
    512:     6 20'0---1---1111--0-1-11   ->     2 12'001000000000
    513:     6 20'0---1--1-111--0-1-11   ->     2 12'001000000000
    514:     6 20'0---10000111----1-11   ->     2 12'001000000000
    515:     6 20'0---0----111----1-11   ->     2 12'001000000000
    516:     6 20'----1---111---1---11   ->     2 12'001000000000
    517:     6 20'0--0-----011----101-   ->     2 12'001000000000
    518:     6 20'0--1------1100--1-1-   ->     2 12'001000000000
    519:     6 20'0---------01----1-1-   ->     2 12'001000000000
    520:     6 20'1---------1100--1110   ->     3 12'001000000000
    521:     6 20'1--------111----1-10   ->     3 12'001000000000
    522:     6 20'1---1---1111--0-1-11   ->     3 12'001000000000
    523:     6 20'1---1--1-111--0-1-11   ->     3 12'001000000000
    524:     6 20'1---10000111----1-11   ->     3 12'001000000000
    525:     6 20'1---0----111----1-11   ->     3 12'001000000000
    526:     6 20'1--0-----011----101-   ->     3 12'001000000000
    527:     6 20'1--1------1100--1-1-   ->     3 12'001000000000
    528:     6 20'1---------01----1-1-   ->     3 12'001000000000
    529:     6 20'----------1-1----11-   ->     4 12'001000000000
    530:     6 20'---1------1--1----1-   ->     4 12'001000000000
    531:     6 20'--0-------1100-00110   ->     5 12'001000000000
    532:     6 20'--0------111---00-10   ->     5 12'001000000000
    533:     6 20'--0-1---1111--000-11   ->     5 12'001000000000
    534:     6 20'--0-1--1-111--000-11   ->     5 12'001000000000
    535:     6 20'--0-10000111---00-11   ->     5 12'001000000000
    536:     6 20'--0-0----111---00-11   ->     5 12'001000000000
    537:     6 20'----1-1--11-------11   ->     5 12'001000000000
    538:     6 20'--00-----011---0001-   ->     5 12'001000000000
    539:     6 20'--01------1100-00-1-   ->     5 12'001000000000
    540:     6 20'--0-------01---00-1-   ->     5 12'001000000000
    541:     6 20'-11-------1100---110   ->     6 12'001000000000
    542:     6 20'-11------111------10   ->     6 12'001000000000
    543:     6 20'-11-1---1111--0---11   ->     6 12'001000000000
    544:     6 20'-11-1--1-111--0---11   ->     6 12'001000000000
    545:     6 20'-11-10000111------11   ->     6 12'001000000000
    546:     6 20'-11-0----111------11   ->     6 12'001000000000
    547:     6 20'------------------0-   ->     6 12'001000000000
    548:     6 20'-110-----011-----01-   ->     6 12'001000000000
    549:     6 20'-111------1100----1-   ->     6 12'001000000000
    550:     6 20'-11-------01------1-   ->     6 12'001000000000
    551:     6 20'----11---11-------11   ->     7 12'001000000000
    552:     6 20'----------1--1---11-   ->     7 12'001000000000
    553:     6 20'0---------1100-1-110   ->     8 12'001000000000
    554:     6 20'0--------111---1--10   ->     8 12'001000000000
    555:     6 20'0---1---1111--01--11   ->     8 12'001000000000
    556:     6 20'0---1--1-111--01--11   ->     8 12'001000000000
    557:     6 20'0---10000111---1--11   ->     8 12'001000000000
    558:     6 20'0---0----111---1--11   ->     8 12'001000000000
    559:     6 20'----1--1-11---1---11   ->     8 12'001000000000
    560:     6 20'0--0-----011---1-01-   ->     8 12'001000000000
    561:     6 20'0--1------1100-1--1-   ->     8 12'001000000000
    562:     6 20'0---------01---1--1-   ->     8 12'001000000000
    563:     6 20'1---------1100-1-110   ->     9 12'001000000000
    564:     6 20'1--------111---1--10   ->     9 12'001000000000
    565:     6 20'1---1---1111--01--11   ->     9 12'001000000000
    566:     6 20'1---1--1-111--01--11   ->     9 12'001000000000
    567:     6 20'1---10000111---1--11   ->     9 12'001000000000
    568:     6 20'1---0----111---1--11   ->     9 12'001000000000
    569:     6 20'1--0-----011---1-01-   ->     9 12'001000000000
    570:     6 20'1--1------1100-1--1-   ->     9 12'001000000000
    571:     6 20'1---------01---1--1-   ->     9 12'001000000000
    572:     6 20'----------1------111   ->    10 12'001000000000
    573:     6 20'---1------1-1-----1-   ->    10 12'001000000000
    574:     7 20'----------1000---110   ->     0 12'000000100000
    575:     7 20'---------110------10   ->     0 12'000000100000
    576:     7 20'----1---1110--0---11   ->     0 12'000000100000
    577:     7 20'----1--1-110--0---11   ->     0 12'000000100000
    578:     7 20'----10000110------11   ->     0 12'000000100000
    579:     7 20'----0----110------11   ->     0 12'000000100000
    580:     7 20'---0-----010-----01-   ->     0 12'000000100000
    581:     7 20'---1------1000----1-   ->     0 12'000000100000
    582:     7 20'----------00------1-   ->     0 12'000000100000
    583:     7 20'-01-------1100---110   ->     1 12'000000100000
    584:     7 20'-01------111------10   ->     1 12'000000100000
    585:     7 20'-01-1---1111--0---11   ->     1 12'000000100000
    586:     7 20'-01-1--1-111--0---11   ->     1 12'000000100000
    587:     7 20'-01-10000111------11   ->     1 12'000000100000
    588:     7 20'-01-0----111------11   ->     1 12'000000100000
    589:     7 20'-010-----011-----01-   ->     1 12'000000100000
    590:     7 20'-011------1100----1-   ->     1 12'000000100000
    591:     7 20'-01-------01------1-   ->     1 12'000000100000
    592:     7 20'0---------1100--1110   ->     2 12'000000100000
    593:     7 20'0--------111----1-10   ->     2 12'000000100000
    594:     7 20'0---1---1111--0-1-11   ->     2 12'000000100000
    595:     7 20'0---1--1-111--0-1-11   ->     2 12'000000100000
    596:     7 20'0---10000111----1-11   ->     2 12'000000100000
    597:     7 20'0---0----111----1-11   ->     2 12'000000100000
    598:     7 20'----1---111---1---11   ->     2 12'000000100000
    599:     7 20'0--0-----011----101-   ->     2 12'000000100000
    600:     7 20'0--1------1100--1-1-   ->     2 12'000000100000
    601:     7 20'0---------01----1-1-   ->     2 12'000000100000
    602:     7 20'1---------1100--1110   ->     3 12'000000100000
    603:     7 20'1--------111----1-10   ->     3 12'000000100000
    604:     7 20'1---1---1111--0-1-11   ->     3 12'000000100000
    605:     7 20'1---1--1-111--0-1-11   ->     3 12'000000100000
    606:     7 20'1---10000111----1-11   ->     3 12'000000100000
    607:     7 20'1---0----111----1-11   ->     3 12'000000100000
    608:     7 20'1--0-----011----101-   ->     3 12'000000100000
    609:     7 20'1--1------1100--1-1-   ->     3 12'000000100000
    610:     7 20'1---------01----1-1-   ->     3 12'000000100000
    611:     7 20'----------1-1----11-   ->     4 12'000000100000
    612:     7 20'---1------1--1----1-   ->     4 12'000000100000
    613:     7 20'--0-------1100-00110   ->     5 12'000000100000
    614:     7 20'--0------111---00-10   ->     5 12'000000100000
    615:     7 20'--0-1---1111--000-11   ->     5 12'000000100000
    616:     7 20'--0-1--1-111--000-11   ->     5 12'000000100000
    617:     7 20'--0-10000111---00-11   ->     5 12'000000100000
    618:     7 20'--0-0----111---00-11   ->     5 12'000000100000
    619:     7 20'----1-1--11-------11   ->     5 12'000000100000
    620:     7 20'--00-----011---0001-   ->     5 12'000000100000
    621:     7 20'--01------1100-00-1-   ->     5 12'000000100000
    622:     7 20'--0-------01---00-1-   ->     5 12'000000100000
    623:     7 20'-11-------1100---110   ->     6 12'000000100000
    624:     7 20'-11------111------10   ->     6 12'000000100000
    625:     7 20'-11-1---1111--0---11   ->     6 12'000000100000
    626:     7 20'-11-1--1-111--0---11   ->     6 12'000000100000
    627:     7 20'-11-10000111------11   ->     6 12'000000100000
    628:     7 20'-11-0----111------11   ->     6 12'000000100000
    629:     7 20'-110-----011-----01-   ->     6 12'000000100000
    630:     7 20'-111------1100----1-   ->     6 12'000000100000
    631:     7 20'-11-------01------1-   ->     6 12'000000100000
    632:     7 20'----11---11-------11   ->     7 12'000000100000
    633:     7 20'------------------0-   ->     7 12'000000100000
    634:     7 20'----------1--1---11-   ->     7 12'000000100000
    635:     7 20'0---------1100-1-110   ->     8 12'000000100000
    636:     7 20'0--------111---1--10   ->     8 12'000000100000
    637:     7 20'0---1---1111--01--11   ->     8 12'000000100000
    638:     7 20'0---1--1-111--01--11   ->     8 12'000000100000
    639:     7 20'0---10000111---1--11   ->     8 12'000000100000
    640:     7 20'0---0----111---1--11   ->     8 12'000000100000
    641:     7 20'----1--1-11---1---11   ->     8 12'000000100000
    642:     7 20'0--0-----011---1-01-   ->     8 12'000000100000
    643:     7 20'0--1------1100-1--1-   ->     8 12'000000100000
    644:     7 20'0---------01---1--1-   ->     8 12'000000100000
    645:     7 20'1---------1100-1-110   ->     9 12'000000100000
    646:     7 20'1--------111---1--10   ->     9 12'000000100000
    647:     7 20'1---1---1111--01--11   ->     9 12'000000100000
    648:     7 20'1---1--1-111--01--11   ->     9 12'000000100000
    649:     7 20'1---10000111---1--11   ->     9 12'000000100000
    650:     7 20'1---0----111---1--11   ->     9 12'000000100000
    651:     7 20'1--0-----011---1-01-   ->     9 12'000000100000
    652:     7 20'1--1------1100-1--1-   ->     9 12'000000100000
    653:     7 20'1---------01---1--1-   ->     9 12'000000100000
    654:     7 20'----------1------111   ->    10 12'000000100000
    655:     7 20'---1------1-1-----1-   ->    10 12'000000100000
    656:     8 20'----------1000---110   ->     0 12'000000001000
    657:     8 20'---------110------10   ->     0 12'000000001000
    658:     8 20'----1---1110--0---11   ->     0 12'000000001000
    659:     8 20'----1--1-110--0---11   ->     0 12'000000001000
    660:     8 20'----10000110------11   ->     0 12'000000001000
    661:     8 20'----0----110------11   ->     0 12'000000001000
    662:     8 20'---0-----010-----01-   ->     0 12'000000001000
    663:     8 20'---1------1000----1-   ->     0 12'000000001000
    664:     8 20'----------00------1-   ->     0 12'000000001000
    665:     8 20'-01-------1100---110   ->     1 12'000000001000
    666:     8 20'-01------111------10   ->     1 12'000000001000
    667:     8 20'-01-1---1111--0---11   ->     1 12'000000001000
    668:     8 20'-01-1--1-111--0---11   ->     1 12'000000001000
    669:     8 20'-01-10000111------11   ->     1 12'000000001000
    670:     8 20'-01-0----111------11   ->     1 12'000000001000
    671:     8 20'-010-----011-----01-   ->     1 12'000000001000
    672:     8 20'-011------1100----1-   ->     1 12'000000001000
    673:     8 20'-01-------01------1-   ->     1 12'000000001000
    674:     8 20'0---------1100--1110   ->     2 12'000000001000
    675:     8 20'0--------111----1-10   ->     2 12'000000001000
    676:     8 20'0---1---1111--0-1-11   ->     2 12'000000001000
    677:     8 20'0---1--1-111--0-1-11   ->     2 12'000000001000
    678:     8 20'0---10000111----1-11   ->     2 12'000000001000
    679:     8 20'0---0----111----1-11   ->     2 12'000000001000
    680:     8 20'----1---111---1---11   ->     2 12'000000001000
    681:     8 20'0--0-----011----101-   ->     2 12'000000001000
    682:     8 20'0--1------1100--1-1-   ->     2 12'000000001000
    683:     8 20'0---------01----1-1-   ->     2 12'000000001000
    684:     8 20'1---------1100--1110   ->     3 12'000000001000
    685:     8 20'1--------111----1-10   ->     3 12'000000001000
    686:     8 20'1---1---1111--0-1-11   ->     3 12'000000001000
    687:     8 20'1---1--1-111--0-1-11   ->     3 12'000000001000
    688:     8 20'1---10000111----1-11   ->     3 12'000000001000
    689:     8 20'1---0----111----1-11   ->     3 12'000000001000
    690:     8 20'1--0-----011----101-   ->     3 12'000000001000
    691:     8 20'1--1------1100--1-1-   ->     3 12'000000001000
    692:     8 20'1---------01----1-1-   ->     3 12'000000001000
    693:     8 20'----------1-1----11-   ->     4 12'000000001000
    694:     8 20'---1------1--1----1-   ->     4 12'000000001000
    695:     8 20'--0-------1100-00110   ->     5 12'000000001000
    696:     8 20'--0------111---00-10   ->     5 12'000000001000
    697:     8 20'--0-1---1111--000-11   ->     5 12'000000001000
    698:     8 20'--0-1--1-111--000-11   ->     5 12'000000001000
    699:     8 20'--0-10000111---00-11   ->     5 12'000000001000
    700:     8 20'--0-0----111---00-11   ->     5 12'000000001000
    701:     8 20'----1-1--11-------11   ->     5 12'000000001000
    702:     8 20'--00-----011---0001-   ->     5 12'000000001000
    703:     8 20'--01------1100-00-1-   ->     5 12'000000001000
    704:     8 20'--0-------01---00-1-   ->     5 12'000000001000
    705:     8 20'-11-------1100---110   ->     6 12'000000001000
    706:     8 20'-11------111------10   ->     6 12'000000001000
    707:     8 20'-11-1---1111--0---11   ->     6 12'000000001000
    708:     8 20'-11-1--1-111--0---11   ->     6 12'000000001000
    709:     8 20'-11-10000111------11   ->     6 12'000000001000
    710:     8 20'-11-0----111------11   ->     6 12'000000001000
    711:     8 20'-110-----011-----01-   ->     6 12'000000001000
    712:     8 20'-111------1100----1-   ->     6 12'000000001000
    713:     8 20'-11-------01------1-   ->     6 12'000000001000
    714:     8 20'----11---11-------11   ->     7 12'000000001000
    715:     8 20'----------1--1---11-   ->     7 12'000000001000
    716:     8 20'0---------1100-1-110   ->     8 12'000000001000
    717:     8 20'0--------111---1--10   ->     8 12'000000001000
    718:     8 20'0---1---1111--01--11   ->     8 12'000000001000
    719:     8 20'0---1--1-111--01--11   ->     8 12'000000001000
    720:     8 20'0---10000111---1--11   ->     8 12'000000001000
    721:     8 20'0---0----111---1--11   ->     8 12'000000001000
    722:     8 20'----1--1-11---1---11   ->     8 12'000000001000
    723:     8 20'------------------0-   ->     8 12'000000001000
    724:     8 20'0--0-----011---1-01-   ->     8 12'000000001000
    725:     8 20'0--1------1100-1--1-   ->     8 12'000000001000
    726:     8 20'0---------01---1--1-   ->     8 12'000000001000
    727:     8 20'1---------1100-1-110   ->     9 12'000000001000
    728:     8 20'1--------111---1--10   ->     9 12'000000001000
    729:     8 20'1---1---1111--01--11   ->     9 12'000000001000
    730:     8 20'1---1--1-111--01--11   ->     9 12'000000001000
    731:     8 20'1---10000111---1--11   ->     9 12'000000001000
    732:     8 20'1---0----111---1--11   ->     9 12'000000001000
    733:     8 20'1--0-----011---1-01-   ->     9 12'000000001000
    734:     8 20'1--1------1100-1--1-   ->     9 12'000000001000
    735:     8 20'1---------01---1--1-   ->     9 12'000000001000
    736:     8 20'----------1------111   ->    10 12'000000001000
    737:     8 20'---1------1-1-----1-   ->    10 12'000000001000
    738:     9 20'----------1000---110   ->     0 12'100000000000
    739:     9 20'---------110------10   ->     0 12'100000000000
    740:     9 20'----1---1110--0---11   ->     0 12'100000000000
    741:     9 20'----1--1-110--0---11   ->     0 12'100000000000
    742:     9 20'----10000110------11   ->     0 12'100000000000
    743:     9 20'----0----110------11   ->     0 12'100000000000
    744:     9 20'---0-----010-----01-   ->     0 12'100000000000
    745:     9 20'---1------1000----1-   ->     0 12'100000000000
    746:     9 20'----------00------1-   ->     0 12'100000000000
    747:     9 20'-01-------1100---110   ->     1 12'100000000000
    748:     9 20'-01------111------10   ->     1 12'100000000000
    749:     9 20'-01-1---1111--0---11   ->     1 12'100000000000
    750:     9 20'-01-1--1-111--0---11   ->     1 12'100000000000
    751:     9 20'-01-10000111------11   ->     1 12'100000000000
    752:     9 20'-01-0----111------11   ->     1 12'100000000000
    753:     9 20'-010-----011-----01-   ->     1 12'100000000000
    754:     9 20'-011------1100----1-   ->     1 12'100000000000
    755:     9 20'-01-------01------1-   ->     1 12'100000000000
    756:     9 20'0---------1100--1110   ->     2 12'100000000000
    757:     9 20'0--------111----1-10   ->     2 12'100000000000
    758:     9 20'0---1---1111--0-1-11   ->     2 12'100000000000
    759:     9 20'0---1--1-111--0-1-11   ->     2 12'100000000000
    760:     9 20'0---10000111----1-11   ->     2 12'100000000000
    761:     9 20'0---0----111----1-11   ->     2 12'100000000000
    762:     9 20'----1---111---1---11   ->     2 12'100000000000
    763:     9 20'0--0-----011----101-   ->     2 12'100000000000
    764:     9 20'0--1------1100--1-1-   ->     2 12'100000000000
    765:     9 20'0---------01----1-1-   ->     2 12'100000000000
    766:     9 20'1---------1100--1110   ->     3 12'100000000000
    767:     9 20'1--------111----1-10   ->     3 12'100000000000
    768:     9 20'1---1---1111--0-1-11   ->     3 12'100000000000
    769:     9 20'1---1--1-111--0-1-11   ->     3 12'100000000000
    770:     9 20'1---10000111----1-11   ->     3 12'100000000000
    771:     9 20'1---0----111----1-11   ->     3 12'100000000000
    772:     9 20'1--0-----011----101-   ->     3 12'100000000000
    773:     9 20'1--1------1100--1-1-   ->     3 12'100000000000
    774:     9 20'1---------01----1-1-   ->     3 12'100000000000
    775:     9 20'----------1-1----11-   ->     4 12'100000000000
    776:     9 20'---1------1--1----1-   ->     4 12'100000000000
    777:     9 20'--0-------1100-00110   ->     5 12'100000000000
    778:     9 20'--0------111---00-10   ->     5 12'100000000000
    779:     9 20'--0-1---1111--000-11   ->     5 12'100000000000
    780:     9 20'--0-1--1-111--000-11   ->     5 12'100000000000
    781:     9 20'--0-10000111---00-11   ->     5 12'100000000000
    782:     9 20'--0-0----111---00-11   ->     5 12'100000000000
    783:     9 20'----1-1--11-------11   ->     5 12'100000000000
    784:     9 20'--00-----011---0001-   ->     5 12'100000000000
    785:     9 20'--01------1100-00-1-   ->     5 12'100000000000
    786:     9 20'--0-------01---00-1-   ->     5 12'100000000000
    787:     9 20'-11-------1100---110   ->     6 12'100000000000
    788:     9 20'-11------111------10   ->     6 12'100000000000
    789:     9 20'-11-1---1111--0---11   ->     6 12'100000000000
    790:     9 20'-11-1--1-111--0---11   ->     6 12'100000000000
    791:     9 20'-11-10000111------11   ->     6 12'100000000000
    792:     9 20'-11-0----111------11   ->     6 12'100000000000
    793:     9 20'-110-----011-----01-   ->     6 12'100000000000
    794:     9 20'-111------1100----1-   ->     6 12'100000000000
    795:     9 20'-11-------01------1-   ->     6 12'100000000000
    796:     9 20'----11---11-------11   ->     7 12'100000000000
    797:     9 20'----------1--1---11-   ->     7 12'100000000000
    798:     9 20'0---------1100-1-110   ->     8 12'100000000000
    799:     9 20'0--------111---1--10   ->     8 12'100000000000
    800:     9 20'0---1---1111--01--11   ->     8 12'100000000000
    801:     9 20'0---1--1-111--01--11   ->     8 12'100000000000
    802:     9 20'0---10000111---1--11   ->     8 12'100000000000
    803:     9 20'0---0----111---1--11   ->     8 12'100000000000
    804:     9 20'----1--1-11---1---11   ->     8 12'100000000000
    805:     9 20'0--0-----011---1-01-   ->     8 12'100000000000
    806:     9 20'0--1------1100-1--1-   ->     8 12'100000000000
    807:     9 20'0---------01---1--1-   ->     8 12'100000000000
    808:     9 20'1---------1100-1-110   ->     9 12'100000000000
    809:     9 20'1--------111---1--10   ->     9 12'100000000000
    810:     9 20'1---1---1111--01--11   ->     9 12'100000000000
    811:     9 20'1---1--1-111--01--11   ->     9 12'100000000000
    812:     9 20'1---10000111---1--11   ->     9 12'100000000000
    813:     9 20'1---0----111---1--11   ->     9 12'100000000000
    814:     9 20'------------------0-   ->     9 12'100000000000
    815:     9 20'1--0-----011---1-01-   ->     9 12'100000000000
    816:     9 20'1--1------1100-1--1-   ->     9 12'100000000000
    817:     9 20'1---------01---1--1-   ->     9 12'100000000000
    818:     9 20'----------1------111   ->    10 12'100000000000
    819:     9 20'---1------1-1-----1-   ->    10 12'100000000000
    820:    10 20'----------1000---110   ->     0 12'000010000000
    821:    10 20'---------110------10   ->     0 12'000010000000
    822:    10 20'----1---1110--0---11   ->     0 12'000010000000
    823:    10 20'----1--1-110--0---11   ->     0 12'000010000000
    824:    10 20'----10000110------11   ->     0 12'000010000000
    825:    10 20'----0----110------11   ->     0 12'000010000000
    826:    10 20'---0-----010-----01-   ->     0 12'000010000000
    827:    10 20'---1------1000----1-   ->     0 12'000010000000
    828:    10 20'----------00------1-   ->     0 12'000010000000
    829:    10 20'-01-------1100---110   ->     1 12'000010000000
    830:    10 20'-01------111------10   ->     1 12'000010000000
    831:    10 20'-01-1---1111--0---11   ->     1 12'000010000000
    832:    10 20'-01-1--1-111--0---11   ->     1 12'000010000000
    833:    10 20'-01-10000111------11   ->     1 12'000010000000
    834:    10 20'-01-0----111------11   ->     1 12'000010000000
    835:    10 20'-010-----011-----01-   ->     1 12'000010000000
    836:    10 20'-011------1100----1-   ->     1 12'000010000000
    837:    10 20'-01-------01------1-   ->     1 12'000010000000
    838:    10 20'0---------1100--1110   ->     2 12'000010000000
    839:    10 20'0--------111----1-10   ->     2 12'000010000000
    840:    10 20'0---1---1111--0-1-11   ->     2 12'000010000000
    841:    10 20'0---1--1-111--0-1-11   ->     2 12'000010000000
    842:    10 20'0---10000111----1-11   ->     2 12'000010000000
    843:    10 20'0---0----111----1-11   ->     2 12'000010000000
    844:    10 20'----1---111---1---11   ->     2 12'000010000000
    845:    10 20'0--0-----011----101-   ->     2 12'000010000000
    846:    10 20'0--1------1100--1-1-   ->     2 12'000010000000
    847:    10 20'0---------01----1-1-   ->     2 12'000010000000
    848:    10 20'1---------1100--1110   ->     3 12'000010000000
    849:    10 20'1--------111----1-10   ->     3 12'000010000000
    850:    10 20'1---1---1111--0-1-11   ->     3 12'000010000000
    851:    10 20'1---1--1-111--0-1-11   ->     3 12'000010000000
    852:    10 20'1---10000111----1-11   ->     3 12'000010000000
    853:    10 20'1---0----111----1-11   ->     3 12'000010000000
    854:    10 20'1--0-----011----101-   ->     3 12'000010000000
    855:    10 20'1--1------1100--1-1-   ->     3 12'000010000000
    856:    10 20'1---------01----1-1-   ->     3 12'000010000000
    857:    10 20'----------1-1----11-   ->     4 12'000010000000
    858:    10 20'---1------1--1----1-   ->     4 12'000010000000
    859:    10 20'--0-------1100-00110   ->     5 12'000010000000
    860:    10 20'--0------111---00-10   ->     5 12'000010000000
    861:    10 20'--0-1---1111--000-11   ->     5 12'000010000000
    862:    10 20'--0-1--1-111--000-11   ->     5 12'000010000000
    863:    10 20'--0-10000111---00-11   ->     5 12'000010000000
    864:    10 20'--0-0----111---00-11   ->     5 12'000010000000
    865:    10 20'----1-1--11-------11   ->     5 12'000010000000
    866:    10 20'--00-----011---0001-   ->     5 12'000010000000
    867:    10 20'--01------1100-00-1-   ->     5 12'000010000000
    868:    10 20'--0-------01---00-1-   ->     5 12'000010000000
    869:    10 20'-11-------1100---110   ->     6 12'000010000000
    870:    10 20'-11------111------10   ->     6 12'000010000000
    871:    10 20'-11-1---1111--0---11   ->     6 12'000010000000
    872:    10 20'-11-1--1-111--0---11   ->     6 12'000010000000
    873:    10 20'-11-10000111------11   ->     6 12'000010000000
    874:    10 20'-11-0----111------11   ->     6 12'000010000000
    875:    10 20'-110-----011-----01-   ->     6 12'000010000000
    876:    10 20'-111------1100----1-   ->     6 12'000010000000
    877:    10 20'-11-------01------1-   ->     6 12'000010000000
    878:    10 20'----11---11-------11   ->     7 12'000010000000
    879:    10 20'----------1--1---11-   ->     7 12'000010000000
    880:    10 20'0---------1100-1-110   ->     8 12'000010000000
    881:    10 20'0--------111---1--10   ->     8 12'000010000000
    882:    10 20'0---1---1111--01--11   ->     8 12'000010000000
    883:    10 20'0---1--1-111--01--11   ->     8 12'000010000000
    884:    10 20'0---10000111---1--11   ->     8 12'000010000000
    885:    10 20'0---0----111---1--11   ->     8 12'000010000000
    886:    10 20'----1--1-11---1---11   ->     8 12'000010000000
    887:    10 20'0--0-----011---1-01-   ->     8 12'000010000000
    888:    10 20'0--1------1100-1--1-   ->     8 12'000010000000
    889:    10 20'0---------01---1--1-   ->     8 12'000010000000
    890:    10 20'1---------1100-1-110   ->     9 12'000010000000
    891:    10 20'1--------111---1--10   ->     9 12'000010000000
    892:    10 20'1---1---1111--01--11   ->     9 12'000010000000
    893:    10 20'1---1--1-111--01--11   ->     9 12'000010000000
    894:    10 20'1---10000111---1--11   ->     9 12'000010000000
    895:    10 20'1---0----111---1--11   ->     9 12'000010000000
    896:    10 20'1--0-----011---1-01-   ->     9 12'000010000000
    897:    10 20'1--1------1100-1--1-   ->     9 12'000010000000
    898:    10 20'1---------01---1--1-   ->     9 12'000010000000
    899:    10 20'----------1------111   ->    10 12'000010000000
    900:    10 20'------------------0-   ->    10 12'000010000000
    901:    10 20'---1------1-1-----1-   ->    10 12'000010000000

-------------------------------------

39.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\flash_load_i.flashmem_i.state$35604' from module `\top'.
Mapping FSM `$fsm$\game_loader_i.state$35612' from module `\top'.
Mapping FSM `$fsm$\nes_i.cpu.alu.op$35618' from module `\top'.
Mapping FSM `$fsm$\nes_i.cpu.set_addr_to_r$35638' from module `\top'.
Mapping FSM `$fsm$\nes_i.cpu.write_data_r$35644' from module `\top'.

39.13. Executing OPT pass (performing simple optimizations).

39.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~46 debug messages>

39.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

39.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 5/13 on $pmux \nes_i.cpu.:686.
Removed 1 multiplexer ports.
<suppressed ~1088 debug messages>

39.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on nes_i.cpu.:850 ($dff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$198, Q = \nes_i.cpu.nmi_entered).
Adding SRST signal on $auto$ff.cc:266:slice$36312 ($dffe) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$189, Q = \nes_i.cpu.nmi_entered, rval = 1'0).
Adding EN signal on nes_i.cpu.:846 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$50, Q = \nes_i.cpu.wrn_i).
Adding EN signal on nes_i.cpu.:842 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$167, Q = \nes_i.cpu.busb_r).
Adding EN signal on nes_i.cpu.:840 ($adff) from module top (D = \nes_i.cpu.DI, Q = \nes_i.cpu.alu.busb).
Adding EN signal on nes_i.cpu.:838 ($adff) from module top (D = \nes_i.cpu.busa, Q = \nes_i.cpu.alu.busa).
Adding EN signal on nes_i.cpu.:836 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$290, Q = \nes_i.cpu.nmiact).
Adding EN signal on nes_i.cpu.:834 ($dff) from module top (D = \nes_i.cpu.NMI_n, Q = \nes_i.cpu.nmi_n_o).
Adding EN signal on nes_i.cpu.:830 ($dff) from module top (D = \nes_i.cpu.IRQ_n, Q = \nes_i.cpu.irq_n_o).
Adding EN signal on nes_i.cpu.:826 ($dff) from module top (D = \nes_i.cpu.SO_n, Q = \nes_i.cpu.so_n_o).
Adding EN signal on nes_i.cpu.:823 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$274, Q = \nes_i.cpu.nmicycle).
Adding EN signal on nes_i.cpu.:821 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$273, Q = \nes_i.cpu.irqcycle).
Adding EN signal on nes_i.cpu.:819 ($adff) from module top (D = 1'0, Q = \nes_i.cpu.rstcycle).
Adding EN signal on nes_i.cpu.:811 ($adff) from module top (D = 1'0, Q = \nes_i.cpu.alu.bcd_en).
Adding EN signal on nes_i.cpu.:809 ($adff) from module top (D = 2'00, Q = \nes_i.cpu.mcode.mode).
Adding EN signal on nes_i.cpu.:807 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$277, Q = \nes_i.cpu.mcode.mcycle).
Adding EN signal on nes_i.cpu.:805 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$58, Q = \nes_i.cpu.ir).
Adding EN signal on nes_i.cpu.:797 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$70 [15:8], Q = \nes_i.cpu.s [15:8]).
Adding EN signal on nes_i.cpu.:797 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$70 [7:0], Q = \nes_i.cpu.s [7:0]).
Adding EN signal on nes_i.cpu.:795 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$90, Q = \nes_i.cpu.pc [15:8]).
Adding EN signal on nes_i.cpu.:795 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$89, Q = \nes_i.cpu.pc [7:0]).
Adding EN signal on nes_i.cpu.:793 ($adff) from module top (D = 8'11111111, Q = \nes_i.cpu.dbr).
Adding EN signal on nes_i.cpu.:791 ($adff) from module top (D = 8'11111111, Q = \nes_i.cpu.pbr).
Adding EN signal on nes_i.cpu.:789 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$202, Q = \nes_i.cpu.bal [7:0]).
Adding EN signal on nes_i.cpu.:789 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$197 [8], Q = \nes_i.cpu.bal [8]).
Adding EN signal on nes_i.cpu.:787 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$203, Q = \nes_i.cpu.bah).
Adding EN signal on nes_i.cpu.:785 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$200, Q = \nes_i.cpu.dl).
Adding EN signal on nes_i.cpu.:783 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$201, Q = \nes_i.cpu.ad).
Adding EN signal on nes_i.cpu.:781 ($adff) from module top (D = { 2'11 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$142 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$133 }, Q = { \nes_i.cpu.p [5:4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [0] }).
Adding EN signal on nes_i.cpu.:781 ($adff) from module top (D = { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$120 [7] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$120 [1] }, Q = { \nes_i.cpu.alu.p_in [7] \nes_i.cpu.alu.p_in [1] }).
Adding EN signal on nes_i.cpu.:781 ($adff) from module top (D = $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$162, Q = \nes_i.cpu.alu.p_in [6]).
Adding EN signal on nes_i.cpu.:778 ($dff) from module top (D = \nes_i.cpu.alu_q, Q = \nes_i.cpu.DEBUG[Y]).
Adding EN signal on nes_i.cpu.:771 ($dff) from module top (D = \nes_i.cpu.alu_q, Q = \nes_i.cpu.DEBUG[X]).
Adding EN signal on nes_i.cpu.:764 ($dff) from module top (D = \nes_i.cpu.alu_q, Q = \nes_i.cpu.DEBUG[A]).
Adding SRST signal on $procdff$35113 ($dff) from module top (D = $procmux$34259_Y, Q = \R_reset, rval = 24'111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$36396 ($sdff) from module top (D = $sub$top.v:139$1393_Y [22:0], Q = \R_reset [22:0]).
Adding EN signal on $procdff$35112 ($dff) from module top (D = \loader_write_triggered, Q = \loader_write_mem).
Adding EN signal on $procdff$35111 ($dff) from module top (D = \game_loader_i.mem_addr, Q = \loader_addr_mem).
Adding EN signal on $procdff$35110 ($dff) from module top (D = \flash_load_i.flashmem_i.rdata, Q = \loader_write_data_mem).
Adding SRST signal on $procdff$35108 ($dff) from module top (D = $procmux$34242_Y, Q = \download_reset_cnt, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:266:slice$36402 ($sdff) from module top (D = $sub$top.v:273$1402_Y, Q = \download_reset_cnt).
Adding EN signal on $procdff$35107 ($dff) from module top (D = 1'0, Q = \init_reset).
Adding EN signal on $procdff$35106 ($dff) from module top (D = 1'1, Q = \downloading).
Adding EN signal on $procdff$35103 ($dff) from module top (D = $0\joypad_bits[7:0], Q = \joypad_bits).
Adding EN signal on $flatten\vga_i.$procdff$34297 ($dff) from module top (D = $flatten\vga_i.$procmux$20730_Y, Q = \vga_i.vcnt).
Adding SRST signal on $auto$ff.cc:266:slice$36409 ($dffe) from module top (D = $flatten\vga_i.$add$vga.v:299$11584_Y [9:0], Q = \vga_i.vcnt, rval = 10'0000000000).
Adding SRST signal on $flatten\vga_i.$procdff$34296 ($dff) from module top (D = $flatten\vga_i.$add$vga.v:280$11577_Y [9:0], Q = \vga_i.h, rval = 10'0000000000).
Adding SRST signal on $flatten\vga_i.$procdff$34295 ($dff) from module top (D = $flatten\vga_i.$add$vga.v:286$11579_Y [9:0], Q = \vga_i.hcnt, rval = 10'0000000000).
Adding EN signal on $flatten\vga_i.$procdff$34294 ($dff) from module top (D = $flatten\vga_i.$procmux$20735_Y, Q = \vga_i.window_hcnt).
Adding SRST signal on $auto$ff.cc:266:slice$36413 ($dffe) from module top (D = $flatten\vga_i.$add$vga.v:291$11581_Y [8:0], Q = \vga_i.window_hcnt, rval = 9'000000000).
Adding SRST signal on $flatten\vga2dvid_instance.\u23.$procdff$34273 ($dff) from module top (D = $flatten\vga2dvid_instance.\u23.$procmux$20600_Y, Q = \vga2dvid_instance.u23.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\vga2dvid_instance.\u22.$procdff$34273 ($dff) from module top (D = $flatten\vga2dvid_instance.\u22.$procmux$20600_Y, Q = \vga2dvid_instance.u22.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\vga2dvid_instance.\u22.$procdff$34272 ($dff) from module top (D = $flatten\vga2dvid_instance.\u22.$procmux$20583_Y, Q = \vga2dvid_instance.u22.encoded, rval = 10'1101010100).
Adding SRST signal on $flatten\vga2dvid_instance.\u21.$procdff$34273 ($dff) from module top (D = $flatten\vga2dvid_instance.\u21.$procmux$20600_Y, Q = \vga2dvid_instance.u21.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\vga2dvid_instance.\u21.$procdff$34272 ($dff) from module top (D = $flatten\vga2dvid_instance.\u21.$procmux$20583_Y, Q = \vga2dvid_instance.u21.encoded, rval = 10'1101010100).
Adding SRST signal on $flatten\vga2dvid_instance.$procdff$34284 ($dff) from module top (D = \vga2dvid_instance.latched_blue [9:8], Q = \vga2dvid_instance.shift_blue [9:8], rval = 2'00).
Adding SRST signal on $flatten\vga2dvid_instance.$procdff$34283 ($dff) from module top (D = \vga2dvid_instance.latched_green [9:8], Q = \vga2dvid_instance.shift_green [9:8], rval = 2'00).
Adding SRST signal on $flatten\vga2dvid_instance.$procdff$34282 ($dff) from module top (D = \vga2dvid_instance.latched_red [9:8], Q = \vga2dvid_instance.shift_red [9:8], rval = 2'00).
Adding SRST signal on $flatten\sdram_i.$procdff$34320 ($dff) from module top (D = $flatten\sdram_i.$add$sdram.v:83$11376_Y [2:1], Q = \sdram_i.state [2:1], rval = 2'00).
Adding SRST signal on $flatten\sdram_i.$procdff$34320 ($dff) from module top (D = $flatten\sdram_i.$procmux$21026_Y [0], Q = \sdram_i.state [0], rval = 1'1).
Adding SRST signal on $flatten\sdram_i.$procdff$34319 ($dff) from module top (D = $flatten\sdram_i.$procmux$21021_Y, Q = \sdram_i.reset, rval = 5'11111).
Adding EN signal on $auto$ff.cc:266:slice$36430 ($sdff) from module top (D = $flatten\sdram_i.$sub$sdram.v:99$11384_Y, Q = \sdram_i.reset).
Adding EN signal on $flatten\sdram_i.$procdff$34318 ($dff) from module top (D = \sdram_i.addr [0], Q = \sdram_i.addr0).
Adding EN signal on $flatten\sdram_i.$procdff$34317 ($dff) from module top (D = \sdram_i.dout, Q = \sdram_i.doutB).
Adding EN signal on $flatten\sdram_i.$procdff$34316 ($dff) from module top (D = \sdram_i.dout, Q = \sdram_i.doutA).
Adding EN signal on $flatten\reset_btn.$procdff$35030 ($dff) from module top (D = $flatten\reset_btn.$0\buffer[6:0], Q = \reset_btn.buffer).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34991 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$32975_Y, Q = \nes_i.ppu.sprite_ram.overflow).
Adding SRST signal on $auto$ff.cc:266:slice$36442 ($dffe) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$32973_Y, Q = \nes_i.ppu.sprite_ram.overflow, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34990 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$32980_Y, Q = \nes_i.ppu.sprite_ram.sprite0_curr).
Adding SRST signal on $auto$ff.cc:266:slice$36448 ($dffe) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$logic_or$ppu.sv:381$7621_Y, Q = \nes_i.ppu.sprite_ram.sprite0_curr, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34989 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$32990_Y, Q = \nes_i.ppu.sprite_ram.oam_data).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34988 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33006_Y, Q = \nes_i.ppu.sprite_ram.state).
Adding SRST signal on $auto$ff.cc:266:slice$36455 ($dffe) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33004_Y, Q = \nes_i.ppu.sprite_ram.state, rval = 2'00).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34987 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33013_Y, Q = \nes_i.ppu.sprite_ram.oam_ptr).
Adding SRST signal on $auto$ff.cc:266:slice$36461 ($dffe) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33011_Y, Q = \nes_i.ppu.sprite_ram.oam_ptr, rval = 8'00000000).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34986 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33018_Y, Q = \nes_i.ppu.sprite_ram.spr_overflow).
Adding SRST signal on $auto$ff.cc:266:slice$36467 ($dffe) from module top (D = \nes_i.ppu.sprite_ram.overflow, Q = \nes_i.ppu.sprite_ram.spr_overflow, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34985 ($dff) from module top (D = \nes_i.ppu.sprite_ram.sprite0_curr, Q = \nes_i.ppu.sprite_ram.sprite0).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_ram.$procdff$34984 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33032_Y, Q = \nes_i.ppu.sprite_ram.p).
Adding SRST signal on $auto$ff.cc:266:slice$36472 ($dffe) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$procmux$33030_Y, Q = \nes_i.ppu.sprite_ram.p, rval = 3'000).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [5], Q = \nes_i.ppu.sprite_gen.sprite7.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite7.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite7.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite7.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [1:0], Q = \nes_i.ppu.sprite_gen.sprite7.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite7.aprio, Q = \nes_i.ppu.sprite_gen.sprite6.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite6.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite6.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite6.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite7.upper_color, Q = \nes_i.ppu.sprite_gen.sprite6.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite6.aprio, Q = \nes_i.ppu.sprite_gen.sprite5.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite5.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite5.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite5.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite6.upper_color, Q = \nes_i.ppu.sprite_gen.sprite5.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite5.aprio, Q = \nes_i.ppu.sprite_gen.sprite4.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite4.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite4.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite4.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite5.upper_color, Q = \nes_i.ppu.sprite_gen.sprite4.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite4.aprio, Q = \nes_i.ppu.sprite_gen.sprite3.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite3.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite3.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite3.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite4.upper_color, Q = \nes_i.ppu.sprite_gen.sprite3.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite3.aprio, Q = \nes_i.ppu.sprite_gen.sprite2.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite2.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite2.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite2.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite3.upper_color, Q = \nes_i.ppu.sprite_gen.sprite2.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite2.aprio, Q = \nes_i.ppu.sprite_gen.sprite1.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite1.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite1.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite1.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite2.upper_color, Q = \nes_i.ppu.sprite_gen.sprite1.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procdff$35003 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite1.aprio, Q = \nes_i.ppu.sprite_gen.sprite0.aprio).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procdff$35002 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procmux$33065_Y, Q = \nes_i.ppu.sprite_gen.sprite0.pix2).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procdff$35001 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procmux$33074_Y, Q = \nes_i.ppu.sprite_gen.sprite0.pix1).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procdff$35000 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procmux$33083_Y, Q = \nes_i.ppu.sprite_gen.sprite0.x_coord).
Adding EN signal on $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$procdff$34999 ($dff) from module top (D = \nes_i.ppu.sprite_gen.sprite1.upper_color, Q = \nes_i.ppu.sprite_gen.sprite0.upper_color).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35013 ($dff) from module top (D = $flatten\nes_i.\ppu.\loopy0.$procmux$33400_Y, Q = \nes_i.ppu.loopy0.ppu_address_latch).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35012 ($dff) from module top (D = \nes_i.apu.DIN [2:0], Q = \nes_i.ppu.loopy0.loopy_x).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35011 ($dff) from module top (D = $flatten\nes_i.\ppu.\loopy0.$procmux$33318_Y, Q = \nes_i.ppu.loopy0.loopy_t [7:5]).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35011 ($dff) from module top (D = $flatten\nes_i.\ppu.\loopy0.$procmux$33182_Y, Q = \nes_i.ppu.loopy0.loopy_t [4:0]).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35011 ($dff) from module top (D = { $flatten\nes_i.\ppu.\loopy0.$procmux$33199_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33165_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33230_Y }, Q = { \nes_i.ppu.loopy0.loopy_t [14:12] \nes_i.ppu.loopy0.loopy_t [9:8] }).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35011 ($dff) from module top (D = { $flatten\nes_i.\ppu.\loopy0.$procmux$33247_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33216_Y }, Q = \nes_i.ppu.loopy0.loopy_t [11:10]).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35010 ($dff) from module top (D = { $flatten\nes_i.\ppu.\loopy0.$procmux$33151_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33304_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33389_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33351_Y $flatten\nes_i.\ppu.\loopy0.$procmux$33274_Y }, Q = \nes_i.ppu.loopy0.loopy_v).
Adding EN signal on $flatten\nes_i.\ppu.\loopy0.$procdff$35009 ($dff) from module top (D = \nes_i.apu.DIN [2], Q = \nes_i.ppu.loopy0.ppu_incr).
Adding SRST signal on $flatten\nes_i.\ppu.\clock.$procdff$35007 ($dff) from module top (D = $flatten\nes_i.\ppu.\clock.$procmux$33113_Y, Q = \nes_i.ppu.clock.cycle, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$36756 ($sdff) from module top (D = $flatten\nes_i.\ppu.\clock.$ternary$ppu.sv:180$7533_Y, Q = \nes_i.ppu.clock.cycle).
Adding SRST signal on $flatten\nes_i.\ppu.\clock.$procdff$35006 ($dff) from module top (D = $flatten\nes_i.\ppu.\clock.$procmux$33093_Y, Q = \nes_i.ppu.clock.even_frame_toggle, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$36758 ($sdff) from module top (D = $flatten\nes_i.\ppu.\clock.$not$ppu.sv:162$7514_Y, Q = \nes_i.ppu.clock.even_frame_toggle).
Adding SRST signal on $flatten\nes_i.\ppu.\clock.$procdff$35005 ($dff) from module top (D = $flatten\nes_i.\ppu.\clock.$procmux$33098_Y, Q = \nes_i.ppu.clock.is_pre_render, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$36762 ($sdff) from module top (D = \nes_i.ppu.is_vbe_sl, Q = \nes_i.ppu.clock.is_pre_render).
Adding SRST signal on $flatten\nes_i.\ppu.\clock.$procdff$35004 ($dff) from module top (D = $flatten\nes_i.\ppu.\clock.$procmux$33103_Y, Q = \nes_i.ppu.clock.scanline, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$36764 ($sdff) from module top (D = $flatten\nes_i.\ppu.\clock.$ternary$ppu.sv:190$7538_Y, Q = \nes_i.ppu.clock.scanline).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34978 ($dff) from module top (D = \nes_i.ppu.address_gen.vram_data, Q = \nes_i.ppu.bg_painter.bg0).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34977 ($dff) from module top (D = $flatten\nes_i.\ppu.\bg_painter.$ternary$ppu.sv:509$7665_Y, Q = \nes_i.ppu.bg_painter.current_attribute_table).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34976 ($dff) from module top (D = \nes_i.ppu.address_gen.vram_data, Q = \nes_i.ppu.bg_painter.current_name_table).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34975 ($dff) from module top (D = \nes_i.ppu.bg_painter.playfield_pipe_4 [8:1], Q = \nes_i.ppu.bg_painter.playfield_pipe_4 [7:0]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34975 ($dff) from module top (D = \nes_i.ppu.bg_painter.current_attribute_table [1], Q = \nes_i.ppu.bg_painter.playfield_pipe_4 [8]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34974 ($dff) from module top (D = \nes_i.ppu.bg_painter.playfield_pipe_3 [8:1], Q = \nes_i.ppu.bg_painter.playfield_pipe_3 [7:0]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34974 ($dff) from module top (D = \nes_i.ppu.bg_painter.current_attribute_table [0], Q = \nes_i.ppu.bg_painter.playfield_pipe_3 [8]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34973 ($dff) from module top (D = { $flatten\nes_i.\ppu.\bg_painter.$procmux$32882_Y \nes_i.ppu.bg_painter.playfield_pipe_2 [8:1] }, Q = \nes_i.ppu.bg_painter.playfield_pipe_2 [14:0]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34973 ($dff) from module top (D = \nes_i.ppu.address_gen.vram_data [0], Q = \nes_i.ppu.bg_painter.playfield_pipe_2 [15]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34972 ($dff) from module top (D = { $flatten\nes_i.\ppu.\bg_painter.$procmux$32888_Y \nes_i.ppu.bg_painter.playfield_pipe_1 [8:1] }, Q = \nes_i.ppu.bg_painter.playfield_pipe_1 [14:0]).
Adding EN signal on $flatten\nes_i.\ppu.\bg_painter.$procdff$34972 ($dff) from module top (D = \nes_i.ppu.bg_painter.bg0 [0], Q = \nes_i.ppu.bg_painter.playfield_pipe_1 [15]).
Adding EN signal on $flatten\nes_i.\ppu.\address_gen.$procdff$34983 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [4], Q = \nes_i.ppu.address_gen.dummy_sprite).
Adding EN signal on $flatten\nes_i.\ppu.\address_gen.$procdff$34982 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [7], Q = \nes_i.ppu.address_gen.flip_y).
Adding EN signal on $flatten\nes_i.\ppu.\address_gen.$procdff$34981 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [6], Q = \nes_i.ppu.address_gen.flip_x).
Adding EN signal on $flatten\nes_i.\ppu.\address_gen.$procdff$34980 ($dff) from module top (D = \nes_i.ppu.address_gen.temp [3:0], Q = \nes_i.ppu.address_gen.temp_y).
Adding EN signal on $flatten\nes_i.\ppu.\address_gen.$procdff$34979 ($dff) from module top (D = \nes_i.ppu.address_gen.temp, Q = \nes_i.ppu.address_gen.temp_tile).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34971 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32816_Y, Q = \nes_i.ppu.sprite0_hit_bg).
Adding SRST signal on $auto$ff.cc:266:slice$36830 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32813_Y, Q = \nes_i.ppu.sprite0_hit_bg, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34970 ($dff) from module top (D = $flatten\nes_i.\ppu.$or$ppu.sv:759$7704_Y, Q = \nes_i.ppu.rendering_enabled).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34969 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32724_Y, Q = \nes_i.ppu.enable_objects).
Adding SRST signal on $auto$ff.cc:266:slice$36837 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32721_Y, Q = \nes_i.ppu.enable_objects, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34968 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32742_Y, Q = \nes_i.ppu.enable_playfield).
Adding SRST signal on $auto$ff.cc:266:slice$36845 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32739_Y, Q = \nes_i.ppu.enable_playfield, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34967 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32733_Y, Q = \nes_i.ppu.nmi_occured).
Adding SRST signal on $auto$ff.cc:266:slice$36853 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32731_Y, Q = \nes_i.ppu.nmi_occured, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34966 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32751_Y, Q = \nes_i.ppu.object_clip).
Adding SRST signal on $auto$ff.cc:266:slice$36859 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32748_Y, Q = \nes_i.ppu.object_clip, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34965 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32760_Y, Q = \nes_i.ppu.playfield_clip).
Adding SRST signal on $auto$ff.cc:266:slice$36867 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32757_Y, Q = \nes_i.ppu.playfield_clip, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34964 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32715_Y, Q = \nes_i.ppu.grayscale).
Adding SRST signal on $auto$ff.cc:266:slice$36875 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32712_Y, Q = \nes_i.ppu.grayscale, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34963 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32799_Y, Q = \nes_i.ppu.vbl_enable).
Adding SRST signal on $auto$ff.cc:266:slice$36883 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32796_Y, Q = \nes_i.ppu.vbl_enable, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34962 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32789_Y, Q = \nes_i.ppu.bg_patt).
Adding SRST signal on $auto$ff.cc:266:slice$36891 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32786_Y, Q = \nes_i.ppu.bg_patt, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34961 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32809_Y, Q = \nes_i.ppu.obj_patt).
Adding SRST signal on $auto$ff.cc:266:slice$36899 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32806_Y, Q = \nes_i.ppu.obj_patt, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34960 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32779_Y, Q = \nes_i.ppu.obj_size).
Adding SRST signal on $auto$ff.cc:266:slice$36907 ($dffe) from module top (D = $flatten\nes_i.\ppu.$procmux$32776_Y, Q = \nes_i.ppu.obj_size, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34957 ($dff) from module top (D = \nes_i.ppu.vram_r_ppudata, Q = \nes_i.ppu.vram_read_delayed).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34956 ($dff) from module top (D = \nes_i.ppu.address_gen.vram_data, Q = \nes_i.ppu.vram_latch).
Adding SRST signal on $flatten\nes_i.\ppu.$procdff$34955 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32679_Y, Q = \nes_i.ppu.refresh_low, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\ppu.$procdff$34954 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32697_Y, Q = \nes_i.ppu.refresh_high, rval = 1'0).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34951 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32631_Y [2:1], Q = \nes_i.ppu.latched_dout [7:6]).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34951 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32650_Y, Q = \nes_i.ppu.latched_dout [4:0]).
Adding EN signal on $flatten\nes_i.\ppu.$procdff$34951 ($dff) from module top (D = $flatten\nes_i.\ppu.$procmux$32631_Y [0], Q = \nes_i.ppu.latched_dout [5]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34639 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26826_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqA, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$36944 ($sdff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqA).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34638 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26785_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqM, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$36954 ($sdff) from module top (D = \memory_dout_cpu [2], Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqM).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34637 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26810_Y $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26799_Y }, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqlatch, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$36964 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26797_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqlatch [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$36964 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26808_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqlatch [7:4]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34636 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26755_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.line, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$36977 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$ternary$mappers/VRC.sv:751$10140_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.line).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34635 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26766_Y [3:1], Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [3:1], rval = 3'000).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34635 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26769_Y [6:4] $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26769_Y [0] }, Q = { \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [6:4] \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [0] }, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$36992 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26769_Y [6:4] $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26769_Y [0] }, Q = { \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [6:4] \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [0] }).
Adding EN signal on $auto$ff.cc:266:slice$36987 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26764_Y [3:1], Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.scalar [3:1]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34634 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26747_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqcnt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$36997 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26747_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqcnt).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34633 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26724_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.timeout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37005 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26722_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.timeout).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procdff$34632 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26734_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37011 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$procmux$26732_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.vrc6irq.irqE).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34650 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26879_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.prgbankC, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$37017 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.vrc6.vrc6.prgbankC).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34649 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26863_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.prgbank8, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37021 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc6.vrc6.prgbank8).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34648 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26901_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank7, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37025 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank7).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34647 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26909_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank6, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37029 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank6).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34646 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26918_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37033 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank5).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34645 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26928_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37037 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank4).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34644 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26939_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37041 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34643 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26951_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37045 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34642 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26964_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37049 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34641 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26978_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37053 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.vrc6.vrc6.chrbank0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procdff$34640 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$procmux$26894_Y, Q = \nes_i.multi_mapper.vrc6.vrc6.mirror, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$37057 ($sdff) from module top (D = \memory_dout_cpu [3:2], Q = \nes_i.multi_mapper.vrc6.vrc6.mirror).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc3.$procdff$34684 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27569_Y }, Q = \nes_i.multi_mapper.vrc3.irq_counter).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc3.$procdff$34683 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27642_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27584_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27598_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27613_Y }, Q = \nes_i.multi_mapper.vrc3.irq_latch, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$37064 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc3.irq_latch [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$37064 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc3.irq_latch [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$37064 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc3.irq_latch [11:8]).
Adding EN signal on $auto$ff.cc:266:slice$37064 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc3.irq_latch [15:12]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc3.$procdff$34682 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27664_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27653_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27532_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27548_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27559_Y }, Q = \nes_i.multi_mapper.vrc3.irq_enable, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37077 ($sdff) from module top (D = { \memory_dout_cpu [2] \memory_dout_cpu [0] }, Q = { \nes_i.multi_mapper.vrc3.irq_enable [2] \nes_i.multi_mapper.vrc3.irq_enable [0] }).
Adding EN signal on $auto$ff.cc:266:slice$37077 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27651_Y $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27546_Y }, Q = { \nes_i.multi_mapper.vrc3.irq_enable [3] \nes_i.multi_mapper.vrc3.irq_enable [1] }).
Adding EN signal on $auto$ff.cc:266:slice$37077 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27659_Y, Q = \nes_i.multi_mapper.vrc3.irq_enable [4]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc3.$procdff$34681 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27673_Y, Q = \nes_i.multi_mapper.vrc3.prg_bank, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$37087 ($sdff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.vrc3.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc3.$procdff$34680 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27689_Y, Q = \nes_i.multi_mapper.vrc3.irq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37091 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc3.$procmux$27687_Y, Q = \nes_i.multi_mapper.vrc3.irq).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34639 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26826_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqA, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37101 ($sdff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqA).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34638 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26785_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqM, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37111 ($sdff) from module top (D = \memory_dout_cpu [2], Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqM).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34637 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26810_Y $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26799_Y }, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqlatch, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37121 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26808_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqlatch [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$37121 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26797_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqlatch [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34636 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26755_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.line, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$37134 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$ternary$mappers/VRC.sv:751$10140_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.line).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34635 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26766_Y [3:1], Q = \nes_i.multi_mapper.vrc24.vrc4irq.scalar [3:1], rval = 3'000).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34635 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26769_Y [6:4] $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26769_Y [0] }, Q = { \nes_i.multi_mapper.vrc24.vrc4irq.scalar [6:4] \nes_i.multi_mapper.vrc24.vrc4irq.scalar [0] }, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$37149 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26769_Y [6:4] $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26769_Y [0] }, Q = { \nes_i.multi_mapper.vrc24.vrc4irq.scalar [6:4] \nes_i.multi_mapper.vrc24.vrc4irq.scalar [0] }).
Adding EN signal on $auto$ff.cc:266:slice$37144 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26764_Y [3:1], Q = \nes_i.multi_mapper.vrc24.vrc4irq.scalar [3:1]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34634 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26747_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqcnt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37154 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26747_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqcnt).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34633 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26724_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.timeout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37162 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26722_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.timeout).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procdff$34632 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26734_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37168 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$procmux$26732_Y, Q = \nes_i.multi_mapper.vrc24.vrc4irq.irqE).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34679 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27521_Y, Q = \nes_i.multi_mapper.vrc24.prg_invert, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37174 ($sdff) from module top (D = \memory_dout_cpu [1], Q = \nes_i.multi_mapper.vrc24.prg_invert).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34678 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27131_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27141_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank7, rval = 9'000000111).
Adding EN signal on $auto$ff.cc:266:slice$37178 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank7 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$37178 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank7 [8:4]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34677 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27306_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27153_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank6, rval = 9'000000110).
Adding EN signal on $auto$ff.cc:266:slice$37185 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank6 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37185 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank6 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34676 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27319_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27167_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank5, rval = 9'000000101).
Adding EN signal on $auto$ff.cc:266:slice$37192 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank5 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37192 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank5 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34675 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27334_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27183_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank4, rval = 9'000000100).
Adding EN signal on $auto$ff.cc:266:slice$37199 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank4 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37199 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank4 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34674 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27351_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27201_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank3, rval = 9'000000011).
Adding EN signal on $auto$ff.cc:266:slice$37206 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank3 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37206 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank3 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34673 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27370_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27221_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank2, rval = 9'000000010).
Adding EN signal on $auto$ff.cc:266:slice$37213 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank2 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37213 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank2 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34672 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27391_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27243_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank1, rval = 9'000000001).
Adding EN signal on $auto$ff.cc:266:slice$37220 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank1 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37220 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank1 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34671 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27414_Y $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27267_Y }, Q = \nes_i.multi_mapper.vrc24.chr_bank0, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$37227 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.chr_bank0 [8:4]).
Adding EN signal on $auto$ff.cc:266:slice$37227 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc24.chr_bank0 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34670 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27466_Y, Q = \nes_i.multi_mapper.vrc24.prg_bank1, rval = 5'00001).
Adding EN signal on $auto$ff.cc:266:slice$37234 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.prg_bank1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34669 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27495_Y, Q = \nes_i.multi_mapper.vrc24.prg_bank0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37238 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.vrc24.prg_bank0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34668 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.$procmux$27441_Y, Q = \nes_i.multi_mapper.vrc24.mirroring [1], rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc24.$procdff$34668 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc24.$0\mirroring[1:0] [0], Q = \nes_i.multi_mapper.vrc24.mirroring [0]).
Adding EN signal on $auto$ff.cc:266:slice$37242 ($sdff) from module top (D = \memory_dout_cpu [1], Q = \nes_i.multi_mapper.vrc24.mirroring [1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34690 ($dff) from module top (D = \memory_dout_cpu [2], Q = \nes_i.multi_mapper.vrc1.chr_bank1 [4]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34690 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc1.chr_bank1 [3:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34689 ($dff) from module top (D = \memory_dout_cpu [1], Q = \nes_i.multi_mapper.vrc1.chr_bank0 [4]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34689 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc1.chr_bank0 [3:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34688 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc1.prg_bank2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34687 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc1.prg_bank1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34686 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.vrc1.prg_bank0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34685 ($dff) from module top (D = 1'0, Q = \nes_i.multi_mapper.vrc1.mirroring [1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\vrc1.$procdff$34685 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\vrc1.$0\mirroring[1:0] [0], Q = \nes_i.multi_mapper.vrc1.mirroring [0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procdff$34425 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procmux$22984_Y, Q = \nes_i.multi_mapper.snd_n163.n163.do_inc).
Adding SRST signal on $auto$ff.cc:266:slice$37287 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procmux$22981_Y, Q = \nes_i.multi_mapper.snd_n163.n163.do_inc, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procdff$34424 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procmux$22991_Y, Q = \nes_i.multi_mapper.snd_n163.n163.ram_ain).
Adding EN signal on $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$procdff$34423 ($dff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.snd_n163.n163.autoinc).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$procdff$34936 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$procmux$32584_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.EnvLoop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37297 ($sdff) from module top (D = \memory_dout_cpu [5], Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.EnvLoop).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$procdff$34934 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$procmux$32609_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.LenCtr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37301 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$procmux$32607_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.LenCtr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$procdff$34936 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$procmux$32584_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.EnvLoop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37309 ($sdff) from module top (D = \memory_dout_cpu [5], Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.EnvLoop).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$procdff$34934 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$procmux$32609_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.LenCtr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37313 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$procmux$32607_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.LenCtr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34895 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31760_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.delayed_clear, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$37321 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$sub$apu.sv:731$8062_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.delayed_clear).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34889 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31861_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.ClkE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37325 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31859_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.ClkE).
Adding EN signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34888 ($dff) from module top (D = 1'0, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.FrameSeqMode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34887 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31901_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Cycles, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$37328 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31899_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Cycles).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procdff$34886 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$procmux$31911_Y, Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Enabled, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$37330 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.snd_mmc5.mmc5apu.Enabled).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34328 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.sachenj.alt_chr).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34327 ($dff) from module top (D = \nes_i.multi_mapper.sachenj.prg_din_adj [0], Q = \nes_i.multi_mapper.sachenj.invert_reg).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34326 ($dff) from module top (D = \nes_i.multi_mapper.sachenj.prg_din_adj [0], Q = \nes_i.multi_mapper.sachenj.inc_reg).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34325 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:221$11334_Y [5:4], Q = \nes_i.multi_mapper.sachenj.register_reg [5:4]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34325 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachenj.$procmux$21049_Y, Q = \nes_i.multi_mapper.sachenj.register_reg [3:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34324 ($dff) from module top (D = \nes_i.multi_mapper.sachenj.register_reg, Q = \nes_i.multi_mapper.sachenj.output_reg).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34323 ($dff) from module top (D = \nes_i.multi_mapper.sachenj.prg_din_adj [5:0], Q = \nes_i.multi_mapper.sachenj.input_reg).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachenj.$procdff$34322 ($dff) from module top (D = \nes_i.multi_mapper.sachenj.invert_reg, Q = \nes_i.multi_mapper.sachenj.mirroring).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34337 ($dff) from module top (D = \memory_dout_cpu [2], Q = \nes_i.multi_mapper.sachen.chr_bank_p [2]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34337 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachen.$5\chr_bank_p[1:0], Q = \nes_i.multi_mapper.sachen.chr_bank_p [1:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34336 ($dff) from module top (D = \memory_dout_cpu [2:1], Q = \nes_i.multi_mapper.sachen.chr_bank_o [2:1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34336 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachen.$5\chr_bank_o[0:0], Q = \nes_i.multi_mapper.sachen.chr_bank_o [0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34335 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.sachen.register).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34334 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.sachen.chr_bank_3).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34333 ($dff) from module top (D = \memory_dout_cpu [2:1], Q = \nes_i.multi_mapper.sachen.chr_bank_2 [2:1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34333 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachen.$5\chr_bank_2[0:0], Q = \nes_i.multi_mapper.sachen.chr_bank_2 [0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34332 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.sachen.mirroring).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34331 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.sachen.chr_bank_1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34330 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.sachen.chr_bank_0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\sachen.$procdff$34329 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\sachen.$5\prg_bank[2:0], Q = \nes_i.multi_mapper.sachen.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34818 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$ternary$mappers/MMC3.sv:76$9428_Y, Q = \nes_i.multi_mapper.rambo1.a12_ctr, rval = 2'11).
Adding EN signal on $auto$ff.cc:266:slice$37436 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:76$9427_Y, Q = \nes_i.multi_mapper.rambo1.a12_ctr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34816 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30368_Y, Q = \nes_i.multi_mapper.rambo1.cycle_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$37438 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30366_Y, Q = \nes_i.multi_mapper.rambo1.cycle_counter).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34815 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30637_Y, Q = \nes_i.multi_mapper.rambo1.next_irq_cycle_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37440 ($sdff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.rambo1.next_irq_cycle_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34814 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30393_Y, Q = \nes_i.multi_mapper.rambo1.irq_cycle_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37444 ($sdff) from module top (D = \nes_i.multi_mapper.rambo1.next_irq_cycle_mode, Q = \nes_i.multi_mapper.rambo1.irq_cycle_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34813 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30431_Y, Q = \nes_i.multi_mapper.rambo1.prg_bank_2, rval = 6'111111).
Adding EN signal on $auto$ff.cc:266:slice$37448 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.rambo1.prg_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34812 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30452_Y, Q = \nes_i.multi_mapper.rambo1.prg_bank_1, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$37452 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.rambo1.prg_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34811 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30356_Y, Q = \nes_i.multi_mapper.rambo1.prg_bank_0, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$37456 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.rambo1.prg_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34810 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30497_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_9, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37460 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_9).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34809 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30413_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_8, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37464 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_8).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34808 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30548_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37468 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_5).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34807 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30572_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37472 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_4).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34806 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30597_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37476 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34805 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30478_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37480 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34803 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30608_Y, Q = \nes_i.multi_mapper.rambo1.irq_delay).
Adding SRST signal on $auto$ff.cc:266:slice$37484 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$ternary$mappers/MMC3.sv:113$9449_Y [1], Q = \nes_i.multi_mapper.rambo1.irq_delay [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$37484 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30606_Y [0], Q = \nes_i.multi_mapper.rambo1.irq_delay [0], rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34802 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30741_Y, Q = \nes_i.multi_mapper.rambo1.irq_latch, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37495 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.irq_latch).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34801 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30783_Y, Q = \nes_i.multi_mapper.rambo1.irq_reload, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37499 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30781_Y, Q = \nes_i.multi_mapper.rambo1.irq_reload).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34800 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30319_Y, Q = \nes_i.multi_mapper.rambo1.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37501 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30314_Y, Q = \nes_i.multi_mapper.rambo1.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34799 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30385_Y, Q = \nes_i.multi_mapper.rambo1.chr_a12_invert, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37507 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.rambo1.chr_a12_invert).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34798 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30688_Y, Q = \nes_i.multi_mapper.rambo1.chr_K, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37511 ($sdff) from module top (D = \memory_dout_cpu [5], Q = \nes_i.multi_mapper.rambo1.chr_K).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34797 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30654_Y, Q = \nes_i.multi_mapper.rambo1.prg_rom_bank_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37515 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.rambo1.prg_rom_bank_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34796 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30671_Y, Q = \nes_i.multi_mapper.rambo1.bank_select, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$37519 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.rambo1.bank_select).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34795 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30622_Y, Q = \nes_i.multi_mapper.rambo1.counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37523 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30618_Y, Q = \nes_i.multi_mapper.rambo1.counter).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34794 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30728_Y, Q = \nes_i.multi_mapper.rambo1.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37527 ($sdff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.rambo1.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34793 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30768_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37531 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34792 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30525_Y, Q = \nes_i.multi_mapper.rambo1.chr_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37535 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.rambo1.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\rambo1.$procdff$34791 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30713_Y, Q = \nes_i.multi_mapper.rambo1.irq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37539 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\rambo1.$procmux$30711_Y, Q = \nes_i.multi_mapper.rambo1.irq).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34844 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31017_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.delay_ctrl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37541 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31015_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.delay_ctrl).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34843 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31035_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.control, rval = 5'01100).
Adding EN signal on $auto$ff.cc:266:slice$37547 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.nesev.mmc1_nesevent.shift [2:1] }, Q = { \nes_i.multi_mapper.nesev.mmc1_nesevent.control [4] \nes_i.multi_mapper.nesev.mmc1_nesevent.control [1:0] }).
Adding EN signal on $auto$ff.cc:266:slice$37547 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31031_Y [3:2], Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.control [3:2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34842 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31048_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.shift, rval = 5'10000).
Adding EN signal on $auto$ff.cc:266:slice$37560 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31044_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.shift).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34841 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31064_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.chr_bank_1, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37564 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.nesev.mmc1_nesevent.shift [4:1] }, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34840 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31081_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.chr_bank_0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37570 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.nesev.mmc1_nesevent.shift [4:1] }, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procdff$34839 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31096_Y, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_bank, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37576 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.nesev.mmc1_nesevent.shift [4:1] }, Q = \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.$procdff$34837 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.$procmux$30981_Y, Q = \nes_i.multi_mapper.nesev.counter, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$37582 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.$ternary$mappers/MMC1.sv:245$9329_Y, Q = \nes_i.multi_mapper.nesev.counter).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.$procdff$34836 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.$procmux$30986_Y, Q = \nes_i.multi_mapper.nesev.old_val, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37584 ($sdff) from module top (D = \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [4], Q = \nes_i.multi_mapper.nesev.old_val).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\nesev.$procdff$34835 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\nesev.$procmux$30993_Y, Q = \nes_i.multi_mapper.nesev.unlocked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$37586 ($sdff) from module top (D = 1'1, Q = \nes_i.multi_mapper.nesev.unlocked).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34445 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr13).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34444 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr12).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34443 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr11).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34442 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr10).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34441 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr7).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34440 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr6).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34439 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr5).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34438 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr4).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34437 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr3).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34436 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34435 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34434 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.n163.n163.chr0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34433 ($dff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.n163.n163.prgCD).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34432 ($dff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.n163.n163.prgAB).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34431 ($dff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.n163.n163.prg89).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34430 ($dff) from module top (D = \memory_dout_cpu [7:6], Q = \nes_i.multi_mapper.n163.n163.chr_en).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34429 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\n163.\n163.$0\mirror[1:0], Q = \nes_i.multi_mapper.n163.n163.mirror).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34428 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23058_Y, Q = \nes_i.multi_mapper.n163.n163.count [7:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34428 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23051_Y, Q = \nes_i.multi_mapper.n163.n163.count [15:8]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\n163.\n163.$procdff$34427 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23065_Y, Q = \nes_i.multi_mapper.n163.n163.timeout).
Adding SRST signal on $auto$ff.cc:266:slice$37655 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23062_Y, Q = \nes_i.multi_mapper.n163.n163.timeout, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34737 ($dff) from module top (D = \nes_i.ppu.obj_size, Q = \nes_i.multi_mapper.mmc5.old_ppu_sprite16).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34736 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.multiplier_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34735 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.multiplier_1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34734 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.irq_scanline).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34733 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.vsplit_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34732 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.vsplit_scroll).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34731 ($dff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.mmc5.vsplit_side).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34730 ($dff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.mmc5.vsplit_enable).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34729 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc5.vsplit_startstop).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34728 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28190_Y, Q = \nes_i.multi_mapper.mmc5.chr_last).
Adding SRST signal on $auto$ff.cc:266:slice$37686 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28188_Y, Q = \nes_i.multi_mapper.mmc5.chr_last, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34727 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.mmc5.upper_chr_bank_bits).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34726 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_b).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34725 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_a).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34724 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_7).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34723 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_6).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34722 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28297_Y, Q = \nes_i.multi_mapper.mmc5.prg_bank_3, rval = 7'1111111).
Adding EN signal on $auto$ff.cc:266:slice$37709 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.mmc5.prg_bank_3).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34721 ($dff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.mmc5.prg_ram_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34720 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.mmc5.fill_attr).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34719 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.fill_tile).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34718 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.mmc5.extended_ram_mode).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34717 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:110$9767_Y, Q = \nes_i.multi_mapper.mmc5.prg_protect_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34716 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:109$9766_Y, Q = \nes_i.multi_mapper.mmc5.prg_protect_1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34715 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.mmc5.chr_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34714 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$28572_Y, Q = \nes_i.multi_mapper.mmc5.prg_mode, rval = 2'11).
Adding EN signal on $auto$ff.cc:266:slice$37734 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.mmc5.prg_mode).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34713 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.prg_bank_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34712 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.prg_bank_1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34711 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.prg_bank_0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34710 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_9).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34709 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_8).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34708 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_5).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34707 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_4).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34706 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_3).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34705 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34704 ($dff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.mmc5.irq_enable).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34703 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.mmc5.mirroring).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34702 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34701 ($dff) from module top (D = { \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \memory_dout_cpu }, Q = \nes_i.multi_mapper.mmc5.chr_bank_0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34700 ($dff) from module top (D = \nes_i.ppu.clock.scanline [0], Q = \nes_i.multi_mapper.mmc5.last_scanline).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34699 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27930_Y, Q = \nes_i.multi_mapper.mmc5.irq_pending).
Adding SRST signal on $auto$ff.cc:266:slice$37778 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27927_Y, Q = \nes_i.multi_mapper.mmc5.irq_pending, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34698 ($dff) from module top (D = \nes_i.multi_mapper.mmc5.in_split_area, Q = \nes_i.multi_mapper.mmc5.last_in_split_area).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34697 ($dff) from module top (D = \nes_i.multi_mapper.mmc5.new_cur_tile, Q = \nes_i.multi_mapper.mmc5.cur_tile).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34696 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$ternary$mappers/MMC5.sv:242$9845_Y, Q = \nes_i.multi_mapper.mmc5.vscroll).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34694 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$ternary$mappers/MMC5.sv:283$9879_Y, Q = \nes_i.multi_mapper.mmc5.last_read_vram).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc5.$procdff$34693 ($dff) from module top (D = \nes_i.multi_mapper.mmc5.last_read_ram, Q = \nes_i.multi_mapper.mmc5.last_read_exattr).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34826 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc4.chr_bank_1b).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34825 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc4.chr_bank_1a).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34824 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc4.chr_bank_0b).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34823 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc4.chr_bank_0a).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34822 ($dff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.mmc4.mirroring).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34821 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$procmux$30865_Y, Q = \nes_i.multi_mapper.mmc4.prg_bank).
Adding SRST signal on $auto$ff.cc:266:slice$37808 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$procmux$30862_Y, Q = \nes_i.multi_mapper.mmc4.prg_bank, rval = 4'1110).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34820 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$ternary$mappers/MMC2.sv:285$9396_Y, Q = \nes_i.multi_mapper.mmc4.latch_1).
Adding SRST signal on $auto$ff.cc:266:slice$37816 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$ternary$mappers/MMC2.sv:285$9395_Y, Q = \nes_i.multi_mapper.mmc4.latch_1, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc4.$procdff$34819 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$ternary$mappers/MMC2.sv:284$9390_Y, Q = \nes_i.multi_mapper.mmc4.latch_0).
Adding SRST signal on $auto$ff.cc:266:slice$37822 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\mmc4.$ternary$mappers/MMC2.sv:284$9389_Y, Q = \nes_i.multi_mapper.mmc4.latch_0, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34790 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30040_Y, Q = \nes_i.multi_mapper.mmc3.mapper37_multicart, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$37828 ($sdff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.mmc3.mapper37_multicart).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34789 ($dff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.mmc3.mapper47_multicart).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34788 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30110_Y $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30134_Y }, Q = \nes_i.multi_mapper.mmc3.irq_reg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$37835 ($sdff) from module top (D = { \nes_i.multi_mapper.mmc3.irq_reg [3:0] $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30132_Y }, Q = \nes_i.multi_mapper.mmc3.irq_reg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34783 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29502_Y $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29400_Y $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29315_Y $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29373_Y }, Q = \nes_i.multi_mapper.mmc3.ram_protect, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$37837 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29500_Y, Q = \nes_i.multi_mapper.mmc3.ram_protect [3]).
Adding EN signal on $auto$ff.cc:266:slice$37837 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29371_Y, Q = \nes_i.multi_mapper.mmc3.ram_protect [0]).
Adding EN signal on $auto$ff.cc:266:slice$37837 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29313_Y, Q = \nes_i.multi_mapper.mmc3.ram_protect [1]).
Adding EN signal on $auto$ff.cc:266:slice$37837 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29398_Y, Q = \nes_i.multi_mapper.mmc3.ram_protect [2]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34782 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$0\ram_enable[3:0] [3], Q = \nes_i.multi_mapper.mmc3.ram_enable [3]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34782 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$0\ram_enable[3:0] [0], Q = \nes_i.multi_mapper.mmc3.ram_enable [0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34782 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$0\ram_enable[3:0] [1], Q = \nes_i.multi_mapper.mmc3.ram_enable [1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34782 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$0\ram_enable[3:0] [2], Q = \nes_i.multi_mapper.mmc3.ram_enable [2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34781 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29645_Y, Q = \nes_i.multi_mapper.mmc3.a12_ctr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$37934 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29643_Y, Q = \nes_i.multi_mapper.mmc3.a12_ctr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34780 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29658_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_2, rval = 6'111110).
Adding EN signal on $auto$ff.cc:266:slice$37940 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29650_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34779 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29778_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_1, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$37948 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29776_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34778 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30193_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_0, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$37966 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30191_Y, Q = \nes_i.multi_mapper.mmc3.prg_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34777 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29906_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$37984 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29904_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_5).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34776 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29964_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38002 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29962_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_4).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34775 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30026_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38020 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30024_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34774 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29724_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38038 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29722_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34773 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30218_Y, Q = \nes_i.multi_mapper.mmc3.irq_latch, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38056 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30214_Y, Q = \nes_i.multi_mapper.mmc3.irq_latch).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34772 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30065_Y, Q = \nes_i.multi_mapper.mmc3.irq_reload, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38066 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30063_Y, Q = \nes_i.multi_mapper.mmc3.irq_reload).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34771 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29633_Y, Q = \nes_i.multi_mapper.mmc3.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38078 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29629_Y, Q = \nes_i.multi_mapper.mmc3.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34770 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29433_Y, Q = \nes_i.multi_mapper.mmc3.chr_a12_invert, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38088 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29431_Y, Q = \nes_i.multi_mapper.mmc3.chr_a12_invert).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34769 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30085_Y, Q = \nes_i.multi_mapper.mmc3.prg_rom_bank_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38100 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.mmc3.prg_rom_bank_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34768 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29595_Y, Q = \nes_i.multi_mapper.mmc3.bank_select, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$38104 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29591_Y, Q = \nes_i.multi_mapper.mmc3.bank_select).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34767 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30033_Y, Q = \nes_i.multi_mapper.mmc3.counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38110 ($sdff) from module top (D = \nes_i.multi_mapper.mmc3.new_counter, Q = \nes_i.multi_mapper.mmc3.counter).
Adding EN signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34766 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$0\mirroring[0:0], Q = \nes_i.multi_mapper.mmc3.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34765 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30288_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38129 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$30286_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc3.$procdff$34764 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29852_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38147 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29850_Y, Q = \nes_i.multi_mapper.mmc3.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34834 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30906_Y, Q = \nes_i.multi_mapper.mmc2.chr_bank_1b, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38165 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc2.chr_bank_1b).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34833 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30917_Y, Q = \nes_i.multi_mapper.mmc2.chr_bank_1a, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38169 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc2.chr_bank_1a).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34832 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30929_Y, Q = \nes_i.multi_mapper.mmc2.chr_bank_0b, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38173 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc2.chr_bank_0b).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34831 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30951_Y, Q = \nes_i.multi_mapper.mmc2.chr_bank_0a, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38177 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.mmc2.chr_bank_0a).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34830 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30938_Y, Q = \nes_i.multi_mapper.mmc2.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38181 ($sdff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.mmc2.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34829 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30896_Y, Q = \nes_i.multi_mapper.mmc2.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38185 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.mmc2.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34828 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30882_Y, Q = \nes_i.multi_mapper.mmc2.latch_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38189 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$ternary$mappers/MMC2.sv:127$9363_Y, Q = \nes_i.multi_mapper.mmc2.latch_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc2.$procdff$34827 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$procmux$30877_Y, Q = \nes_i.multi_mapper.mmc2.latch_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38195 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc2.$ternary$mappers/MMC2.sv:126$9357_Y, Q = \nes_i.multi_mapper.mmc2.latch_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34844 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31017_Y, Q = \nes_i.multi_mapper.mmc1.delay_ctrl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38201 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31015_Y, Q = \nes_i.multi_mapper.mmc1.delay_ctrl).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34843 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31035_Y, Q = \nes_i.multi_mapper.mmc1.control, rval = 5'01100).
Adding EN signal on $auto$ff.cc:266:slice$38207 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.mmc1.shift [2:1] }, Q = { \nes_i.multi_mapper.mmc1.control [4] \nes_i.multi_mapper.mmc1.control [1:0] }).
Adding EN signal on $auto$ff.cc:266:slice$38207 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31031_Y [3:2], Q = \nes_i.multi_mapper.mmc1.control [3:2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34842 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31048_Y, Q = \nes_i.multi_mapper.mmc1.shift, rval = 5'10000).
Adding EN signal on $auto$ff.cc:266:slice$38220 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31044_Y, Q = \nes_i.multi_mapper.mmc1.shift).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34841 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31064_Y, Q = \nes_i.multi_mapper.mmc1.chr_bank_1, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38224 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.mmc1.shift [4:1] }, Q = \nes_i.multi_mapper.mmc1.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34840 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31081_Y, Q = \nes_i.multi_mapper.mmc1.chr_bank_0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38230 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.mmc1.shift [4:1] }, Q = \nes_i.multi_mapper.mmc1.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\mmc1.$procdff$34839 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc1.$procmux$31096_Y, Q = \nes_i.multi_mapper.mmc1.prg_bank, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38236 ($sdff) from module top (D = { \memory_dout_cpu [0] \nes_i.multi_mapper.mmc1.shift [4:1] }, Q = \nes_i.multi_mapper.mmc1.prg_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map89.$procdff$34856 ($dff) from module top (D = \memory_dout_cpu [3], Q = \nes_i.multi_mapper.map89.mirror).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map89.$procdff$34855 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map89.$procmux$31276_Y, Q = \nes_i.multi_mapper.map89.chrsel1, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$38245 ($sdff) from module top (D = { 2'01 \memory_dout_cpu [5:4] }, Q = \nes_i.multi_mapper.map89.chrsel1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map89.$procdff$34854 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map89.$procmux$31302_Y $flatten\nes_i.\multi_mapper.\map89.$procmux$31289_Y }, Q = \nes_i.multi_mapper.map89.chrsel0, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$38253 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\map89.$procmux$31300_Y $flatten\nes_i.\multi_mapper.\map89.$procmux$31287_Y }, Q = \nes_i.multi_mapper.map89.chrsel0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map89.$procdff$34853 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map89.$procmux$31313_Y, Q = \nes_i.multi_mapper.map89.prgsel, rval = 3'110).
Adding EN signal on $auto$ff.cc:266:slice$38261 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map89.$procmux$31311_Y, Q = \nes_i.multi_mapper.map89.prgsel).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map79.$procdff$34859 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map79.$procmux$31335_Y, Q = \nes_i.multi_mapper.map79.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38267 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map79.$procmux$31333_Y, Q = \nes_i.multi_mapper.map79.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map79.$procdff$34858 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map79.$procmux$31349_Y, Q = \nes_i.multi_mapper.map79.prg_bank, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$38269 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map79.$procmux$31347_Y, Q = \nes_i.multi_mapper.map79.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map79.$procdff$34857 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map79.$procmux$31363_Y $flatten\nes_i.\multi_mapper.\map79.$procmux$31377_Y }, Q = \nes_i.multi_mapper.map79.chr_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38271 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\map79.$procmux$31361_Y $flatten\nes_i.\multi_mapper.\map79.$procmux$31375_Y }, Q = \nes_i.multi_mapper.map79.chr_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map78.$procdff$34862 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map78.$0\mirroring[0:0], Q = \nes_i.multi_mapper.map78.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map78.$procdff$34861 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map78.$procmux$31431_Y $flatten\nes_i.\multi_mapper.\map78.$procmux$31408_Y }, Q = \nes_i.multi_mapper.map78.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38282 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map78.prg_bank [3]).
Adding EN signal on $auto$ff.cc:266:slice$38282 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map78.$procmux$31404_Y, Q = \nes_i.multi_mapper.map78.prg_bank [2:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map78.$procdff$34860 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map78.$procmux$31395_Y, Q = \nes_i.multi_mapper.map78.chr_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38289 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map78.$procmux$31391_Y, Q = \nes_i.multi_mapper.map78.chr_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map77.$procdff$34864 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map77.$procmux$31438_Y, Q = \nes_i.multi_mapper.map77.chrbank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38293 ($sdff) from module top (D = \memory_dout_cpu [7:4], Q = \nes_i.multi_mapper.map77.chrbank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map77.$procdff$34863 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map77.$procmux$31445_Y, Q = \nes_i.multi_mapper.map77.prgbank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38297 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map77.prgbank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map72.$procdff$34514 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map72.$procmux$24578_Y, Q = \nes_i.multi_mapper.map72.last_chr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38301 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.map72.last_chr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map72.$procdff$34513 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map72.$procmux$24571_Y, Q = \nes_i.multi_mapper.map72.last_prg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38305 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map72.last_prg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map72.$procdff$34512 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map72.$procmux$24587_Y, Q = \nes_i.multi_mapper.map72.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38309 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map72.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map72.$procdff$34511 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map72.$procmux$24596_Y, Q = \nes_i.multi_mapper.map72.chr_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38313 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map72.chr_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map71.$procdff$34866 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map71.$procmux$31478_Y, Q = \nes_i.multi_mapper.map71.ciram_select, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38317 ($sdff) from module top (D = \memory_dout_cpu [4], Q = \nes_i.multi_mapper.map71.ciram_select).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map71.$procdff$34865 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map71.$procmux$31460_Y $flatten\nes_i.\multi_mapper.\map71.$procmux$31469_Y }, Q = \nes_i.multi_mapper.map71.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38321 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map71.prg_bank [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$38321 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map71.$procmux$31456_Y, Q = \nes_i.multi_mapper.map71.prg_bank [3:2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34386 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22547_Y, Q = \nes_i.multi_mapper.map68.use_chr_rom, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38332 ($sdff) from module top (D = \memory_dout_cpu [4], Q = \nes_i.multi_mapper.map68.use_chr_rom).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34385 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22448_Y, Q = \nes_i.multi_mapper.map68.nametable_1, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38336 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.nametable_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34384 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22460_Y, Q = \nes_i.multi_mapper.map68.nametable_0, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38340 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.nametable_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34383 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22437_Y, Q = \nes_i.multi_mapper.map68.ram_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38344 ($sdff) from module top (D = \memory_dout_cpu [4], Q = \nes_i.multi_mapper.map68.ram_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34382 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22482_Y, Q = \nes_i.multi_mapper.map68.chr_bank_3, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38348 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.chr_bank_3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34381 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22496_Y, Q = \nes_i.multi_mapper.map68.chr_bank_2, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38352 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.chr_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34380 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22506_Y, Q = \nes_i.multi_mapper.map68.mirroring, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38356 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map68.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34379 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22521_Y, Q = \nes_i.multi_mapper.map68.chr_bank_1, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38360 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34378 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22537_Y, Q = \nes_i.multi_mapper.map68.chr_bank_0, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38364 ($sdff) from module top (D = \memory_dout_cpu [6:0], Q = \nes_i.multi_mapper.map68.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map68.$procdff$34377 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map68.$procmux$22469_Y, Q = \nes_i.multi_mapper.map68.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38368 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map68.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34397 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22656_Y, Q = \nes_i.multi_mapper.map67.irq_low, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38372 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22648_Y, Q = \nes_i.multi_mapper.map67.irq_low).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34396 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22706_Y, Q = \nes_i.multi_mapper.map67.irq_ack).
Adding SRST signal on $auto$ff.cc:266:slice$38380 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22702_Y, Q = \nes_i.multi_mapper.map67.irq_ack, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34395 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map67.$procmux$22575_Y $flatten\nes_i.\multi_mapper.\map67.$procmux$22642_Y }, Q = \nes_i.multi_mapper.map67.irq_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38388 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22640_Y, Q = \nes_i.multi_mapper.map67.irq_counter [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$38388 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22573_Y, Q = \nes_i.multi_mapper.map67.irq_counter [15:8]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34394 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map67.$procmux$22611_Y $flatten\nes_i.\multi_mapper.\map67.$procmux$22596_Y }, Q = \nes_i.multi_mapper.map67.prg_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38407 ($sdff) from module top (D = \memory_dout_cpu [7:4], Q = \nes_i.multi_mapper.map67.prg_bank_0 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38407 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22592_Y, Q = \nes_i.multi_mapper.map67.prg_bank_0 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34393 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22675_Y, Q = \nes_i.multi_mapper.map67.chr_bank_3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38420 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22671_Y, Q = \nes_i.multi_mapper.map67.chr_bank_3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34392 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22696_Y, Q = \nes_i.multi_mapper.map67.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38428 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22692_Y, Q = \nes_i.multi_mapper.map67.chr_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34391 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22627_Y, Q = \nes_i.multi_mapper.map67.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38436 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22625_Y, Q = \nes_i.multi_mapper.map67.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34390 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22724_Y, Q = \nes_i.multi_mapper.map67.mirroring, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38438 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map67.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34389 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22747_Y, Q = \nes_i.multi_mapper.map67.chr_bank_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38444 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22743_Y, Q = \nes_i.multi_mapper.map67.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34388 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22772_Y, Q = \nes_i.multi_mapper.map67.chr_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38452 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22768_Y, Q = \nes_i.multi_mapper.map67.chr_bank_0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map67.$procdff$34387 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22781_Y, Q = \nes_i.multi_mapper.map67.irq).
Adding SRST signal on $auto$ff.cc:266:slice$38460 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map67.$procmux$22779_Y, Q = \nes_i.multi_mapper.map67.irq, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map66.$procdff$34871 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map66.$procmux$31675_Y $flatten\nes_i.\multi_mapper.\map66.$procmux$31598_Y }, Q = \nes_i.multi_mapper.map66.prg_bank, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38468 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map66.$procmux$31596_Y, Q = \nes_i.multi_mapper.map66.prg_bank [0]).
Adding EN signal on $auto$ff.cc:266:slice$38468 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map66.$procmux$31673_Y, Q = \nes_i.multi_mapper.map66.prg_bank [4:1]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map66.$procdff$34870 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map66.$procmux$31562_Y $flatten\nes_i.\multi_mapper.\map66.$procmux$31638_Y }, Q = \nes_i.multi_mapper.map66.chr_bank, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$38499 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map66.$procmux$31636_Y, Q = \nes_i.multi_mapper.map66.chr_bank [2:0]).
Adding EN signal on $auto$ff.cc:266:slice$38499 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map66.$procmux$31560_Y, Q = \nes_i.multi_mapper.map66.chr_bank [6:3]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34545 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24949_Y, Q = \nes_i.multi_mapper.map65.irq_ack).
Adding SRST signal on $auto$ff.cc:266:slice$38522 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24946_Y, Q = \nes_i.multi_mapper.map65.irq_ack, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34544 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24771_Y, Q = \nes_i.multi_mapper.map65.irq_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38526 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24769_Y, Q = \nes_i.multi_mapper.map65.irq_counter).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34543 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24785_Y, Q = \nes_i.multi_mapper.map65.chr_bank_7, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38534 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_7).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34542 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24800_Y, Q = \nes_i.multi_mapper.map65.chr_bank_6, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38538 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_6).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34541 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24822_Y, Q = \nes_i.multi_mapper.map65.prg_bank_2, rval = 8'11111110).
Adding EN signal on $auto$ff.cc:266:slice$38542 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.prg_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34540 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24845_Y, Q = \nes_i.multi_mapper.map65.prg_bank_1, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$38546 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.prg_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34539 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24869_Y, Q = \nes_i.multi_mapper.map65.prg_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38550 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.prg_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34538 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24885_Y, Q = \nes_i.multi_mapper.map65.chr_bank_5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38554 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_5).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34537 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24902_Y, Q = \nes_i.multi_mapper.map65.chr_bank_4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38558 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_4).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34536 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24920_Y, Q = \nes_i.multi_mapper.map65.chr_bank_3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38562 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_3).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34535 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24939_Y, Q = \nes_i.multi_mapper.map65.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38566 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34534 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map65.$procmux$24747_Y $flatten\nes_i.\multi_mapper.\map65.$procmux$24756_Y }, Q = \nes_i.multi_mapper.map65.irq_reload, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38570 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.irq_reload [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$38570 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.irq_reload [15:8]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34533 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24967_Y, Q = \nes_i.multi_mapper.map65.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38577 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24965_Y, Q = \nes_i.multi_mapper.map65.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34532 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$24980_Y, Q = \nes_i.multi_mapper.map65.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38579 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map65.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34531 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$25000_Y, Q = \nes_i.multi_mapper.map65.chr_bank_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38583 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34530 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$25021_Y, Q = \nes_i.multi_mapper.map65.chr_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38587 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map65.chr_bank_0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map65.$procdff$34529 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$25030_Y, Q = \nes_i.multi_mapper.map65.irq).
Adding SRST signal on $auto$ff.cc:266:slice$38591 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map65.$procmux$25028_Y, Q = \nes_i.multi_mapper.map65.irq, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34551 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25047_Y, Q = \nes_i.multi_mapper.map42.irq_counter, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38599 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25045_Y, Q = \nes_i.multi_mapper.map42.irq_counter).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34550 ($dff) from module top (D = \memory_dout_cpu [1], Q = \nes_i.multi_mapper.map42.irq_enable).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34549 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$0\mirroring[0:0], Q = \nes_i.multi_mapper.map42.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34548 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25077_Y, Q = \nes_i.multi_mapper.map42.prg_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38613 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map42.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34547 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25089_Y, Q = \nes_i.multi_mapper.map42.chr_bank, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38617 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map42.chr_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map42.$procdff$34546 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25097_Y, Q = \nes_i.multi_mapper.map42.irq).
Adding SRST signal on $auto$ff.cc:266:slice$38621 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map42.$procmux$25095_Y, Q = \nes_i.multi_mapper.map42.irq, rval = 1'1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map41.$procdff$34528 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map41.$procmux$24723_Y, Q = \nes_i.multi_mapper.map41.chr_inner_bank, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38627 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map41.chr_inner_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map41.$procdff$34527 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map41.$procmux$24713_Y, Q = \nes_i.multi_mapper.map41.chr_outer_bank, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38633 ($sdff) from module top (D = \nes_i.addr [4:3], Q = \nes_i.multi_mapper.map41.chr_outer_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map41.$procdff$34526 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map41.$procmux$24697_Y, Q = \nes_i.multi_mapper.map41.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38637 ($sdff) from module top (D = \nes_i.addr [5], Q = \nes_i.multi_mapper.map41.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map41.$procdff$34525 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map41.$procmux$24705_Y, Q = \nes_i.multi_mapper.map41.prg_bank, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$38641 ($sdff) from module top (D = \nes_i.addr [2:0], Q = \nes_i.multi_mapper.map41.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map34.$procdff$34869 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map34.$procmux$31494_Y, Q = \nes_i.multi_mapper.map34.chr_bank_1, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$38645 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map34.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map34.$procdff$34868 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map34.$procmux$31508_Y, Q = \nes_i.multi_mapper.map34.chr_bank_0, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38653 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map34.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map34.$procdff$34867 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map34.$procmux$31521_Y, Q = \nes_i.multi_mapper.map34.prg_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$38659 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map34.$procmux$31519_Y, Q = \nes_i.multi_mapper.map34.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34563 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map32.$procmux$25137_Y, Q = \nes_i.multi_mapper.map32.prgmode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38667 ($sdff) from module top (D = \memory_dout_cpu [1], Q = \nes_i.multi_mapper.map32.prgmode).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34562 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg7).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34561 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg6).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34560 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg5).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34559 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg4).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34558 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg3).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34557 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34556 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34555 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map32.chrreg0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34554 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.map32.prgreg1).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34553 ($dff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.map32.prgreg0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map32.$procdff$34552 ($dff) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.map32.mirror).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map30.$procdff$34873 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map30.$procmux$31700_Y, Q = \nes_i.multi_mapper.map30.chrbank, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38704 ($sdff) from module top (D = \memory_dout_cpu [6:5], Q = \nes_i.multi_mapper.map30.chrbank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map30.$procdff$34872 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map30.$procmux$31693_Y, Q = \nes_i.multi_mapper.map30.prgbank, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38708 ($sdff) from module top (D = \memory_dout_cpu [4:0], Q = \nes_i.multi_mapper.map30.prgbank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34850 ($dff) from module top (D = { \memory_dout_cpu [5:4] \memory_dout_cpu [1:0] }, Q = \nes_i.multi_mapper.map28.security).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34849 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$0\selreg[2:0], Q = \nes_i.multi_mapper.map28.selreg).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34848 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$0\outer[5:0], Q = \nes_i.multi_mapper.map28.outer).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34847 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$procmux$31209_Y, Q = \nes_i.multi_mapper.map28.inner, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38731 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$procmux$31203_Y, Q = \nes_i.multi_mapper.map28.inner).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34846 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map28.a53chr).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34845 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$0\mode[5:0] [1], Q = \nes_i.multi_mapper.map28.mode [1]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34845 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$0\mode[5:0] [0], Q = \nes_i.multi_mapper.map28.mode [0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map28.$procdff$34845 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$0\mode[5:0] [5:2], Q = \nes_i.multi_mapper.map28.mode [5:2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map234.$procdff$34519 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24627_Y, Q = \nes_i.multi_mapper.map234.inner_prg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38773 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24623_Y, Q = \nes_i.multi_mapper.map234.inner_prg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map234.$procdff$34518 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map234.$procmux$24607_Y $flatten\nes_i.\multi_mapper.\map234.$procmux$24616_Y }, Q = \nes_i.multi_mapper.map234.inner_chr, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$38781 ($sdff) from module top (D = \nes_i.dma.data_from_ram [5:4], Q = \nes_i.multi_mapper.map234.inner_chr [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$38781 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24603_Y, Q = \nes_i.multi_mapper.map234.inner_chr [2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map234.$procdff$34517 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24636_Y, Q = \nes_i.multi_mapper.map234.block, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$38792 ($sdff) from module top (D = \nes_i.dma.data_from_ram [3:1], Q = \nes_i.multi_mapper.map234.block).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map234.$procdff$34516 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24645_Y, Q = \nes_i.multi_mapper.map234.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38796 ($sdff) from module top (D = \nes_i.dma.data_from_ram [7], Q = \nes_i.multi_mapper.map234.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map234.$procdff$34515 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map234.$procmux$24654_Y, Q = \nes_i.multi_mapper.map234.mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38800 ($sdff) from module top (D = \nes_i.dma.data_from_ram [6], Q = \nes_i.multi_mapper.map234.mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map228.$procdff$34524 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map228.$procmux$24668_Y, Q = \nes_i.multi_mapper.map228.prg_bank_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38804 ($sdff) from module top (D = \nes_i.addr [5], Q = \nes_i.multi_mapper.map228.prg_bank_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map228.$procdff$34523 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map228.$procmux$24682_Y, Q = \nes_i.multi_mapper.map228.prg_chip, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38808 ($sdff) from module top (D = \nes_i.addr [12:11], Q = \nes_i.multi_mapper.map228.prg_chip).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map228.$procdff$34522 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map228.$procmux$24661_Y, Q = \nes_i.multi_mapper.map228.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38812 ($sdff) from module top (D = \nes_i.addr [13], Q = \nes_i.multi_mapper.map228.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map228.$procdff$34521 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map228.$procmux$24675_Y, Q = \nes_i.multi_mapper.map228.prg_bank, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$38816 ($sdff) from module top (D = \nes_i.addr [10:6], Q = \nes_i.multi_mapper.map228.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map228.$procdff$34520 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map228.$procmux$24689_Y, Q = \nes_i.multi_mapper.map228.chr_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$38820 ($sdff) from module top (D = { \nes_i.addr [3:0] \memory_dout_cpu [1:0] }, Q = \nes_i.multi_mapper.map228.chr_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map225.$procdff$34488 ($dff) from module top (D = \nes_i.addr [14:0], Q = \nes_i.multi_mapper.map225.bank_mode).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34581 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$25942_Y, Q = \nes_i.multi_mapper.map18.irq_ack).
Adding SRST signal on $auto$ff.cc:266:slice$38827 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$25937_Y, Q = \nes_i.multi_mapper.map18.irq_ack, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34580 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25340_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25366_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25387_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25403_Y }, Q = \nes_i.multi_mapper.map18.irq_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38833 ($sdff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25338_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25364_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25385_Y }, Q = \nes_i.multi_mapper.map18.irq_counter [15:4]).
Adding EN signal on $auto$ff.cc:266:slice$38833 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$25401_Y, Q = \nes_i.multi_mapper.map18.irq_counter [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34579 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$26075_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25474_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_7, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38844 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_7 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38844 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_7 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34578 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25820_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25496_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_6, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38851 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_6 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38851 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_6 [3:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34577 ($dff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map18.ram_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34576 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$26168_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25706_Y }, Q = \nes_i.multi_mapper.map18.prg_bank_2, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:266:slice$38861 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_2 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38861 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_2 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34575 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25891_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25744_Y }, Q = \nes_i.multi_mapper.map18.prg_bank_1, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:266:slice$38868 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_1 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38868 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_1 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34574 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25930_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25784_Y }, Q = \nes_i.multi_mapper.map18.prg_bank_0, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:266:slice$38875 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_0 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38875 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.prg_bank_0 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34573 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25843_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25520_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38882 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_5 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38882 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_5 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34572 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25969_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25546_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38889 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_4 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38889 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_4 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34571 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25996_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25574_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38896 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_3 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38896 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_3 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34570 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$26025_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25604_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38903 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_2 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38903 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_2 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34569 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$25799_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25419_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25436_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25454_Y }, Q = \nes_i.multi_mapper.map18.irq_reload, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$38910 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.irq_reload [15:12]).
Adding EN signal on $auto$ff.cc:266:slice$38910 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.irq_reload [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$38910 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.irq_reload [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38910 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.irq_reload [11:8]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34568 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$26088_Y, Q = \nes_i.multi_mapper.map18.irq_enable, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38923 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34567 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$26100_Y, Q = \nes_i.multi_mapper.map18.mirroring, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$38927 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map18.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34566 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$26056_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25636_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38931 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_1 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38931 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_1 [3:0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34565 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map18.$procmux$26133_Y $flatten\nes_i.\multi_mapper.\map18.$procmux$25670_Y }, Q = \nes_i.multi_mapper.map18.chr_bank_0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38938 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_0 [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$38938 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map18.chr_bank_0 [3:0]).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map18.$procdff$34564 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$26192_Y, Q = \nes_i.multi_mapper.map18.irq).
Adding SRST signal on $auto$ff.cc:266:slice$38945 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map18.$procmux$26190_Y, Q = \nes_i.multi_mapper.map18.irq, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34763 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28968_Y, Q = \nes_i.multi_mapper.map165.ram_protect, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38959 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.map165.ram_protect).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34762 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28893_Y, Q = \nes_i.multi_mapper.map165.ram_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38963 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map165.ram_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34761 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28914_Y, Q = \nes_i.multi_mapper.map165.a12_ctr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$38967 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:646$9710_Y, Q = \nes_i.multi_mapper.map165.a12_ctr).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34760 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28955_Y, Q = \nes_i.multi_mapper.map165.prg_bank_1, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$38973 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.map165.prg_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34759 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29070_Y, Q = \nes_i.multi_mapper.map165.prg_bank_0, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$38977 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.map165.prg_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34758 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28988_Y, Q = \nes_i.multi_mapper.map165.chr_bank_4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38981 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map165.chr_bank_4).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34757 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29116_Y, Q = \nes_i.multi_mapper.map165.chr_bank_2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38985 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map165.chr_bank_2).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34756 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29007_Y, Q = \nes_i.multi_mapper.map165.irq_latch, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$38989 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map165.irq_latch).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34755 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29020_Y, Q = \nes_i.multi_mapper.map165.irq_reload, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38993 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29018_Y, Q = \nes_i.multi_mapper.map165.irq_reload).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34754 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29080_Y, Q = \nes_i.multi_mapper.map165.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39001 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29075_Y, Q = \nes_i.multi_mapper.map165.irq_enable).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34753 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28909_Y, Q = \nes_i.multi_mapper.map165.chr_a12_invert, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39007 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map165.chr_a12_invert).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34752 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29036_Y, Q = \nes_i.multi_mapper.map165.prg_rom_bank_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39011 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.map165.prg_rom_bank_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34751 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29052_Y, Q = \nes_i.multi_mapper.map165.bank_select, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$39015 ($sdff) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.map165.bank_select).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34750 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28995_Y, Q = \nes_i.multi_mapper.map165.counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39019 ($sdff) from module top (D = \nes_i.multi_mapper.map165.new_counter, Q = \nes_i.multi_mapper.map165.counter).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34749 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$0\mirroring[0:0], Q = \nes_i.multi_mapper.map165.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34748 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29139_Y, Q = \nes_i.multi_mapper.map165.chr_bank_1, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$39032 ($sdff) from module top (D = \memory_dout_cpu [7:1], Q = \nes_i.multi_mapper.map165.chr_bank_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34747 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$28938_Y, Q = \nes_i.multi_mapper.map165.chr_bank_0, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$39036 ($sdff) from module top (D = \memory_dout_cpu [7:1], Q = \nes_i.multi_mapper.map165.chr_bank_0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34746 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29153_Y, Q = \nes_i.multi_mapper.map165.irq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39040 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$procmux$29151_Y, Q = \nes_i.multi_mapper.map165.irq).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34745 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:671$9725_Y, Q = \nes_i.multi_mapper.map165.latch_1).
Adding SRST signal on $auto$ff.cc:266:slice$39042 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:671$9724_Y, Q = \nes_i.multi_mapper.map165.latch_1, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map165.$procdff$34744 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:670$9719_Y, Q = \nes_i.multi_mapper.map165.latch_0).
Adding SRST signal on $auto$ff.cc:266:slice$39048 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:670$9718_Y, Q = \nes_i.multi_mapper.map165.latch_0, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map164.$procdff$34503 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map164.$procmux$24433_Y $flatten\nes_i.\multi_mapper.\map164.$procmux$24443_Y }, Q = \nes_i.multi_mapper.map164.prg_bank, rval = 8'00001111).
Adding EN signal on $auto$ff.cc:266:slice$39054 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map164.prg_bank [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$39054 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map164.prg_bank [7:4]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34502 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24384_Y, Q = \nes_i.multi_mapper.map163.security[3], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39061 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map163.security[3]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34501 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24300_Y, Q = \nes_i.multi_mapper.map163.security[2], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39067 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map163.security[2]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34500 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24315_Y, Q = \nes_i.multi_mapper.map163.security[1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39073 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map163.security[1]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34499 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24331_Y, Q = \nes_i.multi_mapper.map163.security[0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39079 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map163.security[0]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34498 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24342_Y, Q = \nes_i.multi_mapper.map163.trig_comp, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39085 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$reduce_or$mappers/misc.sv:1444$10616_Y, Q = \nes_i.multi_mapper.map163.trig_comp).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34497 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24355_Y, Q = \nes_i.multi_mapper.map163.trigger, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39089 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$not$mappers/misc.sv:1445$10619_Y, Q = \nes_i.multi_mapper.map163.trigger).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34496 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24371_Y, Q = \nes_i.multi_mapper.map163.chr_switch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39093 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map163.chr_switch).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34495 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\map163.$procmux$24268_Y $flatten\nes_i.\multi_mapper.\map163.$procmux$24286_Y }, Q = \nes_i.multi_mapper.map163.prg_bank, rval = 8'00001111).
Adding EN signal on $auto$ff.cc:266:slice$39099 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24278_Y, Q = \nes_i.multi_mapper.map163.prg_bank [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$39099 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24258_Y, Q = \nes_i.multi_mapper.map163.prg_bank [7:4]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34494 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24396_Y, Q = \nes_i.multi_mapper.map163.chr_bank, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39118 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24392_Y, Q = \nes_i.multi_mapper.map163.chr_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34493 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24408_Y, Q = \nes_i.multi_mapper.map163.prg_dout).
Adding EN signal on $flatten\nes_i.\multi_mapper.\map163.$procdff$34492 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24422_Y, Q = \nes_i.multi_mapper.map163.prg_bus_write).
Adding SRST signal on $auto$ff.cc:266:slice$39127 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map163.$procmux$24416_Y, Q = \nes_i.multi_mapper.map163.prg_bus_write, rval = 1'0).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map15.$procdff$34588 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map15.$procmux$26231_Y, Q = \nes_i.multi_mapper.map15.prg_rom_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$39135 ($sdff) from module top (D = \memory_dout_cpu [5:0], Q = \nes_i.multi_mapper.map15.prg_rom_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map15.$procdff$34587 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map15.$procmux$26224_Y, Q = \nes_i.multi_mapper.map15.prg_rom_bank_lowbit, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39139 ($sdff) from module top (D = \memory_dout_cpu [7], Q = \nes_i.multi_mapper.map15.prg_rom_bank_lowbit).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map15.$procdff$34586 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map15.$procmux$26210_Y, Q = \nes_i.multi_mapper.map15.prg_rom_bank_mode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$39143 ($sdff) from module top (D = \nes_i.addr [1:0], Q = \nes_i.multi_mapper.map15.prg_rom_bank_mode).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map15.$procdff$34585 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map15.$procmux$26217_Y, Q = \nes_i.multi_mapper.map15.mirroring, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39147 ($sdff) from module top (D = \memory_dout_cpu [6], Q = \nes_i.multi_mapper.map15.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map13.$procdff$34875 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map13.$procmux$31707_Y, Q = \nes_i.multi_mapper.map13.chr_bank, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$39151 ($sdff) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.map13.chr_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map111.$procdff$34449 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map111.$procmux$23301_Y, Q = \nes_i.multi_mapper.map111.namebank_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39155 ($sdff) from module top (D = \memory_dout_cpu [5], Q = \nes_i.multi_mapper.map111.namebank_reg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map111.$procdff$34448 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map111.$procmux$23306_Y, Q = \nes_i.multi_mapper.map111.chrbank_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39157 ($sdff) from module top (D = \memory_dout_cpu [4], Q = \nes_i.multi_mapper.map111.chrbank_reg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map111.$procdff$34447 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map111.$procmux$23296_Y, Q = \nes_i.multi_mapper.map111.prgbank_reg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$39159 ($sdff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.map111.prgbank_reg).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map107.$procdff$34852 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map107.$procmux$31244_Y, Q = \nes_i.multi_mapper.map107.prg_bank, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$39161 ($sdff) from module top (D = \memory_dout_cpu [7:1], Q = \nes_i.multi_mapper.map107.prg_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\map107.$procdff$34851 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\map107.$procmux$31251_Y, Q = \nes_i.multi_mapper.map107.chr_bank, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39165 ($sdff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.map107.chr_bank).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procdff$34376 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22409_Y, Q = \nes_i.multi_mapper.jycompany.mp.bindex, rval = 9'000000010).
Adding EN signal on $auto$ff.cc:266:slice$39169 ($sdff) from module top (D = { \nes_i.multi_mapper.jycompany.mp.bindex [7:0] 1'0 }, Q = \nes_i.multi_mapper.jycompany.mp.bindex).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procdff$34375 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22414_Y [15:8], Q = \nes_i.multi_mapper.jycompany.mp.product [15:8], rval = 8'00000000).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procdff$34375 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.\mp.$0\product[15:0] [7:0], Q = \nes_i.multi_mapper.jycompany.mp.product [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$39171 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.\mp.$add$mappers/JYCompany.sv:26$11072_Y [15:8], Q = \nes_i.multi_mapper.jycompany.mp.product [15:8]).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procdff$34374 ($dff) from module top (D = { $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22419_Y [15:9] $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22419_Y [0] }, Q = { \nes_i.multi_mapper.jycompany.mp.shift_a [15:9] \nes_i.multi_mapper.jycompany.mp.shift_a [0] }, rval = 8'00000000).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procdff$34374 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.\mp.$0\shift_a[15:0] [8:1], Q = \nes_i.multi_mapper.jycompany.mp.shift_a [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$39177 ($sdff) from module top (D = { \nes_i.multi_mapper.jycompany.mp.shift_a [14:8] 1'0 }, Q = { \nes_i.multi_mapper.jycompany.mp.shift_a [15:9] \nes_i.multi_mapper.jycompany.mp.shift_a [0] }).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34358 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.irq_mode).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34357 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.irq_xor).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34355 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22195_Y, Q = \nes_i.multi_mapper.jycompany.irq_prescalar, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39189 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22195_Y, Q = \nes_i.multi_mapper.jycompany.irq_prescalar).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34354 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22210_Y, Q = \nes_i.multi_mapper.jycompany.irq_dis, rval = 1'0).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34352 ($dff) from module top (D = \nes_i.multi_mapper.jycompany.chr_ain [12], Q = \nes_i.multi_mapper.jycompany.old_a12).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34351 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.accumtest).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34350 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22279_Y, Q = \nes_i.multi_mapper.jycompany.accum).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34349 ($dff) from module top (D = 1'1, Q = \nes_i.multi_mapper.jycompany.multiply_start).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34348 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.ppu_conf).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34347 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.outer_bank).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34346 ($dff) from module top (D = { \memory_dout_cpu [7:3] \memory_dout_cpu [1:0] }, Q = { \nes_i.multi_mapper.jycompany.bank_mode [7:3] \nes_i.multi_mapper.jycompany.bank_mode [1:0] }).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34345 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.multiplier_2).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34344 ($dff) from module top (D = \memory_dout_cpu, Q = \nes_i.multi_mapper.jycompany.multiplier_1).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34343 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22391_Y, Q = \nes_i.multi_mapper.jycompany.irq_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39230 ($sdff) from module top (D = 1'1, Q = \nes_i.multi_mapper.jycompany.irq_pending).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34342 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$procmux$22396_Y, Q = \nes_i.multi_mapper.jycompany.irq_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39234 ($sdff) from module top (D = 1'1, Q = \nes_i.multi_mapper.jycompany.irq_enable).
Adding EN signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34341 ($dff) from module top (D = \memory_dout_cpu [3:0], Q = \nes_i.multi_mapper.jycompany.mirroring).
Adding SRST signal on $flatten\nes_i.\multi_mapper.\jycompany.$procdff$34338 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$2$lookahead\chr_latch$11217[1:0]$11226, Q = \nes_i.multi_mapper.jycompany.chr_latch, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$39239 ($sdff) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$or$mappers/JYCompany.sv:0$11241_Y, Q = \nes_i.multi_mapper.jycompany.chr_latch).
Adding SRST signal on $flatten\nes_i.\dma.$procdff$35027 ($dff) from module top (D = { $flatten\nes_i.\dma.$procmux$33521_Y $flatten\nes_i.\dma.$procmux$33530_Y }, Q = \nes_i.dma.sprite_dma_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39241 ($sdff) from module top (D = \nes_i.cpu_dout, Q = \nes_i.dma.sprite_dma_addr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$39241 ($sdff) from module top (D = $flatten\nes_i.\dma.$procmux$33528_Y, Q = \nes_i.dma.sprite_dma_addr [7:0]).
Adding SRST signal on $flatten\nes_i.\dma.$procdff$35026 ($dff) from module top (D = $flatten\nes_i.\dma.$procmux$33537_Y, Q = \nes_i.dma.sprite_dma_lastval, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39250 ($sdff) from module top (D = \nes_i.dma.data_from_ram, Q = \nes_i.dma.sprite_dma_lastval).
Adding SRST signal on $flatten\nes_i.\dma.$procdff$35025 ($dff) from module top (D = $flatten\nes_i.\dma.$procmux$33550_Y, Q = \nes_i.dma.spr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$39254 ($sdff) from module top (D = $flatten\nes_i.\dma.$procmux$33548_Y, Q = \nes_i.dma.spr_state).
Adding SRST signal on $flatten\nes_i.\dma.$procdff$35024 ($dff) from module top (D = $flatten\nes_i.\dma.$procmux$33559_Y, Q = \nes_i.dma.dmc_state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39260 ($sdff) from module top (D = $flatten\nes_i.\dma.$procmux$33557_Y, Q = \nes_i.dma.dmc_state).
Adding EN signal on $flatten\nes_i.\apu.\Tri.$procdff$34932 ($dff) from module top (D = \nes_i.apu.Dmc.DIN [7], Q = \nes_i.apu.Tri.LinCtrl).
Adding SRST signal on $flatten\nes_i.\apu.\Tri.$procdff$34926 ($dff) from module top (D = $flatten\nes_i.\apu.\Tri.$procmux$32362_Y, Q = \nes_i.apu.Tri.LenCtr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39271 ($sdff) from module top (D = $flatten\nes_i.\apu.\Tri.$procmux$32360_Y, Q = \nes_i.apu.Tri.LenCtr).
Adding SRST signal on $flatten\nes_i.\apu.\Sq2.$procdff$34936 ($dff) from module top (D = $flatten\nes_i.\apu.\Sq2.$procmux$32584_Y, Q = \nes_i.apu.Sq2.EnvLoop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39279 ($sdff) from module top (D = \nes_i.apu.Noi.DIN [5], Q = \nes_i.apu.Sq2.EnvLoop).
Adding SRST signal on $flatten\nes_i.\apu.\Sq2.$procdff$34934 ($dff) from module top (D = $flatten\nes_i.\apu.\Sq2.$procmux$32609_Y, Q = \nes_i.apu.Sq2.LenCtr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39283 ($sdff) from module top (D = $flatten\nes_i.\apu.\Sq2.$procmux$32607_Y, Q = \nes_i.apu.Sq2.LenCtr).
Adding SRST signal on $flatten\nes_i.\apu.\Sq1.$procdff$34936 ($dff) from module top (D = $flatten\nes_i.\apu.\Sq1.$procmux$32584_Y, Q = \nes_i.apu.Sq1.EnvLoop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39291 ($sdff) from module top (D = \nes_i.apu.Noi.DIN [5], Q = \nes_i.apu.Sq1.EnvLoop).
Adding SRST signal on $flatten\nes_i.\apu.\Sq1.$procdff$34934 ($dff) from module top (D = $flatten\nes_i.\apu.\Sq1.$procmux$32609_Y, Q = \nes_i.apu.Sq1.LenCtr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39295 ($sdff) from module top (D = $flatten\nes_i.\apu.\Sq1.$procmux$32607_Y, Q = \nes_i.apu.Sq1.LenCtr).
Adding SRST signal on $flatten\nes_i.\apu.\Noi.$procdff$34915 ($dff) from module top (D = $flatten\nes_i.\apu.\Noi.$procmux$32254_Y, Q = \nes_i.apu.Noi.EnvLoop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39303 ($sdff) from module top (D = \nes_i.apu.Noi.DIN [5], Q = \nes_i.apu.Noi.EnvLoop).
Adding SRST signal on $flatten\nes_i.\apu.\Noi.$procdff$34914 ($dff) from module top (D = $flatten\nes_i.\apu.\Noi.$procmux$32267_Y, Q = \nes_i.apu.Noi.LenCtr, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$39307 ($sdff) from module top (D = $flatten\nes_i.\apu.\Noi.$procmux$32265_Y, Q = \nes_i.apu.Noi.LenCtr).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34913 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32083_Y, Q = \nes_i.apu.Dmc.ActivationDelay, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$39315 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32081_Y, Q = \nes_i.apu.Dmc.ActivationDelay).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34912 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$31967_Y, Q = \nes_i.apu.Dmc.DmcEnabled, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39317 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$31965_Y, Q = \nes_i.apu.Dmc.DmcEnabled).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34910 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$31987_Y, Q = \nes_i.apu.Dmc.HasSampleBuffer, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39319 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$31985_Y, Q = \nes_i.apu.Dmc.HasSampleBuffer).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34908 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32001_Y, Q = \nes_i.apu.Dmc.BitsUsed, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$39327 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$add$apu.sv:568$7936_Y, Q = \nes_i.apu.Dmc.BitsUsed).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34907 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32016_Y, Q = \nes_i.apu.Dmc.BytesLeft, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39331 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32014_Y, Q = \nes_i.apu.Dmc.BytesLeft).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34906 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32031_Y, Q = \nes_i.apu.Dmc.Address, rval = 15'100000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39341 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32029_Y, Q = \nes_i.apu.Dmc.Address).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34905 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32038_Y, Q = \nes_i.apu.Dmc.Cycles, rval = 9'110110111).
Adding EN signal on $auto$ff.cc:266:slice$39351 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32036_Y, Q = \nes_i.apu.Dmc.Cycles).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34903 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32057_Y, Q = \nes_i.apu.Dmc.SampleLen, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$39353 ($sdff) from module top (D = { \nes_i.apu.Dmc.DIN [7] \nes_i.apu.DIN [6] \nes_i.apu.Noi.DIN [5] \nes_i.apu.Dmc.DIN [4] \nes_i.apu.DIN [3:0] }, Q = \nes_i.apu.Dmc.SampleLen).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34902 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32068_Y, Q = \nes_i.apu.Dmc.SampleAddress, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39357 ($sdff) from module top (D = { \nes_i.apu.Dmc.DIN [7] \nes_i.apu.DIN [6] \nes_i.apu.Noi.DIN [5] \nes_i.apu.Dmc.DIN [4] \nes_i.apu.DIN [3:0] }, Q = \nes_i.apu.Dmc.SampleAddress).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34900 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32096_Y, Q = \nes_i.apu.Dmc.Freq, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$39361 ($sdff) from module top (D = \nes_i.apu.DIN [3:0], Q = \nes_i.apu.Dmc.Freq).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34899 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32109_Y, Q = \nes_i.apu.Dmc.Loop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39365 ($sdff) from module top (D = \nes_i.apu.DIN [6], Q = \nes_i.apu.Dmc.Loop).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34898 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32127_Y, Q = \nes_i.apu.Dmc.IrqActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39369 ($sdff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32125_Y, Q = \nes_i.apu.Dmc.IrqActive).
Adding SRST signal on $flatten\nes_i.\apu.\Dmc.$procdff$34897 ($dff) from module top (D = $flatten\nes_i.\apu.\Dmc.$procmux$32140_Y, Q = \nes_i.apu.Dmc.IrqEnable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39371 ($sdff) from module top (D = \nes_i.apu.Dmc.DIN [7], Q = \nes_i.apu.Dmc.IrqEnable).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34896 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31793_Y, Q = \nes_i.apu.delayed_interrupt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39375 ($sdff) from module top (D = $flatten\nes_i.\apu.$procmux$31791_Y, Q = \nes_i.apu.delayed_interrupt).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34895 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31760_Y, Q = \nes_i.apu.delayed_clear, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$39377 ($sdff) from module top (D = $flatten\nes_i.\apu.$procmux$31758_Y, Q = \nes_i.apu.delayed_clear).
Adding EN signal on $flatten\nes_i.\apu.$procdff$34894 ($dff) from module top (D = { \nes_i.apu.Dmc.DIN [7] \nes_i.apu.DIN [6] \nes_i.apu.Noi.DIN [5] \nes_i.apu.Dmc.DIN [4] \nes_i.apu.DIN [3:0] }, Q = \nes_i.apu.last_4017).
Adding EN signal on $flatten\nes_i.\apu.$procdff$34893 ($dff) from module top (D = $flatten\nes_i.\apu.$0\DisableFrameInterrupt[0:0], Q = \nes_i.apu.DisableFrameInterrupt).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34892 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31798_Y, Q = \nes_i.apu.FrameInterrupt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39393 ($sdff) from module top (D = $flatten\nes_i.\apu.$ternary$apu.sv:713$8060_Y, Q = \nes_i.apu.FrameInterrupt).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34890 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31832_Y, Q = \nes_i.apu.ClkL, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39399 ($sdff) from module top (D = $flatten\nes_i.\apu.$procmux$31830_Y, Q = \nes_i.apu.ClkL).
Adding EN signal on $flatten\nes_i.\apu.$procdff$34888 ($dff) from module top (D = $flatten\nes_i.\apu.$0\FrameSeqMode[0:0], Q = \nes_i.apu.FrameSeqMode).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34887 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31901_Y, Q = \nes_i.apu.Cycles, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39410 ($sdff) from module top (D = $flatten\nes_i.\apu.$procmux$31899_Y, Q = \nes_i.apu.Cycles).
Adding SRST signal on $flatten\nes_i.\apu.$procdff$34886 ($dff) from module top (D = $flatten\nes_i.\apu.$procmux$31911_Y, Q = \nes_i.apu.Enabled, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$39412 ($sdff) from module top (D = \nes_i.apu.DIN [3:0], Q = \nes_i.apu.Enabled).
Adding EN signal on $flatten\nes_i.$procdff$35021 ($dff) from module top (D = $flatten\nes_i.$procmux$33492_Y, Q = \nes_i.ppu_tick).
Adding SRST signal on $auto$ff.cc:266:slice$39416 ($dffe) from module top (D = $flatten\nes_i.$procmux$33489_Y, Q = \nes_i.ppu_tick, rval = 2'00).
Adding SRST signal on $flatten\nes_i.$procdff$35020 ($dff) from module top (D = $flatten\nes_i.$procmux$33496_Y, Q = \nes_i.faux_pixel_cnt, rval = 5'00111).
Adding EN signal on $auto$ff.cc:266:slice$39422 ($sdff) from module top (D = $flatten\nes_i.$sub$nes.v:230$7385_Y, Q = \nes_i.faux_pixel_cnt).
Adding SRST signal on $flatten\nes_i.$procdff$35019 ($dff) from module top (D = $flatten\nes_i.$procmux$33500_Y, Q = \nes_i.freeze_clocks, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39424 ($sdff) from module top (D = 1'0, Q = \nes_i.freeze_clocks).
Adding EN signal on $flatten\nes_i.$procdff$35017 ($dff) from module top (D = $flatten\nes_i.$ternary$nes.v:209$7377_Y, Q = \nes_i.div_ppu).
Adding SRST signal on $auto$ff.cc:266:slice$39426 ($dffe) from module top (D = $flatten\nes_i.$add$nes.v:209$7375_Y, Q = \nes_i.div_ppu, rval = 3'001).
Adding EN signal on $flatten\nes_i.$procdff$35016 ($dff) from module top (D = $flatten\nes_i.$procmux$33508_Y, Q = \nes_i.div_cpu).
Adding SRST signal on $auto$ff.cc:266:slice$39428 ($dffe) from module top (D = $flatten\nes_i.$add$nes.v:207$7372_Y, Q = \nes_i.div_cpu, rval = 5'00001).
Adding SRST signal on $flatten\nes_i.$procdff$35015 ($dff) from module top (D = $flatten\nes_i.$procmux$33514_Y, Q = \nes_i.odd_or_even, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39430 ($sdff) from module top (D = $flatten\nes_i.$not$nes.v:240$7390_Y, Q = \nes_i.odd_or_even).
Adding EN signal on $flatten\genblk3.usbh_report_decoder_inst.$procdff$34583 ($dff) from module top (D = { $flatten\genblk3.usbh_report_decoder_inst.$or$usb/report_decoder/usbh_report_decoder_xbox360.v:52$12382_Y $flatten\genblk3.usbh_report_decoder_inst.$or$usb/report_decoder/usbh_report_decoder_xbox360.v:53$12379_Y $flatten\genblk3.usbh_report_decoder_inst.$or$usb/report_decoder/usbh_report_decoder_xbox360.v:54$12376_Y $flatten\genblk3.usbh_report_decoder_inst.$or$usb/report_decoder/usbh_report_decoder_xbox360.v:55$12373_Y \genblk3.usbh_report_decoder_inst.i_report [20] \genblk3.usbh_report_decoder_inst.i_report [21] \genblk3.usbh_report_decoder_inst.usbjoy_b \genblk3.usbh_report_decoder_inst.usbjoy_a }, Q = \genblk3.usbh_report_decoder_inst.R_btn).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35101 ($adff) from module top (D = \genblk3.us2_hid_host_inst.usb_sie_core.next_state_r, Q = \genblk3.us2_hid_host_inst.usb_sie_core.state_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35098 ($adff) from module top (D = { \genblk3.us2_hid_host_inst.token_dev_i [0] \genblk3.us2_hid_host_inst.token_dev_i [1] \genblk3.us2_hid_host_inst.token_dev_i [2] \genblk3.us2_hid_host_inst.token_dev_i [3] \genblk3.us2_hid_host_inst.token_dev_i [4] \genblk3.us2_hid_host_inst.token_dev_i [5] \genblk3.us2_hid_host_inst.token_dev_i [6] \genblk3.us2_hid_host_inst.token_ep_i [0] \genblk3.us2_hid_host_inst.token_ep_i [1] \genblk3.us2_hid_host_inst.token_ep_i [2] \genblk3.us2_hid_host_inst.token_ep_i [3] }, Q = \genblk3.us2_hid_host_inst.usb_sie_core.token_q [15:5]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35098 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\token_q[15:0] [4:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.token_q [4:0]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35095 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\last_tx_time_q[8:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.last_tx_time_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35092 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\byte_count_q[15:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.byte_count_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35086 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$and$usb/usbhost/usbh_sie.v:455$12106_Y, Q = \genblk3.us2_hid_host_inst.usb_sie_core.utmi_linectrl_r).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35081 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$logic_and$usb/usbhost/usbh_sie.v:451$12105_Y, Q = \genblk3.us2_hid_host_inst.usb_sie_core.send_ack_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35078 ($adff) from module top (D = \genblk3.us2_hid_host_inst.sof_transfer_i, Q = \genblk3.us2_hid_host_inst.usb_sie_core.send_sof_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35075 ($adff) from module top (D = \genblk3.us2_hid_host_inst.data_idx_i, Q = \genblk3.us2_hid_host_inst.usb_sie_core.send_data1_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35072 ($adff) from module top (D = \genblk3.us2_hid_host_inst.in_transfer_i, Q = \genblk3.us2_hid_host_inst.usb_sie_core.in_transfer_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35069 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\rx_time_en_q[0:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.rx_time_en_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35066 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\rx_time_q[2:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.rx_time_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35063 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\wait_resp_q[0:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.wait_resp_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35060 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\status_response_q[7:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.status_response_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35057 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\status_timeout_q[0:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.status_timeout_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35054 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\status_rx_done_q[0:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.status_rx_done_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35048 ($adff) from module top (D = { \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data_latch \genblk3.us2_hid_host_inst.usb_sie_core.data_buffer_q [31:8] }, Q = \genblk3.us2_hid_host_inst.usb_sie_core.data_buffer_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35045 ($adff) from module top (D = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$and$usb/usbhost/usbh_sie.v:588$12126_Y \genblk3.us2_hid_host_inst.usb_sie_core.data_valid_q [3:2] }, Q = \genblk3.us2_hid_host_inst.usb_sie_core.data_valid_q [3:1]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35042 ($adff) from module top (D = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$logic_not$usb/usbhost/usbh_sie.v:474$12110_Y \genblk3.us2_hid_host_inst.usb_sie_core.data_crc_q [1] }, Q = \genblk3.us2_hid_host_inst.usb_sie_core.data_crc_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35036 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\crc_sum_q[15:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.crc_sum_q).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procdff$35033 ($adff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\status_crc_err_q[0:0], Q = \genblk3.us2_hid_host_inst.usb_sie_core.status_crc_err_q).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34631 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$and$usb/usb11_phy_vhdl/usb_tx_phy.v:148$12225_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.TxReady_o, rval = 1'0).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34629 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26711_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39540 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26711_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34628 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26703_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip_sync, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39544 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip_sync).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34627 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26698_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.data_xmit, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39546 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26698_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.data_xmit).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34626 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26687_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.bit_cnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39550 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246_Y [15:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.bit_cnt).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34625 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$shiftx$usb/usb11_phy_vhdl/usb_tx_phy.v:0$12249_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sd_raw_o, rval = 1'0).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34624 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sft_done, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sft_done_r, rval = 1'0).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34623 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:210$12244_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sft_done, rval = 1'0).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34622 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg_d, rval = 8'00000000).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34621 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26670_Y [7], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg [7], rval = 1'0).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34621 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26667_Y [6:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$39561 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.DataOut_i [6:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$39560 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26670_Y [7], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.hold_reg [7]).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34620 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26656_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.one_cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$39570 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26654_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.one_cnt).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34619 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26648_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sd_bs_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39574 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26646_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sd_bs_o).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34618 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26637_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sd_nrzi_o, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39576 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26637_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.sd_nrzi_o).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34617 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26613_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe_r2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39584 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe_r1, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe_r2).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34616 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26618_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe_r1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39586 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.tx_ip_sync, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe_r1).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34615 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26623_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39588 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$not$usb/usb11_phy_vhdl/usb_tx_phy.v:337$12293_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txoe).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34614 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26600_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txdn, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39590 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$and$usb/usb11_phy_vhdl/usb_tx_phy.v:353$12302_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txdn).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34613 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26608_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txdp, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$39592 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$and$usb/usb11_phy_vhdl/usb_tx_phy.v:352$12299_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.txdp).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34612 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.DataOut_i [1], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.R_busreset_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34611 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.DataOut_i [0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.R_long_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34610 ($dff) from module top (D = \genblk3.us2_hid_host_inst.usb_sie_core.utmi_linectrl_r, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.R_LineCtrl_i).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procdff$34609 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26592_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$39609 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26592_Y [2:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.i_tx_phy.state [2:0]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34662 ($dff) from module top (D = { \usb_fpga_bd_dp \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_dif_shift [1] }, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_dif_shift).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34661 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184_Y [6:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_PA [6:0], rval = 7'1100000).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34661 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184_Y [7], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_PA [7]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34660 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27074_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_idlecnt).
Adding SRST signal on $auto$ff.cc:266:slice$39628 ($dffe) from module top (D = { \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_idlecnt [0] \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_idlecnt [6:1] }, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_idlecnt, rval = 7'1000000).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34659 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data_latch).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34658 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27087_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data).
Adding SRST signal on $auto$ff.cc:266:slice$39635 ($dffe) from module top (D = { \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.S_bit \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data [7:1] }, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_data, rval = 8'00000000).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34657 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_dif_shift [0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_linebit_prev).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34655 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27018_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_preamble).
Adding SRST signal on $auto$ff.cc:266:slice$39642 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27015_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_preamble, rval = 1'0).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34654 ($dff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_linestate, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_linestate_sync).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34653 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27048_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_valid, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39651 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27046_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_valid).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procdff$34652 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27069_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39661 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$procmux$27067_Y, Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_frame).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34485 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24046_Y, Q = \genblk3.us2_hid_host_inst.R_stored_response).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34484 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24068_Y, Q = \genblk3.us2_hid_host_inst.R_dev_address_confirmed).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34483 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24075_Y, Q = \genblk3.us2_hid_host_inst.R_reset_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39695 ($sdff) from module top (D = 1'1, Q = \genblk3.us2_hid_host_inst.R_reset_pending).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34482 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24111_Y, Q = \genblk3.us2_hid_host_inst.R_retry, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$39697 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24111_Y, Q = \genblk3.us2_hid_host_inst.R_retry).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34481 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24135_Y, Q = \genblk3.us2_hid_host_inst.R_setup_byte_counter, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$39713 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402_Y [2:0], Q = \genblk3.us2_hid_host_inst.R_setup_byte_counter).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34480 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24150_Y, Q = \genblk3.us2_hid_host_inst.R_setup_rom_addr_acked, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39719 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24150_Y, Q = \genblk3.us2_hid_host_inst.R_setup_rom_addr_acked).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34479 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24177_Y, Q = \genblk3.us2_hid_host_inst.R_setup_rom_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39733 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24177_Y, Q = \genblk3.us2_hid_host_inst.R_setup_rom_addr).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34478 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23995_Y, Q = \genblk3.us2_hid_host_inst.R_first_byte_0_found).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34477 ($dff) from module top (D = { $flatten\genblk3.us2_hid_host_inst.$procmux$23977_Y $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y }, Q = \genblk3.us2_hid_host_inst.R_wLength, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$39746 ($sdff) from module top (D = 8'00000000, Q = \genblk3.us2_hid_host_inst.R_wLength [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$39746 ($sdff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y, Q = \genblk3.us2_hid_host_inst.R_wLength [7:0]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34476 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_dev_address_requested[6:0], Q = \genblk3.us2_hid_host_inst.R_dev_address_requested).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34475 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24017_Y, Q = \genblk3.us2_hid_host_inst.R_set_address_found, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39760 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.R_first_byte_0_found, Q = \genblk3.us2_hid_host_inst.R_set_address_found).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34473 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23567_Y, Q = \genblk3.us2_hid_host_inst.R_advance_data, rval = 1'0).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34472 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_bytes_remaining[15:0] [15:3], Q = \genblk3.us2_hid_host_inst.R_bytes_remaining [15:3]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34472 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_bytes_remaining[15:0] [2:0], Q = \genblk3.us2_hid_host_inst.R_bytes_remaining [2:0]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34471 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\data_idx_i[0:0], Q = \genblk3.us2_hid_host_inst.data_idx_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34470 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0], Q = \genblk3.us2_hid_host_inst.data_len_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34469 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\token_ep_i[3:0], Q = \genblk3.us2_hid_host_inst.token_ep_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34468 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\token_dev_i[6:0], Q = \genblk3.us2_hid_host_inst.token_dev_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34467 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [7:2], Q = \genblk3.us2_hid_host_inst.token_pid_i [7:2]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34467 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [1:0], Q = \genblk3.us2_hid_host_inst.token_pid_i [1:0]).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34466 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\resp_expected_i[0:0], Q = \genblk3.us2_hid_host_inst.resp_expected_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34465 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\sof_transfer_i[0:0], Q = \genblk3.us2_hid_host_inst.sof_transfer_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34464 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\in_transfer_i[0:0], Q = \genblk3.us2_hid_host_inst.in_transfer_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34463 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\start_i[0:0], Q = \genblk3.us2_hid_host_inst.start_i).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34462 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_reset_accepted[0:0], Q = \genblk3.us2_hid_host_inst.R_reset_accepted).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34461 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_slow[17:0], Q = \genblk3.us2_hid_host_inst.R_slow).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34460 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\R_state[1:0], Q = \genblk3.us2_hid_host_inst.R_state).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34458 ($dff) from module top (D = 1'0, Q = \genblk3.us2_hid_host_inst.datastatus).
Adding EN signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34457 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$0\ctrlin[0:0], Q = \genblk3.us2_hid_host_inst.ctrlin).
Adding SRST signal on $flatten\genblk3.us2_hid_host_inst.$procdff$34452 ($dff) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23323_Y, Q = \genblk3.us2_hid_host_inst.R_crc_err, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$40026 ($sdff) from module top (D = 1'1, Q = \genblk3.us2_hid_host_inst.R_crc_err).
Adding EN signal on $flatten\game_loader_i.$procdff$34310 ($dff) from module top (D = $flatten\game_loader_i.$procmux$20935_Y, Q = \game_loader_i.bytes_left).
Adding SRST signal on $flatten\game_loader_i.$procdff$34309 ($dff) from module top (D = $flatten\game_loader_i.$procmux$20950_Y, Q = \game_loader_i.ctr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$40041 ($sdff) from module top (D = $flatten\game_loader_i.$add$game_loader.sv:61$11511_Y [3:0], Q = \game_loader_i.ctr).
Adding SRST signal on $flatten\game_loader_i.$procdff$34307 ($dff) from module top (D = $flatten\game_loader_i.$procmux$20976_Y, Q = \game_loader_i.error, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$40045 ($sdff) from module top (D = 1'0, Q = \game_loader_i.error).
Adding SRST signal on $flatten\game_loader_i.$procdff$34306 ($dff) from module top (D = $flatten\game_loader_i.$procmux$20991_Y, Q = \game_loader_i.done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$40047 ($sdff) from module top (D = 1'1, Q = \game_loader_i.done).
Adding SRST signal on $flatten\game_loader_i.$procdff$34305 ($dff) from module top (D = $flatten\game_loader_i.$procmux$21006_Y, Q = \game_loader_i.mem_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$40055 ($sdff) from module top (D = $flatten\game_loader_i.$procmux$21004_Y, Q = \game_loader_i.mem_addr).
Adding SRST signal on $flatten\flash_load_i.\flashmem_i.$procdff$34281 ($dff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20633_Y, Q = \flash_load_i.flashmem_i.xfer_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$40063 ($sdff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20633_Y, Q = \flash_load_i.flashmem_i.xfer_cnt).
Adding EN signal on $flatten\flash_load_i.\flashmem_i.$procdff$34280 ($dff) from module top (D = \flash_load_i.flashmem_i.buffer [7], Q = \flash_load_i.flashmem_i.spi_mosi).
Adding SRST signal on $flatten\flash_load_i.\flashmem_i.$procdff$34279 ($dff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20651_Y, Q = \flash_load_i.flashmem_i.spi_sclk, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$40076 ($sdff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20649_Y, Q = \flash_load_i.flashmem_i.spi_sclk).
Adding EN signal on $flatten\flash_load_i.\flashmem_i.$procdff$34277 ($dff) from module top (D = \flash_load_i.flashmem_i.buffer, Q = \flash_load_i.flashmem_i.rdata).
Adding SRST signal on $flatten\flash_load_i.\flashmem_i.$procdff$34276 ($dff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20614_Y, Q = \flash_load_i.flashmem_i.ready, rval = 1'0).
Adding EN signal on $flatten\flash_load_i.\flashmem_i.$procdff$34274 ($dff) from module top (D = $flatten\flash_load_i.\flashmem_i.$procmux$20688_Y, Q = \flash_load_i.flashmem_i.buffer).
Adding SRST signal on $flatten\flash_load_i.$procdff$34304 ($dff) from module top (D = $flatten\flash_load_i.$procmux$20756_Y, Q = \flash_load_i.load_done_pre, rval = 1'0).
Adding EN signal on $flatten\flash_load_i.$procdff$34303 ($dff) from module top (D = 4'0000, Q = \flash_load_i.index_lat).
Adding SRST signal on $flatten\flash_load_i.$procdff$34302 ($dff) from module top (D = $flatten\flash_load_i.$procmux$20773_Y, Q = \flash_load_i.load_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$40099 ($sdff) from module top (D = $flatten\flash_load_i.$procmux$20773_Y [9], Q = \flash_load_i.load_addr [9]).
Adding EN signal on $auto$ff.cc:266:slice$40099 ($sdff) from module top (D = { $flatten\flash_load_i.$procmux$20773_Y [20:10] $flatten\flash_load_i.$procmux$20773_Y [8:0] }, Q = { \flash_load_i.load_addr [20:10] \flash_load_i.load_addr [8:0] }).
Adding EN signal on $auto$ff.cc:266:slice$40099 ($sdff) from module top (D = $flatten\flash_load_i.$procmux$20773_Y [21], Q = \flash_load_i.load_addr [21]).
Adding SRST signal on $flatten\flash_load_i.$procdff$34301 ($dff) from module top (D = $flatten\flash_load_i.$procmux$20782_Y, Q = \flash_load_i.load_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$40123 ($sdff) from module top (D = 1'1, Q = \flash_load_i.load_done).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$39747 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$39182 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$37277 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$40098 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$40098 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$40098 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$40098 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$40000 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$39211 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$39170 ($sdffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$38246 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$37327 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$36336 ($adffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$36336 ($adffe) from module top.

39.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1997 unused cells and 2016 unused wires.
<suppressed ~1998 debug messages>

39.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~243 debug messages>

39.13.9. Rerunning OPT passes. (Maybe there is more to do..)

39.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\nes_i.\multi_mapper.\vrc1.$procmux$27702: { \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.jycompany.chr_ain [11] \nes_i.multi_mapper.vrc1.mirroring [0] } -> { \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.jycompany.chr_ain [11] 1'0 }
  Analyzing evaluation results.
    dead port 1/4 on $pmux $flatten\nes_i.\multi_mapper.\vrc1.$procmux$27702.
Removed 1 multiplexer ports.
<suppressed ~635 debug messages>

39.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$39770: { $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y $flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $auto$rtlil.cc:2957:Not$39768 $auto$rtlil.cc:2957:Not$39766 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39999: { $auto$opt_dff.cc:194:make_patterns_logic$39996 $auto$opt_dff.cc:194:make_patterns_logic$39994 $auto$opt_dff.cc:194:make_patterns_logic$39992 $auto$opt_dff.cc:194:make_patterns_logic$39990 $auto$opt_dff.cc:194:make_patterns_logic$39988 $auto$opt_dff.cc:194:make_patterns_logic$39986 $auto$opt_dff.cc:194:make_patterns_logic$39984 $auto$opt_dff.cc:194:make_patterns_logic$39982 $auto$opt_dff.cc:194:make_patterns_logic$39980 $auto$opt_dff.cc:194:make_patterns_logic$39976 $auto$opt_dff.cc:194:make_patterns_logic$39974 $auto$opt_dff.cc:194:make_patterns_logic$39972 }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21363: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21215_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21366_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21504: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21196_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21525: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21304_CMP }
    New ctrl vector for $pmux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21573: { $flatten\nes_i.\multi_mapper.\sachen.$procmux$21239_CMP $flatten\nes_i.\multi_mapper.\sachen.$procmux$21215_CMP }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1502: { $auto$opt_reduce.cc:137:opt_pmux$35497 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$572 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1507: $auto$opt_reduce.cc:137:opt_pmux$35499
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1509: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$584
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1821: $auto$opt_reduce.cc:137:opt_pmux$40131
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:1934: { $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$137 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$72 }
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2083: $auto$opt_reduce.cc:137:opt_pmux$40133
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2616: $auto$opt_reduce.cc:137:opt_pmux$40135
    New ctrl vector for $pmux cell \nes_i.cpu.mcode.:2730: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$919 $auto$opt_reduce.cc:137:opt_pmux$35571 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$796 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$725 $auto$opt_reduce.cc:137:opt_pmux$40137 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$645 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$40136: { $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$683 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$688 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$709 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$738 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$794 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$962 $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1032 }
  Optimizing cells in module \top.
Performed a total of 15 changes.

39.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1185 debug messages>
Removed a total of 395 cells.

39.13.13. Executing OPT_DFF pass (perform DFF optimizations).

39.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 435 unused wires.
<suppressed ~7 debug messages>

39.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

39.13.16. Rerunning OPT passes. (Maybe there is more to do..)

39.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~651 debug messages>

39.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$36279: { $auto$fsm_map.cc:74:implement_pattern_cache$36277 $auto$fsm_map.cc:74:implement_pattern_cache$36275 $auto$fsm_map.cc:74:implement_pattern_cache$36273 $auto$fsm_map.cc:118:implement_pattern_cache$36271 $auto$fsm_map.cc:74:implement_pattern_cache$36265 $auto$fsm_map.cc:74:implement_pattern_cache$36263 $auto$fsm_map.cc:74:implement_pattern_cache$36261 $auto$fsm_map.cc:74:implement_pattern_cache$36259 $auto$fsm_map.cc:74:implement_pattern_cache$36257 $auto$fsm_map.cc:74:implement_pattern_cache$36255 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$36165: { $auto$fsm_map.cc:74:implement_pattern_cache$36141 $auto$fsm_map.cc:74:implement_pattern_cache$36143 $auto$fsm_map.cc:74:implement_pattern_cache$36145 $auto$fsm_map.cc:74:implement_pattern_cache$36147 $auto$fsm_map.cc:74:implement_pattern_cache$36149 $auto$fsm_map.cc:74:implement_pattern_cache$36151 $auto$fsm_map.cc:118:implement_pattern_cache$36157 $auto$fsm_map.cc:74:implement_pattern_cache$36159 $auto$fsm_map.cc:74:implement_pattern_cache$36161 $auto$fsm_map.cc:74:implement_pattern_cache$36163 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$36040: { $auto$fsm_map.cc:74:implement_pattern_cache$36024 $auto$fsm_map.cc:74:implement_pattern_cache$36022 $auto$fsm_map.cc:74:implement_pattern_cache$36012 $auto$fsm_map.cc:74:implement_pattern_cache$36014 $auto$fsm_map.cc:74:implement_pattern_cache$36016 $auto$fsm_map.cc:74:implement_pattern_cache$36018 $auto$fsm_map.cc:74:implement_pattern_cache$36020 $auto$fsm_map.cc:74:implement_pattern_cache$36010 $auto$fsm_map.cc:74:implement_pattern_cache$36002 $auto$fsm_map.cc:74:implement_pattern_cache$36004 $auto$fsm_map.cc:74:implement_pattern_cache$36006 $auto$fsm_map.cc:74:implement_pattern_cache$36008 $auto$fsm_map.cc:74:implement_pattern_cache$35998 $auto$fsm_map.cc:74:implement_pattern_cache$36000 $auto$fsm_map.cc:74:implement_pattern_cache$35982 $auto$fsm_map.cc:74:implement_pattern_cache$35988 $auto$fsm_map.cc:74:implement_pattern_cache$35986 $auto$fsm_map.cc:74:implement_pattern_cache$35984 $auto$fsm_map.cc:74:implement_pattern_cache$35978 $auto$fsm_map.cc:74:implement_pattern_cache$35996 $auto$fsm_map.cc:74:implement_pattern_cache$35992 $auto$fsm_map.cc:74:implement_pattern_cache$35994 $auto$fsm_map.cc:74:implement_pattern_cache$35990 $auto$fsm_map.cc:118:implement_pattern_cache$36038 $auto$fsm_map.cc:74:implement_pattern_cache$36026 $auto$fsm_map.cc:74:implement_pattern_cache$36034 $auto$fsm_map.cc:74:implement_pattern_cache$36032 $auto$fsm_map.cc:74:implement_pattern_cache$36030 $auto$fsm_map.cc:74:implement_pattern_cache$36028 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$35920: { $auto$fsm_map.cc:74:implement_pattern_cache$35918 $auto$fsm_map.cc:74:implement_pattern_cache$35916 $auto$fsm_map.cc:74:implement_pattern_cache$35914 $auto$fsm_map.cc:118:implement_pattern_cache$35910 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$35859: { $auto$fsm_map.cc:118:implement_pattern_cache$35849 $auto$fsm_map.cc:74:implement_pattern_cache$35851 $auto$fsm_map.cc:74:implement_pattern_cache$35853 $auto$fsm_map.cc:74:implement_pattern_cache$35857 }
  Optimizing cells in module \top.
Performed a total of 5 changes.

39.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.13.20. Executing OPT_DFF pass (perform DFF optimizations).

39.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

39.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.13.23. Rerunning OPT passes. (Maybe there is more to do..)

39.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~651 debug messages>

39.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.13.27. Executing OPT_DFF pass (perform DFF optimizations).

39.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.13.30. Finished OPT passes. (There is nothing left to do.)

39.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:28$11446 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:37$11467 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:46$11542 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:46$11545 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:67$11518 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:68$11520 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:69$11523 (game_loader_i.ines).
Removed top 28 address bits (of 32) from memory read port top.$flatten\game_loader_i.$memrd$\ines$game_loader.sv:70$11526 (game_loader_i.ines).
Removed top 11 address bits (of 16) from memory init port top.$flatten\genblk3.us2_hid_host_inst.$auto$proc_memwr.cc:45:proc_memwr$35127 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 28 address bits (of 32) from memory init port top.$flatten\genblk3.us2_hid_host_inst.$meminit$\C_setup_rom$usb/usbhost/usbh_host_hid.v:0$12511 (genblk3.us2_hid_host_inst.C_setup_rom).
Removed top 4 address bits (of 8) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\C_setup_rom$usb/usbhost/usbh_host_hid.v:345$12426 (genblk3.us2_hid_host_inst.C_setup_rom).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12518 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12519 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12520 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12521 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12523 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12525 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12527 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 27 address bits (of 32) from memory read port top.$flatten\genblk3.us2_hid_host_inst.$memrd$\R_report_buf$usb/usbhost/usbh_host_hid.v:789$12529 (genblk3.us2_hid_host_inst.R_report_buf).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:693$8115 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:694$8116 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:695$8117 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:696$8118 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:697$8119 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:698$8120 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.$meminit$\cyc_ntsc$apu.sv:699$8121 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:675$8036 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:675$8038 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:738$8065 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:740$8069 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:743$8073 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:755$8087 (nes_i.apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\apu.$memrd$\cyc_ntsc$apu.sv:758$8091 (nes_i.apu.cyc_ntsc).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:464$7943 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:465$7944 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:466$7945 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:467$7946 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:468$7947 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:469$7948 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:470$7949 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:471$7950 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:472$7951 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:473$7952 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:474$7953 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:475$7954 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:476$7955 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:477$7956 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:478$7957 (nes_i.apu.Dmc.NewPeriod).
Removed top 28 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\Dmc.$meminit$\NewPeriod$apu.sv:479$7958 (nes_i.apu.Dmc.NewPeriod).
Removed top 27 address bits (of 32) from memory init port top.$flatten\nes_i.\apu.\len.$auto$mem.cc:328:emit$20550 ($flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.$auto$mem.cc:328:emit$20538 ($flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.$auto$mem.cc:328:emit$20542 ($flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540).
Removed top 30 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\map162.$auto$proc_memwr.cc:45:proc_memwr$35129 (nes_i.multi_mapper.map162.state).
Removed top 30 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\map162.$auto$proc_memwr.cc:45:proc_memwr$35130 (nes_i.multi_mapper.map162.state).
Removed top 30 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\map162.$auto$proc_memwr.cc:45:proc_memwr$35131 (nes_i.multi_mapper.map162.state).
Removed top 30 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\map162.$auto$proc_memwr.cc:45:proc_memwr$35132 (nes_i.multi_mapper.map162.state).
Removed top 30 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1268$10526 (nes_i.multi_mapper.map162.state).
Removed top 30 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10539 (nes_i.multi_mapper.map162.state).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:693$8115 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:694$8116 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:695$8117 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:696$8118 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:697$8119 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:698$8120 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_ntsc$apu.sv:699$8121 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:683$8108 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:684$8109 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:685$8110 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:686$8111 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:687$8112 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:688$8113 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$meminit$\cyc_pal$apu.sv:689$8114 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:738$8065 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:740$8069 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:743$8073 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:745$8077 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:750$8082 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:755$8087 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_ntsc$apu.sv:758$8091 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:738$8064 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:740$8068 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:743$8072 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:745$8076 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:750$8081 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:755$8086 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 29 address bits (of 32) from memory read port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$memrd$\cyc_pal$apu.sv:758$8090 (nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal).
Removed top 27 address bits (of 32) from memory init port top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$mem.cc:328:emit$20550 ($flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548).
Removed top 27 address bits (of 32) from memory init port top.$flatten\nes_i.\ppu.\palette_ram.$meminit$\palette$palette_ram.v:0$11572 (nes_i.ppu.palette_ram.palette).
Removed top 26 address bits (of 32) from memory init port top.$flatten\vga_i.$auto$mem.cc:328:emit$20534 ($flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532).
Removed top 31 bits (of 32) from port B of cell top.$sub$top.v:139$1393 ($sub).
Removed top 8 bits (of 32) from port Y of cell top.$sub$top.v:139$1393 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$sub$top.v:273$1402 ($sub).
Removed top 3 bits (of 25) from mux cell top.$ternary$top.v:322$1413 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\reset_btn.$add$top.v:543$1459 ($add).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\reset_btn.$add$top.v:543$1459 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\clk_dvi_usb_inst.$sub$ecp5pll.sv:187$20303 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$flatten\clk_dvi_usb_inst.$sub$ecp5pll.sv:187$20303 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\clk_sdram_sys_inst.$sub$ecp5pll.sv:187$17124 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$flatten\clk_sdram_sys_inst.$sub$ecp5pll.sv:187$17124 ($sub).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36031 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660 ($sub).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35906 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\flash_load_i.$add$flash_loader.v:44$11557 ($add).
Removed top 10 bits (of 32) from port Y of cell top.$flatten\flash_load_i.$add$flash_loader.v:44$11557 ($add).
Removed top 3 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35898 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36021 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35892 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_loader_i.$add$game_loader.sv:82$11536 ($add).
Removed top 10 bits (of 32) from port Y of cell top.$flatten\game_loader_i.$add$game_loader.sv:82$11536 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_loader_i.$sub$game_loader.sv:81$11535 ($sub).
Removed top 10 bits (of 32) from port Y of cell top.$flatten\game_loader_i.$sub$game_loader.sv:81$11535 ($sub).
Removed top 3 bits (of 8) from port B of cell top.$flatten\game_loader_i.$eq$game_loader.sv:70$11527 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\game_loader_i.$eq$game_loader.sv:69$11524 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\game_loader_i.$eq$game_loader.sv:68$11521 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\game_loader_i.$eq$game_loader.sv:67$11519 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_loader_i.$add$game_loader.sv:61$11511 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\game_loader_i.$add$game_loader.sv:61$11511 ($add).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:37$11487 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:38$11486 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:39$11485 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:40$11484 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:41$11483 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:42$11482 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:43$11481 ($mux).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:43$11480 ($le).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:42$11478 ($le).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:41$11476 ($le).
Removed top 28 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:40$11474 ($le).
Removed top 29 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:39$11472 ($le).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:38$11470 ($le).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:37$11468 ($le).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:28$11466 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:29$11465 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:30$11464 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:31$11463 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:32$11462 ($mux).
Removed top 29 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:33$11461 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\game_loader_i.$ternary$game_loader.sv:34$11460 ($mux).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:34$11459 ($le).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:33$11457 ($le).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:32$11455 ($le).
Removed top 28 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:31$11453 ($le).
Removed top 29 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:30$11451 ($le).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:29$11449 ($le).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_loader_i.$le$game_loader.sv:28$11447 ($le).
Removed top 2 bits (of 3) from mux cell top.$flatten\sdram_i.$procmux$21026 ($mux).
Removed top 2 bits (of 13) from mux cell top.$flatten\sdram_i.$ternary$sdram.v:157$11427 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\sdram_i.$eq$sdram.v:150$11409 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\sdram_i.$eq$sdram.v:145$11402 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\sdram_i.$eq$sdram.v:144$11399 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\sdram_i.$eq$sdram.v:131$11390 ($eq).
Removed top 3 bits (of 25) from mux cell top.$flatten\sdram_i.$ternary$sdram.v:126$11387 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\sdram_i.$sub$sdram.v:99$11384 ($sub).
Removed top 3 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35955 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37812 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37810 ($ne).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35946 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35948 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37892 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37873 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37862 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37851 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37840 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37846 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37367 ($ne).
Removed top 9 bits (of 11) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35915 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37642 ($ne).
Removed top 8 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35935 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37429 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37977 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37969 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37963 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37961 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37957 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37953 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38154 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38152 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38217 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35993 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35997 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35995 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38120 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38097 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38091 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38085 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38073 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38069 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38063 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38047 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38043 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38027 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38025 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38009 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38005 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37991 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37989 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38132 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38134 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37318 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37316 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37306 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37304 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37284 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35983 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38258 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38279 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38402 ($ne).
Removed top 8 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35781 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36749 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36716 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36714 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35723 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37250 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37248 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37096 ($ne).
Removed top 5 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35774 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37094 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$37002 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36969 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36934 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36927 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36925 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36887 ($ne).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35999 ($eq).
Converting cell top.$flatten\nes_i.\multi_mapper.$neg$cart.sv:0$8932 ($neg) from signed to unsigned.
Removed top 1 bits (of 9) from port A of cell top.$flatten\nes_i.\multi_mapper.$neg$cart.sv:0$8932 ($neg).
Removed top 18 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942 ($lt).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$40036 ($ne).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$38237 ($sdffe).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31031 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31028 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31026 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31001_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38947 ($ne).
Removed top 3 bits (of 22) from mux cell top.$flatten\nes_i.\multi_mapper.\mmc1.$ternary$mappers/MMC1.sv:136$9309 ($mux).
Removed top 13 bits (of 16) from mux cell top.$auto$tribuf.cc:165:run$35276 ($pmux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31206_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31189_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31173 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31118_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31109_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31106_CMP1 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31106_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31105_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31105_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31102 ($pmux).
Removed top 6 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:1047$9263 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:999$9251 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:993$9250 ($eq).
Removed top 1 bits (of 2) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$ternary$mappers/generic.sv:957$9243 ($mux).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:956$9237 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:956$9232 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:946$9229 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map28.$eq$mappers/generic.sv:945$9228 ($eq).
Removed top 1 bits (of 7) from mux cell top.$flatten\nes_i.\multi_mapper.\map30.$ternary$mappers/generic.sv:192$9017 ($mux).
Removed top 2 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$38712 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map32.$procmux$25134_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map32.$procmux$25118_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc2.$procmux$30872_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc2.$eq$mappers/MMC2.sv:127$9361 ($eq).
Removed top 1 bits (of 11) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc2.$eq$mappers/MMC2.sv:127$9359 ($eq).
Removed top 2 bits (of 14) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc2.$eq$mappers/MMC2.sv:126$9355 ($eq).
Removed top 2 bits (of 14) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc2.$eq$mappers/MMC2.sv:126$9353 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$30264_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$30240_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39940 ($ne).
Removed top 4 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$30173_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$30019_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$30004_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39953 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29984_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29943_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29925_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29886_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29870_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29827_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29760_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29744_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29717_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29701_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29679_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39973 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29523_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29415_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29329_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29235_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$procmux$29190_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38778 ($ne).
Removed top 4 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:507$9636 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:505$9633 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:440$9588 ($sub).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:393$9554 ($eq).
Removed top 1 bits (of 12) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:381$9546 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:273$9485 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:271$9483 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:270$9482 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:269$9481 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:267$9479 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:266$9478 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:265$9477 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:264$9476 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:263$9475 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:261$9473 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:260$9472 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:259$9471 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc3.$eq$mappers/MMC3.sv:258$9470 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc4.$procmux$30791_CMP0 ($eq).
Removed top 2 bits (of 11) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc4.$eq$mappers/MMC2.sv:284$9388 ($eq).
Removed top 2 bits (of 11) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc4.$eq$mappers/MMC2.sv:284$9386 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28864_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28839_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28815_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28774_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28751_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28729_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28708_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28688_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28671_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28655_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28626_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28598_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28569_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28531_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28494_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28458_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28423_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28389_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28357_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28326_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28294_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28268_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28249_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28231_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28216_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$28202_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36009 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36007 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38753 ($ne).
Removed top 10 bits (of 12) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36005 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36003 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36001 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27852_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27851_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27850_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27840_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27839_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27838_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27837_CMP0 ($eq).
Removed top 2 bits (of 22) from mux cell top.$flatten\nes_i.\multi_mapper.\mmc5.$procmux$27810 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:273$9866 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:273$9865 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:252$9847 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:243$9843 ($add).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:226$9834 ($eq).
Removed top 23 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:223$9830 ($lt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:221$9827 ($add).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:201$9813 ($eq).
Removed top 24 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:201$9811 ($lt).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:190$9809 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:188$9808 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:186$9807 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:184$9806 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:169$9795 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:145$9768 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:110$9767 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:104$9764 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map15.$procmux$26206_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map15.$procmux$26205_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map15.$procmux$26204_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$26163_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$26128_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$26051_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$26020_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25991_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25925_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25886_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25739_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25701_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25665_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25631_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25599_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25569_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25312_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25305 ($pmux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25303_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25302_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$procmux$25301_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:437$10299 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:432$10297 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:427$10295 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:422$10293 ($sub).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map34.$eq$mappers/generic.sv:371$9071 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map34.$eq$mappers/generic.sv:369$9070 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map34.$eq$mappers/generic.sv:367$9069 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map41.$eq$mappers/misc.sv:919$10391 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map42.$procmux$25043_CMP0 ($eq).
Removed top 14 bits (of 15) from port B of cell top.$flatten\nes_i.\multi_mapper.\map42.$add$mappers/misc.sv:686$10348 ($add).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$25018_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24997_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24977_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24948_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24936_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24917_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24899_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24882_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24842_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24797_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24782_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24764_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24753_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24744_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\map65.$procmux$24737 ($pmux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map65.$sub$mappers/misc.sv:817$10369 ($sub).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:292$9048 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:280$9046 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:278$9043 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:260$9037 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:259$9036 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:258$9035 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:257$9034 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:255$9032 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map66.$eq$mappers/generic.sv:254$9031 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22767_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22691_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22670_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22562_CMP0 ($eq).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22557 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$procmux$22555_CMP0 ($eq).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\map67.$ternary$mappers/Sunsoft.sv:437$11024 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map67.$sub$mappers/Sunsoft.sv:414$11020 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map68.$procmux$22518_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map68.$procmux$22493_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map68.$procmux$22479_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map68.$procmux$22426_CMP0 ($eq).
Removed top 4 bits (of 22) from mux cell top.$flatten\nes_i.\multi_mapper.\map68.$ternary$mappers/Sunsoft.sv:570$11060 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38953 ($ne).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map72.$eq$mappers/misc.sv:1186$10467 ($eq).
Removed top 1 bits (of 11) from mux cell top.$flatten\nes_i.\multi_mapper.\map77.$ternary$mappers/generic.sv:540$9124 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map78.$procmux$31385_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38951 ($ne).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map78.$eq$mappers/generic.sv:592$9136 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map79.$eq$mappers/generic.sv:690$9164 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map79.$eq$mappers/generic.sv:680$9159 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map89.$procmux$31266_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map89.$procmux$31262_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38949 ($ne).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map89.$eq$mappers/generic.sv:766$9185 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map89.$eq$mappers/generic.sv:765$9184 ($eq).
Removed top 1 bits (of 7) from FF cell top.$auto$ff.cc:266:slice$39162 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$39166 ($sdffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$29134_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$29111_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$29091_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$28935_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$28890_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$28883_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$28882_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$procmux$28872_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$lt$mappers/MMC3.sv:685$9728 ($lt).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$eq$mappers/MMC3.sv:671$9723 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$eq$mappers/MMC3.sv:671$9721 ($eq).
Removed top 2 bits (of 14) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$eq$mappers/MMC3.sv:670$9717 ($eq).
Removed top 2 bits (of 14) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$eq$mappers/MMC3.sv:670$9715 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:646$9708 ($sub).
Removed top 1 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\map234.$lt$mappers/misc.sv:1114$10446 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30763_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39845 ($ne).
Removed top 1 bits (of 2) from mux cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30606 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30604 ($mux).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30592_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30567_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30543_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39858 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30473_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30447_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39860 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30351_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30311_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30308_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30307_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30302_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30301_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30300_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30299_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30298_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$eq$mappers/MMC3.sv:112$9446 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:106$9443 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:76$9427 ($sub).
Removed top 3 bits (of 22) from mux cell top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$ternary$mappers/MMC1.sv:136$9309 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31001_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31031 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39871 ($ne).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$37577 ($sdffe).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36011 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39755 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39708 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39710 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39724 ($ne).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:177$9966 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:172$9964 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$eq$mappers/VRC.sv:725$10127 ($eq).
Removed top 6 bits (of 7) from mux cell top.$flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$ternary$mappers/VRC.sv:750$10138 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27518_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27388_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27292_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27291_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27264_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27240_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27125_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$procmux$27121_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$ne$mappers/VRC.sv:259$9991 ($ne).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$eq$mappers/VRC.sv:257$9989 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$eq$mappers/VRC.sv:257$9988 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$eq$mappers/VRC.sv:256$9987 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc24.$eq$mappers/VRC.sv:255$9986 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$eq$mappers/VRC.sv:676$10095 ($eq).
Removed top 6 bits (of 7) from mux cell top.$flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$ternary$mappers/VRC.sv:750$10138 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$eq$mappers/VRC.sv:725$10127 ($eq).
Removed top 14 bits (of 16) from mux cell top.$flatten\nes_i.\multi_mapper.\vrc6.\vrc6.$ternary$mappers/VRC.sv:613$10083 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$eq$mappers/Namco.sv:183$10855 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$eq$mappers/Namco.sv:265$10894 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23035_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23036_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23037_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23038_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23039_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23040_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\n163.\n163.$procmux$23041_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\map162.$procmux$24517_CMP0 ($eq).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\map162.$procmux$24514 ($pmux).
Removed top 16 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\map162.$lt$mappers/misc.sv:1288$10573 ($lt).
Removed top 17 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\map162.$ge$mappers/misc.sv:1288$10572 ($ge).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38998 ($ne).
Removed top 2 bits (of 9) from port B of cell top.$flatten\nes_i.\multi_mapper.\map163.$eq$mappers/misc.sv:1494$10633 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\multi_mapper.\map163.$eq$mappers/misc.sv:1492$10632 ($eq).
Removed top 24 bits (of 32) from port B of cell top.$flatten\nes_i.\multi_mapper.\map163.$gt$mappers/misc.sv:1491$10631 ($gt).
Removed top 5 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\map163.$eq$mappers/misc.sv:1458$10622 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\map163.$eq$mappers/misc.sv:1443$10615 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38719 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39811 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39823 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39825 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36019 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21370_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21368_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39832 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36017 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36015 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21215_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21190_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21189_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21188_CMP0 ($eq).
Removed top 2 bits (of 9) from mux cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21118 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$procmux$21114_CMP0 ($eq).
Removed top 3 bits (of 9) from mux cell top.$flatten\nes_i.\multi_mapper.\sachen.$ternary$mappers/Sachen.sv:109$11300 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$eq$mappers/Sachen.sv:69$11297 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachen.$eq$mappers/Sachen.sv:49$11286 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39792 ($ne).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:221$11334 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachenj.$add$mappers/Sachen.sv:219$11332 ($add).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:204$11324 ($mux).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:205$11323 ($mux).
Removed top 2 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:206$11322 ($mux).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\sachenj.$eq$mappers/Sachen.sv:202$11321 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39785 ($ne).
Removed top 8 bits (of 16) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22417 ($mux).
Removed top 7 bits (of 16) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22422 ($mux).
Removed top 1 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22384_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22305_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22281_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22258_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38841 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21798_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21702_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21698_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21674_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21663_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21662_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21661_CMP0 ($eq).
Removed top 4 bits (of 13) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21659 ($pmux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21650_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21649_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$procmux$21648_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:253$11234 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:253$11232 ($eq).
Converting cell top.$flatten\nes_i.\multi_mapper.\jycompany.$neg$mappers/JYCompany.sv:0$11227 ($neg) from signed to unsigned.
Removed top 1 bits (of 2) from port A of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$neg$mappers/JYCompany.sv:0$11227 ($neg).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$ge$mappers/JYCompany.sv:245$11213 ($ge).
Removed top 1 bits (of 7) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.$ternary$mappers/JYCompany.sv:233$11209 ($mux).
Removed top 1 bits (of 8) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.$ternary$mappers/JYCompany.sv:232$11207 ($mux).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:214$11201 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:212$11200 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:210$11199 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:208$11198 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:206$11196 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:206$11195 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:161$11177 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:161$11176 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:158$11158 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:158$11157 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:85$11097 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\nes_i.\multi_mapper.\jycompany.$eq$mappers/JYCompany.sv:83$11095 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.\multi_mapper.\map225.$eq$mappers/misc.sv:1557$10656 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39773 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39783 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$eq$apu.sv:763$8094 ($eq).
Removed top 2 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$37331 ($sdffe).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39775 ($ne).
Removed top 1 bits (of 11) from port B of cell top.$flatten\nes_i.\multi_mapper.\snd_mmc5.$eq$mappers/MMC5.sv:436$9921 ($eq).
Removed top 24 bits (of 32) from port B of cell top.$flatten\nes_i.\ppu.$lt$ppu.sv:693$7688 ($lt).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$sub$ppu.sv:308$7568 ($sub).
Removed top 1 bits (of 14) from mux cell top.$flatten\nes_i.\ppu.$ternary$ppu.sv:792$7723 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\ppu.$ternary$ppu.sv:819$7755 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39669 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39667 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39665 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.$procmux$32711_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\ppu.\clock.$eq$ppu.sv:195$7540 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\ppu.\clock.$eq$ppu.sv:167$7522 ($eq).
Removed top 29 bits (of 32) from mux cell top.$flatten\nes_i.\ppu.\clock.$ternary$ppu.sv:163$7518 ($mux).
Removed top 9 bits (of 15) from mux cell top.$flatten\nes_i.\ppu.\loopy0.$ternary$ppu.sv:99$7508 ($mux).
Removed top 1 bits (of 9) from port B of cell top.$flatten\nes_i.\ppu.\loopy0.$eq$ppu.sv:50$7482 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39620 ($ne).
Removed top 23 bits (of 32) from port B of cell top.$flatten\nes_i.\ppu.\loopy0.$ge$ppu.sv:44$7474 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\nes_i.\ppu.\loopy0.$lt$ppu.sv:44$7473 ($lt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\bg_painter.$shiftx$ppu.sv:0$7670 ($shiftx).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\bg_painter.$shiftx$ppu.sv:0$7669 ($shiftx).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\bg_painter.$shiftx$ppu.sv:0$7668 ($shiftx).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\bg_painter.$shiftx$ppu.sv:0$7667 ($shiftx).
Removed top 3 bits (of 8) from mux cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33045 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33041_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33039_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33038_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33037_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33002_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33001_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$33000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$procmux$32999_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39614 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39616 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39612 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$eq$ppu.sv:381$7617 ($eq).
Removed top 3 bits (of 8) from mux cell top.$flatten\nes_i.\ppu.\sprite_ram.$ternary$ppu.sv:365$7606 ($mux).
Removed top 1 bits (of 7) from port A of cell top.$flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:352$7582 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:352$7582 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:351$7581 ($add).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39618 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\address_gen.$eq$ppu.sv:443$7642 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\address_gen.$eq$ppu.sv:442$7640 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\ppu.\address_gen.$eq$ppu.sv:441$7639 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite0.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite1.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite2.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite3.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite4.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite5.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite6.$sub$ppu.sv:222$7546 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\ppu.\sprite_gen.\sprite7.$sub$ppu.sv:222$7546 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.$eq$apu.sv:626$8026 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.$eq$apu.sv:627$8028 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.$eq$apu.sv:628$8030 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\nes_i.\apu.$ge$apu.sv:629$8032 ($ge).
Removed top 2 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.$eq$apu.sv:763$8094 ($eq).
Removed top 1 bits (of 3) from mux cell top.$flatten\nes_i.\apu.$procmux$31752 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\apu.$procmux$31908_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.\Dmc.$procmux$32065_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.\apu.\Dmc.$procmux$32054_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell top.$flatten\nes_i.\apu.\Dmc.$eq$apu.sv:558$7926 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\apu.\Dmc.$eq$apu.sv:524$7915 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.\dma.$eq$nes.v:57$7326 ($eq).
Removed top 2 bits (of 7) from port A of cell top.nes_i.cpu.alu.:3032 ($add).
Removed top 2 bits (of 7) from port B of cell top.nes_i.cpu.alu.:3032 ($add).
Removed top 1 bits (of 7) from port Y of cell top.nes_i.cpu.alu.:3032 ($add).
Removed top 15 bits (of 16) from port B of cell top.nes_i.cpu.:117 ($add).
Removed top 15 bits (of 16) from port B of cell top.nes_i.cpu.:133 ($add).
Removed top 15 bits (of 16) from port B of cell top.nes_i.cpu.:143 ($sub).
Removed top 2 bits (of 3) from port B of cell top.nes_i.cpu.:148 ($eq).
Removed top 1 bits (of 2) from port B of cell top.nes_i.cpu.:160 ($eq).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.:169 ($add).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.:172 ($sub).
Removed top 1 bits (of 9) from port A of cell top.nes_i.cpu.:270 ($add).
Removed top 2 bits (of 3) from port B of cell top.nes_i.cpu.:309 ($eq).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.:312 ($eq).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.:315 ($eq).
Removed top 1 bits (of 2) from port B of cell top.nes_i.cpu.:370 ($ne).
Removed top 1 bits (of 8) from mux cell top.nes_i.cpu.:379 ($mux).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.:445 ($add).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.:448 ($add).
Removed top 8 bits (of 9) from port B of cell top.nes_i.cpu.:450 ($add).
Removed top 1 bits (of 2) from port B of cell top.nes_i.cpu.:452 ($eq).
Removed top 1 bits (of 9) from port A of cell top.nes_i.cpu.:456 ($add).
Removed top 1 bits (of 9) from port B of cell top.nes_i.cpu.:456 ($add).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.:461 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39525 ($ne).
Removed top 3 bits (of 4) from port B of cell top.nes_i.cpu.:570 ($eq).
Removed top 2 bits (of 4) from port B of cell top.nes_i.cpu.:573 ($eq).
Removed top 2 bits (of 4) from port B of cell top.nes_i.cpu.:576 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.:579 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.:581 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.:585 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.:591 ($eq).
Removed top 8 bits (of 24) from mux cell top.nes_i.cpu.:635 ($pmux).
Removed top 3 bits (of 8) from mux cell top.nes_i.cpu.:639 ($mux).
Removed top 8 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35883 ($eq).
Removed top 1 bits (of 11) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35876 ($eq).
Removed top 2 bits (of 3) from port B of cell top.nes_i.cpu.:713 ($add).
Removed top 1 bits (of 5) from FF cell top.$auto$ff.cc:266:slice$36384 ($adffe).
Removed top 7 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$36355 ($adffe).
Removed top 2 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$39058 ($sdffe).
Removed top 2 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:2942 ($eq).
Removed top 4 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:2940 ($eq).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:2936 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35854 ($eq).
Removed top 1 bits (of 2) from port B of cell top.nes_i.cpu.mcode.:2873 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39104 ($ne).
Removed top 15 bits (of 16) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35852 ($eq).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:2827 ($eq).
Removed top 2 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$39109 ($sdffe).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:2811 ($eq).
Removed top 2 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:2808 ($eq).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:2689 ($mux).
Removed top 3 bits (of 4) from mux cell top.nes_i.cpu.mcode.:2647 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38462 ($ne).
Removed top 7 bits (of 8) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38473 ($ne).
Removed top 4 bits (of 7) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38475 ($ne).
Removed top 2 bits (of 6) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38477 ($ne).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38479 ($ne).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:2444 ($mux).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:2372 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38504 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38531 ($ne).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:2149 ($mux).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:2145 ($eq).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:2142 ($eq).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:2140 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39274 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39276 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39286 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39288 ($ne).
Removed top 1 bits (of 2) from mux cell top.nes_i.cpu.mcode.:1987 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39298 ($ne).
Removed top 8 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35832 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39300 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39310 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39312 ($ne).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1883 ($eq).
Removed top 1 bits (of 2) from port B of cell top.nes_i.cpu.mcode.:1880 ($eq).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1876 ($eq).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1873 ($eq).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1871 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38593 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39322 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39336 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39338 ($ne).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1754 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38610 ($ne).
Removed top 3 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1717 ($eq).
Removed top 1 bits (of 2) from mux cell top.nes_i.cpu.mcode.:1705 ($mux).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1687 ($eq).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1642 ($eq).
Removed top 3 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1629 ($eq).
Removed top 4 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1627 ($eq).
Removed top 1 bits (of 2) from mux cell top.nes_i.cpu.mcode.:1599 ($mux).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:1541 ($mux).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1524 ($eq).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.mcode.:1521 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35825 ($eq).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1435 ($eq).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1432 ($eq).
Removed top 2 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1429 ($eq).
Removed top 4 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1427 ($eq).
Removed top 2 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1419 ($eq).
Removed top 3 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1417 ($eq).
Removed top 1 bits (of 2) from mux cell top.nes_i.cpu.mcode.:1378 ($mux).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1366 ($eq).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1363 ($eq).
Removed top 2 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1361 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39443 ($ne).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.mcode.:1300 ($eq).
Removed top 2 bits (of 4) from port B of cell top.nes_i.cpu.mcode.:1298 ($eq).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:1294 ($mux).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1283 ($eq).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1280 ($eq).
Removed top 4 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1278 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.mcode.:1241 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39449 ($ne).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.mcode.:1232 ($eq).
Removed top 1 bits (of 3) from mux cell top.nes_i.cpu.mcode.:1221 ($mux).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1214 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39451 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39453 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39455 ($ne).
Removed top 1 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1185 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39457 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39459 ($ne).
Removed top 2 bits (of 8) from port B of cell top.nes_i.cpu.mcode.:1150 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39461 ($ne).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:1078 ($eq).
Removed top 1 bits (of 3) from port B of cell top.nes_i.cpu.mcode.:1076 ($eq).
Removed top 3 bits (of 4) from mux cell top.nes_i.cpu.mcode.:1070 ($mux).
Removed top 2 bits (of 4) from mux cell top.nes_i.cpu.mcode.:1031 ($mux).
Removed top 2 bits (of 4) from mux cell top.nes_i.cpu.mcode.:1016 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39475 ($ne).
Removed top 1 bits (of 4) from mux cell top.nes_i.cpu.mcode.:984 ($mux).
Removed top 1 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35809 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$39029 ($ne).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.alu.:3316 ($add).
Removed top 7 bits (of 8) from port B of cell top.nes_i.cpu.alu.:3312 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35800 ($eq).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.alu.:3296 ($add).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.alu.:3293 ($gt).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.alu.:3286 ($add).
Removed top 1 bits (of 4) from port B of cell top.nes_i.cpu.alu.:3283 ($gt).
Removed top 1 bits (of 6) from mux cell top.nes_i.cpu.alu.:3217 ($mux).
Removed top 1 bits (of 5) from mux cell top.nes_i.cpu.alu.:3213 ($mux).
Removed top 1 bits (of 5) from mux cell top.nes_i.cpu.alu.:3210 ($mux).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.alu.:3208 ($sub).
Removed top 1 bits (of 5) from port Y of cell top.nes_i.cpu.alu.:3208 ($sub).
Removed top 1 bits (of 5) from port A of cell top.nes_i.cpu.alu.:3208 ($sub).
Removed top 1 bits (of 6) from port A of cell top.nes_i.cpu.alu.:3204 ($sub).
Removed top 1 bits (of 6) from port B of cell top.nes_i.cpu.alu.:3204 ($sub).
Removed top 1 bits (of 5) from mux cell top.nes_i.cpu.alu.:3192 ($mux).
Removed top 2 bits (of 5) from port B of cell top.nes_i.cpu.alu.:3190 ($sub).
Removed top 1 bits (of 5) from port Y of cell top.nes_i.cpu.alu.:3190 ($sub).
Removed top 1 bits (of 5) from port A of cell top.nes_i.cpu.alu.:3190 ($sub).
Removed top 1 bits (of 6) from port A of cell top.nes_i.cpu.alu.:3161 ($sub).
Removed top 1 bits (of 6) from port B of cell top.nes_i.cpu.alu.:3161 ($sub).
Removed top 2 bits (of 7) from port A of cell top.nes_i.cpu.alu.:3152 ($sub).
Removed top 2 bits (of 7) from port B of cell top.nes_i.cpu.alu.:3152 ($sub).
Removed top 1 bits (of 7) from port Y of cell top.nes_i.cpu.alu.:3152 ($sub).
Removed top 3 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35792 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$35790 ($eq).
Removed top 3 bits (of 6) from port B of cell top.nes_i.cpu.alu.:3094 ($add).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.alu.:3088 ($gt).
Removed top 2 bits (of 7) from port A of cell top.nes_i.cpu.alu.:3076 ($add).
Removed top 2 bits (of 7) from port B of cell top.nes_i.cpu.alu.:3076 ($add).
Removed top 1 bits (of 7) from port Y of cell top.nes_i.cpu.alu.:3076 ($add).
Removed top 1 bits (of 6) from port A of cell top.nes_i.cpu.alu.:3060 ($add).
Removed top 3 bits (of 6) from port B of cell top.nes_i.cpu.alu.:3060 ($add).
Removed top 1 bits (of 5) from port B of cell top.nes_i.cpu.alu.:3054 ($gt).
Removed top 2 bits (of 7) from port A of cell top.nes_i.cpu.alu.:3041 ($add).
Removed top 2 bits (of 7) from port B of cell top.nes_i.cpu.alu.:3041 ($add).
Removed top 2 bits (of 7) from port Y of cell top.nes_i.cpu.alu.:3041 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.$eq$nes.v:304$7462 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.$eq$nes.v:534$7460 ($eq).
Removed top 24 bits (of 32) from port B of cell top.$flatten\nes_i.\ppu.$lt$ppu.sv:624$7678 ($lt).
Removed top 17 bits (of 32) from port B of cell top.$flatten\nes_i.$lt$nes.v:383$7424 ($lt).
Removed top 18 bits (of 32) from port B of cell top.$flatten\nes_i.$ge$nes.v:383$7423 ($ge).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.$eq$nes.v:367$7416 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\nes_i.$eq$nes.v:366$7415 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\nes_i.$lt$nes.v:323$7407 ($lt).
Removed top 17 bits (of 32) from port B of cell top.$flatten\nes_i.$ge$nes.v:323$7406 ($ge).
Removed top 7 bits (of 8) from port B of cell top.$flatten\nes_i.\dma.$add$nes.v:45$7316 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\nes_i.$eq$nes.v:226$7383 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.$gt$nes.v:207$7369 ($gt).
Removed top 1 bits (of 3) from port B of cell top.$flatten\nes_i.$eq$nes.v:205$7365 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\nes_i.$lt$nes.v:196$7357 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\nes_i.$eq$nes.v:183$7352 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\nes_i.$eq$nes.v:178$7348 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38395 ($ne).
Removed top 23 bits (of 32) from port B of cell top.$flatten\vga_i.$gt$vga.v:310$11604 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\vga_i.$le$vga.v:310$11603 ($le).
Removed top 22 bits (of 32) from port B of cell top.$flatten\vga_i.$gt$vga.v:309$11600 ($gt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\vga_i.$le$vga.v:309$11599 ($le).
Removed top 22 bits (of 32) from port B of cell top.$flatten\vga_i.$lt$vga.v:308$11595 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\vga_i.$gt$vga.v:308$11594 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\vga_i.$gt$vga.v:307$11590 ($gt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\vga_i.$gt$vga.v:307$11589 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\vga_i.$lt$vga.v:304$11585 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\vga_i.$add$vga.v:299$11584 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\vga_i.$add$vga.v:299$11584 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\vga_i.$add$vga.v:291$11581 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\vga_i.$add$vga.v:291$11581 ($add).
Removed top 4 bits (of 10) from port B of cell top.$flatten\vga_i.$eq$vga.v:287$11580 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\vga_i.$add$vga.v:286$11579 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\vga_i.$add$vga.v:286$11579 ($add).
Removed top 7 bits (of 10) from port B of cell top.$flatten\vga_i.$eq$vga.v:282$11578 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\vga_i.$add$vga.v:280$11577 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\vga_i.$add$vga.v:280$11577 ($add).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$38393 ($ne).
Removed top 3 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11685 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\vga2dvid_instance.\u23.$gt$tmds_encoder.v:99$11691 ($gt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\vga2dvid_instance.\u23.$eq$tmds_encoder.v:99$11692 ($eq).
Removed top 1 bits (of 9) from port A of cell top.$flatten\vga2dvid_instance.\u23.$not$tmds_encoder.v:101$11696 ($not).
Removed top 1 bits (of 2) from port B of cell top.$flatten\vga2dvid_instance.\u23.$procmux$20589_CMP0 ($eq).
Removed top 3 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11685 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\vga2dvid_instance.\u22.$gt$tmds_encoder.v:99$11691 ($gt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\vga2dvid_instance.\u22.$eq$tmds_encoder.v:99$11692 ($eq).
Removed top 1 bits (of 9) from port A of cell top.$flatten\vga2dvid_instance.\u22.$not$tmds_encoder.v:101$11696 ($not).
Removed top 3 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11683 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11684 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11685 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\vga2dvid_instance.\u21.$gt$tmds_encoder.v:99$11691 ($gt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\vga2dvid_instance.\u21.$eq$tmds_encoder.v:99$11692 ($eq).
Removed top 1 bits (of 9) from port A of cell top.$flatten\vga2dvid_instance.\u21.$not$tmds_encoder.v:101$11696 ($not).
Removed top 2 bits (of 10) from mux cell top.$flatten\vga2dvid_instance.$procmux$20700 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\vga2dvid_instance.$procmux$20697 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\vga2dvid_instance.$procmux$20694 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\vga2dvid_instance.$eq$vga2dvid.v:222$12556 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36256 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36258 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36260 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36262 ($eq).
Removed top 1 bits (of 12) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36264 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36266 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36274 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36276 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36278 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36476 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36487 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36494 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$36501 ($ne).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36221 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36219 ($eq).
Removed top 3 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36217 ($eq).
Removed top 2 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36209 ($eq).
Removed top 1 bits (of 13) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36207 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36205 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36203 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36201 ($eq).
Removed top 1 bits (of 10) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36199 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36164 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36162 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36160 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36152 ($eq).
Removed top 1 bits (of 12) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36150 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36148 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36146 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36144 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36142 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36139 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36137 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36135 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36129 ($eq).
Removed top 1 bits (of 12) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36127 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36125 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36123 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36121 ($eq).
Removed top 1 bits (of 9) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36119 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36116 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36112 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36106 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:168$12058 ($ge).
Removed top 1 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:377$12074 ($eq).
Removed top 8 bits (of 9) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:391$12081 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:406$12088 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:406$12089 ($eq).
Removed top 15 bits (of 16) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$sub$usb/usbhost/usbh_sie.v:410$12093 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:413$12094 ($eq).
Removed top 15 bits (of 16) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:414$12098 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:482$12114 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:741$12141 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:746$12143 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$eq$usb/usbhost/usbh_sie.v:756$12146 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$36023 ($eq).
Removed top 3 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33823 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34084 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34118 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34140 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26589 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26586 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26581 ($mux).
Removed top 2 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26579_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26576 ($mux).
Removed top 2 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:427$12333 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:427$12332 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$ne$usb/usb11_phy_vhdl/usb_tx_phy.v:425$12321 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:416$12317 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:416$12317 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246 ($add).
Removed top 3 bits (of 6) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$eq$usb/usb11_phy_vhdl/usb_rx_phy.v:203$12215 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$24120_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$24007_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$23979_CMP0 ($eq).
Removed top 12 bits (of 16) from mux cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$23508 ($mux).
Removed top 12 bits (of 16) from mux cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$23494 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$23351_CMP0 ($eq).
Removed top 11 bits (of 16) from mux cell top.$flatten\genblk3.us2_hid_host_inst.$procmux$23321 ($mux).
Removed top 11 bits (of 16) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:760$12488 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485 ($sub).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485 ($sub).
Removed top 1 bits (of 8) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:647$12471 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:483$12443 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436 ($add).
Removed top 14 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:414$12434 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:371$12429 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:322$12422 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:270$12401 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:270$12401 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399 ($add).
Removed top 6 bits (of 8) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$or$usb/report_decoder/usbh_report_decoder_xbox360.v:48$12370 ($or).
Removed top 1 bits (of 3) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$eq$usb/report_decoder/usbh_report_decoder_xbox360.v:34$12356 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$eq$usb/report_decoder/usbh_report_decoder_xbox360.v:33$12354 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$eq$usb/report_decoder/usbh_report_decoder_xbox360.v:29$12348 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$eq$usb/report_decoder/usbh_report_decoder_xbox360.v:28$12346 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\genblk3.usbh_report_decoder_inst.$add$usb/report_decoder/usbh_report_decoder_xbox360.v:20$12343 ($add).
Removed top 10 bits (of 32) from port Y of cell top.$flatten\genblk3.usbh_report_decoder_inst.$add$usb/report_decoder/usbh_report_decoder_xbox360.v:20$12343 ($add).
Removed top 2 bits (of 6) from FF cell top.$auto$ff.cc:266:slice$38722 ($dffe).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$38862 ($sdffe).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$38869 ($sdffe).
Removed top 1 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$38876 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$38543 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$38547 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:266:slice$38551 ($sdffe).
Removed top 2 bits (of 4) from FF cell top.$auto$ff.cc:266:slice$38408 ($sdffe).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31028 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\nes_i.\multi_mapper.\map163.$procmux$24258 ($pmux).
Removed top 8 bits (of 16) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22414 ($mux).
Removed top 7 bits (of 16) from mux cell top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22419 ($mux).
Removed cell top.$auto$ff.cc:266:slice$36355 ($adffe).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31201 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31026 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\nes_i.\multi_mapper.\map163.$procmux$24260 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31199 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31192 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31197 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31190 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31195 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31188 ($mux).
Removed top 10 bits (of 32) from wire top.$flatten\flash_load_i.$add$flash_loader.v:44$11557_Y.
Removed top 28 bits (of 32) from wire top.$flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660_Y.
Removed top 28 bits (of 32) from wire top.$flatten\game_loader_i.$add$game_loader.sv:61$11511_Y.
Removed top 29 bits (of 32) from wire top.$flatten\game_loader_i.$ternary$game_loader.sv:29$11465_Y.
Removed top 29 bits (of 32) from wire top.$flatten\game_loader_i.$ternary$game_loader.sv:30$11464_Y.
Removed top 29 bits (of 32) from wire top.$flatten\game_loader_i.$ternary$game_loader.sv:38$11486_Y.
Removed top 29 bits (of 32) from wire top.$flatten\game_loader_i.$ternary$game_loader.sv:39$11485_Y.
Removed top 11 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.$0$memwr$\R_report_buf$usb/usbhost/usbh_host_hid.v:765$12383_ADDR[15:0]$12490.
Removed top 27 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399_Y.
Removed top 14 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436_Y.
Removed top 12 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.$procmux$23494_Y.
Removed top 1 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.$procmux$23496_Y.
Removed top 1 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.$procmux$23499_Y.
Removed top 12 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.$procmux$23508_Y.
Removed top 19 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485_Y.
Removed top 24 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184_Y.
Removed top 16 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246_Y.
Removed top 29 bits (of 32) from wire top.$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270_Y.
Removed top 3 bits (of 4) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\data_valid_q[3:0].
Removed top 11 bits (of 16) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$0\token_q[15:0].
Removed top 3 bits (of 4) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$23\next_state_r[3:0].
Removed top 1 bits (of 4) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\next_state_r[3:0].
Removed top 1 bits (of 4) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\next_state_r[3:0].
Removed top 2 bits (of 4) from wire top.$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$9\next_state_r[3:0].
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\apu.$procmux$31752_Y.
Removed top 1 bits (of 8) from wire top.$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$149.
Removed top 1 bits (of 7) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1266.
Removed top 2 bits (of 7) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1267.
Removed top 1 bits (of 7) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1278.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1316.
Removed top 5 bits (of 6) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1318.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1319.
Removed top 4 bits (of 5) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1320.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1321.
Removed top 1 bits (of 6) from wire top.$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1322.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1008.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1036.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1061.
Removed top 3 bits (of 4) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1119.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1134.
Removed top 1 bits (of 4) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$417.
Removed top 2 bits (of 4) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$428.
Removed top 2 bits (of 4) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$434.
Removed top 3 bits (of 4) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$450.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$501.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$535.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$649.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$671.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$717.
Removed top 1 bits (of 3) from wire top.$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$912.
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11108.
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.$0$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11114.
Removed top 5 bits (of 8) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.$0\bank_mode[7:0].
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\chr_bank$mappers/JYCompany.sv:136$11077_EN[15:0]$11140.
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.$2$memwr$\name_bank$mappers/JYCompany.sv:138$11079_EN[15:0]$11146.
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$0\product[15:0].
Removed top 7 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$0\shift_a[15:0].
Removed top 8 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22414_Y.
Removed top 7 bits (of 16) from wire top.$flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22419_Y.
Removed top 2 bits (of 4) from wire top.$flatten\nes_i.\multi_mapper.\map163.$procmux$24258_Y.
Removed top 2 bits (of 4) from wire top.$flatten\nes_i.\multi_mapper.\map163.$procmux$24260_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$0\outer[5:0].
Removed top 2 bits (of 3) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31173_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31188_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31190_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31192_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31195_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31197_Y.
Removed top 2 bits (of 6) from wire top.$flatten\nes_i.\multi_mapper.\map28.$procmux$31199_Y.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\multi_mapper.\map28.$ternary$mappers/generic.sv:957$9243_Y.
Removed top 2 bits (of 8) from wire top.$flatten\nes_i.\multi_mapper.\map67.$ternary$mappers/Sunsoft.sv:437$11024_Y.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31026_Y.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31028_Y.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\multi_mapper.\mmc1.$procmux$31031_Y.
Removed top 2 bits (of 22) from wire top.$flatten\nes_i.\multi_mapper.\mmc5.$2\chr_aout[21:0].
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31026_Y.
Removed top 1 bits (of 5) from wire top.$flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$procmux$31028_Y.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30604_Y.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\multi_mapper.\rambo1.$procmux$30606_Y.
Removed top 2 bits (of 9) from wire top.$flatten\nes_i.\multi_mapper.\sachen.$6\chrsel[8:0].
Removed top 3 bits (of 9) from wire top.$flatten\nes_i.\multi_mapper.\sachen.$ternary$mappers/Sachen.sv:109$11300_Y.
Removed top 2 bits (of 8) from wire top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:205$11323_Y.
Removed top 2 bits (of 8) from wire top.$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:206$11322_Y.
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\multi_mapper.\vrc1.$0\mirroring[1:0].
Removed top 1 bits (of 2) from wire top.$flatten\nes_i.\multi_mapper.\vrc24.$0\mirroring[1:0].
Removed top 6 bits (of 7) from wire top.$flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$ternary$mappers/VRC.sv:750$10138_Y.
Removed top 6 bits (of 7) from wire top.$flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$ternary$mappers/VRC.sv:750$10138_Y.
Removed top 1 bits (of 14) from wire top.$flatten\nes_i.\ppu.$ternary$ppu.sv:792$7723_Y.
Removed top 29 bits (of 32) from wire top.$flatten\nes_i.\ppu.\clock.$ternary$ppu.sv:163$7518_Y.
Removed top 9 bits (of 15) from wire top.$flatten\nes_i.\ppu.\loopy0.$ternary$ppu.sv:99$7508_Y.
Removed top 25 bits (of 32) from wire top.$flatten\reset_btn.$add$top.v:543$1459_Y.
Removed top 2 bits (of 3) from wire top.$flatten\sdram_i.$procmux$21026_Y.
Removed top 2 bits (of 10) from wire top.$flatten\vga2dvid_instance.$0\shift_blue[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\vga2dvid_instance.$0\shift_green[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\vga2dvid_instance.$0\shift_red[9:0].
Removed top 2 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11683_Y.
Removed top 1 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11684_Y.
Removed top 3 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u21.$procmux$20600_Y.
Removed top 2 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11683_Y.
Removed top 1 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11684_Y.
Removed top 2 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11683_Y.
Removed top 1 bits (of 4) from wire top.$flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11684_Y.
Removed top 22 bits (of 32) from wire top.$flatten\vga_i.$add$vga.v:280$11577_Y.
Removed top 22 bits (of 32) from wire top.$flatten\vga_i.$add$vga.v:299$11584_Y.
Removed top 8 bits (of 32) from wire top.$sub$top.v:139$1393_Y.
Removed top 48 bits (of 160) from wire top.S_report.
Removed top 16 bits (of 32) from wire top.mapper_flags.

39.15. Executing PEEPOPT pass (run peephole optimizers).

39.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 113 unused wires.
<suppressed ~1 debug messages>

39.17. Executing SHARE pass (SAT-based resource sharing).
Found 15 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\vga_i.$auto$mem.cc:282:emit$20533 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal \vga_i.picture.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\ppu.\sprite_ram.$memrd$\sprtemp$ppu.sv:316$7573 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\nes_i.\ppu.\sprite_ram.$procmux$33051_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\ppu.\palette_ram.$memrd$\palette$palette_ram.v:19$11563 ($memrd):
    Found 4 activation_patterns using ctrl signal { \vga_i.framebuffer_i.wren_a \nes_i.ppu.loopy0.read $flatten\nes_i.\ppu.$eq$ppu.sv:796$7727_Y \nes_i.ppu.is_pal_address \nes_i.ppu.grayscale \reset_nes }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$mem.cc:282:emit$20549 ($memrd_v2):
    Found 2 activation_patterns using ctrl signal { $flatten\nes_i.\apu.$eq$apu.sv:713$8055_Y $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$logic_and$apu.sv:153$7799_Y $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$logic_and$apu.sv:153$7799_Y \nes_i.multi_mapper.snd_mmc5.mmc5apu.ApuMW1 \nes_i.multi_mapper.snd_mmc5.mmc5apu.ApuMW0 \nes_i.multi_mapper.snd_mmc5.mmc5apu.Enabled [1:0] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\mmc5.$mul$mappers/MMC5.sv:83$9756 ($mul):
    Found 2 activation_patterns using ctrl signal { \nes_i.apu_cs \nes_i.ppu_cs \nes_i.prg_allow \nes_i.genie_ovr $flatten\nes_i.\multi_mapper.\mmc5.$logic_and$mappers/MMC5.sv:182$9805_Y $flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:184$9806_Y $flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:186$9807_Y $flatten\nes_i.\multi_mapper.\mmc5.$eq$mappers/MMC5.sv:188$9808_Y \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.flags_out_b [1] \reset_nes }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\map225.$memrd$\ram$mappers/misc.sv:1591$10674 ($memrd):
    Found 1 activation_patterns using ctrl signal { \nes_i.apu_cs \nes_i.ppu_cs \nes_i.prg_allow \nes_i.genie_ovr \nes_i.multi_mapper.map225.enable \nes_i.multi_mapper.flags_out_b [1] \reset_nes }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540 ($memrd):
    Found 4 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24515_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24517_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done }.
    Found 1 candidates: $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538
    Analyzing resource sharing with $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538 ($memrd):
      Found 2 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done }.
      Forbidden control signals for this pair of cells: \nes_i.multi_mapper.prg_addr_b [21]
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24515_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24517_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Activation pattern for cell $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 6'101011
      Size of SAT problem: 21 cells, 993 variables, 2517 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24515_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24517_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done } = 9'100001011
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538 ($memrd):
    Found 2 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.map162.prg_is_ram $flatten\nes_i.\multi_mapper.\map162.$procmux$24516_CMP $flatten\nes_i.\multi_mapper.\map162.$procmux$24518_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.me [162] \game_loader_i.done }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\jycompany.$memrd$\prg_bank$mappers/JYCompany.sv:232$11206 ($memrd):
    Found 5 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.jycompany.bank_mode [1] $flatten\nes_i.\multi_mapper.\jycompany.$logic_and$mappers/JYCompany.sv:232$11205_Y $flatten\nes_i.\multi_mapper.\jycompany.$logic_and$mappers/JYCompany.sv:244$11211_Y $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21695_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21696_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21698_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21699_CMP $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \game_loader_i.done }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\jycompany.$memrd$\name_bank$mappers/JYCompany.sv:272$11247 ($memrd):
    Found 6 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.jycompany.outer_bank [5] \nes_i.multi_mapper.jycompany.xtend \nes_i.multi_mapper.jycompany.romtables \nes_i.multi_mapper.vram_ce_b }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.\jycompany.$memrd$\chr_bank$mappers/JYCompany.sv:264$11271 ($memrd):
    Found 8 activation_patterns using ctrl signal { \nes_i.div_sys [1] \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.jycompany.outer_bank [5] $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21661_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21662_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21663_CMP $flatten\nes_i.\multi_mapper.\jycompany.$procmux$21664_CMP \nes_i.multi_mapper.vram_ce_b }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.$auto$mem.cc:282:emit$20541 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \nes_i.div_sys [1] $flatten\nes_i.\multi_mapper.$eq$cart.sv:1857$8939_Y \nes_i.multi_mapper.vram_ce_b }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\multi_mapper.$auto$mem.cc:282:emit$20537 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \nes_i.div_sys [1] $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942_Y \nes_i.multi_mapper.prg_addr_b [21] \game_loader_i.done }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\apu.\len.$auto$mem.cc:282:emit$20549 ($memrd_v2):
    Found 4 activation_patterns using ctrl signal { $flatten\nes_i.\apu.\Noi.$logic_and$apu.sv:395$7863_Y $flatten\nes_i.\apu.\Tri.$logic_and$apu.sv:274$7834_Y $flatten\nes_i.\apu.\Sq2.$logic_and$apu.sv:153$7799_Y $flatten\nes_i.\apu.\Sq1.$logic_and$apu.sv:153$7799_Y $flatten\nes_i.\apu.$eq$apu.sv:713$8055_Y \nes_i.apu.ApuMW3 \nes_i.apu.ApuMW2 \nes_i.apu.ApuMW1 \nes_i.apu.ApuMW0 \nes_i.apu.Enabled }.
    No candidates found.
  Analyzing resource sharing options for $flatten\nes_i.\apu.\Dmc.$memrd$\NewPeriod$apu.sv:559$7928 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\nes_i.\apu.\Dmc.$eq$apu.sv:558$7926_Y.
    No candidates found.

39.18. Executing TECHMAP pass (map to technology primitives).

39.18.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

39.18.2. Continuing TECHMAP pass.
Using template $paramod$10fb0e2ffb0fbe79d82f6a1d2ccd752d1cdb6111\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$fc417d2e8c11f8fd0321206ae65056a1f93d1c72\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~1092 debug messages>

39.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

39.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

39.21. Executing TECHMAP pass (map to technology primitives).

39.21.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

39.21.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

39.21.3. Continuing TECHMAP pass.
Using template $paramod$a401ee114c0c9b2ce72be77ae746d4193a701a25\_80_mul for cells of type $mul.
Using template $paramod$6891debeca6370d329cf16569f78d8f01c4ab413\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~106 debug messages>

39.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\clk_dvi_usb_inst.$sub$ecp5pll.sv:187$20303 ($sub).
  creating $macc model for $flatten\clk_sdram_sys_inst.$sub$ecp5pll.sv:187$17124 ($sub).
  creating $macc model for $flatten\flash_load_i.$add$flash_loader.v:44$11557 ($add).
  creating $macc model for $flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660 ($sub).
  creating $macc model for $flatten\game_loader_i.$add$game_loader.sv:61$11511 ($add).
  creating $macc model for $flatten\game_loader_i.$add$game_loader.sv:82$11536 ($add).
  creating $macc model for $flatten\game_loader_i.$sub$game_loader.sv:81$11535 ($sub).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:270$12401 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485 ($sub).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:416$12317 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:391$12081 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:414$12098 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:482$12114 ($add).
  creating $macc model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$sub$usb/usbhost/usbh_sie.v:410$12093 ($sub).
  creating $macc model for $flatten\genblk3.usbh_report_decoder_inst.$add$usb/report_decoder/usbh_report_decoder_xbox360.v:20$12343 ($add).
  creating $macc model for $flatten\nes_i.$add$nes.v:207$7372 ($add).
  creating $macc model for $flatten\nes_i.$add$nes.v:209$7375 ($add).
  creating $macc model for $flatten\nes_i.$add$nes.v:215$7378 ($add).
  creating $macc model for $flatten\nes_i.$add$nes.v:223$7382 ($add).
  creating $macc model for $flatten\nes_i.$sub$nes.v:230$7385 ($sub).
  creating $macc model for $flatten\nes_i.\apu.$add$apu.sv:733$8063 ($add).
  creating $macc model for $flatten\nes_i.\apu.$sub$apu.sv:731$8062 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Dmc.$add$apu.sv:568$7936 ($add).
  creating $macc model for $flatten\nes_i.\apu.\Dmc.$add$apu.sv:578$7938 ($add).
  creating $macc model for $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:557$7925 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:579$7939 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Noi.$sub$apu.sv:396$7864 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Sq1.$sub$apu.sv:154$7800 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Sq2.$sub$apu.sv:154$7800 ($sub).
  creating $macc model for $flatten\nes_i.\apu.\Tri.$sub$apu.sv:275$7835 ($sub).
  creating $macc model for $flatten\nes_i.\dma.$add$nes.v:45$7316 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.$neg$cart.sv:0$8932 ($neg).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:133$11150 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:158$11157 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:161$11176 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$neg$mappers/JYCompany.sv:0$11227 ($neg).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:158$11158 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:161$11177 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\jycompany.\mp.$add$mappers/JYCompany.sv:26$11072 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:587$9695 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:646$9708 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:422$10293 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:427$10295 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:432$10297 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:437$10299 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map42.$add$mappers/misc.sv:686$10348 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map65.$sub$mappers/misc.sv:817$10369 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\map67.$sub$mappers/Sunsoft.sv:414$11020 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:284$9498 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:440$9588 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:221$9827 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:243$9843 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\n163.\n163.$add$mappers/Namco.sv:172$10848 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\nesev.$add$mappers/MMC1.sv:245$9327 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:106$9443 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:98$9432 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:109$9445 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:76$9427 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\sachenj.$add$mappers/Sachen.sv:219$11332 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$add$apu.sv:733$8063 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$sub$apu.sv:731$8062 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$sub$apu.sv:154$7800 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$sub$apu.sv:154$7800 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$add$mappers/Namco.sv:355$10935 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:751$10139 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:757$10142 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$sub$mappers/VRC.sv:748$10136 ($sub).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:172$9964 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:177$9966 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:751$10139 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:757$10142 ($add).
  creating $macc model for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$sub$mappers/VRC.sv:748$10136 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.$sub$ppu.sv:894$7770 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.$sub$ppu.sv:899$7772 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\clock.$add$ppu.sv:180$7531 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\clock.$add$ppu.sv:190$7537 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:45$7479 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:51$7483 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:57$7487 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:99$7509 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$sub$ppu.sv:222$7546 ($sub).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:351$7581 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:352$7582 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:390$7632 ($add).
  creating $macc model for $flatten\nes_i.\ppu.\sprite_ram.$sub$ppu.sv:308$7568 ($sub).
  creating $macc model for $flatten\reset_btn.$add$top.v:543$1459 ($add).
  creating $macc model for $flatten\sdram_i.$add$sdram.v:83$11376 ($add).
  creating $macc model for $flatten\sdram_i.$sub$sdram.v:99$11384 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11698 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11699 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11700 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11701 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11702 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11703 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11704 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:136$11712 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:145$11721 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:149$11724 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11683 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11684 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11685 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11686 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11687 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11688 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:140$11713 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:145$11722 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:149$11723 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11698 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11699 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11700 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11701 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11702 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11703 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11704 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:136$11712 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:145$11721 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:149$11724 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11683 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11684 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11685 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11686 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11687 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11688 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:140$11713 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:145$11722 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:149$11723 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11698 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11699 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11700 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11701 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11702 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11703 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11704 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:136$11712 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:145$11721 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:149$11724 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11683 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11684 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11685 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11686 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11687 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11688 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689 ($add).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:140$11713 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:145$11722 ($sub).
  creating $macc model for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:149$11723 ($sub).
  creating $macc model for $flatten\vga_i.$add$vga.v:280$11577 ($add).
  creating $macc model for $flatten\vga_i.$add$vga.v:286$11579 ($add).
  creating $macc model for $flatten\vga_i.$add$vga.v:291$11581 ($add).
  creating $macc model for $flatten\vga_i.$add$vga.v:299$11584 ($add).
  creating $macc model for $sub$top.v:139$1393 ($sub).
  creating $macc model for $sub$top.v:273$1402 ($sub).
  creating $macc model for nes_i.cpu.:117 ($add).
  creating $macc model for nes_i.cpu.:133 ($add).
  creating $macc model for nes_i.cpu.:143 ($sub).
  creating $macc model for nes_i.cpu.:169 ($add).
  creating $macc model for nes_i.cpu.:172 ($sub).
  creating $macc model for nes_i.cpu.:270 ($add).
  creating $macc model for nes_i.cpu.:445 ($add).
  creating $macc model for nes_i.cpu.:448 ($add).
  creating $macc model for nes_i.cpu.:450 ($add).
  creating $macc model for nes_i.cpu.:456 ($add).
  creating $macc model for nes_i.cpu.:461 ($add).
  creating $macc model for nes_i.cpu.:470 ($add).
  creating $macc model for nes_i.cpu.:472 ($add).
  creating $macc model for nes_i.cpu.:713 ($add).
  creating $macc model for nes_i.cpu.alu.:3032 ($add).
  creating $macc model for nes_i.cpu.alu.:3041 ($add).
  creating $macc model for nes_i.cpu.alu.:3060 ($add).
  creating $macc model for nes_i.cpu.alu.:3076 ($add).
  creating $macc model for nes_i.cpu.alu.:3094 ($add).
  creating $macc model for nes_i.cpu.alu.:3152 ($sub).
  creating $macc model for nes_i.cpu.alu.:3161 ($sub).
  creating $macc model for nes_i.cpu.alu.:3190 ($sub).
  creating $macc model for nes_i.cpu.alu.:3204 ($sub).
  creating $macc model for nes_i.cpu.alu.:3208 ($sub).
  creating $macc model for nes_i.cpu.alu.:3286 ($add).
  creating $macc model for nes_i.cpu.alu.:3296 ($add).
  creating $macc model for nes_i.cpu.alu.:3312 ($sub).
  creating $macc model for nes_i.cpu.alu.:3316 ($add).
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:145$11721 into $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:145$11722.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11688 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11687 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11686 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11685 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11684 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11683 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:149$11723 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:149$11724.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11704 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11703 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11702 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11701 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11700 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11699 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11698 into $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:145$11721 into $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:145$11722.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11688 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11687 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11686 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11685 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11684 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11683 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:149$11723 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:149$11724.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11704 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11703 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11702 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11701 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11700 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11699 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11698 into $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:145$11721 into $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:145$11722.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11688 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11687 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11686 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11685 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11684 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11683 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:149$11723 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:149$11724.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11704 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11703 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11702 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11701 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11700 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11699 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  merging $macc model for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11698 into $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:136$11712.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:140$11713.
  creating $alu model for $macc $flatten\vga_i.$add$vga.v:280$11577.
  creating $alu model for $macc $flatten\vga_i.$add$vga.v:286$11579.
  creating $alu model for $macc $flatten\vga_i.$add$vga.v:291$11581.
  creating $alu model for $macc $flatten\vga_i.$add$vga.v:299$11584.
  creating $alu model for $macc nes_i.cpu.:270.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:140$11713.
  creating $alu model for $macc $sub$top.v:273$1402.
  creating $alu model for $macc nes_i.cpu.:117.
  creating $alu model for $macc nes_i.cpu.:133.
  creating $alu model for $macc nes_i.cpu.:143.
  creating $alu model for $macc nes_i.cpu.:169.
  creating $alu model for $macc nes_i.cpu.:172.
  creating $alu model for $macc $sub$top.v:139$1393.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:136$11712.
  creating $alu model for $macc nes_i.cpu.:445.
  creating $alu model for $macc nes_i.cpu.:448.
  creating $alu model for $macc nes_i.cpu.:450.
  creating $alu model for $macc nes_i.cpu.:456.
  creating $alu model for $macc nes_i.cpu.:461.
  creating $alu model for $macc nes_i.cpu.:470.
  creating $alu model for $macc nes_i.cpu.:472.
  creating $alu model for $macc nes_i.cpu.alu.:3161.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:140$11713.
  creating $alu model for $macc nes_i.cpu.alu.:3032.
  creating $alu model for $macc nes_i.cpu.alu.:3041.
  creating $alu model for $macc nes_i.cpu.alu.:3060.
  creating $alu model for $macc nes_i.cpu.alu.:3076.
  creating $alu model for $macc nes_i.cpu.alu.:3094.
  creating $alu model for $macc nes_i.cpu.alu.:3152.
  creating $alu model for $macc nes_i.cpu.:713.
  creating $alu model for $macc $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:136$11712.
  creating $alu model for $macc nes_i.cpu.alu.:3190.
  creating $alu model for $macc nes_i.cpu.alu.:3204.
  creating $alu model for $macc nes_i.cpu.alu.:3208.
  creating $alu model for $macc nes_i.cpu.alu.:3286.
  creating $alu model for $macc nes_i.cpu.alu.:3296.
  creating $alu model for $macc nes_i.cpu.alu.:3312.
  creating $alu model for $macc nes_i.cpu.alu.:3316.
  creating $alu model for $macc $flatten\sdram_i.$sub$sdram.v:99$11384.
  creating $alu model for $macc $flatten\sdram_i.$add$sdram.v:83$11376.
  creating $alu model for $macc $flatten\reset_btn.$add$top.v:543$1459.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_ram.$sub$ppu.sv:308$7568.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:390$7632.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:352$7582.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:351$7581.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$sub$ppu.sv:222$7546.
  creating $alu model for $macc $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:99$7509.
  creating $alu model for $macc $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:57$7487.
  creating $alu model for $macc $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:51$7483.
  creating $alu model for $macc $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:45$7479.
  creating $alu model for $macc $flatten\nes_i.\ppu.\clock.$add$ppu.sv:190$7537.
  creating $alu model for $macc $flatten\nes_i.\ppu.\clock.$add$ppu.sv:180$7531.
  creating $alu model for $macc $flatten\nes_i.\ppu.$sub$ppu.sv:899$7772.
  creating $alu model for $macc $flatten\nes_i.\ppu.$sub$ppu.sv:894$7770.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$sub$mappers/VRC.sv:748$10136.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:757$10142.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:751$10139.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:177$9966.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:172$9964.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$sub$mappers/VRC.sv:748$10136.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:757$10142.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:751$10139.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$add$mappers/Namco.sv:355$10935.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$sub$apu.sv:154$7800.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$sub$apu.sv:154$7800.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$sub$apu.sv:731$8062.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$add$apu.sv:733$8063.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\sachenj.$add$mappers/Sachen.sv:219$11332.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:76$9427.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:109$9445.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:98$9432.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:106$9443.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\nesev.$add$mappers/MMC1.sv:245$9327.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\n163.\n163.$add$mappers/Namco.sv:172$10848.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:243$9843.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:221$9827.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:440$9588.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:284$9498.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map67.$sub$mappers/Sunsoft.sv:414$11020.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map65.$sub$mappers/misc.sv:817$10369.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map42.$add$mappers/misc.sv:686$10348.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:437$10299.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:432$10297.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:427$10295.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:422$10293.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:646$9708.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:587$9695.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.\mp.$add$mappers/JYCompany.sv:26$11072.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:161$11177.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:158$11158.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$neg$mappers/JYCompany.sv:0$11227.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:161$11176.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:158$11157.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:133$11150.
  creating $alu model for $macc $flatten\nes_i.\multi_mapper.$neg$cart.sv:0$8932.
  creating $alu model for $macc $flatten\nes_i.\dma.$add$nes.v:45$7316.
  creating $alu model for $macc $flatten\nes_i.\apu.\Tri.$sub$apu.sv:275$7835.
  creating $alu model for $macc $flatten\nes_i.\apu.\Sq2.$sub$apu.sv:154$7800.
  creating $alu model for $macc $flatten\nes_i.\apu.\Sq1.$sub$apu.sv:154$7800.
  creating $alu model for $macc $flatten\nes_i.\apu.\Noi.$sub$apu.sv:396$7864.
  creating $alu model for $macc $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:579$7939.
  creating $alu model for $macc $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:557$7925.
  creating $alu model for $macc $flatten\nes_i.\apu.\Dmc.$add$apu.sv:578$7938.
  creating $alu model for $macc $flatten\nes_i.\apu.\Dmc.$add$apu.sv:568$7936.
  creating $alu model for $macc $flatten\nes_i.\apu.$sub$apu.sv:731$8062.
  creating $alu model for $macc $flatten\nes_i.\apu.$add$apu.sv:733$8063.
  creating $alu model for $macc $flatten\nes_i.$sub$nes.v:230$7385.
  creating $alu model for $macc $flatten\nes_i.$add$nes.v:223$7382.
  creating $alu model for $macc $flatten\nes_i.$add$nes.v:215$7378.
  creating $alu model for $macc $flatten\nes_i.$add$nes.v:209$7375.
  creating $alu model for $macc $flatten\nes_i.$add$nes.v:207$7372.
  creating $alu model for $macc $flatten\genblk3.usbh_report_decoder_inst.$add$usb/report_decoder/usbh_report_decoder_xbox360.v:20$12343.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$sub$usb/usbhost/usbh_sie.v:410$12093.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:482$12114.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:414$12098.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:391$12081.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:416$12317.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:270$12401.
  creating $alu model for $macc $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399.
  creating $alu model for $macc $flatten\game_loader_i.$sub$game_loader.sv:81$11535.
  creating $alu model for $macc $flatten\game_loader_i.$add$game_loader.sv:82$11536.
  creating $alu model for $macc $flatten\game_loader_i.$add$game_loader.sv:61$11511.
  creating $alu model for $macc $flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660.
  creating $alu model for $macc $flatten\flash_load_i.$add$flash_loader.v:44$11557.
  creating $alu model for $macc $flatten\clk_sdram_sys_inst.$sub$ecp5pll.sv:187$17124.
  creating $alu model for $macc $flatten\clk_dvi_usb_inst.$sub$ecp5pll.sv:187$20303.
  creating $macc cell for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:145$11722: $auto$alumacc.cc:365:replace_macc$40256
  creating $macc cell for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:145$11722: $auto$alumacc.cc:365:replace_macc$40257
  creating $macc cell for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:110$11705: $auto$alumacc.cc:365:replace_macc$40258
  creating $macc cell for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:149$11724: $auto$alumacc.cc:365:replace_macc$40259
  creating $macc cell for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:96$11689: $auto$alumacc.cc:365:replace_macc$40260
  creating $macc cell for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:149$11724: $auto$alumacc.cc:365:replace_macc$40261
  creating $macc cell for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:96$11689: $auto$alumacc.cc:365:replace_macc$40262
  creating $macc cell for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:145$11722: $auto$alumacc.cc:365:replace_macc$40263
  creating $macc cell for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:96$11689: $auto$alumacc.cc:365:replace_macc$40264
  creating $macc cell for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:110$11705: $auto$alumacc.cc:365:replace_macc$40265
  creating $macc cell for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:110$11705: $auto$alumacc.cc:365:replace_macc$40266
  creating $macc cell for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:149$11724: $auto$alumacc.cc:365:replace_macc$40267
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:28$11447 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:29$11449 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:30$11451 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:31$11453 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:32$11455 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:33$11457 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:34$11459 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:37$11468 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:38$11470 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:39$11472 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:40$11474 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:41$11476 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:42$11478 ($le): new $alu
  creating $alu model for $flatten\game_loader_i.$le$game_loader.sv:43$11480 ($le): new $alu
  creating $alu model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:165$12056 ($ge): new $alu
  creating $alu model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:168$12058 ($ge): new $alu
  creating $alu model for $flatten\nes_i.$ge$nes.v:323$7406 ($ge): new $alu
  creating $alu model for $flatten\nes_i.$ge$nes.v:383$7423 ($ge): new $alu
  creating $alu model for $flatten\nes_i.$gt$nes.v:207$7369 ($gt): new $alu
  creating $alu model for $flatten\nes_i.$lt$nes.v:196$7357 ($lt): new $alu
  creating $alu model for $flatten\nes_i.$lt$nes.v:323$7407 ($lt): new $alu
  creating $alu model for $flatten\nes_i.$lt$nes.v:383$7424 ($lt): merged with $flatten\nes_i.$ge$nes.v:323$7406.
  creating $alu model for $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942 ($lt): merged with $flatten\nes_i.$ge$nes.v:383$7423.
  creating $alu model for $flatten\nes_i.\multi_mapper.\jycompany.$ge$mappers/JYCompany.sv:245$11213 ($ge): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\jycompany.\mp.$lt$mappers/JYCompany.sv:25$11068 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map162.$ge$mappers/misc.sv:1288$10572 ($ge): merged with $flatten\nes_i.\multi_mapper.\jycompany.$ge$mappers/JYCompany.sv:245$11213.
  creating $alu model for $flatten\nes_i.\multi_mapper.\map162.$lt$mappers/misc.sv:1288$10573 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map163.$gt$mappers/misc.sv:1491$10631 ($gt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map165.$lt$mappers/MMC3.sv:685$9728 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map234.$ge$mappers/misc.sv:1120$10449 ($ge): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map234.$lt$mappers/misc.sv:1114$10446 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\map234.$lt$mappers/misc.sv:1120$10450 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:201$9811 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:223$9830 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\ppu.$lt$ppu.sv:624$7678 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\ppu.$lt$ppu.sv:693$7688 ($lt): new $alu
  creating $alu model for $flatten\nes_i.\ppu.\loopy0.$ge$ppu.sv:44$7474 ($ge): new $alu
  creating $alu model for $flatten\nes_i.\ppu.\loopy0.$lt$ppu.sv:44$7473 ($lt): new $alu
  creating $alu model for $flatten\vga_i.$gt$vga.v:307$11589 ($gt): new $alu
  creating $alu model for $flatten\vga_i.$gt$vga.v:307$11590 ($gt): new $alu
  creating $alu model for $flatten\vga_i.$gt$vga.v:308$11594 ($gt): new $alu
  creating $alu model for $flatten\vga_i.$gt$vga.v:309$11600 ($gt): new $alu
  creating $alu model for $flatten\vga_i.$gt$vga.v:310$11604 ($gt): new $alu
  creating $alu model for $flatten\vga_i.$le$vga.v:309$11599 ($le): new $alu
  creating $alu model for $flatten\vga_i.$le$vga.v:310$11603 ($le): new $alu
  creating $alu model for $flatten\vga_i.$lt$vga.v:304$11585 ($lt): new $alu
  creating $alu model for $flatten\vga_i.$lt$vga.v:308$11595 ($lt): new $alu
  creating $alu model for nes_i.cpu.alu.:3054 ($gt): new $alu
  creating $alu model for nes_i.cpu.alu.:3088 ($gt): new $alu
  creating $alu model for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ne$usb/usbhost/usbh_sie.v:390$12080 ($ne): merged with $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:165$12056.
  creating $alu model for $flatten\nes_i.$eq$nes.v:178$7348 ($eq): merged with $flatten\nes_i.$gt$nes.v:207$7369.
  creating $alu model for $flatten\nes_i.\apu.$eq$apu.sv:763$8094 ($eq): merged with $flatten\nes_i.\apu.$sub$apu.sv:731$8062.
  creating $alu model for $flatten\nes_i.\apu.\Dmc.$eq$apu.sv:558$7926 ($eq): merged with $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:557$7925.
  creating $alu model for $flatten\nes_i.\multi_mapper.\rambo1.$eq$mappers/MMC3.sv:112$9446 ($eq): merged with $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:109$9445.
  creating $alu model for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$eq$apu.sv:763$8094 ($eq): merged with $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$sub$apu.sv:731$8062.
  creating $alu model for $flatten\nes_i.\ppu.\clock.$eq$ppu.sv:167$7522 ($eq): merged with $flatten\nes_i.\ppu.$lt$ppu.sv:693$7688.
  creating $alu model for $flatten\nes_i.\ppu.\loopy0.$eq$ppu.sv:63$7488 ($eq): merged with $flatten\nes_i.\ppu.\loopy0.$lt$ppu.sv:44$7473.
  creating $alu model for $flatten\vga_i.$eq$vga.v:294$11582 ($eq): merged with $flatten\vga_i.$le$vga.v:309$11599.
  creating $alu cell for nes_i.cpu.alu.:3088: $auto$alumacc.cc:495:replace_alu$40314
  creating $alu cell for nes_i.cpu.alu.:3054: $auto$alumacc.cc:495:replace_alu$40325
  creating $alu cell for $flatten\vga_i.$lt$vga.v:308$11595: $auto$alumacc.cc:495:replace_alu$40336
  creating $alu cell for $flatten\vga_i.$lt$vga.v:304$11585: $auto$alumacc.cc:495:replace_alu$40341
  creating $alu cell for $flatten\vga_i.$le$vga.v:310$11603: $auto$alumacc.cc:495:replace_alu$40346
  creating $alu cell for $flatten\vga_i.$le$vga.v:309$11599, $flatten\vga_i.$eq$vga.v:294$11582: $auto$alumacc.cc:495:replace_alu$40355
  creating $alu cell for $flatten\vga_i.$gt$vga.v:310$11604: $auto$alumacc.cc:495:replace_alu$40364
  creating $alu cell for $flatten\vga_i.$gt$vga.v:309$11600: $auto$alumacc.cc:495:replace_alu$40375
  creating $alu cell for $flatten\vga_i.$gt$vga.v:308$11594: $auto$alumacc.cc:495:replace_alu$40386
  creating $alu cell for $flatten\vga_i.$gt$vga.v:307$11590: $auto$alumacc.cc:495:replace_alu$40397
  creating $alu cell for $flatten\vga_i.$gt$vga.v:307$11589: $auto$alumacc.cc:495:replace_alu$40408
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$lt$ppu.sv:44$7473, $flatten\nes_i.\ppu.\loopy0.$eq$ppu.sv:63$7488: $auto$alumacc.cc:495:replace_alu$40419
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$ge$ppu.sv:44$7474: $auto$alumacc.cc:495:replace_alu$40426
  creating $alu cell for $flatten\nes_i.\ppu.$lt$ppu.sv:693$7688, $flatten\nes_i.\ppu.\clock.$eq$ppu.sv:167$7522: $auto$alumacc.cc:495:replace_alu$40439
  creating $alu cell for $flatten\nes_i.\ppu.$lt$ppu.sv:624$7678: $auto$alumacc.cc:495:replace_alu$40446
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:223$9830: $auto$alumacc.cc:495:replace_alu$40451
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc5.$lt$mappers/MMC5.sv:201$9811: $auto$alumacc.cc:495:replace_alu$40456
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map234.$lt$mappers/misc.sv:1120$10450: $auto$alumacc.cc:495:replace_alu$40461
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map234.$lt$mappers/misc.sv:1114$10446: $auto$alumacc.cc:495:replace_alu$40466
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map234.$ge$mappers/misc.sv:1120$10449: $auto$alumacc.cc:495:replace_alu$40471
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map165.$lt$mappers/MMC3.sv:685$9728: $auto$alumacc.cc:495:replace_alu$40484
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map163.$gt$mappers/misc.sv:1491$10631: $auto$alumacc.cc:495:replace_alu$40489
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map162.$lt$mappers/misc.sv:1288$10573: $auto$alumacc.cc:495:replace_alu$40500
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.\mp.$lt$mappers/JYCompany.sv:25$11068: $auto$alumacc.cc:495:replace_alu$40505
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$ge$mappers/JYCompany.sv:245$11213, $flatten\nes_i.\multi_mapper.\map162.$ge$mappers/misc.sv:1288$10572: $auto$alumacc.cc:495:replace_alu$40510
  creating $alu cell for $flatten\nes_i.$lt$nes.v:323$7407: $auto$alumacc.cc:495:replace_alu$40525
  creating $alu cell for $flatten\nes_i.$lt$nes.v:196$7357: $auto$alumacc.cc:495:replace_alu$40530
  creating $alu cell for $flatten\nes_i.$gt$nes.v:207$7369, $flatten\nes_i.$eq$nes.v:178$7348: $auto$alumacc.cc:495:replace_alu$40535
  creating $alu cell for $flatten\nes_i.$ge$nes.v:383$7423, $flatten\nes_i.\multi_mapper.$lt$cart.sv:1862$8942: $auto$alumacc.cc:495:replace_alu$40546
  creating $alu cell for $flatten\nes_i.$ge$nes.v:323$7406, $flatten\nes_i.$lt$nes.v:383$7424: $auto$alumacc.cc:495:replace_alu$40559
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:168$12058: $auto$alumacc.cc:495:replace_alu$40572
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ge$usb/usbhost/usbh_sie.v:165$12056, $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ne$usb/usbhost/usbh_sie.v:390$12080: $auto$alumacc.cc:495:replace_alu$40585
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:43$11480: $auto$alumacc.cc:495:replace_alu$40600
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:42$11478: $auto$alumacc.cc:495:replace_alu$40609
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:41$11476: $auto$alumacc.cc:495:replace_alu$40618
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:40$11474: $auto$alumacc.cc:495:replace_alu$40627
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:39$11472: $auto$alumacc.cc:495:replace_alu$40636
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:38$11470: $auto$alumacc.cc:495:replace_alu$40645
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:37$11468: $auto$alumacc.cc:495:replace_alu$40654
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:34$11459: $auto$alumacc.cc:495:replace_alu$40663
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:33$11457: $auto$alumacc.cc:495:replace_alu$40672
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:32$11455: $auto$alumacc.cc:495:replace_alu$40681
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:31$11453: $auto$alumacc.cc:495:replace_alu$40690
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:30$11451: $auto$alumacc.cc:495:replace_alu$40699
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:29$11449: $auto$alumacc.cc:495:replace_alu$40708
  creating $alu cell for $flatten\game_loader_i.$le$game_loader.sv:28$11447: $auto$alumacc.cc:495:replace_alu$40717
  creating $alu cell for $flatten\clk_dvi_usb_inst.$sub$ecp5pll.sv:187$20303: $auto$alumacc.cc:495:replace_alu$40726
  creating $alu cell for $flatten\clk_sdram_sys_inst.$sub$ecp5pll.sv:187$17124: $auto$alumacc.cc:495:replace_alu$40729
  creating $alu cell for $flatten\flash_load_i.$add$flash_loader.v:44$11557: $auto$alumacc.cc:495:replace_alu$40732
  creating $alu cell for $flatten\flash_load_i.\flashmem_i.$sub$flashmem.v:36$11660: $auto$alumacc.cc:495:replace_alu$40735
  creating $alu cell for $flatten\game_loader_i.$add$game_loader.sv:61$11511: $auto$alumacc.cc:495:replace_alu$40738
  creating $alu cell for $flatten\game_loader_i.$add$game_loader.sv:82$11536: $auto$alumacc.cc:495:replace_alu$40741
  creating $alu cell for $flatten\game_loader_i.$sub$game_loader.sv:81$11535: $auto$alumacc.cc:495:replace_alu$40744
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:261$12399: $auto$alumacc.cc:495:replace_alu$40747
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:270$12401: $auto$alumacc.cc:495:replace_alu$40750
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:271$12402: $auto$alumacc.cc:495:replace_alu$40753
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.$add$usb/usbhost/usbh_host_hid.v:417$12436: $auto$alumacc.cc:495:replace_alu$40756
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.$sub$usb/usbhost/usbh_host_hid.v:699$12485: $auto$alumacc.cc:495:replace_alu$40759
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\E_rx_phy_emard.$add$usb/usb11_phy_vhdl/usb_rx_phy.v:106$12184: $auto$alumacc.cc:495:replace_alu$40762
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:211$12246: $auto$alumacc.cc:495:replace_alu$40765
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:272$12270: $auto$alumacc.cc:495:replace_alu$40768
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$add$usb/usb11_phy_vhdl/usb_tx_phy.v:416$12317: $auto$alumacc.cc:495:replace_alu$40771
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:391$12081: $auto$alumacc.cc:495:replace_alu$40774
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:414$12098: $auto$alumacc.cc:495:replace_alu$40777
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$add$usb/usbhost/usbh_sie.v:482$12114: $auto$alumacc.cc:495:replace_alu$40780
  creating $alu cell for $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$sub$usb/usbhost/usbh_sie.v:410$12093: $auto$alumacc.cc:495:replace_alu$40783
  creating $alu cell for $flatten\genblk3.usbh_report_decoder_inst.$add$usb/report_decoder/usbh_report_decoder_xbox360.v:20$12343: $auto$alumacc.cc:495:replace_alu$40786
  creating $alu cell for $flatten\nes_i.$add$nes.v:207$7372: $auto$alumacc.cc:495:replace_alu$40789
  creating $alu cell for $flatten\nes_i.$add$nes.v:209$7375: $auto$alumacc.cc:495:replace_alu$40792
  creating $alu cell for $flatten\nes_i.$add$nes.v:215$7378: $auto$alumacc.cc:495:replace_alu$40795
  creating $alu cell for $flatten\nes_i.$add$nes.v:223$7382: $auto$alumacc.cc:495:replace_alu$40798
  creating $alu cell for $flatten\nes_i.$sub$nes.v:230$7385: $auto$alumacc.cc:495:replace_alu$40801
  creating $alu cell for $flatten\nes_i.\apu.$add$apu.sv:733$8063: $auto$alumacc.cc:495:replace_alu$40804
  creating $alu cell for $flatten\nes_i.\apu.$sub$apu.sv:731$8062, $flatten\nes_i.\apu.$eq$apu.sv:763$8094: $auto$alumacc.cc:495:replace_alu$40807
  creating $alu cell for $flatten\nes_i.\apu.\Dmc.$add$apu.sv:568$7936: $auto$alumacc.cc:495:replace_alu$40812
  creating $alu cell for $flatten\nes_i.\apu.\Dmc.$add$apu.sv:578$7938: $auto$alumacc.cc:495:replace_alu$40815
  creating $alu cell for $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:557$7925, $flatten\nes_i.\apu.\Dmc.$eq$apu.sv:558$7926: $auto$alumacc.cc:495:replace_alu$40818
  creating $alu cell for $flatten\nes_i.\apu.\Dmc.$sub$apu.sv:579$7939: $auto$alumacc.cc:495:replace_alu$40823
  creating $alu cell for $flatten\nes_i.\apu.\Noi.$sub$apu.sv:396$7864: $auto$alumacc.cc:495:replace_alu$40826
  creating $alu cell for $flatten\nes_i.\apu.\Sq1.$sub$apu.sv:154$7800: $auto$alumacc.cc:495:replace_alu$40829
  creating $alu cell for $flatten\nes_i.\apu.\Sq2.$sub$apu.sv:154$7800: $auto$alumacc.cc:495:replace_alu$40832
  creating $alu cell for $flatten\nes_i.\apu.\Tri.$sub$apu.sv:275$7835: $auto$alumacc.cc:495:replace_alu$40835
  creating $alu cell for $flatten\nes_i.\dma.$add$nes.v:45$7316: $auto$alumacc.cc:495:replace_alu$40838
  creating $alu cell for $flatten\nes_i.\multi_mapper.$neg$cart.sv:0$8932: $auto$alumacc.cc:495:replace_alu$40841
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:133$11150: $auto$alumacc.cc:495:replace_alu$40844
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:158$11157: $auto$alumacc.cc:495:replace_alu$40847
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:161$11176: $auto$alumacc.cc:495:replace_alu$40850
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$neg$mappers/JYCompany.sv:0$11227: $auto$alumacc.cc:495:replace_alu$40853
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:158$11158: $auto$alumacc.cc:495:replace_alu$40856
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.$sub$mappers/JYCompany.sv:161$11177: $auto$alumacc.cc:495:replace_alu$40859
  creating $alu cell for $flatten\nes_i.\multi_mapper.\jycompany.\mp.$add$mappers/JYCompany.sv:26$11072: $auto$alumacc.cc:495:replace_alu$40862
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:587$9695: $auto$alumacc.cc:495:replace_alu$40865
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map165.$sub$mappers/MMC3.sv:646$9708: $auto$alumacc.cc:495:replace_alu$40868
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:422$10293: $auto$alumacc.cc:495:replace_alu$40871
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:427$10295: $auto$alumacc.cc:495:replace_alu$40874
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:432$10297: $auto$alumacc.cc:495:replace_alu$40877
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map18.$sub$mappers/misc.sv:437$10299: $auto$alumacc.cc:495:replace_alu$40880
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map42.$add$mappers/misc.sv:686$10348: $auto$alumacc.cc:495:replace_alu$40883
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map65.$sub$mappers/misc.sv:817$10369: $auto$alumacc.cc:495:replace_alu$40886
  creating $alu cell for $flatten\nes_i.\multi_mapper.\map67.$sub$mappers/Sunsoft.sv:414$11020: $auto$alumacc.cc:495:replace_alu$40889
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:284$9498: $auto$alumacc.cc:495:replace_alu$40892
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc3.$sub$mappers/MMC3.sv:440$9588: $auto$alumacc.cc:495:replace_alu$40895
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:221$9827: $auto$alumacc.cc:495:replace_alu$40898
  creating $alu cell for $flatten\nes_i.\multi_mapper.\mmc5.$add$mappers/MMC5.sv:243$9843: $auto$alumacc.cc:495:replace_alu$40901
  creating $alu cell for $flatten\nes_i.\multi_mapper.\n163.\n163.$add$mappers/Namco.sv:172$10848: $auto$alumacc.cc:495:replace_alu$40904
  creating $alu cell for $flatten\nes_i.\multi_mapper.\nesev.$add$mappers/MMC1.sv:245$9327: $auto$alumacc.cc:495:replace_alu$40907
  creating $alu cell for $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:106$9443: $auto$alumacc.cc:495:replace_alu$40910
  creating $alu cell for $flatten\nes_i.\multi_mapper.\rambo1.$add$mappers/MMC3.sv:98$9432: $auto$alumacc.cc:495:replace_alu$40913
  creating $alu cell for $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:109$9445, $flatten\nes_i.\multi_mapper.\rambo1.$eq$mappers/MMC3.sv:112$9446: $auto$alumacc.cc:495:replace_alu$40916
  creating $alu cell for $flatten\nes_i.\multi_mapper.\rambo1.$sub$mappers/MMC3.sv:76$9427: $auto$alumacc.cc:495:replace_alu$40921
  creating $alu cell for $flatten\nes_i.\multi_mapper.\sachenj.$add$mappers/Sachen.sv:219$11332: $auto$alumacc.cc:495:replace_alu$40924
  creating $alu cell for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$add$apu.sv:733$8063: $auto$alumacc.cc:495:replace_alu$40927
  creating $alu cell for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$sub$apu.sv:731$8062, $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.$eq$apu.sv:763$8094: $auto$alumacc.cc:495:replace_alu$40930
  creating $alu cell for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq1.$sub$apu.sv:154$7800: $auto$alumacc.cc:495:replace_alu$40935
  creating $alu cell for $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\Sq2.$sub$apu.sv:154$7800: $auto$alumacc.cc:495:replace_alu$40938
  creating $alu cell for $flatten\nes_i.\multi_mapper.\snd_n163.\n163.$add$mappers/Namco.sv:355$10935: $auto$alumacc.cc:495:replace_alu$40941
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:751$10139: $auto$alumacc.cc:495:replace_alu$40944
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$add$mappers/VRC.sv:757$10142: $auto$alumacc.cc:495:replace_alu$40947
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc24.\vrc4irq.$sub$mappers/VRC.sv:748$10136: $auto$alumacc.cc:495:replace_alu$40950
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:172$9964: $auto$alumacc.cc:495:replace_alu$40953
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc3.$add$mappers/VRC.sv:177$9966: $auto$alumacc.cc:495:replace_alu$40956
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:751$10139: $auto$alumacc.cc:495:replace_alu$40959
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$add$mappers/VRC.sv:757$10142: $auto$alumacc.cc:495:replace_alu$40962
  creating $alu cell for $flatten\nes_i.\multi_mapper.\vrc6.\vrc6.\vrc6irq.$sub$mappers/VRC.sv:748$10136: $auto$alumacc.cc:495:replace_alu$40965
  creating $alu cell for $flatten\nes_i.\ppu.$sub$ppu.sv:894$7770: $auto$alumacc.cc:495:replace_alu$40968
  creating $alu cell for $flatten\nes_i.\ppu.$sub$ppu.sv:899$7772: $auto$alumacc.cc:495:replace_alu$40971
  creating $alu cell for $flatten\nes_i.\ppu.\clock.$add$ppu.sv:180$7531: $auto$alumacc.cc:495:replace_alu$40974
  creating $alu cell for $flatten\nes_i.\ppu.\clock.$add$ppu.sv:190$7537: $auto$alumacc.cc:495:replace_alu$40977
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:45$7479: $auto$alumacc.cc:495:replace_alu$40980
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:51$7483: $auto$alumacc.cc:495:replace_alu$40983
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:57$7487: $auto$alumacc.cc:495:replace_alu$40986
  creating $alu cell for $flatten\nes_i.\ppu.\loopy0.$add$ppu.sv:99$7509: $auto$alumacc.cc:495:replace_alu$40989
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite0.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$40992
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite1.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$40995
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite2.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$40998
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite3.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$41001
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite4.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$41004
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite5.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$41007
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite6.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$41010
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_gen.\sprite7.$sub$ppu.sv:222$7546: $auto$alumacc.cc:495:replace_alu$41013
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:351$7581: $auto$alumacc.cc:495:replace_alu$41016
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:352$7582: $auto$alumacc.cc:495:replace_alu$41019
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_ram.$add$ppu.sv:390$7632: $auto$alumacc.cc:495:replace_alu$41022
  creating $alu cell for $flatten\nes_i.\ppu.\sprite_ram.$sub$ppu.sv:308$7568: $auto$alumacc.cc:495:replace_alu$41025
  creating $alu cell for $flatten\reset_btn.$add$top.v:543$1459: $auto$alumacc.cc:495:replace_alu$41028
  creating $alu cell for $flatten\sdram_i.$add$sdram.v:83$11376: $auto$alumacc.cc:495:replace_alu$41031
  creating $alu cell for $flatten\sdram_i.$sub$sdram.v:99$11384: $auto$alumacc.cc:495:replace_alu$41034
  creating $alu cell for nes_i.cpu.alu.:3316: $auto$alumacc.cc:495:replace_alu$41037
  creating $alu cell for nes_i.cpu.alu.:3312: $auto$alumacc.cc:495:replace_alu$41040
  creating $alu cell for nes_i.cpu.alu.:3296: $auto$alumacc.cc:495:replace_alu$41043
  creating $alu cell for nes_i.cpu.alu.:3286: $auto$alumacc.cc:495:replace_alu$41046
  creating $alu cell for nes_i.cpu.alu.:3208: $auto$alumacc.cc:495:replace_alu$41049
  creating $alu cell for nes_i.cpu.alu.:3190: $auto$alumacc.cc:495:replace_alu$41052
  creating $alu cell for nes_i.cpu.:713: $auto$alumacc.cc:495:replace_alu$41055
  creating $alu cell for nes_i.cpu.alu.:3152: $auto$alumacc.cc:495:replace_alu$41058
  creating $alu cell for nes_i.cpu.alu.:3094: $auto$alumacc.cc:495:replace_alu$41061
  creating $alu cell for nes_i.cpu.alu.:3076: $auto$alumacc.cc:495:replace_alu$41064
  creating $alu cell for nes_i.cpu.alu.:3060: $auto$alumacc.cc:495:replace_alu$41067
  creating $alu cell for nes_i.cpu.alu.:3041: $auto$alumacc.cc:495:replace_alu$41070
  creating $alu cell for nes_i.cpu.alu.:3032: $auto$alumacc.cc:495:replace_alu$41073
  creating $alu cell for $flatten\vga2dvid_instance.\u21.$add$tmds_encoder.v:136$11712: $auto$alumacc.cc:495:replace_alu$41076
  creating $alu cell for $flatten\vga2dvid_instance.\u21.$sub$tmds_encoder.v:140$11713: $auto$alumacc.cc:495:replace_alu$41079
  creating $alu cell for nes_i.cpu.alu.:3204: $auto$alumacc.cc:495:replace_alu$41082
  creating $alu cell for nes_i.cpu.alu.:3161: $auto$alumacc.cc:495:replace_alu$41085
  creating $alu cell for nes_i.cpu.:472: $auto$alumacc.cc:495:replace_alu$41088
  creating $alu cell for nes_i.cpu.:470: $auto$alumacc.cc:495:replace_alu$41091
  creating $alu cell for nes_i.cpu.:461: $auto$alumacc.cc:495:replace_alu$41094
  creating $alu cell for nes_i.cpu.:456: $auto$alumacc.cc:495:replace_alu$41097
  creating $alu cell for nes_i.cpu.:450: $auto$alumacc.cc:495:replace_alu$41100
  creating $alu cell for nes_i.cpu.:448: $auto$alumacc.cc:495:replace_alu$41103
  creating $alu cell for nes_i.cpu.:445: $auto$alumacc.cc:495:replace_alu$41106
  creating $alu cell for $sub$top.v:139$1393: $auto$alumacc.cc:495:replace_alu$41109
  creating $alu cell for nes_i.cpu.:172: $auto$alumacc.cc:495:replace_alu$41112
  creating $alu cell for nes_i.cpu.:169: $auto$alumacc.cc:495:replace_alu$41115
  creating $alu cell for nes_i.cpu.:143: $auto$alumacc.cc:495:replace_alu$41118
  creating $alu cell for nes_i.cpu.:133: $auto$alumacc.cc:495:replace_alu$41121
  creating $alu cell for nes_i.cpu.:117: $auto$alumacc.cc:495:replace_alu$41124
  creating $alu cell for $sub$top.v:273$1402: $auto$alumacc.cc:495:replace_alu$41127
  creating $alu cell for $flatten\vga2dvid_instance.\u22.$add$tmds_encoder.v:136$11712: $auto$alumacc.cc:495:replace_alu$41130
  creating $alu cell for $flatten\vga2dvid_instance.\u22.$sub$tmds_encoder.v:140$11713: $auto$alumacc.cc:495:replace_alu$41133
  creating $alu cell for nes_i.cpu.:270: $auto$alumacc.cc:495:replace_alu$41136
  creating $alu cell for $flatten\vga_i.$add$vga.v:299$11584: $auto$alumacc.cc:495:replace_alu$41139
  creating $alu cell for $flatten\vga_i.$add$vga.v:291$11581: $auto$alumacc.cc:495:replace_alu$41142
  creating $alu cell for $flatten\vga_i.$add$vga.v:286$11579: $auto$alumacc.cc:495:replace_alu$41145
  creating $alu cell for $flatten\vga_i.$add$vga.v:280$11577: $auto$alumacc.cc:495:replace_alu$41148
  creating $alu cell for $flatten\vga2dvid_instance.\u23.$sub$tmds_encoder.v:140$11713: $auto$alumacc.cc:495:replace_alu$41151
  creating $alu cell for $flatten\vga2dvid_instance.\u23.$add$tmds_encoder.v:136$11712: $auto$alumacc.cc:495:replace_alu$41154
  created 187 $alu and 12 $macc cells.

39.23. Executing OPT pass (performing simple optimizations).

39.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

39.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~11 debug messages>
Removed a total of 3 cells.

39.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~648 debug messages>

39.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39415: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.$procmux$31908_CMP \nes_i.apu.ApuMW5 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39383: { $auto$rtlil.cc:2957:Not$39268 $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.$eq$apu.sv:713$8055_Y \nes_i.apu.ApuMW5 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39364: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Dmc.$procmux$32093_CMP \nes_i.apu.ApuMW4 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39360: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Dmc.$procmux$32065_CMP \nes_i.apu.ApuMW4 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39356: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Dmc.$procmux$32054_CMP \nes_i.apu.ApuMW4 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39340: { $auto$opt_dff.cc:194:make_patterns_logic$39337 $auto$opt_dff.cc:194:make_patterns_logic$39335 $auto$opt_dff.cc:194:make_patterns_logic$39333 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39330: { $auto$alumacc.cc:511:replace_alu$40819 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39326: { $auto$opt_dff.cc:194:make_patterns_logic$39323 $auto$opt_dff.cc:194:make_patterns_logic$39321 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39314: { $auto$opt_dff.cc:194:make_patterns_logic$39311 $auto$opt_dff.cc:194:make_patterns_logic$39309 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39306: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Noi.$procmux$32251_CMP \nes_i.apu.ApuMW3 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39302: { $auto$opt_dff.cc:194:make_patterns_logic$39299 $auto$opt_dff.cc:194:make_patterns_logic$39297 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39294: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Noi.$procmux$32251_CMP \nes_i.apu.ApuMW0 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39290: { $auto$opt_dff.cc:194:make_patterns_logic$39287 $auto$opt_dff.cc:194:make_patterns_logic$39285 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39282: { $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Noi.$procmux$32251_CMP \nes_i.apu.ApuMW1 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39278: { $auto$opt_dff.cc:194:make_patterns_logic$39275 $auto$opt_dff.cc:194:make_patterns_logic$39273 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39270: { $auto$rtlil.cc:2957:Not$39268 $auto$alumacc.cc:511:replace_alu$40536 $flatten\nes_i.\apu.\Noi.$procmux$32251_CMP \nes_i.apu.ApuMW2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39265: { $auto$opt_dff.cc:194:make_patterns_logic$39262 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39259: { $auto$opt_dff.cc:194:make_patterns_logic$39256 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39253: { $auto$alumacc.cc:511:replace_alu$40536 \nes_i.dma.spr_state [1] }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39249: { $auto$opt_dff.cc:194:make_patterns_logic$39246 $auto$alumacc.cc:511:replace_alu$40536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39244: { $auto$alumacc.cc:511:replace_alu$40536 \nes_i.dma.sprite_trigger }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$36328: { $auto$alumacc.cc:511:replace_alu$40536 $auto$opt_dff.cc:194:make_patterns_logic$36325 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$39398: { $auto$opt_dff.cc:194:make_patterns_logic$39395 $auto$alumacc.cc:511:replace_alu$40536 }
  Optimizing cells in module \top.
Performed a total of 23 changes.

39.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

39.23.6. Executing OPT_DFF pass (perform DFF optimizations).

39.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 45 unused cells and 117 unused wires.
<suppressed ~46 debug messages>

39.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.23.9. Rerunning OPT passes. (Maybe there is more to do..)

39.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~646 debug messages>

39.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.23.13. Executing OPT_DFF pass (perform DFF optimizations).

39.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.23.16. Finished OPT passes. (There is nothing left to do.)

39.24. Executing MEMORY pass.

39.24.1. Executing OPT_MEM pass (optimize memories).
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 0
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 1
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 8
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 9
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 16
top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532: removing const-0 lane 17
top.genblk3.us2_hid_host_inst.C_setup_rom: removing const-0 lane 1
top.genblk3.us2_hid_host_inst.C_setup_rom: removing const-0 lane 4
top.genblk3.us2_hid_host_inst.C_setup_rom: removing const-0 lane 5
top.genblk3.us2_hid_host_inst.C_setup_rom: removing const-0 lane 6
top.genblk3.us2_hid_host_inst.C_setup_rom: removing const-0 lane 7
top.nes_i.apu.Dmc.NewPeriod: removing const-0 lane 0
top.nes_i.apu.cyc_ntsc: removing const-0 lane 3
top.nes_i.apu.cyc_ntsc: removing const-0 lane 4
top.nes_i.apu.cyc_ntsc: removing const-1 lane 12
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc: removing const-0 lane 3
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc: removing const-0 lane 4
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc: removing const-1 lane 12
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal: removing const-0 lane 10
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal: removing const-0 lane 11
top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal: removing const-0 lane 12
Performed a total of 39 transformations.

39.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

39.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.game_loader_i.ines write port 0.
  Analyzing top.genblk3.us2_hid_host_inst.R_report_buf write port 0.
  Analyzing top.nes_i.multi_mapper.jycompany.chr_bank write port 0.
  Analyzing top.nes_i.multi_mapper.jycompany.chr_bank write port 1.
  Analyzing top.nes_i.multi_mapper.jycompany.name_bank write port 0.
  Analyzing top.nes_i.multi_mapper.jycompany.name_bank write port 1.
  Analyzing top.nes_i.multi_mapper.jycompany.prg_bank write port 0.
  Analyzing top.nes_i.multi_mapper.map162.state write port 0.
  Analyzing top.nes_i.multi_mapper.map162.state write port 1.
  Analyzing top.nes_i.multi_mapper.map162.state write port 2.
  Analyzing top.nes_i.multi_mapper.map162.state write port 3.
  Analyzing top.nes_i.multi_mapper.map162.state write port 4.
  Analyzing top.nes_i.multi_mapper.map225.ram write port 0.
  Analyzing top.nes_i.multi_mapper.mmc5.expansion_ram write port 0.
  Analyzing top.nes_i.multi_mapper.mmc5.expansion_ram write port 1.
  Analyzing top.nes_i.multi_mapper.snd_n163.n163.modtable.ram write port 0.
  Analyzing top.nes_i.ppu.palette_ram.palette write port 0.
  Analyzing top.nes_i.ppu.sprite_ram.oam write port 0.
  Analyzing top.nes_i.ppu.sprite_ram.sprtemp write port 0.
  Analyzing top.vga_i.framebuffer_i.mem write port 0.

39.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

39.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548'[0] in module `\top': no output FF found.
Checking read port `$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536'[0] in module `\top': no output FF found.
Checking read port `$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540'[0] in module `\top': no output FF found.
Checking read port `$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548'[0] in module `\top': no output FF found.
Checking read port `$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532'[0] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[0] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[1] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[2] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[3] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[4] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[5] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[6] in module `\top': no output FF found.
Checking read port `\game_loader_i.ines'[7] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.C_setup_rom'[0] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[0] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[1] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[2] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[3] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[4] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[5] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[6] in module `\top': no output FF found.
Checking read port `\genblk3.us2_hid_host_inst.R_report_buf'[7] in module `\top': no output FF found.
Checking read port `\nes_i.apu.Dmc.NewPeriod'[0] in module `\top': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\nes_i.apu.cyc_ntsc'[0] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[1] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[2] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[3] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[4] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[5] in module `\top': no output FF found.
Checking read port `\nes_i.apu.cyc_ntsc'[6] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.jycompany.chr_bank'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.jycompany.name_bank'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.jycompany.prg_bank'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.map162.state'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.map162.state'[1] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.map162.state'[2] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.map162.state'[3] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.map225.ram'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.mmc5.expansion_ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[1] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[2] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[3] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[4] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[5] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[6] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[0] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[1] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[2] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[3] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[4] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[5] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[6] in module `\top': no output FF found.
Checking read port `\nes_i.multi_mapper.snd_n163.n163.modtable.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\nes_i.ppu.palette_ram.palette'[0] in module `\top': no output FF found.
Checking read port `\nes_i.ppu.sprite_ram.oam'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\nes_i.ppu.sprite_ram.sprtemp'[0] in module `\top': no output FF found.
Checking read port `\vga_i.framebuffer_i.mem'[0] in module `\top': merging output FF to cell.
Checking read port address `$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548'[0] in module `\top': no address FF found.
Checking read port address `$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536'[0] in module `\top': no address FF found.
Checking read port address `$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540'[0] in module `\top': no address FF found.
Checking read port address `$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548'[0] in module `\top': no address FF found.
Checking read port address `$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532'[0] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[0] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[1] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[2] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[3] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[4] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[5] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[6] in module `\top': no address FF found.
Checking read port address `\game_loader_i.ines'[7] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.C_setup_rom'[0] in module `\top': address FF has fully-defined init value, not supported.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[0] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[1] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[2] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[3] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[4] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[5] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[6] in module `\top': no address FF found.
Checking read port address `\genblk3.us2_hid_host_inst.R_report_buf'[7] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.Dmc.NewPeriod'[0] in module `\top': merged address FF to cell.
Checking read port address `\nes_i.apu.cyc_ntsc'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[1] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[2] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[3] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[4] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[5] in module `\top': no address FF found.
Checking read port address `\nes_i.apu.cyc_ntsc'[6] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.jycompany.chr_bank'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.jycompany.name_bank'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.jycompany.prg_bank'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.map162.state'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.map162.state'[1] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.map162.state'[2] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.map162.state'[3] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.map225.ram'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[1] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[2] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[3] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[4] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[5] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc'[6] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[1] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[2] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[3] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[4] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[5] in module `\top': no address FF found.
Checking read port address `\nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal'[6] in module `\top': no address FF found.
Checking read port address `\nes_i.ppu.palette_ram.palette'[0] in module `\top': no address FF found.
Checking read port address `\nes_i.ppu.sprite_ram.sprtemp'[0] in module `\top': no address FF found.

39.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 34 unused wires.
<suppressed ~5 debug messages>

39.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.game_loader_i.ines by address:
  Merging ports 0, 1 (address 4'0011).
  Merging ports 0, 2 (address 4'0010).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
Consolidating read ports of memory top.genblk3.us2_hid_host_inst.R_report_buf by address:
  Merging ports 4, 5 (address 5'00101).
  Merging ports 6, 7 (address 5'00011).
Consolidating read ports of memory top.genblk3.us2_hid_host_inst.R_report_buf by address:
  Merging ports 3, 4 (address 5'00111).
  Merging ports 3, 5 (address 5'00100).
Consolidating read ports of memory top.genblk3.us2_hid_host_inst.R_report_buf by address:
  Merging ports 0, 3 (address 5'01101).
Consolidating read ports of memory top.genblk3.us2_hid_host_inst.R_report_buf by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
Consolidating read ports of memory top.nes_i.apu.cyc_ntsc by address:
  Merging ports 1, 5 (address 3'101).
  Merging ports 2, 6 (address 3'010).
  Merging ports 3, 4 (address 3'001).
Consolidating read ports of memory top.nes_i.apu.cyc_ntsc by address:
  Merging ports 0, 1 (address 3'110).
  Merging ports 0, 2 (address 3'100).
Consolidating read ports of memory top.nes_i.apu.cyc_ntsc by address:
Consolidating write ports of memory top.nes_i.multi_mapper.jycompany.chr_bank by address:
  Merging ports 0, 1 (address \nes_i.addr [2:0]).
Consolidating write ports of memory top.nes_i.multi_mapper.jycompany.name_bank by address:
  Merging ports 0, 1 (address \nes_i.addr [1:0]).
Consolidating read ports of memory top.nes_i.multi_mapper.map162.state by address:
Consolidating write ports of memory top.nes_i.multi_mapper.map162.state by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory top.nes_i.multi_mapper.map162.state by address:
Consolidating write ports of memory top.nes_i.multi_mapper.mmc5.expansion_ram by address:
Consolidating read ports of memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc by address:
  Merging ports 1, 2 (address 3'101).
  Merging ports 3, 4 (address 3'011).
  Merging ports 3, 5 (address 3'010).
  Merging ports 3, 6 (address 3'000).
Consolidating read ports of memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc by address:
  Merging ports 0, 1 (address 3'110).
  Merging ports 0, 2 (address 3'100).
Consolidating read ports of memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal by address:
  Merging ports 1, 2 (address 3'101).
  Merging ports 3, 4 (address 3'011).
  Merging ports 3, 5 (address 3'010).
  Merging ports 3, 6 (address 3'000).
Consolidating read ports of memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal by address:
  Merging ports 0, 1 (address 3'110).
  Merging ports 0, 2 (address 3'100).
Consolidating write ports of memory top.nes_i.multi_mapper.map162.state using sat-based resource sharing:
  Checking group clocked with posedge \clock, width 8: ports 1, 2.
  Common input cone for all EN signals: 47 cells.
  Size of unconstrained SAT problem: 1923 variables, 4971 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory top.nes_i.multi_mapper.mmc5.expansion_ram using sat-based resource sharing:
  Checking group clocked with posedge \clock, width 8: ports 0, 1.
  Common input cone for all EN signals: 86 cells.
  Size of unconstrained SAT problem: 2786 variables, 7143 clauses
  Merging port 1 into port 0.

39.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Widening base width of memory nes_i.apu.cyc_ntsc in module top by factor 2.
Widening base width of memory nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc in module top by factor 8.
Widening base width of memory nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal in module top by factor 8.
Performed a total of 3 transformations.

39.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 8 unused cells and 49 unused wires.
<suppressed ~9 debug messages>

39.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

39.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548
using FF mapping for memory top.$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536
using FF mapping for memory top.$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540
using FF mapping for memory top.$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548
using FF mapping for memory top.$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532
mapping memory top.game_loader_i.ines via $__TRELLIS_DPR16X4_
using FF mapping for memory top.genblk3.us2_hid_host_inst.C_setup_rom
mapping memory top.genblk3.us2_hid_host_inst.R_report_buf via $__TRELLIS_DPR16X4_
using FF mapping for memory top.nes_i.apu.Dmc.NewPeriod
using FF mapping for memory top.nes_i.apu.cyc_ntsc
mapping memory top.nes_i.multi_mapper.jycompany.chr_bank via $__TRELLIS_DPR16X4_
mapping memory top.nes_i.multi_mapper.jycompany.name_bank via $__TRELLIS_DPR16X4_
mapping memory top.nes_i.multi_mapper.jycompany.prg_bank via $__TRELLIS_DPR16X4_
using FF mapping for memory top.nes_i.multi_mapper.map162.state
mapping memory top.nes_i.multi_mapper.map225.ram via $__TRELLIS_DPR16X4_
mapping memory top.nes_i.multi_mapper.mmc5.expansion_ram via $__ECP5_DP16KD_
using FF mapping for memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc
using FF mapping for memory top.nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_pal
mapping memory top.nes_i.multi_mapper.snd_n163.n163.modtable.ram via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of top.nes_i.multi_mapper.snd_n163.n163.modtable.ram: $\nes_i.multi_mapper.snd_n163.n163.modtable.ram$rdreg[0]
mapping memory top.nes_i.ppu.palette_ram.palette via $__TRELLIS_DPR16X4_
mapping memory top.nes_i.ppu.sprite_ram.oam via $__ECP5_DP16KD_
mapping memory top.nes_i.ppu.sprite_ram.sprtemp via $__TRELLIS_DPR16X4_
mapping memory top.vga_i.framebuffer_i.mem via $__ECP5_DP16KD_
<suppressed ~2840 debug messages>

39.27. Executing TECHMAP pass (map to technology primitives).

39.27.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

39.27.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

39.27.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$cbab2020c92251b18c67cc611c6182b7efd26757\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$c1b325d452c77ddcc9c00ea0177495403f733f03\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$d119f8934dc1780b4ade8f1983737dd32a77dee8\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$b1b1c8eecc8a29d91c83cc5e6e5065bb804d5a4c\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$b99d13011bae2fd5e48b61b83819a784fc9d6021\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~237 debug messages>

39.28. Executing OPT pass (performing simple optimizations).

39.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1232 debug messages>

39.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~350 debug messages>
Removed a total of 116 cells.

39.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1625:emulate_read_first$41477 ($dff) from module top (D = $flatten\nes_i.\ppu.\sprite_ram.$2$memwr$\oam$ppu.sv:365$7566_EN[7:0]$7602 [7], Q = $auto$mem.cc:1622:emulate_read_first$41474, rval = 1'0).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$41479 ($dffe) from module top.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$41576 ($dffe) from module top.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$41423 ($dffe) from module top.
Adding SRST signal on $auto$ff.cc:266:slice$36732 ($dffe) from module top (D = $flatten\nes_i.\ppu.\loopy0.$procmux$33197_Y, Q = \nes_i.ppu.loopy0.loopy_t [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36439 ($dffe) from module top (D = $auto$wreduce.cc:514:run$40228 [6:0], Q = \reset_btn.buffer, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$39854 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23546_Y, Q = \genblk3.us2_hid_host_inst.token_dev_i, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$39790 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$23374_Y, Q = \genblk3.us2_hid_host_inst.R_bytes_remaining [2:0], rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$39751 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24006_Y, Q = \genblk3.us2_hid_host_inst.R_dev_address_requested, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$39678 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24065_Y, Q = \genblk3.us2_hid_host_inst.R_dev_address_confirmed, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$39663 ($dffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24043_Y, Q = \genblk3.us2_hid_host_inst.R_stored_response, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$39206 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\jycompany.$add$mappers/JYCompany.sv:133$11150_Y, Q = \nes_i.multi_mapper.jycompany.accum, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$37401 ($dffe) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.sachen.chr_bank_2 [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$37379 ($dffe) from module top (D = \memory_dout_cpu [0], Q = \nes_i.multi_mapper.sachen.chr_bank_o [0], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$37365 ($dffe) from module top (D = \memory_dout_cpu [1:0], Q = \nes_i.multi_mapper.sachen.chr_bank_p [1:0], rval = 2'01).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$36331 ($dffe) from module top.

39.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 109 unused cells and 2172 unused wires.
<suppressed ~110 debug messages>

39.28.5. Rerunning OPT passes. (Removed registers in this run.)

39.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~36 debug messages>

39.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$40028 ($dffe) from module top (D = $flatten\game_loader_i.$procmux$20933_Y [13], Q = \game_loader_i.bytes_left [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$40028 ($dffe) from module top (D = $flatten\game_loader_i.$procmux$20931_Y [12:0], Q = \game_loader_i.bytes_left [12:0], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$39828 ($dffe) from module top (D = $auto$wreduce.cc:514:run$40149 [15:4], Q = \genblk3.us2_hid_host_inst.data_len_i [15:4], rval = 12'000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$39771 ($dffe) from module top (D = $auto$wreduce.cc:514:run$40152 [12:5], Q = \genblk3.us2_hid_host_inst.R_bytes_remaining [15:8], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$39625 ($sdff) from module top (D = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_PA [4:0], Q = \genblk3.us2_hid_host_inst.E_usb11_phy.E_rx_phy_emard.R_PA [4:0]).
Handling D = Q on $auto$ff.cc:266:slice$42382 ($sdffe) from module top (conecting SRST instead).
Adding SRST signal on $auto$ff.cc:266:slice$38715 ($dffe) from module top (D = $flatten\nes_i.\multi_mapper.\map28.$procmux$31181_Y [2], Q = \nes_i.multi_mapper.map28.selreg [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$38105 ($sdffe) from module top (D = \memory_dout_cpu [2:0], Q = \nes_i.multi_mapper.mmc3.bank_select).
Adding SRST signal on $auto$ff.cc:266:slice$36679 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite1.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite0.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36672 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite1.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite0.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36652 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite2.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite1.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36645 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite2.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite1.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36625 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite3.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite2.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36618 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite3.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite2.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36598 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite4.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite3.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36591 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite4.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite3.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36571 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite5.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite4.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36564 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite5.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite4.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36544 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite6.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite5.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36537 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite6.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite5.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36517 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite7.pix1 [7], Q = \nes_i.ppu.sprite_gen.sprite6.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36510 ($dffe) from module top (D = \nes_i.ppu.sprite_gen.sprite7.pix2 [7], Q = \nes_i.ppu.sprite_gen.sprite6.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36490 ($dffe) from module top (D = \nes_i.ppu.address_gen.vram_f [7], Q = \nes_i.ppu.sprite_gen.sprite7.pix1 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36483 ($dffe) from module top (D = \nes_i.ppu.address_gen.vram_f [7], Q = \nes_i.ppu.sprite_gen.sprite7.pix2 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36406 ($dffe) from module top (D = $or$top.v:369$1428_Y [7], Q = \joypad_bits [7], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$42382 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42382 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$42382 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$42382 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$42382 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42366 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$42366 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$42366 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$42366 ($sdffce) from module top.

39.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 13 unused wires.
<suppressed ~3 debug messages>

39.28.10. Rerunning OPT passes. (Removed registers in this run.)

39.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.28.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$39734 ($sdffe) from module top (D = $flatten\genblk3.us2_hid_host_inst.$procmux$24174_Y, Q = \genblk3.us2_hid_host_inst.R_setup_rom_addr).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42367 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$42367 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$42367 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$42367 ($sdffce) from module top.

39.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.28.15. Rerunning OPT passes. (Removed registers in this run.)

39.28.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

39.28.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.28.18. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42364 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$42364 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$42364 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$42364 ($sdffce) from module top.

39.28.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

39.28.20. Rerunning OPT passes. (Removed registers in this run.)

39.28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.28.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.28.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$39464 ($adffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$39464 ($adffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$39464 ($adffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$39464 ($adffe) from module top.

39.28.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.28.25. Rerunning OPT passes. (Removed registers in this run.)

39.28.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

39.28.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.28.28. Executing OPT_DFF pass (perform DFF optimizations).

39.28.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

39.28.30. Finished fast OPT passes.

39.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548 in module \top:
  created 32 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536 in module \top:
  created 8 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540 in module \top:
  created 8 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548 in module \top:
  created 32 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532 in module \top:
  created 64 $dff cells and 0 static cells of width 18.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \genblk3.us2_hid_host_inst.C_setup_rom in module \top:
  created 16 $dff cells and 0 static cells of width 3.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \nes_i.apu.Dmc.NewPeriod in module \top:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of top.nes_i.apu.Dmc.NewPeriod: $\nes_i.apu.Dmc.NewPeriod$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \nes_i.apu.cyc_ntsc in module \top:
  created 4 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \nes_i.multi_mapper.map162.state in module \top:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 12 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \nes_i.multi_mapper.snd_mmc5.mmc5apu.cyc_ntsc in module \top:
  created 1 $dff cells and 0 static cells of width 104.
  read interface: 0 $dff and 0 $mux cells.
  write interface: 0 write mux blocks.

39.30. Executing OPT pass (performing simple optimizations).

39.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

39.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$41341: $auto$rtlil.cc:2961:ReduceOr$41335 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$41349: $auto$rtlil.cc:2961:ReduceOr$41343 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~495 debug messages>

39.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$42430: { $auto$opt_dff.cc:194:make_patterns_logic$42427 $auto$opt_dff.cc:194:make_patterns_logic$39672 $auto$opt_dff.cc:194:make_patterns_logic$39703 $auto$opt_dff.cc:194:make_patterns_logic$39723 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$42390: { \nes_i.multi_mapper.jycompany.ppu_ce $auto$opt_dff.cc:194:make_patterns_logic$38106 $flatten\nes_i.\multi_mapper.\map165.$procmux$28906_CMP $flatten\nes_i.\multi_mapper.\mmc3.$logic_and$mappers/MMC3.sv:313$9531_Y }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][6]$42935:
      Old ports: A=8'00110101, B=8'00101010, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915
      New ports: A=2'01, B=2'10, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [1:0]
      New connections: $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [7:2] = { 3'001 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [1:0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][5]$42932:
      Old ports: A=8'01000111, B=8'01000000, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913
      New ports: A=1'1, B=1'0, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913 [0]
      New connections: $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913 [7:1] = { 5'01000 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913 [0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][4]$42929:
      Old ports: A=8'01011111, B=8'01010000, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912
      New ports: A=1'1, B=1'0, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0]
      New connections: $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [7:1] = { 4'0101 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][3]$42926:
      Old ports: A=8'01110001, B=8'01101011, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910
      New ports: A=2'10, B=2'01, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [1] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [7:5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [3:2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [0] } = { 3'011 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][2]$42923:
      Old ports: A=8'10001111, B=8'01111111, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909
      New ports: A=2'10, B=2'01, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [7] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [4] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [6:5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [3:0] } = { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [4] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][1]$42920:
      Old ports: A=8'10101010, B=8'10100000, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907
      New ports: A=1'1, B=1'0, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [1]
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [7:2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [0] } = { 4'1010 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][0]$42917:
      Old ports: A=8'11010110, B=8'10111110, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906
      New ports: A=2'10, B=2'01, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [6] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [3] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [7] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [5:4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [2:0] } = { 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [3] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][3][5]$42887:
      Old ports: A=3'001, B=3'000, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$b$42868
      New ports: A=1'1, B=1'0, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$b$42868 [0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$b$42868 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][3][4]$42884:
      Old ports: A=3'000, B=3'101, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867
      New ports: A=1'0, B=1'1, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867 [0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867 [2:1] = { $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][3][1]$42875:
      Old ports: A=3'001, B=3'000, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$b$42862
      New ports: A=1'1, B=1'0, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$b$42862 [0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$b$42862 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][3][0]$42872:
      Old ports: A=3'000, B=3'011, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861
      New ports: A=1'0, B=1'1, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861 [0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861 [2:1] = { 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][30]$42845:
      Old ports: A=18'000000111111111111, B=18'111110110110111110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [17:14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [12:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] 3'011 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [0] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [0] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][29]$42842:
      Old ports: A=18'101110111110101110, B=18'101110111110110110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751
      New ports: A=2'01, B=2'10, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751 [4:3]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751 [17:5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751 [2:0] } = 16'1011101111101110
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][28]$42839:
      Old ports: A=18'111110110110011110, B=18'110110111110011110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [9] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [17:16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [14:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [8:0] } = 16'1111011110011110
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][27]$42836:
      Old ports: A=18'111100110100101100, B=18'111111111000101010, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748
      New ports: A=2'10, B=2'01, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [2:1]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [17:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [0] } = { 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [1] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [2] 6'001010 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][26]$42833:
      Old ports: A=18'111110101110111110, B=18'111110101001110000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [17:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [5:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [0] } = { 9'111110101 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][25]$42830:
      Old ports: A=18'101110101110111110, B=18'110110101110111110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745
      New ports: A=2'01, B=2'10, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745 [16:15]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745 [14:0] } = 16'1110101110111110
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][24]$42827:
      Old ports: A=18'111111111111111111, B=18'101001111001111111, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744
      New ports: A=1'1, B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [17:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [6:0] } = { 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] 7'1111111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][22]$42821:
      Old ports: A=18'000000111010110110, B=18'011110011110011110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [17:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [2:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [5] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] 6'101110 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][21]$42818:
      Old ports: A=18'010110110110010101, B=18'010110111110100110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739
      New ports: A=2'01, B=2'10, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1:0]
      New connections: $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [17:2] = { 8'01011011 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1] 3'110 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][20]$42815:
      Old ports: A=18'111110101110000000, B=18'101110111110000110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [1] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [15:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [0] } = { 6'111101 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [1] 7'1110000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][19]$42812:
      Old ports: A=18'111110011110010110, B=18'111111101000010001, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736
      New ports: A=2'10, B=2'01, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1:0]
      New connections: $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [17:2] = { 5'11111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1] 4'0010 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][18]$42809:
      Old ports: A=18'111110011110111110, B=18'111110010110100110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735
      New ports: A=1'1, B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [3]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [17:4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [2:0] } = { 8'11111001 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [3] 4'1101 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [3] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][17]$42806:
      Old ports: A=18'011010100010111111, B=18'100110011110111110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [17:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [7:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] 2'10 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] 7'1011111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][16]$42803:
      Old ports: A=18'111110111110111110, B=18'001111101111111111, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [17:11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [9:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [10] 3'111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [0] 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [0] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][14]$42797:
      Old ports: A=18'000000100010100010, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729
      New ports: A=1'1, B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [1]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [17:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [0] } = { 6'000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [1] 3'000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][13]$42794:
      Old ports: A=18'000000101010000000, B=18'000000101010010001, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727
      New ports: A=1'0, B=1'1, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727 [0]
      New connections: $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727 [17:1] = { 13'0000001010100 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][12]$42791:
      Old ports: A=18'101011011111000000, B=18'000000101110000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [17:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [10:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [5:0] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] 9'111000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][11]$42788:
      Old ports: A=18'111110001110000000, B=18'111001010111000100, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [17:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [8:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [1:0] } = { 3'111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][10]$42785:
      Old ports: A=18'110110000000110011, B=18'111001000000010110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [17:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [1] } = { 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [2] 6'000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] 3'101 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][9]$42782:
      Old ports: A=18'000000010110111110, B=18'011010010001111111, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [17:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [6:1] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] 4'0010 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][8]$42779:
      Old ports: A=18'101111101111101111, B=18'000000011110111110, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [17:5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [3:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [4] 3'111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] 4'1111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][6]$42773:
      Old ports: A=18'000000010000010110, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717
      New ports: A=1'1, B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [1]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [17:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [0] } = { 7'0000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [1] 5'00000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][5]$42770:
      Old ports: A=18'000000011010000000, B=18'000000010110000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715
      New ports: A=2'10, B=2'01, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715 [9:8]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715 [17:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715 [7:0] } = 16'0000000110000000
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][4]$42767:
      Old ports: A=18'010100001100000000, B=18'000000011110000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [7] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [17:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [13:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [6:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [14] 4'0000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [7] 9'110000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][3]$42764:
      Old ports: A=18'101010000100000000, B=18'100010000101000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [6] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [17:16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [14:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [5:0] } = 16'1001000010000000
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][2]$42761:
      Old ports: A=18'100101000000100001, B=18'101010000000001000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [17:4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [2:1] } = { 2'10 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [0] 6'000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][1]$42758:
      Old ports: A=18'000000000000101111, B=18'010001001010101111, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709
      New ports: A=1'0, B=1'1, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [7]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [17:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [6:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [7] 3'000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [7] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [7] 8'00101111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][5][0]$42755:
      Old ports: A=18'011111011111011111, B=18'000000000000111111, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708
      New ports: A=2'10, B=2'01, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6:5]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [17:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [4:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][14]$42656:
      Old ports: A=7'0001000, B=7'0001110, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612 [1]
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612 [6:2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612 [0] } = { 4'0001 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][13]$42653:
      Old ports: A=7'0100100, B=7'0001101, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [4:1] } = { 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][12]$42650:
      Old ports: A=7'1100000, B=7'0001100, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [2] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [4:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [1:0] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [5] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][11]$42647:
      Old ports: A=7'0110000, B=7'0001011, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [3:1] } = { 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][10]$42644:
      Old ports: A=7'0011000, B=7'0001010, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [1] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [3:2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [0] } = 5'00100
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][9]$42641:
      Old ports: A=7'0001100, B=7'0001001, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [6:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [1] } = 5'00010
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][8]$42638:
      Old ports: A=7'0000110, B=7'0001000, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [1] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [6:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [0] } = { 3'000 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][7]$42635:
      Old ports: A=7'0001101, B=7'0000111, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [1] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [6:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [0] } = 5'00011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][6]$42632:
      Old ports: A=7'0000111, B=7'0000110, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42600
      New ports: A=1'1, B=1'0, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42600 [0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42600 [6:1] = 6'000011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][5]$42629:
      Old ports: A=7'0011110, B=7'0000101, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [1:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [6:2] = { 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][4]$42626:
      Old ports: A=7'1010000, B=7'0000100, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [2] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [1:0] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][3]$42623:
      Old ports: A=7'0101000, B=7'0000011, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [6:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [2:1] } = { 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [3] 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][2]$42620:
      Old ports: A=7'0010100, B=7'0000010, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594 [2:1]
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594 [6:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594 [0] } = { 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][1]$42617:
      Old ports: A=7'0001010, B=7'0000001, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [1:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [6:2] = { 3'000 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][0]$42614:
      Old ports: A=7'0000101, B=7'1111111, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1]
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [6:2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [0] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][2][2]$42563:
      Old ports: A=7'0001111, B=7'0011111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555 [4]
      New connections: { $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555 [6:5] $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555 [3:0] } = 6'001111
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][2][1]$42560:
      Old ports: A=7'0000011, B=7'0000111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553 [2]
      New connections: { $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553 [6:3] $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553 [1:0] } = 6'000011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][2][0]$42557:
      Old ports: A=7'0000000, B=7'0000001, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$a$42552
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$a$42552 [0]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$a$42552 [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][2][2]$42542:
      Old ports: A=7'0001111, B=7'0011111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534 [4]
      New connections: { $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534 [6:5] $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534 [3:0] } = 6'001111
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][2][1]$42539:
      Old ports: A=7'0000011, B=7'0000111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532 [2]
      New connections: { $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532 [6:3] $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532 [1:0] } = 6'000011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][2][0]$42536:
      Old ports: A=7'0000000, B=7'0000001, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$a$42531
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$a$42531 [0]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$a$42531 [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][14]$42521:
      Old ports: A=7'0001000, B=7'0001110, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477 [1]
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477 [6:2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477 [0] } = { 4'0001 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][13]$42518:
      Old ports: A=7'0100100, B=7'0001101, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [4:1] } = { 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][12]$42515:
      Old ports: A=7'1100000, B=7'0001100, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [2] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [4:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [1:0] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [5] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][11]$42512:
      Old ports: A=7'0110000, B=7'0001011, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [3:1] } = { 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][10]$42509:
      Old ports: A=7'0011000, B=7'0001010, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [1] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [3:2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [0] } = 5'00100
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][9]$42506:
      Old ports: A=7'0001100, B=7'0001001, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [6:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [1] } = 5'00010
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][8]$42503:
      Old ports: A=7'0000110, B=7'0001000, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [1] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [6:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [0] } = { 3'000 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][7]$42500:
      Old ports: A=7'0001101, B=7'0000111, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [1] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [6:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [0] } = 5'00011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][6]$42497:
      Old ports: A=7'0000111, B=7'0000110, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42465
      New ports: A=1'1, B=1'0, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42465 [0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42465 [6:1] = 6'000011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][5]$42494:
      Old ports: A=7'0011110, B=7'0000101, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [1:0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [6:2] = { 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][4]$42491:
      Old ports: A=7'1010000, B=7'0000100, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [2] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [1:0] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][3]$42488:
      Old ports: A=7'0101000, B=7'0000011, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [6:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [2:1] } = { 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [3] 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][2]$42485:
      Old ports: A=7'0010100, B=7'0000010, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459 [2:1]
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459 [6:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459 [0] } = { 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][1]$42482:
      Old ports: A=7'0001010, B=7'0000001, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457
      New ports: A=2'10, B=2'01, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [1:0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [6:2] = { 3'000 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][0]$42479:
      Old ports: A=7'0000101, B=7'1111111, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1]
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [6:2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [0] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] 2'11 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:165:run$35282: { \nes_i.multi_mapper.map28.enable \nes_i.multi_mapper.me [32] \nes_i.multi_mapper.me [9] \nes_i.multi_mapper.mmc3.enable \nes_i.multi_mapper.me [10] \nes_i.multi_mapper.me [5] \nes_i.multi_mapper.me [15] \nes_i.multi_mapper.me [18] \nes_i.multi_mapper.me [41] \nes_i.multi_mapper.me [42] \nes_i.multi_mapper.me [65] \nes_i.multi_mapper.map67.enable \nes_i.multi_mapper.me [68] \nes_i.multi_mapper.map71.enable \nes_i.multi_mapper.map78.enable \nes_i.multi_mapper.map79.enable \nes_i.multi_mapper.map89.enable $auto$opt_reduce.cc:137:opt_pmux$35357 \nes_i.multi_mapper.me [165] \nes_i.multi_mapper.me [228] \nes_i.multi_mapper.me [234] \nes_i.multi_mapper.rambo1.enable \nes_i.multi_mapper.me [105] \nes_i.multi_mapper.me [75] \nes_i.multi_mapper.vrc24.enable \nes_i.multi_mapper.vrc6.enable \nes_i.multi_mapper.n163.enable \nes_i.multi_mapper.sachen.enable \nes_i.multi_mapper.sachenj.enable $auto$opt_reduce.cc:137:opt_pmux$43045 \nes_i.multi_mapper.jycompany.enable \nes_i.multi_mapper.map225.enable }
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$ternary$game_loader.sv:33$11461:
      Old ports: A={ 2'11 $flatten\game_loader_i.$ternary$game_loader.sv:34$11460_Y [0] }, B=3'101, Y=$flatten\game_loader_i.$ternary$game_loader.sv:33$11461_Y [2:0]
      New ports: A={ 1'1 $flatten\game_loader_i.$ternary$game_loader.sv:34$11460_Y [0] }, B=2'01, Y=$flatten\game_loader_i.$ternary$game_loader.sv:33$11461_Y [1:0]
      New connections: $flatten\game_loader_i.$ternary$game_loader.sv:33$11461_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$ternary$game_loader.sv:42$11482:
      Old ports: A={ 2'11 $flatten\game_loader_i.$ternary$game_loader.sv:43$11481_Y [0] }, B=3'101, Y=$flatten\game_loader_i.$ternary$game_loader.sv:42$11482_Y [2:0]
      New ports: A={ 1'1 $flatten\game_loader_i.$ternary$game_loader.sv:43$11481_Y [0] }, B=2'01, Y=$flatten\game_loader_i.$ternary$game_loader.sv:42$11482_Y [1:0]
      New connections: $flatten\game_loader_i.$ternary$game_loader.sv:42$11482_Y [2] = 1'1
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23399: { $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP $flatten\genblk3.us2_hid_host_inst.$eq$usb/usbhost/usbh_host_hid.v:779$12508_Y }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23434:
      Old ports: A=6'111000, B=6'011010, Y=$flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [5] $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [1] }
      New connections: { $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [4:2] $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [0] } = 4'1100
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23496:
      Old ports: A=16'0000000000000000, B={ 12'000000000000 $auto$wreduce.cc:514:run$40148 [3:0] }, Y=$auto$wreduce.cc:514:run$40149
      New ports: A=4'0000, B=$auto$wreduce.cc:514:run$40148 [3:0], Y=$auto$wreduce.cc:514:run$40149 [3:0]
      New connections: $auto$wreduce.cc:514:run$40149 [15:4] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23508:
      Old ports: A=4'1000, B=4'0000, Y=$auto$wreduce.cc:514:run$40151 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$40151 [3]
      New connections: $auto$wreduce.cc:514:run$40151 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23530:
      Old ports: A=4'0000, B=4'0001, Y=$flatten\genblk3.us2_hid_host_inst.$0\token_ep_i[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\genblk3.us2_hid_host_inst.$0\token_ep_i[3:0] [0]
      New connections: $flatten\genblk3.us2_hid_host_inst.$0\token_ep_i[3:0] [3:1] = 3'000
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23769: $flatten\genblk3.us2_hid_host_inst.$procmux$23352_CMP
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23851:
      Old ports: A=2'11, B=2'10, Y=$flatten\genblk3.us2_hid_host_inst.$procmux$23851_Y
      New ports: A=1'1, B=1'0, Y=$flatten\genblk3.us2_hid_host_inst.$procmux$23851_Y [0]
      New connections: $flatten\genblk3.us2_hid_host_inst.$procmux$23851_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23984:
      Old ports: A=8'00000000, B={ 4'0000 \genblk3.us2_hid_host_inst.tx_data_i [3:2] 1'0 \genblk3.us2_hid_host_inst.tx_data_i [0] }, Y=$flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y
      New ports: A=3'000, B={ \genblk3.us2_hid_host_inst.tx_data_i [3:2] \genblk3.us2_hid_host_inst.tx_data_i [0] }, Y={ $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y [3:2] $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y [0] }
      New connections: { $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y [7:4] $flatten\genblk3.us2_hid_host_inst.$procmux$23984_Y [1] } = 5'00000
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26578: { $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:426$12330_Y $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:427$12332_Y $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$eq$usb/usb11_phy_vhdl/usb_tx_phy.v:427$12333_Y }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583:
      Old ports: A=4'0xxx, B={ 3'100 $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26581_Y [0] }, Y=$flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583_Y
      New ports: A=3'0xx, B={ 2'10 $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26581_Y [0] }, Y={ $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583_Y [3] $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583_Y [1:0] }
      New connections: $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583_Y [2] = $flatten\genblk3.us2_hid_host_inst.\E_usb11_phy.\i_tx_phy.$procmux$26583_Y [1]
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33581:
      Old ports: A=8'00000000, B={ 4'0000 \genblk3.us2_hid_host_inst.tx_data_i [3:2] 1'0 \genblk3.us2_hid_host_inst.tx_data_i [0] }, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0]
      New ports: A=3'000, B={ \genblk3.us2_hid_host_inst.tx_data_i [3:2] \genblk3.us2_hid_host_inst.tx_data_i [0] }, Y={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [3:2] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [0] }
      New connections: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [7:4] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [1] } = 5'00000
    New ctrl vector for $pmux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33800: $auto$opt_reduce.cc:137:opt_pmux$35525
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33927:
      Old ports: A=4'0000, B=4'1010, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0] [1]
      New connections: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0] [3:2] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0] [0] } = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0] [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33968:
      Old ports: A=4'0000, B=4'0001, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$18\next_state_r[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$18\next_state_r[3:0] [0]
      New connections: $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$18\next_state_r[3:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33999:
      Old ports: A=4'0000, B=4'1011, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$14\next_state_r[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$14\next_state_r[3:0] [0]
      New connections: $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$14\next_state_r[3:0] [3:1] = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$14\next_state_r[3:0] [0] 1'0 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$14\next_state_r[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34068:
      Old ports: A=4'0011, B=4'0100, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0] [2] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0] [0] }
      New connections: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0] [3] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0] [1] } = { 1'0 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$10\next_state_r[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34084:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$40161 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$40161 [1]
      New connections: $auto$wreduce.cc:514:run$40161 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34118:
      Old ports: A=3'100, B=3'011, Y=$auto$wreduce.cc:514:run$40160 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:514:run$40160 [2] $auto$wreduce.cc:514:run$40160 [0] }
      New connections: $auto$wreduce.cc:514:run$40160 [1] = $auto$wreduce.cc:514:run$40160 [0]
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34194:
      Old ports: A=4'0111, B=4'1100, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$2\next_state_r[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$2\next_state_r[3:0] [3] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$2\next_state_r[3:0] [0] }
      New connections: $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$2\next_state_r[3:0] [2:1] = { 1'1 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$2\next_state_r[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [7] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [3] }
      New connections: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [6:4] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][15]$42524:
      Old ports: A=7'0010000, B=7'0001111, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [3:1] } = { 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\dma.$procmux$33544:
      Old ports: A=2'01, B=2'11, Y=$flatten\nes_i.\dma.$procmux$33544_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\dma.$procmux$33544_Y [1]
      New connections: $flatten\nes_i.\dma.$procmux$33544_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][2][3]$42545:
      Old ports: A=7'0111111, B=7'1111111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$b$42535
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$b$42535 [6]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$b$42535 [5:0] = 6'111111
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][2][3]$42566:
      Old ports: A=7'0111111, B=7'1111111, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$b$42556
      New ports: A=1'0, B=1'1, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$b$42556 [6]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$b$42556 [5:0] = 6'111111
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.$procmux$31731:
      Old ports: A=\nes_i.multi_mapper.chr_addr_b [19:0], B={ $flatten\nes_i.\multi_mapper.$and$cart.sv:1858$8940_Y \nes_i.multi_mapper.chr_addr_b [12:0] }, Y=$flatten\nes_i.\multi_mapper.$1\chr_aout[19:0]
      New ports: A=\nes_i.multi_mapper.chr_addr_b [19:13], B=$flatten\nes_i.\multi_mapper.$and$cart.sv:1858$8940_Y, Y=$flatten\nes_i.\multi_mapper.$1\chr_aout[19:0] [19:13]
      New connections: $flatten\nes_i.\multi_mapper.$1\chr_aout[19:0] [12:0] = \nes_i.multi_mapper.chr_addr_b [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.$procmux$31734:
      Old ports: A={ $flatten\nes_i.\multi_mapper.$and$cart.sv:1855$8938_Y \nes_i.multi_mapper.prg_addr_b [13:0] }, B=\nes_i.multi_mapper.prg_addr_b [20:0], Y=$flatten\nes_i.\multi_mapper.$1\prg_aout[20:0]
      New ports: A=$flatten\nes_i.\multi_mapper.$and$cart.sv:1855$8938_Y, B=\nes_i.multi_mapper.prg_addr_b [20:14], Y=$flatten\nes_i.\multi_mapper.$1\prg_aout[20:0] [20:14]
      New connections: $flatten\nes_i.\multi_mapper.$1\prg_aout[20:0] [13:0] = \nes_i.multi_mapper.prg_addr_b [13:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$ternary$mappers/JYCompany.sv:233$11209:
      Old ports: A=\nes_i.multi_mapper.jycompany.bank_val [5:0], B={ \nes_i.multi_mapper.jycompany.bank_val [1] \nes_i.multi_mapper.jycompany.bank_val [2] \nes_i.multi_mapper.jycompany.bank_val [3] \nes_i.multi_mapper.jycompany.bank_val [4] \nes_i.multi_mapper.jycompany.bank_val [5] \nes_i.multi_mapper.jycompany.bank_val [6] }, Y=\nes_i.multi_mapper.jycompany.bank_order [5:0]
      New ports: A={ \nes_i.multi_mapper.jycompany.bank_val [5:4] \nes_i.multi_mapper.jycompany.bank_val [2:0] }, B={ \nes_i.multi_mapper.jycompany.bank_val [1] \nes_i.multi_mapper.jycompany.bank_val [2] \nes_i.multi_mapper.jycompany.bank_val [4] \nes_i.multi_mapper.jycompany.bank_val [5] \nes_i.multi_mapper.jycompany.bank_val [6] }, Y={ \nes_i.multi_mapper.jycompany.bank_order [5:4] \nes_i.multi_mapper.jycompany.bank_order [2:0] }
      New connections: \nes_i.multi_mapper.jycompany.bank_order [3] = \nes_i.multi_mapper.jycompany.bank_val [3]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.$ternary$mappers/JYCompany.sv:244$11212:
      Old ports: A={ 1'0 \nes_i.multi_mapper.jycompany.outer_bank [2:1] \nes_i.multi_mapper.jycompany.prg_sel \nes_i.addr [12:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.jycompany.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.jycompany.outer_bank [2:1] \nes_i.multi_mapper.jycompany.prg_sel }, B=9'111100000, Y=\nes_i.multi_mapper.jycompany.prg_aout [21:13]
      New connections: \nes_i.multi_mapper.jycompany.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22419:
      Old ports: A={ \nes_i.multi_mapper.jycompany.mp.shift_a [7:1] 2'00 }, B=9'xxxxxxxx0, Y=$auto$wreduce.cc:514:run$40196 [8:0]
      New ports: A={ \nes_i.multi_mapper.jycompany.mp.shift_a [7:1] 1'0 }, B=8'x, Y=$auto$wreduce.cc:514:run$40196 [8:1]
      New connections: $auto$wreduce.cc:514:run$40196 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.\mp.$ternary$mappers/JYCompany.sv:26$11071:
      Old ports: A=16'0000000000000000, B={ \nes_i.multi_mapper.jycompany.mp.shift_a [15:1] 1'0 }, Y=$flatten\nes_i.\multi_mapper.\jycompany.\mp.$ternary$mappers/JYCompany.sv:26$11071_Y
      New ports: A=15'000000000000000, B=\nes_i.multi_mapper.jycompany.mp.shift_a [15:1], Y=$flatten\nes_i.\multi_mapper.\jycompany.\mp.$ternary$mappers/JYCompany.sv:26$11071_Y [15:1]
      New connections: $flatten\nes_i.\multi_mapper.\jycompany.\mp.$ternary$mappers/JYCompany.sv:26$11071_Y [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\nes_i.\multi_mapper.\map162.$procmux$24514:
      Old ports: A={ $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540_DATA [1:0] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10539_DATA [3:2] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538_DATA [1] 1'0 }, B={ $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540_DATA [1:0] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10539_DATA [3:2] 2'00 $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540_DATA [1:0] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10539_DATA [3:1] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538_DATA [1] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540_DATA [1:0] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10539_DATA [3:0] }, Y=\nes_i.multi_mapper.map162.prg_bank [5:0]
      New ports: A={ $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538_DATA [1] 1'0 }, B={ 2'00 \nes_i.multi_mapper.map162.state[0] [1] $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10538_DATA [1] \nes_i.multi_mapper.map162.state[0] [1:0] }, Y=\nes_i.multi_mapper.map162.prg_bank [1:0]
      New connections: \nes_i.multi_mapper.map162.prg_bank [5:2] = { $flatten\nes_i.\multi_mapper.\map162.$memrd$\state$mappers/misc.sv:1269$10540_DATA [1:0] \nes_i.multi_mapper.map162.state[0] [3:2] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map162.$ternary$mappers/misc.sv:1291$10575:
      Old ports: A={ 1'0 \nes_i.multi_mapper.map162.prg_bank [5:0] \nes_i.addr [14:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map162.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map162.prg_bank [5:0] \nes_i.addr [14:13] }, B=9'111100000, Y=\nes_i.multi_mapper.map162.prg_aout [21:13]
      New connections: \nes_i.multi_mapper.map162.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map163.$ternary$mappers/misc.sv:1503$10637:
      Old ports: A={ 1'0 \nes_i.multi_mapper.map163.prg_bank [5:0] \nes_i.addr [14:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map163.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map163.prg_bank [5:0] \nes_i.addr [14:13] }, B=9'111100000, Y=\nes_i.multi_mapper.map163.prg_aout [21:13]
      New connections: \nes_i.multi_mapper.map163.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map164.$ternary$mappers/misc.sv:1362$10597:
      Old ports: A={ 1'0 \nes_i.multi_mapper.map164.prg_bank [5:0] \nes_i.addr [14:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map164.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map164.prg_bank [5:0] \nes_i.addr [14:13] }, B=9'111100000, Y=\nes_i.multi_mapper.map164.prg_aout [21:13]
      New connections: \nes_i.multi_mapper.map164.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map165.$ternary$mappers/MMC3.sv:690$9740:
      Old ports: A={ 3'000 \nes_i.multi_mapper.map165.prgsel \nes_i.addr [12:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map165.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map165.prgsel }, B=7'1100000, Y=\nes_i.multi_mapper.map165.prg_aout [19:13]
      New connections: { \nes_i.multi_mapper.map165.prg_aout [21:20] \nes_i.multi_mapper.map165.prg_aout [12:0] } = { \nes_i.multi_mapper.map165.prg_aout [19] \nes_i.multi_mapper.map165.prg_aout [19] \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map18.$ternary$mappers/misc.sv:490$10307:
      Old ports: A={ 2'00 \nes_i.multi_mapper.map18.prgsel [6:0] \nes_i.addr [12:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map18.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map18.prgsel [6:0] }, B=8'11100000, Y=\nes_i.multi_mapper.map18.prg_aout [20:13]
      New connections: { \nes_i.multi_mapper.map18.prg_aout [21] \nes_i.multi_mapper.map18.prg_aout [12:0] } = { \nes_i.multi_mapper.map18.prg_aout [20] \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31141:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [3:1] = { $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0] $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0] $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31175:
      Old ports: A={ 2'00 $auto$wreduce.cc:514:run$40200 [0] }, B=3'100, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y
      New ports: A={ 1'0 $auto$wreduce.cc:514:run$40200 [0] }, B=2'10, Y={ $flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y [2] $flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y [0] }
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31195:
      Old ports: A=4'1111, B=4'0000, Y=$auto$wreduce.cc:514:run$40204 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$40204 [0]
      New connections: $auto$wreduce.cc:514:run$40204 [3:1] = { $auto$wreduce.cc:514:run$40204 [0] $auto$wreduce.cc:514:run$40204 [0] $auto$wreduce.cc:514:run$40204 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map30.$ternary$mappers/generic.sv:192$9017:
      Old ports: A=6'000000, B=6'111111, Y=\nes_i.multi_mapper.map30.chr_aout [20:15]
      New ports: A=1'0, B=1'1, Y=\nes_i.multi_mapper.map30.chr_aout [15]
      New connections: \nes_i.multi_mapper.map30.chr_aout [20:16] = { \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map34.$ternary$mappers/generic.sv:386$9082:
      Old ports: A={ 1'0 \nes_i.multi_mapper.map34.prg_bank \nes_i.addr [14:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map34.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map34.prg_bank \nes_i.addr [14:13] }, B=9'111100000, Y=\nes_i.multi_mapper.map34.prg_aout [21:13]
      New connections: \nes_i.multi_mapper.map34.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map66.$procmux$31537:
      Old ports: A=4'0000, B={ 3'000 \memory_dout_cpu [3] }, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31537_Y
      New ports: A=1'0, B=\memory_dout_cpu [3], Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31537_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map66.$procmux$31537_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map66.$procmux$31555:
      Old ports: A={ 3'000 \memory_dout_cpu [7] }, B=4'0000, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31555_Y
      New ports: A=\memory_dout_cpu [7], B=1'0, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31555_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map66.$procmux$31555_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map66.$procmux$31671:
      Old ports: A={ 3'000 \memory_dout_cpu [1] }, B={ 3'000 \memory_dout_cpu [5] }, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31671_Y
      New ports: A=\memory_dout_cpu [1], B=\memory_dout_cpu [5], Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31671_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map66.$procmux$31671_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map67.$procmux$22592:
      Old ports: A=\memory_dout_cpu [3:0], B={ \nes_i.addr [14] \memory_dout_cpu [2:0] }, Y=$flatten\nes_i.\multi_mapper.\map67.$procmux$22592_Y
      New ports: A=\memory_dout_cpu [3], B=\nes_i.addr [14], Y=$flatten\nes_i.\multi_mapper.\map67.$procmux$22592_Y [3]
      New connections: $flatten\nes_i.\multi_mapper.\map67.$procmux$22592_Y [2:0] = \memory_dout_cpu [2:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map67.$ternary$mappers/Sunsoft.sv:437$11024:
      Old ports: A=6'111111, B=6'000000, Y=$auto$wreduce.cc:514:run$40208 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$40208 [0]
      New connections: $auto$wreduce.cc:514:run$40208 [5:1] = { $auto$wreduce.cc:514:run$40208 [0] $auto$wreduce.cc:514:run$40208 [0] $auto$wreduce.cc:514:run$40208 [0] $auto$wreduce.cc:514:run$40208 [0] $auto$wreduce.cc:514:run$40208 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map67.$ternary$mappers/Sunsoft.sv:457$11029:
      Old ports: A={ 2'00 \nes_i.multi_mapper.map67.prgsel [5:0] \nes_i.addr [13:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map67.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map67.prgsel [5:0] \nes_i.addr [13] }, B=8'11100000, Y=\nes_i.multi_mapper.map67.prg_aout [20:13]
      New connections: { \nes_i.multi_mapper.map67.prg_aout [21] \nes_i.multi_mapper.map67.prg_aout [12:0] } = { \nes_i.multi_mapper.map67.prg_aout [20] \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map68.$ternary$mappers/Sunsoft.sv:546$11050:
      Old ports: A={ 4'0000 \nes_i.multi_mapper.map68.prgout \nes_i.addr [13:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.map68.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.map68.prgout \nes_i.addr [13] }, B=6'100000, Y=\nes_i.multi_mapper.map68.prg_aout [18:13]
      New connections: { \nes_i.multi_mapper.map68.prg_aout [21:19] \nes_i.multi_mapper.map68.prg_aout [12:0] } = { \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map68.$ternary$mappers/Sunsoft.sv:570$11060:
      Old ports: A={ \nes_i.multi_mapper.map68.chrout \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.chr_ain [9:0] }, B={ 1'1 \nes_i.multi_mapper.map68.nameout \nes_i.multi_mapper.chr_ain [9:0] }, Y=\nes_i.multi_mapper.map68.chr_aout [17:0]
      New ports: A={ \nes_i.multi_mapper.map68.chrout \nes_i.multi_mapper.jycompany.chr_ain [10] }, B={ 1'1 \nes_i.multi_mapper.map68.nameout }, Y=\nes_i.multi_mapper.map68.chr_aout [17:10]
      New connections: \nes_i.multi_mapper.map68.chr_aout [9:0] = \nes_i.multi_mapper.chr_ain [9:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y [3:1] = { $flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y [0] $flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y [0] $flatten\nes_i.\multi_mapper.\map72.$ternary$mappers/misc.sv:1206$10476_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map77.$ternary$mappers/generic.sv:540$9124:
      Old ports: A={ 6'000000 \nes_i.multi_mapper.map77.chrbank }, B={ 7'1111111 \nes_i.multi_mapper.jycompany.chr_ain [13:11] }, Y=\nes_i.multi_mapper.map77.chr_aout [20:11]
      New ports: A={ 1'0 \nes_i.multi_mapper.map77.chrbank }, B={ 2'11 \nes_i.multi_mapper.jycompany.chr_ain [13:11] }, Y=\nes_i.multi_mapper.map77.chr_aout [15:11]
      New connections: \nes_i.multi_mapper.map77.chr_aout [20:16] = { \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map79.$procmux$31369:
      Old ports: A=\memory_dout_cpu [2:0], B={ 1'0 \memory_dout_cpu [1:0] }, Y=$flatten\nes_i.\multi_mapper.\map79.$procmux$31369_Y
      New ports: A=\memory_dout_cpu [2], B=1'0, Y=$flatten\nes_i.\multi_mapper.\map79.$procmux$31369_Y [2]
      New connections: $flatten\nes_i.\multi_mapper.\map79.$procmux$31369_Y [1:0] = \memory_dout_cpu [1:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc1.$ternary$mappers/MMC1.sv:136$9309:
      Old ports: A={ 1'0 \nes_i.multi_mapper.mmc1.prgsel \nes_i.addr [13:0] }, B={ \nes_i.multi_mapper.mmc1.chrsel [4] \nes_i.multi_mapper.mmc1.prgsel \nes_i.addr [13:0] }, Y=\nes_i.multi_mapper.mmc1.prg_aout_tmp [18:0]
      New ports: A=1'0, B=\nes_i.multi_mapper.mmc1.chrsel [4], Y=\nes_i.multi_mapper.mmc1.prg_aout_tmp [18]
      New connections: \nes_i.multi_mapper.mmc1.prg_aout_tmp [17:0] = { \nes_i.multi_mapper.mmc1.prgsel \nes_i.addr [13:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc1.$ternary$mappers/MMC1.sv:157$9318:
      Old ports: A={ 3'000 \nes_i.multi_mapper.mmc1.prg_aout_tmp [18:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.mmc1.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.mmc1.prg_aout_tmp [18:0] }, B={ 7'1100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.mmc1.prg_aout [19:0]
      New connections: \nes_i.multi_mapper.mmc1.prg_aout [21:20] = { \nes_i.multi_mapper.mmc1.prg_aout [19] \nes_i.multi_mapper.mmc1.prg_aout [19] }
    Consolidated identical input bits for $pmux cell $flatten\nes_i.\multi_mapper.\mmc3.$procmux$29158:
      Old ports: A={ \nes_i.multi_mapper.mmc3.chr_bank_2 \nes_i.multi_mapper.jycompany.chr_ain [10] }, B={ \nes_i.multi_mapper.mmc3.chr_bank_3 \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.mmc3.chr_bank_4 \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.mmc3.chr_bank_5 \nes_i.multi_mapper.jycompany.chr_ain [10] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$6\chrsel[8:0]
      New ports: A=\nes_i.multi_mapper.mmc3.chr_bank_2, B={ \nes_i.multi_mapper.mmc3.chr_bank_3 \nes_i.multi_mapper.mmc3.chr_bank_4 \nes_i.multi_mapper.mmc3.chr_bank_5 }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$6\chrsel[8:0] [8:1]
      New connections: $flatten\nes_i.\multi_mapper.\mmc3.$6\chrsel[8:0] [0] = \nes_i.multi_mapper.jycompany.chr_ain [10]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644:
      Old ports: A={ \nes_i.multi_mapper.map107.chr_allow 3'100 \nes_i.multi_mapper.mmc3.chrsel \nes_i.multi_mapper.chr_ain [9:0] }, B={ 11'11111111111 \nes_i.multi_mapper.mmc3.chrsel [1:0] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y
      New ports: A={ \nes_i.multi_mapper.map107.chr_allow 1'0 \nes_i.multi_mapper.mmc3.chrsel [8:2] }, B=9'111111111, Y={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [19:12] }
      New connections: { $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [21:20] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [11:0] } = { 1'1 $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [19] \nes_i.multi_mapper.mmc3.chrsel [1:0] \nes_i.multi_mapper.chr_ain [9:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:517$9674:
      Old ports: A={ 3'000 \nes_i.multi_mapper.mmc3.prg_aout_tmp [18:13] \nes_i.addr [12:0] }, B={ 9'111100000 \nes_i.multi_mapper.mmc3.prg_ram [12:7] \nes_i.addr [6:0] }, Y=\nes_i.multi_mapper.mmc3.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.mmc3.prg_aout_tmp [18:13] \nes_i.addr [12:7] }, B={ 7'1100000 \nes_i.multi_mapper.mmc3.prg_ram [12:7] }, Y=\nes_i.multi_mapper.mmc3.prg_aout [19:7]
      New connections: { \nes_i.multi_mapper.mmc3.prg_aout [21:20] \nes_i.multi_mapper.mmc3.prg_aout [6:0] } = { \nes_i.multi_mapper.mmc3.prg_aout [19] \nes_i.multi_mapper.mmc3.prg_aout [19] \nes_i.addr [6:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc4.$ternary$mappers/MMC2.sv:321$9406:
      Old ports: A={ 4'0000 \nes_i.multi_mapper.mmc4.prgsel \nes_i.addr [13:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.mmc4.prg_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.mmc4.prgsel \nes_i.addr [13] }, B=6'100000, Y=\nes_i.multi_mapper.mmc4.prg_aout [18:13]
      New connections: { \nes_i.multi_mapper.mmc4.prg_aout [21:19] \nes_i.multi_mapper.mmc4.prg_aout [12:0] } = { \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27810:
      Old ports: A={ \nes_i.multi_mapper.mmc5.chrsel \nes_i.multi_mapper.chr_ain [9:0] }, B={ \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \nes_i.multi_mapper.mmc5.last_read_exattr [5:0] \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$auto$wreduce.cc:514:run$40212 [19:0]
      New ports: A=\nes_i.multi_mapper.mmc5.chrsel, B={ \nes_i.multi_mapper.mmc5.upper_chr_bank_bits \nes_i.multi_mapper.mmc5.last_read_exattr [5:0] \nes_i.multi_mapper.jycompany.chr_ain [11:10] }, Y=$auto$wreduce.cc:514:run$40212 [19:10]
      New connections: $auto$wreduce.cc:514:run$40212 [9:0] = \nes_i.multi_mapper.chr_ain [9:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27816:
      Old ports: A={ 2'10 $auto$wreduce.cc:514:run$40212 [19:0] }, B={ 2'10 \nes_i.multi_mapper.mmc5.vsplit_bank \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] }, Y=\nes_i.multi_mapper.mmc5.chr_aout
      New ports: A=$auto$wreduce.cc:514:run$40212 [19:0], B={ \nes_i.multi_mapper.mmc5.vsplit_bank \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] }, Y=\nes_i.multi_mapper.mmc5.chr_aout [19:0]
      New connections: \nes_i.multi_mapper.mmc5.chr_aout [21:20] = 2'10
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27935:
      Old ports: A=8'11111111, B={ 6'000000 \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.IsNonZero \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.IsNonZero }, Y=$flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0]
      New ports: A=3'111, B={ 1'0 \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq2.IsNonZero \nes_i.multi_mapper.snd_mmc5.mmc5apu.Sq1.IsNonZero }, Y=$flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2:0]
      New connections: $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [7:3] = { $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2] $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2] $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2] $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2] $flatten\nes_i.\multi_mapper.\mmc5.$5\prg_dout[7:0] [2] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$ternary$mappers/MMC5.sv:350$9898:
      Old ports: A={ 6'111100 \nes_i.multi_mapper.mmc5.prgsel [2:0] }, B={ 2'00 \nes_i.multi_mapper.mmc5.prgsel [6:0] }, Y=\nes_i.multi_mapper.mmc5.prg_aout [21:13]
      New ports: A=5'11100, B={ 1'0 \nes_i.multi_mapper.mmc5.prgsel [6:3] }, Y=\nes_i.multi_mapper.mmc5.prg_aout [20:16]
      New connections: { \nes_i.multi_mapper.mmc5.prg_aout [21] \nes_i.multi_mapper.mmc5.prg_aout [15:13] } = { \nes_i.multi_mapper.mmc5.prg_aout [20] \nes_i.multi_mapper.mmc5.prgsel [2:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\n163.$ternary$mappers/Namco.sv:84$10840:
      Old ports: A={ 3'000 \nes_i.multi_mapper.n163.n163.prgbankin [5:2] \nes_i.multi_mapper.n163.n163.ramprgaout [1:0] }, B=9'111100000, Y=\nes_i.multi_mapper.n163.prg_aout [21:13]
      New ports: A={ 1'0 \nes_i.multi_mapper.n163.n163.prgbankin [5:2] \nes_i.multi_mapper.n163.n163.ramprgaout [1:0] }, B=7'1100000, Y=\nes_i.multi_mapper.n163.prg_aout [19:13]
      New connections: \nes_i.multi_mapper.n163.prg_aout [21:20] = { \nes_i.multi_mapper.n163.prg_aout [19] \nes_i.multi_mapper.n163.prg_aout [19] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$ternary$mappers/MMC1.sv:136$9309:
      Old ports: A={ 1'0 \nes_i.multi_mapper.nesev.mmc1_nesevent.prgsel \nes_i.addr [13:0] }, B={ \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [4] \nes_i.multi_mapper.nesev.mmc1_nesevent.prgsel \nes_i.addr [13:0] }, Y=\nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18:0]
      New ports: A=1'0, B=\nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [4], Y=\nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18]
      New connections: \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [17:0] = { \nes_i.multi_mapper.nesev.mmc1_nesevent.prgsel \nes_i.addr [13:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$ternary$mappers/MMC1.sv:157$9318:
      Old ports: A={ 3'000 \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.nesev.mmc1_aout
      New ports: A={ 1'0 \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18:0] }, B={ 7'1100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.nesev.mmc1_aout [19:0]
      New connections: \nes_i.multi_mapper.nesev.mmc1_aout [21:20] = { \nes_i.multi_mapper.nesev.mmc1_aout [19] \nes_i.multi_mapper.nesev.mmc1_aout [19] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\sachen.$procmux$21136:
      Old ports: A={ 2'00 $auto$wreduce.cc:514:run$40217 [6:0] }, B={ 2'00 \nes_i.multi_mapper.sachen.chr_bank_2 [0] \nes_i.multi_mapper.sachen.chr_bank_o [0] \nes_i.multi_mapper.sachen.chr_bank_p [1:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] }, Y=$flatten\nes_i.\multi_mapper.\sachen.$5\chrsel[8:0]
      New ports: A=$auto$wreduce.cc:514:run$40217 [6:0], B={ \nes_i.multi_mapper.sachen.chr_bank_2 [0] \nes_i.multi_mapper.sachen.chr_bank_o [0] \nes_i.multi_mapper.sachen.chr_bank_p [1:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] }, Y=$flatten\nes_i.\multi_mapper.\sachen.$5\chrsel[8:0] [6:0]
      New connections: $flatten\nes_i.\multi_mapper.\sachen.$5\chrsel[8:0] [8:7] = 2'00
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11341:
      Old ports: A=\nes_i.multi_mapper.sachenj.register_reg, B={ 2'00 \nes_i.multi_mapper.sachenj.input_reg [3] \nes_i.multi_mapper.sachenj.register_reg [2:0] }, Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11341_Y
      New ports: A=\nes_i.multi_mapper.sachenj.register_reg [5:3], B={ 2'00 \nes_i.multi_mapper.sachenj.input_reg [3] }, Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11341_Y [5:3]
      New connections: $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11341_Y [2:0] = \nes_i.multi_mapper.sachenj.register_reg [2:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342:
      Old ports: A=6'110000, B=6'001000, Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y
      New ports: A=2'10, B=2'01, Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y [4:3]
      New connections: { $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y [5] $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y [2:0] } = { $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y [4] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][4][15]$42659:
      Old ports: A=7'0010000, B=7'0001111, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [3:1] } = { 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\vrc24.$ternary$mappers/VRC.sv:344$10009:
      Old ports: A={ 4'0000 \nes_i.multi_mapper.vrc24.prg_tmp }, B=9'111100000, Y=\nes_i.multi_mapper.vrc24.prg_aout [21:13]
      New ports: A={ 1'0 \nes_i.multi_mapper.vrc24.prg_tmp }, B=6'100000, Y=\nes_i.multi_mapper.vrc24.prg_aout [18:13]
      New connections: \nes_i.multi_mapper.vrc24.prg_aout [21:19] = { \nes_i.multi_mapper.vrc24.prg_aout [18] \nes_i.multi_mapper.vrc24.prg_aout [18] \nes_i.multi_mapper.vrc24.prg_aout [18] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\vrc3.$ternary$mappers/VRC.sv:197$9971:
      Old ports: A={ 5'00000 $flatten\nes_i.\multi_mapper.\vrc3.$ternary$mappers/VRC.sv:197$9970_Y \nes_i.addr [13:0] }, B={ 9'111100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.vrc3.prg_aout
      New ports: A={ 1'0 $flatten\nes_i.\multi_mapper.\vrc3.$ternary$mappers/VRC.sv:197$9970_Y \nes_i.addr [13] }, B=5'10000, Y={ \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [16:13] }
      New connections: { \nes_i.multi_mapper.vrc3.prg_aout [21:19] \nes_i.multi_mapper.vrc3.prg_aout [17] \nes_i.multi_mapper.vrc3.prg_aout [12:0] } = { \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [18] 1'0 \nes_i.addr [12:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\vrc6.$ternary$mappers/VRC.sv:436$10038:
      Old ports: A={ 3'000 \nes_i.multi_mapper.vrc6.ramprgaout }, B=9'111100000, Y=\nes_i.multi_mapper.vrc6.prg_aout [21:13]
      New ports: A={ 1'0 \nes_i.multi_mapper.vrc6.ramprgaout }, B=7'1100000, Y=\nes_i.multi_mapper.vrc6.prg_aout [19:13]
      New connections: \nes_i.multi_mapper.vrc6.prg_aout [21:20] = { \nes_i.multi_mapper.vrc6.prg_aout [19] \nes_i.multi_mapper.vrc6.prg_aout [19] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.$ternary$ppu.sv:792$7723:
      Old ports: A={ \nes_i.ppu.bg_patt \nes_i.ppu.bg_painter.current_name_table \nes_i.ppu.clock.cycle [1] \nes_i.ppu.loopy0.loopy_v [14:12] }, B={ \nes_i.ppu.sprite_vram_addr [12] \nes_i.ppu.address_gen.temp_tile [7:1] \nes_i.ppu.sprite_vram_addr [4] \nes_i.ppu.clock.cycle [1] \nes_i.ppu.address_gen.y_f [2:0] }, Y=$auto$wreduce.cc:514:run$40225 [12:0]
      New ports: A={ \nes_i.ppu.bg_patt \nes_i.ppu.bg_painter.current_name_table \nes_i.ppu.loopy0.loopy_v [14:12] }, B={ \nes_i.ppu.sprite_vram_addr [12] \nes_i.ppu.address_gen.temp_tile [7:1] \nes_i.ppu.sprite_vram_addr [4] \nes_i.ppu.address_gen.y_f [2:0] }, Y={ $auto$wreduce.cc:514:run$40225 [12:4] $auto$wreduce.cc:514:run$40225 [2:0] }
      New connections: $auto$wreduce.cc:514:run$40225 [3] = \nes_i.ppu.clock.cycle [1]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\clock.$ternary$ppu.sv:163$7518:
      Old ports: A=3'100, B=3'011, Y=$auto$wreduce.cc:514:run$40226 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:514:run$40226 [2] $auto$wreduce.cc:514:run$40226 [0] }
      New connections: $auto$wreduce.cc:514:run$40226 [1] = $auto$wreduce.cc:514:run$40226 [0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\loopy0.$ternary$ppu.sv:99$7508:
      Old ports: A=6'000001, B=6'100000, Y=$auto$wreduce.cc:514:run$40227 [5:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:514:run$40227 [5] $auto$wreduce.cc:514:run$40227 [0] }
      New connections: $auto$wreduce.cc:514:run$40227 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\palette_ram.$ternary$palette_ram.v:18$11562:
      Old ports: A=\nes_i.ppu.palette_ram.addr, B={ 1'0 \nes_i.ppu.palette_ram.addr [3:0] }, Y=\nes_i.ppu.palette_ram.addr2
      New ports: A=\nes_i.ppu.palette_ram.addr [4], B=1'0, Y=\nes_i.ppu.palette_ram.addr2 [4]
      New connections: \nes_i.ppu.palette_ram.addr2 [3:0] = \nes_i.ppu.palette_ram.addr [3:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$procmux$33045:
      Old ports: A=\nes_i.ppu.sprite_ram.oam_data [4:0], B={ 3'000 \nes_i.ppu.sprite_ram.oam_data [1:0] }, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$33045_Y [4:0]
      New ports: A=\nes_i.ppu.sprite_ram.oam_data [4:2], B=3'000, Y=$flatten\nes_i.\ppu.\sprite_ram.$procmux$33045_Y [4:2]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$procmux$33045_Y [1:0] = \nes_i.ppu.sprite_ram.oam_data [1:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\ppu.\sprite_ram.$ternary$ppu.sv:365$7606:
      Old ports: A={ \nes_i.apu.Dmc.DIN [4] \nes_i.apu.DIN [3:0] }, B={ 3'000 \nes_i.apu.DIN [1:0] }, Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_DATA[7:0]$7589 [4:0]
      New ports: A={ \nes_i.apu.Dmc.DIN [4] \nes_i.apu.DIN [3:2] }, B=3'000, Y=$flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_DATA[7:0]$7589 [4:2]
      New connections: $flatten\nes_i.\ppu.\sprite_ram.$0$memwr$\oam$ppu.sv:365$7566_DATA[7:0]$7589 [1:0] = \nes_i.apu.DIN [1:0]
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:145$11404:
      Old ports: A=4'1111, B=4'0000, Y=$flatten\sdram_i.$ternary$sdram.v:145$11404_Y
      New ports: A=1'1, B=1'0, Y=$flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0]
      New connections: $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [3:1] = { $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0] $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0] $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:152$11420:
      Old ports: A=4'1111, B=4'0001, Y=$flatten\sdram_i.$ternary$sdram.v:152$11420_Y
      New ports: A=1'1, B=1'0, Y=$flatten\sdram_i.$ternary$sdram.v:152$11420_Y [1]
      New connections: { $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [3:2] $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [0] } = { $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [1] $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:157$11427:
      Old ports: A=11'01000110000, B=11'10000000000, Y=\sdram_i.reset_addr [10:0]
      New ports: A=2'01, B=2'10, Y={ \sdram_i.reset_addr [10] \sdram_i.reset_addr [4] }
      New connections: { \sdram_i.reset_addr [9:5] \sdram_i.reset_addr [3:0] } = { \sdram_i.reset_addr [4] 3'000 \sdram_i.reset_addr [4] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:162$11430:
      Old ports: A=16'0000000000000000, B={ \sdram_i.din \sdram_i.din }, Y=\sd_data_out
      New ports: A=8'00000000, B=\sdram_i.din, Y=\sd_data_out [7:0]
      New connections: \sd_data_out [15:8] = \sd_data_out [7:0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u21.data_word }, B={ 1'1 \vga2dvid_instance.u21.data_word [8] \vga2dvid_instance.u21.data_word_inv [7:0] }, Y=$flatten\vga2dvid_instance.\u21.$procmux$20577_Y
      New ports: A={ 1'0 \vga2dvid_instance.u21.data_word [7:0] }, B={ 1'1 \vga2dvid_instance.u21.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [7:0] }
      New connections: $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [8] = \vga2dvid_instance.u21.data_word [8]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u21.xored [7:1] \vga2dvid_instance.u21.data [0] }, B={ 1'0 \vga2dvid_instance.u21.xnored [7:1] \vga2dvid_instance.u21.data [0] }, Y=\vga2dvid_instance.u21.data_word
      New ports: A={ 1'1 \vga2dvid_instance.u21.xored [7:1] }, B={ 1'0 \vga2dvid_instance.u21.xnored [7:1] }, Y=\vga2dvid_instance.u21.data_word [8:1]
      New connections: \vga2dvid_instance.u21.data_word [0] = \vga2dvid_instance.u21.data [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u22.data_word }, B={ 1'1 \vga2dvid_instance.u22.data_word [8] \vga2dvid_instance.u22.data_word_inv [7:0] }, Y=$flatten\vga2dvid_instance.\u22.$procmux$20577_Y
      New ports: A={ 1'0 \vga2dvid_instance.u22.data_word [7:0] }, B={ 1'1 \vga2dvid_instance.u22.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [7:0] }
      New connections: $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [8] = \vga2dvid_instance.u22.data_word [8]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u22.xored [7:1] \vga2dvid_instance.u22.data [0] }, B={ 1'0 \vga2dvid_instance.u22.xnored [7:1] \vga2dvid_instance.u22.data [0] }, Y=\vga2dvid_instance.u22.data_word
      New ports: A={ 1'1 \vga2dvid_instance.u22.xored [7:1] }, B={ 1'0 \vga2dvid_instance.u22.xnored [7:1] }, Y=\vga2dvid_instance.u22.data_word [8:1]
      New connections: \vga2dvid_instance.u22.data_word [0] = \vga2dvid_instance.u22.data [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u23.data_word }, B={ 1'1 \vga2dvid_instance.u23.data_word [8] \vga2dvid_instance.u23.data_word_inv [7:0] }, Y=$flatten\vga2dvid_instance.\u23.$procmux$20577_Y
      New ports: A={ 1'0 \vga2dvid_instance.u23.data_word [7:0] }, B={ 1'1 \vga2dvid_instance.u23.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [7:0] }
      New connections: $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [8] = \vga2dvid_instance.u23.data_word [8]
    Consolidated identical input bits for $pmux cell $flatten\vga2dvid_instance.\u23.$procmux$20587:
      Old ports: A=10'1010101011, B=30'110101010000101010110101010100, Y=$flatten\vga2dvid_instance.\u23.$procmux$20587_Y
      New ports: A=3'101, B=9'110001010, Y={ $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [9] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [2] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [0] }
      New connections: { $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [8:3] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [1] } = { $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [2] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [0] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [2] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [0] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [2] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [0] $flatten\vga2dvid_instance.\u23.$procmux$20587_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u23.xored [7:1] \vga2dvid_instance.u23.data [0] }, B={ 1'0 \vga2dvid_instance.u23.xnored [7:1] \vga2dvid_instance.u23.data [0] }, Y=\vga2dvid_instance.u23.data_word
      New ports: A={ 1'1 \vga2dvid_instance.u23.xored [7:1] }, B={ 1'0 \vga2dvid_instance.u23.xnored [7:1] }, Y=\vga2dvid_instance.u23.data_word [8:1]
      New connections: \vga2dvid_instance.u23.data_word [0] = \vga2dvid_instance.u23.data [0]
    Consolidated identical input bits for $mux cell $flatten\vga_i.$ternary$vga.v:311$11608:
      Old ports: A=8'00000000, B={ \vga_i.rgb [23:18] 2'00 }, Y=\vga2dvid_instance.u21.data
      New ports: A=6'000000, B=\vga_i.rgb [23:18], Y=\vga2dvid_instance.u21.data [7:2]
      New connections: \vga2dvid_instance.u21.data [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\vga_i.$ternary$vga.v:312$11610:
      Old ports: A=8'00000000, B={ \vga_i.rgb [15:10] 2'00 }, Y=\vga2dvid_instance.u22.data
      New ports: A=6'000000, B=\vga_i.rgb [15:10], Y=\vga2dvid_instance.u22.data [7:2]
      New connections: \vga2dvid_instance.u22.data [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\vga_i.$ternary$vga.v:313$11612:
      Old ports: A=8'00000000, B={ \vga_i.rgb [7:2] 2'00 }, Y=\vga2dvid_instance.u23.data
      New ports: A=6'000000, B=\vga_i.rgb [7:2], Y=\vga2dvid_instance.u23.data [7:2]
      New connections: \vga2dvid_instance.u23.data [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][3][7]$42938:
      Old ports: A=8'00100100, B=8'00011011, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916
      New ports: A=2'10, B=2'01, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [7:3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [1] } = { 2'00 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] }
    Consolidated identical input bits for $mux cell \nes_i.cpu.:290:
      Old ports: A={ 1'x \nes_i.cpu.alu.p_in [6] \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] 1'x \nes_i.cpu.alu.p_in [0] }, B={ \nes_i.cpu.p_out [7:6] \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.p_out [1:0] }, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114
      New ports: A={ 1'x \nes_i.cpu.alu.p_in [6] 1'x \nes_i.cpu.alu.p_in [0] }, B={ \nes_i.cpu.p_out [7:6] \nes_i.cpu.p_out [1:0] }, Y={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114 [7:6] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114 [1:0] }
      New connections: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114 [5:2] = { \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] }
    Consolidated identical input bits for $mux cell \nes_i.cpu.:379:
      Old ports: A={ 1'x \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [1:0] }, B={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$135 2'11 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$142 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$120 [1] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$133 }, Y=$auto$wreduce.cc:514:run$40163 [6:0]
      New ports: A={ 1'x \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [1:0] }, B={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$135 1'1 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$142 $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$120 [1] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$133 }, Y={ $auto$wreduce.cc:514:run$40163 [6] $auto$wreduce.cc:514:run$40163 [4:0] }
      New connections: $auto$wreduce.cc:514:run$40163 [5] = $auto$wreduce.cc:514:run$40163 [4]
    Consolidated identical input bits for $mux cell \nes_i.cpu.:490:
      Old ports: A=3'110, B=3'010, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$190
      New ports: A=1'1, B=1'0, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$190 [2]
      New connections: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$190 [1:0] = 2'10
    Consolidated identical input bits for $mux cell \nes_i.cpu.:639:
      Old ports: A={ \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [1:0] }, B={ 1'0 \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [1:0] }, Y=\nes_i.cpu.pwithb [4:0]
      New ports: A=\nes_i.cpu.p [4], B=1'0, Y=\nes_i.cpu.pwithb [4]
      New connections: \nes_i.cpu.pwithb [3:0] = { \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.alu.p_in [1:0] }
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3062:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$40164 [5:2] $auto$alumacc.cc:511:replace_alu$41068 [0] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1275 [5:1] $auto$alumacc.cc:511:replace_alu$41068 [0] }, Y={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1276 [5:4] \nes_i.cpu.alu.adc_q [3:0] }
      New ports: A={ 1'0 $auto$wreduce.cc:514:run$40164 [5:2] }, B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1275 [5:1], Y={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1276 [5:4] \nes_i.cpu.alu.adc_q [3:1] }
      New connections: \nes_i.cpu.alu.adc_q [0] = $auto$alumacc.cc:511:replace_alu$41068 [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3096:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$40166 [5] \nes_i.cpu.alu.adc_n $auto$wreduce.cc:514:run$40166 [3:2] $auto$alumacc.cc:511:replace_alu$41062 [0] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1286 [5:1] $auto$alumacc.cc:511:replace_alu$41062 [0] }, Y={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1287 [5:4] \nes_i.cpu.alu.adc_q [7:4] }
      New ports: A={ 1'0 $auto$wreduce.cc:514:run$40166 [5] \nes_i.cpu.alu.adc_n $auto$wreduce.cc:514:run$40166 [3:2] }, B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1286 [5:1], Y={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1287 [5:4] \nes_i.cpu.alu.adc_q [7:5] }
      New connections: \nes_i.cpu.alu.adc_q [4] = $auto$alumacc.cc:511:replace_alu$41062 [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3192:
      Old ports: A=\nes_i.cpu.alu.sbx_q [3:0], B={ $auto$wreduce.cc:514:run$40167 [3:1] \nes_i.cpu.alu.sbx_q [0] }, Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1317 [3:0]
      New ports: A=\nes_i.cpu.alu.sbx_q [3:1], B=$auto$wreduce.cc:514:run$40167 [3:1], Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1317 [3:1]
      New connections: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1317 [0] = \nes_i.cpu.alu.sbx_q [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3210:
      Old ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:4] }, B={ $auto$wreduce.cc:514:run$40169 [3:1] \nes_i.cpu.alu.sbx_q [4] }, Y=$auto$wreduce.cc:514:run$40170 [3:0]
      New ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:5] }, B=$auto$wreduce.cc:514:run$40169 [3:1], Y=$auto$wreduce.cc:514:run$40170 [3:1]
      New connections: $auto$wreduce.cc:514:run$40170 [0] = \nes_i.cpu.alu.sbx_q [4]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3217:
      Old ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:4] $auto$wreduce.cc:514:run$40168 [0] }, B={ $auto$wreduce.cc:514:run$40170 [3:0] $auto$wreduce.cc:514:run$40168 [0] }, Y={ \nes_i.cpu.alu.sbc_q [7:4] $auto$wreduce.cc:514:run$40172 [0] }
      New ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:4] }, B=$auto$wreduce.cc:514:run$40170 [3:0], Y=\nes_i.cpu.alu.sbc_q [7:4]
      New connections: $auto$wreduce.cc:514:run$40172 [0] = $auto$wreduce.cc:514:run$40168 [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3288:
      Old ports: A={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [3:1] $auto$alumacc.cc:511:replace_alu$41047 [0] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1342 [3:1] $auto$alumacc.cc:511:replace_alu$41047 [0] }, Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1343
      New ports: A=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [3:1], B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1342 [3:1], Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1343 [3:1]
      New connections: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1343 [0] = $auto$alumacc.cc:511:replace_alu$41047 [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3301:
      Old ports: A={ \nes_i.cpu.alu.p_in [0] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [6:5] $auto$alumacc.cc:511:replace_alu$41044 [0] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1346 [3:1] $auto$alumacc.cc:511:replace_alu$41044 [0] }, Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1348
      New ports: A={ \nes_i.cpu.alu.p_in [0] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [6:5] }, B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1346 [3:1], Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1348 [3:1]
      New connections: $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1348 [0] = $auto$alumacc.cc:511:replace_alu$41044 [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1016:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$40179 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40179 [1]
      New connections: $auto$wreduce.cc:514:run$40179 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1099:
      Old ports: A=2'00, B=2'10, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$460
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$460 [1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$460 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1172:
      Old ports: A=2'00, B=2'10, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$484
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$484 [1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$484 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1294:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$40183 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$40183 [1]
      New connections: $auto$wreduce.cc:514:run$40183 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1541:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$40184 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40184 [1]
      New connections: $auto$wreduce.cc:514:run$40184 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1543:
      Old ports: A=3'101, B={ 1'1 $auto$wreduce.cc:514:run$40184 [1:0] }, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650
      New ports: A=2'01, B=$auto$wreduce.cc:514:run$40184 [1:0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650 [1:0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650 [2] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1707:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$40186 [0] }, B=2'01, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$718
      New ports: A=$auto$wreduce.cc:514:run$40186 [0], B=1'1, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$718 [0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$718 [1] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1855:
      Old ports: A=3'010, B=3'100, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$779
      New ports: A=2'01, B=2'10, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$779 [2:1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$779 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1949:
      Old ports: A=3'010, B=3'100, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$821
      New ports: A=2'01, B=2'10, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$821 [2:1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$821 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1954:
      Old ports: A=2'00, B={ 1'0 $auto$wreduce.cc:514:run$40185 [0] }, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$824
      New ports: A=1'0, B=$auto$wreduce.cc:514:run$40185 [0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$824 [0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$824 [1] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2123:
      Old ports: A=3'011, B=3'101, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1013
      New ports: A=2'01, B=2'10, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1013 [2:1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1013 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2149:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$40187 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40187 [1]
      New connections: $auto$wreduce.cc:514:run$40187 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2444:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$40174 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40174 [1]
      New connections: $auto$wreduce.cc:514:run$40174 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2446:
      Old ports: A=3'100, B={ 1'1 $auto$wreduce.cc:514:run$40174 [1:0] }, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037
      New ports: A=2'00, B=$auto$wreduce.cc:514:run$40174 [1:0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037 [1:0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037 [2] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2689:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$40177 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40177 [1]
      New connections: $auto$wreduce.cc:514:run$40177 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:931:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$396
      New ports: A=1'0, B=1'1, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$396 [3]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$396 [2:0] = 3'001
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:984:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:514:run$40178 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$40178 [2]
      New connections: $auto$wreduce.cc:514:run$40178 [1:0] = 2'00
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:990:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$40178 [2:0] }, B=4'0000, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419
      New ports: A=$auto$wreduce.cc:514:run$40178 [2:0], B=3'000, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419 [2:0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419 [3] = 1'0
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$43044: { \nes_i.multi_mapper.map72.enable \nes_i.multi_mapper.map66.enable \nes_i.multi_mapper.me [218] \nes_i.multi_mapper.me [164:162] \nes_i.multi_mapper.me [143] \nes_i.multi_mapper.me [107] \nes_i.multi_mapper.me [73] \nes_i.multi_mapper.me [34] \nes_i.multi_mapper.me [30] \nes_i.multi_mapper.me [13] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$42914:
      Old ports: A=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915, B=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904
      New ports: A={ 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$a$42915 [1:0] }, B={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [2] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][3]$b$42916 [0] }, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [2:0] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [7:6] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [4:3] } = { 2'00 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [1] }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$42911:
      Old ports: A=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912, B=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903
      New ports: A={ 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$a$42912 [0] }, B={ 2'00 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$b$42913 [0] }, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [4:3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [7:5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [2:1] } = { 3'010 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$42908:
      Old ports: A=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909, B=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901
      New ports: A={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [7] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$a$42909 [4] 2'11 }, B={ 2'01 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [4] 1'0 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][1]$b$42910 [1] }, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [7] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [5:4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [2:1] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [6] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [0] } = { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$b$42901 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$42905:
      Old ports: A=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906, B=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900
      New ports: A={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [6] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$a$42906 [3] 2'11 }, B={ 2'01 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [1] 1'0 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [1] }, Y={ $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [6:5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [3:1] }
      New connections: { $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [7] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [4] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [0] } = { 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][0]$a$42900 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$42866:
      Old ports: A=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867, B=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$b$42868, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858
      New ports: A={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867 [0] $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$a$42867 [0] }, B={ 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][2]$b$42868 [0] }, Y={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858 [2] $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858 [0] }
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$42860:
      Old ports: A=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861, B=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$b$42862, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$a$42855
      New ports: A={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861 [0] $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$a$42861 [0] }, B={ 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][2][0]$b$42862 [0] }, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$a$42855 [1:0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$a$42855 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$42752:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [13] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][15]$a$42753 [0] }, B=3'000, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [17:14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [12:2] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1:0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1:0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$42749:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705
      New ports: A={ 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$a$42750 [9] 3'011 }, B={ 4'0111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][14]$b$42751 [4:3] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [16:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [5:3] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [14:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [8:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [2:0] } = 12'111011110110
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$42746:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703
      New ports: A={ 3'001 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [6] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$a$42747 [1] }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [1] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [1] 4'0001 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][13]$b$42748 [2:1] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [10:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [4:1] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [17:13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [0] } = { 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [9] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$42743:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$a$42744 [7] 1'1 }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][12]$b$42745 [16:15] 2'10 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [16:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [14:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [6:1] } = { 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$42740:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][11]$a$42741 [3] 1'1 }, B=3'000, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [17:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$42737:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [16] 3'110 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$a$42738 [1] 1'0 }, B={ 2'10 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][10]$b$42739 [1:0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [16:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [2:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [14:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [8:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [4:3] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [15] 4'1101 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [2] 3'110 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$42734:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697
      New ports: A={ 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$a$42735 [3] 2'10 }, B={ 3'010 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][9]$b$42736 [1:0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [5:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [17:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [2] } = { 5'11111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$42731:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [10] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [10] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$a$42732 [0] }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [8] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][8]$b$42733 [0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [11:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [15:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [5:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] 6'111111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$42728:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694
      New ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][7]$a$42729 [1], B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [17:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [0] } = { 6'000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 3'000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$42725:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [11] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$a$42726 [6] 1'0 }, B={ 3'100 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][6]$b$42727 [0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [17:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [10:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [5:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] 3'110 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$42722:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] 3'000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [2] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$a$42723 [0] }, B={ 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [9] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][5]$b$42724 [2] 2'00 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [2:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [17:16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [12:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [5:3] } = { 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [2] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$42719:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690
      New ports: A={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$a$42720 [0] }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [7] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][4]$b$42721 [0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [15:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [6:5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [3:1] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] 4'1111 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$42716:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717, B=18'000000000000000000, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688
      New ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][3]$a$42717 [1], B=1'0, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [17:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [0] } = { 7'0000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1] 5'00000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$42713:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [14] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$a$42714 [7] }, B={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][2]$b$42715 [9:8] 1'1 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [9:7] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [17:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [13:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [6:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [14] 4'0000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [7] 7'0000000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$42710:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$a$42711 [0] }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [15] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][1]$b$42712 [6] 2'00 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [17:16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [12:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [5:4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [2:1] } = { 2'10 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] 4'0000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$42707:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$a$42708 [6:5] 1'1 }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][4][0]$b$42709 [7] 3'010 }, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7:4]
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [17:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [3:0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7:6] 4'1111 }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$42611:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589
      New ports: A={ 2'01 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42612 [1] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42613 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589 [4:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589 [1:0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589 [2] } = { 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42589 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$42608:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42609 [2] 1'0 }, B={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [0] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42610 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [3:2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$42605:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586
      New ports: A={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [4] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42606 [1] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42607 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [5:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [1:0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [2] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$42602:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42585
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42603 [1] 1'0 }, B={ 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [2] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42604 [0] }, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42585 [3:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42585 [6:4] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$42599:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42600, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583
      New ports: A={ 2'01 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42600 [0] }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42601 [1] 1'1 }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [1:0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [6:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [2] } = 4'0001
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$42596:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42597 [2] 2'00 }, B={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [1] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42598 [1:0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [2:0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [3] } = { 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$42593:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580
      New ports: A={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42594 [2:1] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [3] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42595 [0] }, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [3:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [6:4] = { 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [3:2] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$42590:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42591 [1] 1'1 }, B={ 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [1:0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [2:0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [3] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42579 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$42554:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555, B=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$b$42556, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$b$42550
      New ports: A={ 2'00 $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$a$42555 [4] }, B={ $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][1]$b$42556 [6] 2'11 }, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$b$42550 [6:4]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$b$42550 [3:0] = 4'1111
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$42551:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$a$42552, B=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$a$42549
      New ports: A={ 2'00 $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$a$42552 [0] }, B={ $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][1][0]$b$42553 [2] 2'11 }, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$a$42549 [2:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20540$rdmux[0][0][0]$a$42549 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$42533:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534, B=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$b$42535, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$b$42529
      New ports: A={ 2'00 $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$a$42534 [4] }, B={ $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][1]$b$42535 [6] 2'11 }, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$b$42529 [6:4]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$b$42529 [3:0] = 4'1111
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$42530:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$a$42531, B=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$a$42528
      New ports: A={ 2'00 $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$a$42531 [0] }, B={ $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][1][0]$b$42532 [2] 2'11 }, Y=$memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$a$42528 [2:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.$auto$proc_rom.cc:155:do_switch$20536$rdmux[0][0][0]$a$42528 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$42476:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454
      New ports: A={ 2'01 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$a$42477 [1] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][7]$b$42478 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454 [4:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454 [1:0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454 [2] } = { 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$b$42454 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$42473:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$a$42474 [2] 1'0 }, B={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [0] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$b$42475 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [3:2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$42470:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451
      New ports: A={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [4] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$a$42471 [1] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$b$42472 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [5:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [1:0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [2] } = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$42467:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42450
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$a$42468 [1] 1'0 }, B={ 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [2] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][4]$b$42469 [0] }, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42450 [3:0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42450 [6:4] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$42464:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42465, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448
      New ports: A={ 2'01 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$a$42465 [0] }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][3]$b$42466 [1] 1'1 }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [1:0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [6:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [2] } = 4'0001
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$42461:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$a$42462 [2] 2'00 }, B={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [1] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$b$42463 [1:0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [2:0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [3] } = { 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$42458:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445
      New ports: A={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$a$42459 [2:1] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [3] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$b$42460 [0] }, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [3:0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [6:4] = { 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [3:2] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$42455:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$a$42456 [1] 1'1 }, B={ 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [1:0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [2:0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [3] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$a$42444 [1] }
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$ternary$game_loader.sv:32$11462:
      Old ports: A=$flatten\game_loader_i.$ternary$game_loader.sv:33$11461_Y [2:0], B=3'100, Y=$flatten\game_loader_i.$ternary$game_loader.sv:32$11462_Y [2:0]
      New ports: A=$flatten\game_loader_i.$ternary$game_loader.sv:33$11461_Y [1:0], B=2'00, Y=$flatten\game_loader_i.$ternary$game_loader.sv:32$11462_Y [1:0]
      New connections: $flatten\game_loader_i.$ternary$game_loader.sv:32$11462_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $flatten\game_loader_i.$ternary$game_loader.sv:41$11483:
      Old ports: A=$flatten\game_loader_i.$ternary$game_loader.sv:42$11482_Y [2:0], B=3'100, Y=$flatten\game_loader_i.$ternary$game_loader.sv:41$11483_Y [2:0]
      New ports: A=$flatten\game_loader_i.$ternary$game_loader.sv:42$11482_Y [1:0], B=2'00, Y=$flatten\game_loader_i.$ternary$game_loader.sv:41$11483_Y [1:0]
      New connections: $flatten\game_loader_i.$ternary$game_loader.sv:41$11483_Y [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23448:
      Old ports: A=$flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y, B=12'001011011010, Y=$flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [7:2]
      New ports: A={ $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [5] 1'1 $flatten\genblk3.us2_hid_host_inst.$procmux$23434_Y [1] 1'0 }, B=8'00110110, Y={ $flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [7:6] $flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [3:2] }
      New connections: $flatten\genblk3.us2_hid_host_inst.$0\token_pid_i[7:0] [5:4] = 2'10
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23504:
      Old ports: A=$auto$wreduce.cc:514:run$40149, B={ 12'000000000000 $auto$wreduce.cc:514:run$40151 [3:0] }, Y=$flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0]
      New ports: A=$auto$wreduce.cc:514:run$40149 [3:0], B={ $auto$wreduce.cc:514:run$40151 [3] 3'000 }, Y=$flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [3:0]
      New connections: $flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [15:4] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33629:
      Old ports: A=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0], B=8'11010010, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0]
      New ports: A={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [3:2] 1'0 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$8\utmi_data_r[7:0] [0] }, B=4'0010, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [3:0]
      New connections: $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [7:4] = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [1] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [1] 1'0 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33940:
      Old ports: A=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0], B=4'0000, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$20\next_state_r[3:0]
      New ports: A=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$22\next_state_r[3:0] [1], B=1'0, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$20\next_state_r[3:0] [1]
      New connections: { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$20\next_state_r[3:0] [3:2] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$20\next_state_r[3:0] [0] } = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$20\next_state_r[3:0] [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$34140:
      Old ports: A=$auto$wreduce.cc:514:run$40160 [2:0], B=3'100, Y=$auto$wreduce.cc:514:run$40159 [2:0]
      New ports: A={ $auto$wreduce.cc:514:run$40160 [2] $auto$wreduce.cc:514:run$40160 [0] }, B=2'10, Y={ $auto$wreduce.cc:514:run$40159 [2] $auto$wreduce.cc:514:run$40159 [0] }
      New connections: $auto$wreduce.cc:514:run$40159 [1] = $auto$wreduce.cc:514:run$40159 [0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\dma.$procmux$33546:
      Old ports: A=$flatten\nes_i.\dma.$procmux$33544_Y, B=2'01, Y=$flatten\nes_i.\dma.$procmux$33546_Y
      New ports: A=$flatten\nes_i.\dma.$procmux$33544_Y [1], B=1'0, Y=$flatten\nes_i.\dma.$procmux$33546_Y [1]
      New connections: $flatten\nes_i.\dma.$procmux$33546_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\jycompany.\mp.$procmux$22422:
      Old ports: A=$auto$wreduce.cc:514:run$40196 [8:0], B={ \nes_i.multi_mapper.jycompany.multiplier_1 1'0 }, Y=$auto$wreduce.cc:514:run$40194 [8:0]
      New ports: A=$auto$wreduce.cc:514:run$40196 [8:1], B=\nes_i.multi_mapper.jycompany.multiplier_1, Y=$auto$wreduce.cc:514:run$40194 [8:1]
      New connections: $auto$wreduce.cc:514:run$40194 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31143:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y, B=4'1110, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0] $flatten\nes_i.\multi_mapper.\map28.$procmux$31141_Y [0] }, B=2'10, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y [1:0]
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y [3:2] = { $flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y [1] $flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31177:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y, B=3'001, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31177_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y [2] $flatten\nes_i.\multi_mapper.\map28.$procmux$31175_Y [0] }, B=2'01, Y={ $flatten\nes_i.\multi_mapper.\map28.$procmux$31177_Y [2] $flatten\nes_i.\multi_mapper.\map28.$procmux$31177_Y [0] }
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31177_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31197:
      Old ports: A=$auto$wreduce.cc:514:run$40204 [3:0], B=4'1111, Y=$auto$wreduce.cc:514:run$40205 [3:0]
      New ports: A=$auto$wreduce.cc:514:run$40204 [0], B=1'1, Y=$auto$wreduce.cc:514:run$40205 [0]
      New connections: $auto$wreduce.cc:514:run$40205 [3:1] = { $auto$wreduce.cc:514:run$40205 [0] $auto$wreduce.cc:514:run$40205 [0] $auto$wreduce.cc:514:run$40205 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map66.$procmux$31558:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map66.$procmux$31555_Y, B=4'0000, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31558_Y
      New ports: A=$flatten\nes_i.\multi_mapper.\map66.$procmux$31555_Y [0], B=1'0, Y=$flatten\nes_i.\multi_mapper.\map66.$procmux$31558_Y [0]
      New connections: $flatten\nes_i.\multi_mapper.\map66.$procmux$31558_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc1.$ternary$mappers/MMC1.sv:157$9318:
      Old ports: A={ 1'0 \nes_i.multi_mapper.mmc1.prg_aout_tmp [18:0] }, B={ 7'1100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.mmc1.prg_aout [19:0]
      New ports: A={ 1'0 \nes_i.multi_mapper.mmc1.prg_aout_tmp [18] \nes_i.multi_mapper.mmc1.prgsel \nes_i.addr [13] }, B=7'1100000, Y=\nes_i.multi_mapper.mmc1.prg_aout [19:13]
      New connections: \nes_i.multi_mapper.mmc1.prg_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y, B={ 12'111111111111 \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:509$9644_Y [19:12] \nes_i.multi_mapper.mmc3.chrsel [1] }, B=10'1111111111, Y={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [19:11] }
      New connections: { $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [21:20] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [10:0] } = { 1'1 $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [19] \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc5.$procmux$27816:
      Old ports: A=$auto$wreduce.cc:514:run$40212 [19:0], B={ \nes_i.multi_mapper.mmc5.vsplit_bank \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] }, Y=\nes_i.multi_mapper.mmc5.chr_aout [19:0]
      New ports: A=$auto$wreduce.cc:514:run$40212 [19:10], B={ \nes_i.multi_mapper.mmc5.vsplit_bank \nes_i.multi_mapper.jycompany.chr_ain [11:10] }, Y=\nes_i.multi_mapper.mmc5.chr_aout [19:10]
      New connections: \nes_i.multi_mapper.mmc5.chr_aout [9:0] = \nes_i.multi_mapper.chr_ain [9:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30957:
      Old ports: A={ 5'00000 \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [2:1] \nes_i.addr [14:0] }, B=\nes_i.multi_mapper.nesev.mmc1_aout, Y=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0]
      New ports: A={ 3'000 \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [2:1] \nes_i.addr [14:0] }, B=\nes_i.multi_mapper.nesev.mmc1_aout [19:0], Y=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:0]
      New connections: $flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [21:20] = { $flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19] $flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.\mmc1_nesevent.$ternary$mappers/MMC1.sv:157$9318:
      Old ports: A={ 1'0 \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18:0] }, B={ 7'1100000 \nes_i.addr [12:0] }, Y=\nes_i.multi_mapper.nesev.mmc1_aout [19:0]
      New ports: A={ 1'0 \nes_i.multi_mapper.nesev.mmc1_nesevent.prg_aout_tmp [18] \nes_i.multi_mapper.nesev.mmc1_nesevent.prgsel \nes_i.addr [13] }, B=7'1100000, Y=\nes_i.multi_mapper.nesev.mmc1_aout [19:13]
      New connections: \nes_i.multi_mapper.nesev.mmc1_aout [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343:
      Old ports: A=6'000000, B=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y, Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343_Y
      New ports: A=2'00, B=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11342_Y [4:3], Y=$flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343_Y [4:3]
      New connections: { $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343_Y [5] $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343_Y [2:0] } = { $flatten\nes_i.\multi_mapper.\sachenj.$ternary$mappers/Sachen.sv:237$11343_Y [4] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:144$11405:
      Old ports: A=$flatten\sdram_i.$ternary$sdram.v:145$11404_Y, B=4'0010, Y=\sdram_i.reset_cmd
      New ports: A={ $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0] $flatten\sdram_i.$ternary$sdram.v:145$11404_Y [0] }, B=2'10, Y=\sdram_i.reset_cmd [1:0]
      New connections: \sdram_i.reset_cmd [3:2] = { \sdram_i.reset_cmd [0] \sdram_i.reset_cmd [0] }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:151$11421:
      Old ports: A=$flatten\sdram_i.$ternary$sdram.v:152$11420_Y, B=4'0101, Y=$flatten\sdram_i.$ternary$sdram.v:151$11421_Y
      New ports: A={ $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [1] $flatten\sdram_i.$ternary$sdram.v:152$11420_Y [1] }, B=2'10, Y=$flatten\sdram_i.$ternary$sdram.v:151$11421_Y [2:1]
      New connections: { $flatten\sdram_i.$ternary$sdram.v:151$11421_Y [3] $flatten\sdram_i.$ternary$sdram.v:151$11421_Y [0] } = { $flatten\sdram_i.$ternary$sdram.v:151$11421_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell \nes_i.cpu.:298:
      Old ports: A=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114, B={ \nes_i.cpu.p_out [7:6] \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] \nes_i.cpu.p_out [1:0] }, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$119
      New ports: A={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114 [7:6] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$114 [1:0] }, B={ \nes_i.cpu.p_out [7:6] \nes_i.cpu.p_out [1:0] }, Y={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$119 [7:6] $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$119 [1:0] }
      New connections: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$119 [5:2] = { \nes_i.cpu.p [4] \nes_i.cpu.p [4] \nes_i.cpu.alu.p_in [3] \nes_i.cpu.p [2] }
    Consolidated identical input bits for $mux cell \nes_i.cpu.:493:
      Old ports: A=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$190, B=3'100, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$192
      New ports: A={ $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$190 [2] 1'1 }, B=2'10, Y=$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$192 [2:1]
      New connections: $flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$192 [0] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3213:
      Old ports: A=\nes_i.cpu.alu.sbx_q [3:0], B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1317 [3:0], Y=\nes_i.cpu.alu.sbc_q [3:0]
      New ports: A=\nes_i.cpu.alu.sbx_q [3:1], B=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1317 [3:1], Y=\nes_i.cpu.alu.sbc_q [3:1]
      New connections: \nes_i.cpu.alu.sbc_q [0] = \nes_i.cpu.alu.sbx_q [0]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3217:
      Old ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:4] }, B=$auto$wreduce.cc:514:run$40170 [3:0], Y=\nes_i.cpu.alu.sbc_q [7:4]
      New ports: A={ \nes_i.cpu.alu.sbc_n \nes_i.cpu.alu.sbx_q [6:5] }, B=$auto$wreduce.cc:514:run$40170 [3:1], Y=\nes_i.cpu.alu.sbc_q [7:5]
      New connections: \nes_i.cpu.alu.sbc_q [4] = \nes_i.cpu.alu.sbx_q [4]
    Consolidated identical input bits for $mux cell \nes_i.cpu.alu.:3305:
      Old ports: A={ \nes_i.cpu.alu.p_in [0] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [6:5] $auto$alumacc.cc:511:replace_alu$41044 [0] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [3:1] $auto$alumacc.cc:511:replace_alu$41047 [0] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1348 $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1343 }, Y=$flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1350
      New ports: A={ \nes_i.cpu.alu.p_in [0] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [6:5] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1337 [3:1] }, B={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1348 [3:1] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1343 [3:1] }, Y={ $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1350 [7:5] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1350 [3:1] }
      New connections: { $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1350 [4] $flatten\nes_i.\cpu.\alu.$auto$ghdl.cc:825:import_module$1350 [0] } = { $auto$alumacc.cc:511:replace_alu$41044 [0] $auto$alumacc.cc:511:replace_alu$41047 [0] }
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1543:
      Old ports: A=2'01, B=$auto$wreduce.cc:514:run$40184 [1:0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650 [1:0]
      New ports: A=1'0, B=$auto$wreduce.cc:514:run$40184 [1], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650 [1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$650 [0] = 1'1
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:1714:
      Old ports: A=2'00, B=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$718, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$721
      New ports: A=1'0, B=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$718 [0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$721 [0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$721 [1] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2003:
      Old ports: A=2'00, B=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$824, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$845
      New ports: A=1'0, B=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$824 [0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$845 [0]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$845 [1] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:2446:
      Old ports: A=2'00, B=$auto$wreduce.cc:514:run$40174 [1:0], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037 [1:0]
      New ports: A=1'0, B=$auto$wreduce.cc:514:run$40174 [1], Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037 [1]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$1037 [0] = 1'0
    Consolidated identical input bits for $pmux cell \nes_i.cpu.mcode.:955:
      Old ports: A=4'0001, B={ $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$396 8'00100011 }, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$405
      New ports: A=3'001, B={ $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$396 [3] 8'01010011 }, Y={ $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$405 [3] $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$405 [1:0] }
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$405 [2] = 1'0
    Consolidated identical input bits for $mux cell \nes_i.cpu.mcode.:990:
      Old ports: A=$auto$wreduce.cc:514:run$40178 [2:0], B=3'000, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419 [2:0]
      New ports: A=$auto$wreduce.cc:514:run$40178 [2], B=1'0, Y=$flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419 [2]
      New connections: $flatten\nes_i.\cpu.\mcode.$auto$ghdl.cc:825:import_module$419 [1:0] = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$42902:
      Old ports: A=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903, B=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][0][0]$b$42898
      New ports: A={ 2'10 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [4:3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [0] }, B={ 1'0 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [5] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [0] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [1] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$b$42904 [2:0] }, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][0][0]$b$42898 [6:0]
      New connections: $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][0][0]$b$42898 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$42857:
      Old ports: A=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858, B=3'000, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$b$42853
      New ports: A={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858 [2] $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][1]$a$42858 [0] }, B=2'00, Y={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$b$42853 [2] $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$b$42853 [0] }
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$b$42853 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$42854:
      Old ports: A=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$a$42855, B=3'000, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852
      New ports: A=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][1][0]$a$42855 [1:0], B=2'00, Y=$memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [1:0]
      New connections: $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$42704:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [16:15] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$a$42705 [5:3] 2'10 }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][7]$b$42706 [1:0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [16:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [5:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [12:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [8:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [2] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [13] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1:0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$b$42682 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$42701:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [16:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$a$42702 [0] }, B={ 3'111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [10:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][6]$b$42703 [4:1] 1'0 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [16:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [10:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [4:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][3]$a$42681 [5] } = 3'111
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$42698:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [16:15] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [9] 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [0] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$a$42699 [2:0] }, B={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [5] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][5]$b$42700 [1] 1'0 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [17:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [9:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [5:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [14:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [6] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [8] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$b$42679 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$42695:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [11:10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [6] 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$a$42696 [0] }, B={ 4'1111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [5:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][4]$b$42697 [1:0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [17:14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [12:8] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [6:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [2] } = { 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [1] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][2]$a$42678 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$42692:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [11] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [8] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$a$42693 [0] }, B={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][3]$b$42694 [1] 1'0 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [9:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [17:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [5:2] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [6] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$b$42676 [1:0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$42689:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$a$42675
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [4] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [4] 3'111 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$a$42690 [0] }, B={ 2'11 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [2] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][2]$b$42691 [2:0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$a$42675 [17:9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$a$42675 [7:0] }
      New connections: $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$a$42675 [8] = $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][1]$a$42675 [7]
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$42686:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$a$42687 [9:7] 1'0 }, B={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1] 3'000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][1]$b$42688 [1] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [14] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [10:7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [1] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [17:15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [13:11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [6:2] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [0] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [14] 6'000000 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$42683:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672
      New ports: A={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7:6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$a$42684 [7:4] 3'111 }, B={ 1'1 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [15] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [13] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [8] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [6] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [3] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][3][0]$b$42685 [0] }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [15:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [8:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [16] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [9] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [2] } = { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [7] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$42584:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42585, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42576
      New ports: A={ 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42585 [3:0] }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [5:3] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [1:0] }, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42576 [5:0]
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42576 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$42581:
      Old ports: A=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582, B=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583, Y=$memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42574
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [1] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [2:0] }, B={ 2'00 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [3] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42583 [1:0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42574 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42574 [4:0] }
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42574 [5] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$42449:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42450, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42441
      New ports: A={ 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$a$42450 [3:0] }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [5:3] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [1:0] }, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42441 [5:0]
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][1]$a$42441 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$42446:
      Old ports: A=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447, B=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448, Y=$memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42439
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [1] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [2:0] }, B={ 2'00 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [3] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$b$42448 [1:0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42439 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42439 [4:0] }
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][1][0]$b$42439 [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$procmux$33671:
      Old ports: A=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0], B=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y, Y=$flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\utmi_data_r[7:0]
      New ports: A={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [1] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [1] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$7\utmi_data_r[7:0] [3:0] }, B={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [7] 1'0 $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$ternary$usb/usbhost/usbh_sie.v:769$12149_Y [3] 3'011 }, Y={ $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\utmi_data_r[7:0] [7] $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\utmi_data_r[7:0] [4:0] }
      New connections: $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\utmi_data_r[7:0] [6:5] = { $flatten\genblk3.us2_hid_host_inst.\usb_sie_core.$6\utmi_data_r[7:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31145:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y, B=4'1110, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y
      New ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31143_Y [1:0], B=2'10, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y [1:0]
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y [3:2] = { $flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y [1] $flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31199:
      Old ports: A=$auto$wreduce.cc:514:run$40205 [3:0], B=4'0000, Y=$auto$wreduce.cc:514:run$40206 [3:0]
      New ports: A=$auto$wreduce.cc:514:run$40205 [0], B=1'0, Y=$auto$wreduce.cc:514:run$40206 [0]
      New connections: $auto$wreduce.cc:514:run$40206 [3:1] = { $auto$wreduce.cc:514:run$40206 [0] $auto$wreduce.cc:514:run$40206 [0] $auto$wreduce.cc:514:run$40206 [0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y, B={ 11'11111111111 \nes_i.multi_mapper.mmc3.chrsel [1:0] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:508$9645_Y [19:11] }, B={ 9'111111111 \nes_i.multi_mapper.mmc3.chrsel [1] }, Y={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [19:11] }
      New connections: { $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [21:20] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [10:0] } = { 1'1 $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [19] \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30957:
      Old ports: A={ 3'000 \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [2:1] \nes_i.addr [14:0] }, B=\nes_i.multi_mapper.nesev.mmc1_aout [19:0], Y=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:0]
      New ports: A={ 3'000 \nes_i.multi_mapper.nesev.mmc1_nesevent.chrsel [2:1] \nes_i.addr [14:13] }, B=\nes_i.multi_mapper.nesev.mmc1_aout [19:13], Y=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:13]
      New connections: $flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30966:
      Old ports: A={ 7'0000000 \nes_i.addr [14:0] }, B=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0], Y=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0]
      New ports: A={ 5'00000 \nes_i.addr [14:0] }, B=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:0], Y=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:0]
      New connections: $flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [21:20] = { $flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19] $flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19] }
    Consolidated identical input bits for $mux cell $flatten\sdram_i.$ternary$sdram.v:150$11422:
      Old ports: A=$flatten\sdram_i.$ternary$sdram.v:151$11421_Y, B=4'0100, Y=$flatten\sdram_i.$ternary$sdram.v:150$11422_Y
      New ports: A={ $flatten\sdram_i.$ternary$sdram.v:151$11421_Y [2:1] 1'1 }, B=3'100, Y=$flatten\sdram_i.$ternary$sdram.v:150$11422_Y [2:0]
      New connections: $flatten\sdram_i.$ternary$sdram.v:150$11422_Y [3] = $flatten\sdram_i.$ternary$sdram.v:150$11422_Y [1]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$42671:
      Old ports: A=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672, B=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673, Y=$memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666
      New ports: A={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [17] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [15:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [10] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [7] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [8:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$a$42672 [1:0] }, B={ 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [14] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [14] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [10:7] 2'00 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [1] 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][2][0]$b$42673 [1] 1'0 }, Y={ $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [17:12] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [10:3] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [1:0] }
      New connections: { $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [11] $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [2] } = { 1'0 $memory$flatten\vga_i.$auto$proc_rom.cc:155:do_switch$20532$rdmux[0][1][0]$a$42666 [1] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31147:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y, B=4'1111, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y
      New ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31145_Y [1:0], B=2'11, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [1:0]
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [3:2] = { $flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [1] $flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y, B={ 12'111111111111 \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:507$9646_Y [19:11] }, B=10'1111111111, Y={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [19:11] }
      New connections: { $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [21:20] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [10:0] } = { 1'1 $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [19] \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30966:
      Old ports: A={ 5'00000 \nes_i.addr [14:0] }, B=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:0], Y=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:0]
      New ports: A={ 5'00000 \nes_i.addr [14:13] }, B=$flatten\nes_i.\multi_mapper.\nesev.$3\prg_aout[21:0] [19:13], Y=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:13]
      New connections: $flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [12:0] = \nes_i.addr [12:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30972:
      Old ports: A=\nes_i.multi_mapper.nesev.mmc1_aout, B=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0], Y=\nes_i.multi_mapper.nesev.prg_aout
      New ports: A={ \nes_i.multi_mapper.nesev.mmc1_aout [19:13] \nes_i.addr [12:0] }, B=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:0], Y=\nes_i.multi_mapper.nesev.prg_aout [19:0]
      New connections: \nes_i.multi_mapper.nesev.prg_aout [21:20] = { \nes_i.multi_mapper.nesev.prg_aout [19] \nes_i.multi_mapper.nesev.prg_aout [19] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\map28.$procmux$31149:
      Old ports: A=$flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y, B=4'1100, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31149_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [1] $flatten\nes_i.\multi_mapper.\map28.$procmux$31147_Y [1:0] }, B=3'100, Y=$flatten\nes_i.\multi_mapper.\map28.$procmux$31149_Y [2:0]
      New connections: $flatten\nes_i.\multi_mapper.\map28.$procmux$31149_Y [3] = $flatten\nes_i.\multi_mapper.\map28.$procmux$31149_Y [2]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y, B={ 12'111111111111 \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }, Y=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y
      New ports: A={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:506$9647_Y [19:11] }, B=10'1111111111, Y={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [19:11] }
      New connections: { $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [21:20] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [10:0] } = { 1'1 $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [19] \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\nesev.$procmux$30972:
      Old ports: A={ \nes_i.multi_mapper.nesev.mmc1_aout [19:13] \nes_i.addr [12:0] }, B=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:0], Y=\nes_i.multi_mapper.nesev.prg_aout [19:0]
      New ports: A=\nes_i.multi_mapper.nesev.mmc1_aout [19:13], B=$flatten\nes_i.\multi_mapper.\nesev.$2\prg_aout[21:0] [19:13], Y=\nes_i.multi_mapper.nesev.prg_aout [19:13]
      New connections: \nes_i.multi_mapper.nesev.prg_aout [12:0] = \nes_i.addr [12:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $auto$tribuf.cc:165:run$35292:
      Old ports: A=\nes_i.multi_mapper.mmc1.prg_aout, B={ 3'000 \nes_i.multi_mapper.map28.outer [3] \nes_i.multi_mapper.map28.a53prg [3:0] \nes_i.addr [13:0] 3'000 \nes_i.multi_mapper.map30.prg_aout [18:14] \nes_i.addr [13:0] 4'0000 \nes_i.multi_mapper.map32.prgsel \nes_i.addr [12:0] 5'00000 \nes_i.multi_mapper.mmc2.prgsel \nes_i.addr [12:0] \nes_i.multi_mapper.mmc3.prg_aout \nes_i.multi_mapper.mmc4.prg_aout \nes_i.multi_mapper.mmc5.prg_aout [21:13] \nes_i.addr [12:0] 2'00 \nes_i.multi_mapper.map15.prg_bank \nes_i.addr [12:0] \nes_i.multi_mapper.map18.prg_aout \nes_i.multi_mapper.map34.prg_aout 4'0000 \nes_i.multi_mapper.map41.prg_bank \nes_i.addr [14:0] 5'00000 \nes_i.multi_mapper.map42.prg_sel \nes_i.addr [12:0] 2'00 \nes_i.multi_mapper.map65.prgsel [6:0] \nes_i.addr [12:0] 2'00 \nes_i.multi_mapper.map66.prg_bank \nes_i.addr [14:0] \nes_i.multi_mapper.map67.prg_aout \nes_i.multi_mapper.map68.prg_aout 4'0000 \nes_i.multi_mapper.map71.prgout \nes_i.addr [13:0] 4'0000 \nes_i.multi_mapper.map72.prg_aout [17:14] \nes_i.addr [13:0] 3'000 \nes_i.multi_mapper.map77.prgbank \nes_i.addr [14:0] 4'0000 \nes_i.multi_mapper.map78.prg_aout [17:14] \nes_i.addr [13:0] 4'0000 \nes_i.multi_mapper.map79.prg_bank \nes_i.addr [14:0] 5'00000 \nes_i.multi_mapper.map89.prg_temp \nes_i.addr [13:0] 1'0 \nes_i.multi_mapper.map107.prg_bank [5:0] \nes_i.addr [14:0] 3'000 \nes_i.multi_mapper.map111.prgbank_reg \nes_i.addr [14:0] \nes_i.multi_mapper.map165.prg_aout 1'0 \nes_i.multi_mapper.map228.prg_chip [1] \nes_i.multi_mapper.map228.prg_aout [19] \nes_i.multi_mapper.map228.prg_bank [4:1] \nes_i.multi_mapper.map228.prglow \nes_i.addr [13:0] 3'000 \nes_i.multi_mapper.map234.block \nes_i.multi_mapper.map234.inner_prg \nes_i.addr [14:0] 3'000 \nes_i.multi_mapper.rambo1.prgsel \nes_i.addr [12:0] \nes_i.multi_mapper.nesev.prg_aout 5'00000 \nes_i.multi_mapper.vrc1.prg_tmp \nes_i.addr [12:0] \nes_i.multi_mapper.vrc3.prg_aout \nes_i.multi_mapper.vrc24.prg_aout [21:13] \nes_i.addr [12:0] \nes_i.multi_mapper.vrc6.prg_aout [21:13] \nes_i.addr [12:0] \nes_i.multi_mapper.n163.prg_aout [21:13] \nes_i.addr [12:0] \nes_i.multi_mapper.map162.prg_aout \nes_i.multi_mapper.map163.prg_aout \nes_i.multi_mapper.map164.prg_aout 4'0000 \nes_i.multi_mapper.sachen.prg_bank \nes_i.addr [14:0] 5'00000 \nes_i.multi_mapper.sachenj.prg_sel \nes_i.addr [14:0] 7'0000000 \nes_i.addr [14:0] \nes_i.multi_mapper.jycompany.prg_aout 1'0 \nes_i.multi_mapper.map225.bank_mode [14] \nes_i.multi_mapper.map225.bank_mode [11:7] \nes_i.multi_mapper.map225.prg_aout [14] \nes_i.addr [13:0] }, Y=\nes_i.multi_mapper.prg_addr_b
      New ports: A={ \nes_i.multi_mapper.mmc1.prg_aout [19] \nes_i.multi_mapper.mmc1.prg_aout [19] \nes_i.multi_mapper.mmc1.prg_aout [19:13] \nes_i.addr [12:7] }, B={ 3'000 \nes_i.multi_mapper.map28.outer [3] \nes_i.multi_mapper.map28.a53prg [3:0] \nes_i.addr [13:7] 3'000 \nes_i.multi_mapper.map30.prg_aout [18:14] \nes_i.addr [13:7] 4'0000 \nes_i.multi_mapper.map32.prgsel \nes_i.addr [12:7] 5'00000 \nes_i.multi_mapper.mmc2.prgsel \nes_i.addr [12:7] \nes_i.multi_mapper.mmc3.prg_aout [19] \nes_i.multi_mapper.mmc3.prg_aout [19] \nes_i.multi_mapper.mmc3.prg_aout [19:7] \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.multi_mapper.mmc4.prg_aout [18] \nes_i.multi_mapper.mmc4.prg_aout [18:13] \nes_i.addr [12:7] \nes_i.multi_mapper.mmc5.prg_aout [20] \nes_i.multi_mapper.mmc5.prg_aout [20:16] \nes_i.multi_mapper.mmc5.prgsel [2:0] \nes_i.addr [12:7] 2'00 \nes_i.multi_mapper.map15.prg_bank \nes_i.addr [12:7] \nes_i.multi_mapper.map18.prg_aout [20] \nes_i.multi_mapper.map18.prg_aout [20:13] \nes_i.addr [12:7] \nes_i.multi_mapper.map34.prg_aout [21:13] \nes_i.addr [12:7] 4'0000 \nes_i.multi_mapper.map41.prg_bank \nes_i.addr [14:7] 5'00000 \nes_i.multi_mapper.map42.prg_sel \nes_i.addr [12:7] 2'00 \nes_i.multi_mapper.map65.prgsel [6:0] \nes_i.addr [12:7] 2'00 \nes_i.multi_mapper.map66.prg_bank \nes_i.addr [14:7] \nes_i.multi_mapper.map67.prg_aout [20] \nes_i.multi_mapper.map67.prg_aout [20:13] \nes_i.addr [12:7] \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.multi_mapper.map68.prg_aout [18] \nes_i.multi_mapper.map68.prg_aout [18:13] \nes_i.addr [12:7] 4'0000 \nes_i.multi_mapper.map71.prgout \nes_i.addr [13:7] 4'0000 \nes_i.multi_mapper.map72.prg_aout [17:14] \nes_i.addr [13:7] 3'000 \nes_i.multi_mapper.map77.prgbank \nes_i.addr [14:7] 4'0000 \nes_i.multi_mapper.map78.prg_aout [17:14] \nes_i.addr [13:7] 4'0000 \nes_i.multi_mapper.map79.prg_bank \nes_i.addr [14:7] 5'00000 \nes_i.multi_mapper.map89.prg_temp \nes_i.addr [13:7] 1'0 \nes_i.multi_mapper.map107.prg_bank [5:0] \nes_i.addr [14:7] 3'000 \nes_i.multi_mapper.map111.prgbank_reg \nes_i.addr [14:7] \nes_i.multi_mapper.map165.prg_aout [19] \nes_i.multi_mapper.map165.prg_aout [19] \nes_i.multi_mapper.map165.prg_aout [19:13] \nes_i.addr [12:7] 1'0 \nes_i.multi_mapper.map228.prg_chip [1] \nes_i.multi_mapper.map228.prg_aout [19] \nes_i.multi_mapper.map228.prg_bank [4:1] \nes_i.multi_mapper.map228.prglow \nes_i.addr [13:7] 3'000 \nes_i.multi_mapper.map234.block \nes_i.multi_mapper.map234.inner_prg \nes_i.addr [14:7] 3'000 \nes_i.multi_mapper.rambo1.prgsel \nes_i.addr [12:7] \nes_i.multi_mapper.nesev.prg_aout [19] \nes_i.multi_mapper.nesev.prg_aout [19] \nes_i.multi_mapper.nesev.prg_aout [19:13] \nes_i.addr [12:7] 5'00000 \nes_i.multi_mapper.vrc1.prg_tmp \nes_i.addr [12:7] \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [18] \nes_i.multi_mapper.vrc3.prg_aout [18] 1'0 \nes_i.multi_mapper.vrc3.prg_aout [16:13] \nes_i.addr [12:7] \nes_i.multi_mapper.vrc24.prg_aout [18] \nes_i.multi_mapper.vrc24.prg_aout [18] \nes_i.multi_mapper.vrc24.prg_aout [18] \nes_i.multi_mapper.vrc24.prg_aout [18:13] \nes_i.addr [12:7] \nes_i.multi_mapper.vrc6.prg_aout [19] \nes_i.multi_mapper.vrc6.prg_aout [19] \nes_i.multi_mapper.vrc6.prg_aout [19:13] \nes_i.addr [12:7] \nes_i.multi_mapper.n163.prg_aout [19] \nes_i.multi_mapper.n163.prg_aout [19] \nes_i.multi_mapper.n163.prg_aout [19:13] \nes_i.addr [12:7] \nes_i.multi_mapper.map162.prg_aout [21:13] \nes_i.addr [12:7] \nes_i.multi_mapper.map163.prg_aout [21:13] \nes_i.addr [12:7] \nes_i.multi_mapper.map164.prg_aout [21:13] \nes_i.addr [12:7] 4'0000 \nes_i.multi_mapper.sachen.prg_bank \nes_i.addr [14:7] 5'00000 \nes_i.multi_mapper.sachenj.prg_sel \nes_i.addr [14:7] 7'0000000 \nes_i.addr [14:7] \nes_i.multi_mapper.jycompany.prg_aout [21:13] \nes_i.addr [12:7] 1'0 \nes_i.multi_mapper.map225.bank_mode [14] \nes_i.multi_mapper.map225.bank_mode [11:7] \nes_i.multi_mapper.map225.prg_aout [14] \nes_i.addr [13:7] }, Y=\nes_i.multi_mapper.prg_addr_b [21:7]
      New connections: \nes_i.multi_mapper.prg_addr_b [6:0] = \nes_i.addr [6:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:504$9649:
      Old ports: A=$flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y, B={ 10'1111111111 \nes_i.multi_mapper.mmc3.chrsel [2:0] \nes_i.multi_mapper.chr_ain [9:0] }, Y={ \nes_i.multi_mapper.mmc3.chr_allow \nes_i.multi_mapper.mmc3.chr_aout }
      New ports: A={ $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [22] $flatten\nes_i.\multi_mapper.\mmc3.$ternary$mappers/MMC3.sv:505$9648_Y [19:11] }, B={ 8'11111111 \nes_i.multi_mapper.mmc3.chrsel [2:1] }, Y={ \nes_i.multi_mapper.mmc3.chr_allow \nes_i.multi_mapper.mmc3.chr_aout [19:11] }
      New connections: { \nes_i.multi_mapper.mmc3.chr_aout [21:20] \nes_i.multi_mapper.mmc3.chr_aout [10:0] } = { 1'1 \nes_i.multi_mapper.mmc3.chr_aout [19] \nes_i.multi_mapper.mmc3.chrsel [0] \nes_i.multi_mapper.chr_ain [9:0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $auto$tribuf.cc:165:run$35286:
      Old ports: A={ 5'10000 \nes_i.multi_mapper.mmc1.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] }, B={ 7'1000000 \nes_i.multi_mapper.map28.a53chr \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 1'1 \nes_i.multi_mapper.map30.chr_aout [20:15] \nes_i.multi_mapper.map30.chrbank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.map32.chrsel \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.mmc2.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] \nes_i.multi_mapper.mmc3.chr_aout 5'10000 \nes_i.multi_mapper.mmc4.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] \nes_i.multi_mapper.mmc5.chr_aout 8'01000000 \nes_i.multi_mapper.map13.chr_aout [13:12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.map18.chrsel \nes_i.multi_mapper.chr_ain [9:0] 6'100000 \nes_i.multi_mapper.map34.chr_aout [15:12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.map41.chr_outer_bank \nes_i.multi_mapper.map41.chr_inner_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.map42.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.map65.chrsel \nes_i.multi_mapper.chr_ain [9:0] 2'10 \nes_i.multi_mapper.map66.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 3'100 \nes_i.multi_mapper.map67.chrsel \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.map68.chr_aout [17:0] 5'10000 \nes_i.multi_mapper.map72.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 1'1 \nes_i.multi_mapper.map77.chr_aout [20:11] \nes_i.multi_mapper.jycompany.chr_ain [10] \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.map78.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.map79.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.map89.chr_temp \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] 2'10 \nes_i.multi_mapper.map107.chr_bank [6:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 7'1111000 \nes_i.multi_mapper.jycompany.chr_ain [13] \nes_i.multi_mapper.map111.chr_aout [13] \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.map165.chrsel \nes_i.multi_mapper.chr_ain [9:0] 9'100000000 \nes_i.multi_mapper.jycompany.chr_ain [12:11] \nes_i.multi_mapper.map107.vram_a10 \nes_i.multi_mapper.chr_ain [9:0] 3'100 \nes_i.multi_mapper.map228.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 3'100 \nes_i.multi_mapper.map234.block \nes_i.multi_mapper.map234.inner_chr \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.rambo1.chrsel \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.vrc1.chr_tmp \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] 8'10000000 \nes_i.multi_mapper.jycompany.chr_ain [13:10] \nes_i.multi_mapper.chr_ain [9:0] 3'100 \nes_i.multi_mapper.vrc24.chr_aout [18:10] \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.vrc6.vrc6.chrbank [7:1] \nes_i.multi_mapper.vrc6.vram_a10 \nes_i.multi_mapper.chr_ain [9:0] 4'1000 \nes_i.multi_mapper.n163.n163.chrbank [7:1] \nes_i.multi_mapper.n163.vram_a10 \nes_i.multi_mapper.chr_ain [9:0] 9'100000000 \nes_i.multi_mapper.map163.chr_aout [12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] \nes_i.multi_mapper.chr_ain [9:0] 3'100 \nes_i.multi_mapper.sachen.chrsel \nes_i.multi_mapper.chr_ain [9:0] 5'10000 \nes_i.multi_mapper.sachenj.chr_sel \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 9'100000000 \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] 2'10 \nes_i.multi_mapper.jycompany.outer_bank [3] \nes_i.multi_mapper.jycompany.chr_aout [18] \nes_i.multi_mapper.jycompany.chr_sel [7:0] \nes_i.multi_mapper.chr_ain [9:0] 2'10 \nes_i.multi_mapper.map225.bank_mode [14] \nes_i.multi_mapper.map225.bank_mode [5:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] \nes_i.multi_mapper.chr_ain [9:0] }, Y=\nes_i.multi_mapper.chr_addr_b
      New ports: A={ 5'10000 \nes_i.multi_mapper.mmc1.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] }, B={ 7'1000000 \nes_i.multi_mapper.map28.a53chr \nes_i.multi_mapper.jycompany.chr_ain [12:10] 1'1 \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chr_aout [15] \nes_i.multi_mapper.map30.chrbank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 4'1000 \nes_i.multi_mapper.map32.chrsel 5'10000 \nes_i.multi_mapper.mmc2.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] 1'1 \nes_i.multi_mapper.mmc3.chr_aout [19] \nes_i.multi_mapper.mmc3.chr_aout [19:11] \nes_i.multi_mapper.mmc3.chrsel [0] 5'10000 \nes_i.multi_mapper.mmc4.chrsel \nes_i.multi_mapper.jycompany.chr_ain [11:10] 2'10 \nes_i.multi_mapper.mmc5.chr_aout [19:10] 8'01000000 \nes_i.multi_mapper.map13.chr_aout [13:12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] 4'1000 \nes_i.multi_mapper.map18.chrsel 6'100000 \nes_i.multi_mapper.map34.chr_aout [15:12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] 5'10000 \nes_i.multi_mapper.map41.chr_outer_bank \nes_i.multi_mapper.map41.chr_inner_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 5'10000 \nes_i.multi_mapper.map42.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 4'1000 \nes_i.multi_mapper.map65.chrsel 2'10 \nes_i.multi_mapper.map66.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 3'100 \nes_i.multi_mapper.map67.chrsel \nes_i.multi_mapper.jycompany.chr_ain [10] 4'1000 \nes_i.multi_mapper.map68.chr_aout [17:10] 5'10000 \nes_i.multi_mapper.map72.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 1'1 \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15] \nes_i.multi_mapper.map77.chr_aout [15:11] \nes_i.multi_mapper.jycompany.chr_ain [10] 5'10000 \nes_i.multi_mapper.map78.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 5'10000 \nes_i.multi_mapper.map79.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 5'10000 \nes_i.multi_mapper.map89.chr_temp \nes_i.multi_mapper.jycompany.chr_ain [11:10] 2'10 \nes_i.multi_mapper.map107.chr_bank [6:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] 7'1111000 \nes_i.multi_mapper.jycompany.chr_ain [13] \nes_i.multi_mapper.map111.chr_aout [13] \nes_i.multi_mapper.jycompany.chr_ain [12:10] 4'1000 \nes_i.multi_mapper.map165.chrsel 9'100000000 \nes_i.multi_mapper.jycompany.chr_ain [12:11] \nes_i.multi_mapper.map107.vram_a10 3'100 \nes_i.multi_mapper.map228.chr_bank \nes_i.multi_mapper.jycompany.chr_ain [12:10] 3'100 \nes_i.multi_mapper.map234.block \nes_i.multi_mapper.map234.inner_chr \nes_i.multi_mapper.jycompany.chr_ain [12:10] 4'1000 \nes_i.multi_mapper.rambo1.chrsel 5'10000 \nes_i.multi_mapper.vrc1.chr_tmp \nes_i.multi_mapper.jycompany.chr_ain [11:10] 8'10000000 \nes_i.multi_mapper.jycompany.chr_ain [13:10] 3'100 \nes_i.multi_mapper.vrc24.chr_aout [18:10] 4'1000 \nes_i.multi_mapper.vrc6.vrc6.chrbank [7:1] \nes_i.multi_mapper.vrc6.vram_a10 4'1000 \nes_i.multi_mapper.n163.n163.chrbank [7:1] \nes_i.multi_mapper.n163.vram_a10 9'100000000 \nes_i.multi_mapper.map163.chr_aout [12] \nes_i.multi_mapper.jycompany.chr_ain [11:10] 3'100 \nes_i.multi_mapper.sachen.chrsel 5'10000 \nes_i.multi_mapper.sachenj.chr_sel \nes_i.multi_mapper.jycompany.chr_ain [12:10] 9'100000000 \nes_i.multi_mapper.jycompany.chr_ain [12:10] 2'10 \nes_i.multi_mapper.jycompany.outer_bank [3] \nes_i.multi_mapper.jycompany.chr_aout [18] \nes_i.multi_mapper.jycompany.chr_sel [7:0] 2'10 \nes_i.multi_mapper.map225.bank_mode [14] \nes_i.multi_mapper.map225.bank_mode [5:0] \nes_i.multi_mapper.jycompany.chr_ain [12:10] }, Y=\nes_i.multi_mapper.chr_addr_b [21:10]
      New connections: \nes_i.multi_mapper.chr_addr_b [9:0] = \nes_i.multi_mapper.chr_ain [9:0]
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.$ternary$cart.sv:1862$8943:
      Old ports: A={ 11'11100000000 \nes_i.addr [10:0] }, B={ \nes_i.multi_mapper.prg_addr_b [21] $flatten\nes_i.\multi_mapper.$1\prg_aout[20:0] }, Y=\memory_addr_cpu
      New ports: A={ 11'11100000000 \nes_i.addr [10:7] }, B={ \nes_i.multi_mapper.prg_addr_b [21] $flatten\nes_i.\multi_mapper.$1\prg_aout[20:0] [20:14] \nes_i.multi_mapper.prg_addr_b [13:7] }, Y=\memory_addr_cpu [21:7]
      New connections: \memory_addr_cpu [6:0] = \nes_i.addr [6:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\nes_i.\multi_mapper.$ternary$cart.sv:1861$8941:
      Old ports: A={ \nes_i.multi_mapper.chr_addr_b [21:20] $flatten\nes_i.\multi_mapper.$1\chr_aout[19:0] }, B={ 11'11000000000 \nes_i.multi_mapper.vram_a10_b \nes_i.multi_mapper.chr_ain [9:0] }, Y=\memory_addr_ppu
      New ports: A={ \nes_i.multi_mapper.chr_addr_b [21:20] $flatten\nes_i.\multi_mapper.$1\chr_aout[19:0] [19:13] \nes_i.multi_mapper.chr_addr_b [12:10] }, B={ 11'11000000000 \nes_i.multi_mapper.vram_a10_b }, Y=\memory_addr_ppu [21:10]
      New connections: \memory_addr_ppu [9:0] = \nes_i.multi_mapper.chr_ain [9:0]
  Optimizing cells in module \top.
Performed a total of 314 changes.

39.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

39.30.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1625:emulate_read_first$41421 ($dff) from module top (D = $flatten\nes_i.\multi_mapper.\mmc5.$0$memwr$\expansion_ram$mappers/MMC5.sv:168$9743_EN[7:0]$9760 [7], Q = $techmap41816\nes_i.multi_mapper.mmc5.expansion_ram.0.0.PORT_A_WR_BE, rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$42379 ($dffe) from module top (D = \genblk3.us2_hid_host_inst.R_bytes_remaining [2:0], Q = \genblk3.us2_hid_host_inst.data_len_i [2:0], rval = 3'000).

39.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 314 unused wires.
<suppressed ~5 debug messages>

39.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~57 debug messages>

39.30.9. Rerunning OPT passes. (Maybe there is more to do..)

39.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~509 debug messages>

39.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20606:
      Old ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$42353 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$42349 }, Y=\vga2dvid_instance.u21.data_word_inv
      New ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$43076 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$43060 1'0 }, Y=\vga2dvid_instance.u21.data_word_inv [8:1]
      New connections: \vga2dvid_instance.u21.data_word_inv [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u21.xored [7:1] }, B={ 1'0 \vga2dvid_instance.u21.xnored [7:1] }, Y=\vga2dvid_instance.u21.data_word [8:1]
      New ports: A={ 1'1 \vga2dvid_instance.u21.xored [7:3] 1'0 }, B={ 1'0 \vga2dvid_instance.u21.xnored [7:3] 1'1 }, Y={ \vga2dvid_instance.u21.data_word [8:3] \vga2dvid_instance.u21.data_word [1] }
      New connections: \vga2dvid_instance.u21.data_word [2] = \vga2dvid_instance.u21.data [2]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20606:
      Old ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$42345 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$42341 }, Y=\vga2dvid_instance.u22.data_word_inv
      New ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$43064 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$43068 1'0 }, Y=\vga2dvid_instance.u22.data_word_inv [8:1]
      New connections: \vga2dvid_instance.u22.data_word_inv [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u22.xored [7:2] \vga2dvid_instance.u21.xored [1] }, B={ 1'0 \vga2dvid_instance.u22.xnored [7:2] \vga2dvid_instance.u21.xnored [1] }, Y=\vga2dvid_instance.u22.data_word [8:1]
      New ports: A={ 1'1 \vga2dvid_instance.u22.xored [7:3] 1'0 }, B={ 1'0 \vga2dvid_instance.u22.xnored [7:3] 1'1 }, Y={ \vga2dvid_instance.u22.data_word [8:3] \vga2dvid_instance.u22.data_word [1] }
      New connections: \vga2dvid_instance.u22.data_word [2] = \vga2dvid_instance.u22.data [2]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20606:
      Old ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$42337 [6:0] $auto$opt_expr.cc:205:group_cell_inputs$42337 [7] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$42333 [6:0] $auto$opt_expr.cc:205:group_cell_inputs$42333 [7] }, Y=\vga2dvid_instance.u23.data_word_inv
      New ports: A={ 1'0 $auto$opt_expr.cc:205:group_cell_inputs$43072 [4:0] $auto$opt_expr.cc:205:group_cell_inputs$43072 [5] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$43082 1'0 }, Y=\vga2dvid_instance.u23.data_word_inv [8:1]
      New connections: \vga2dvid_instance.u23.data_word_inv [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20609:
      Old ports: A={ 1'1 \vga2dvid_instance.u23.xored [7:2] \vga2dvid_instance.u21.xored [1] }, B={ 1'0 \vga2dvid_instance.u23.xnored [7:2] \vga2dvid_instance.u21.xnored [1] }, Y=\vga2dvid_instance.u23.data_word [8:1]
      New ports: A={ 1'1 \vga2dvid_instance.u23.xored [7:3] 1'0 }, B={ 1'0 \vga2dvid_instance.u23.xnored [7:3] 1'1 }, Y={ \vga2dvid_instance.u23.data_word [8:3] \vga2dvid_instance.u23.data_word [1] }
      New connections: \vga2dvid_instance.u23.data_word [2] = \vga2dvid_instance.u23.data [2]
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$42458:
      Old ports: A={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [5:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [1:0] }
      New ports: A={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [5:4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [0] }
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42445 [1] = $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$42461:
      Old ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 2'00 }, B={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [0] }
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 2'00 }, B={ 2'01 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [0] }
      New connections: $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42447 [4] = $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3]
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$42470:
      Old ports: A={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 1'0 }, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [5:3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [1:0] }
      New ports: A=3'010, B={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [4] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42451 [1] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$42473:
      Old ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 1'0 }, B={ 1'0 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 1'1 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [6:5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [3:2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [0] }
      New ports: A={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] 1'0 }, B={ 2'01 $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }, Y={ $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [6] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [2] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [0] }
      New connections: { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [5] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42453 [3] } = { $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [3] $memory$flatten\nes_i.\apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42457 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][1]$42593:
      Old ports: A={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [5:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [1:0] }
      New ports: A={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [5:4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [0] }
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][0]$b$42580 [1] = $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][2]$42596:
      Old ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 2'00 }, B={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [0] }
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 2'00 }, B={ 2'01 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [0] }
      New connections: $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][1]$a$42582 [4] = $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3]
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][5]$42605:
      Old ports: A={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 1'0 }, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [5:3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [1:0] }
      New ports: A=3'010, B={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [4] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][2]$b$42586 [1] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][6]$42608:
      Old ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 1'0 }, B={ 1'0 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 1'1 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [6:5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [3:2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [0] }
      New ports: A={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] 1'0 }, B={ 2'01 $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }, Y={ $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [6] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [2] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [0] }
      New connections: { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [5] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][2][3]$a$42588 [3] } = { $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [3] $memory$flatten\nes_i.\multi_mapper.\snd_mmc5.\mmc5apu.\len.$auto$proc_rom.cc:155:do_switch$20548$rdmux[0][3][0]$b$42592 [0] }
    Consolidated identical input bits for $mux cell $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$42851:
      Old ports: A={ 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [1:0] }, B={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [1] 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [0] }, Y={ \genblk3.us2_hid_host_inst.tx_data_i [3:2] \genblk3.us2_hid_host_inst.tx_data_i [0] }
      New ports: A={ 1'0 $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [1] }, B={ $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [1] 1'0 }, Y=\genblk3.us2_hid_host_inst.tx_data_i [3:2]
      New connections: \genblk3.us2_hid_host_inst.tx_data_i [0] = $memory\genblk3.us2_hid_host_inst.C_setup_rom$rdmux[0][0][0]$a$42852 [0]
    Consolidated identical input bits for $mux cell $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][2]$42911:
      Old ports: A={ 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [3] $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [3] }, B={ 2'00 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [3] }, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [4:2]
      New ports: A={ 1'1 $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [3] }, B=2'00, Y=$memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [4:3]
      New connections: $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][1][1]$a$42903 [2] = $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][2][0]$b$42907 [3]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u21.data_word [7:1] 1'0 }, B={ 1'1 \vga2dvid_instance.u21.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [7:0] }
      New ports: A={ \vga2dvid_instance.u21.data_word [7:3] \vga2dvid_instance.u21.data [2] \vga2dvid_instance.u21.data_word [1] 1'0 }, B={ \vga2dvid_instance.u21.data_word_inv [7:1] 1'1 }, Y=$flatten\vga2dvid_instance.\u21.$procmux$20577_Y [7:0]
      New connections: $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [9] = $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20581:
      Old ports: A={ 2'10 \vga2dvid_instance.u21.data_word_inv [7:0] }, B={ 2'01 \vga2dvid_instance.u21.data_word [7:1] 1'0 }, Y=$flatten\vga2dvid_instance.\u21.$procmux$20581_Y
      New ports: A={ 1'0 \vga2dvid_instance.u21.data_word_inv [7:1] 1'1 }, B={ 1'1 \vga2dvid_instance.u21.data_word [7:3] \vga2dvid_instance.u21.data [2] \vga2dvid_instance.u21.data_word [1] 1'0 }, Y=$flatten\vga2dvid_instance.\u21.$procmux$20581_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u21.$procmux$20581_Y [9] = $flatten\vga2dvid_instance.\u21.$procmux$20581_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u22.data_word [7:1] 1'0 }, B={ 1'1 \vga2dvid_instance.u22.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [7:0] }
      New ports: A={ \vga2dvid_instance.u22.data_word [7:3] \vga2dvid_instance.u22.data [2] \vga2dvid_instance.u22.data_word [1] 1'0 }, B={ \vga2dvid_instance.u22.data_word_inv [7:1] 1'1 }, Y=$flatten\vga2dvid_instance.\u22.$procmux$20577_Y [7:0]
      New connections: $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [9] = $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20581:
      Old ports: A={ 2'10 \vga2dvid_instance.u22.data_word_inv [7:0] }, B={ 2'01 \vga2dvid_instance.u22.data_word [7:1] 1'0 }, Y=$flatten\vga2dvid_instance.\u22.$procmux$20581_Y
      New ports: A={ 1'0 \vga2dvid_instance.u22.data_word_inv [7:1] 1'1 }, B={ 1'1 \vga2dvid_instance.u22.data_word [7:3] \vga2dvid_instance.u22.data [2] \vga2dvid_instance.u22.data_word [1] 1'0 }, Y=$flatten\vga2dvid_instance.\u22.$procmux$20581_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u22.$procmux$20581_Y [9] = $flatten\vga2dvid_instance.\u22.$procmux$20581_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20577:
      Old ports: A={ 1'0 \vga2dvid_instance.u23.data_word [7:1] 1'0 }, B={ 1'1 \vga2dvid_instance.u23.data_word_inv [7:0] }, Y={ $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [9] $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [7:0] }
      New ports: A={ \vga2dvid_instance.u23.data_word [7:3] \vga2dvid_instance.u23.data [2] \vga2dvid_instance.u23.data_word [1] 1'0 }, B={ \vga2dvid_instance.u23.data_word_inv [7:1] 1'1 }, Y=$flatten\vga2dvid_instance.\u23.$procmux$20577_Y [7:0]
      New connections: $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [9] = $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20581:
      Old ports: A={ 2'10 \vga2dvid_instance.u23.data_word_inv [7:0] }, B={ 2'01 \vga2dvid_instance.u23.data_word [7:1] 1'0 }, Y=$flatten\vga2dvid_instance.\u23.$procmux$20581_Y
      New ports: A={ 1'0 \vga2dvid_instance.u23.data_word_inv [7:1] 1'1 }, B={ 1'1 \vga2dvid_instance.u23.data_word [7:3] \vga2dvid_instance.u23.data [2] \vga2dvid_instance.u23.data_word [1] 1'0 }, Y=$flatten\vga2dvid_instance.\u23.$procmux$20581_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u23.$procmux$20581_Y [9] = $flatten\vga2dvid_instance.\u23.$procmux$20581_Y [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u21.$procmux$20583:
      Old ports: A={ $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [9] \vga2dvid_instance.u21.data_word [8] $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u21.$procmux$20581_Y, Y=$flatten\vga2dvid_instance.\u21.$procmux$20583_Y
      New ports: A={ \vga2dvid_instance.u21.data_word [8] $flatten\vga2dvid_instance.\u21.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u21.$procmux$20581_Y [8:0], Y=$flatten\vga2dvid_instance.\u21.$procmux$20583_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u21.$procmux$20583_Y [9] = $flatten\vga2dvid_instance.\u21.$procmux$20583_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u22.$procmux$20583:
      Old ports: A={ $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [9] \vga2dvid_instance.u22.data_word [8] $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u22.$procmux$20581_Y, Y=$flatten\vga2dvid_instance.\u22.$procmux$20583_Y
      New ports: A={ \vga2dvid_instance.u22.data_word [8] $flatten\vga2dvid_instance.\u22.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u22.$procmux$20581_Y [8:0], Y=$flatten\vga2dvid_instance.\u22.$procmux$20583_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u22.$procmux$20583_Y [9] = $flatten\vga2dvid_instance.\u22.$procmux$20583_Y [0]
    Consolidated identical input bits for $mux cell $flatten\vga2dvid_instance.\u23.$procmux$20583:
      Old ports: A={ $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [9] \vga2dvid_instance.u23.data_word [8] $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u23.$procmux$20581_Y, Y=$flatten\vga2dvid_instance.\u23.$procmux$20583_Y
      New ports: A={ \vga2dvid_instance.u23.data_word [8] $flatten\vga2dvid_instance.\u23.$procmux$20577_Y [7:0] }, B=$flatten\vga2dvid_instance.\u23.$procmux$20581_Y [8:0], Y=$flatten\vga2dvid_instance.\u23.$procmux$20583_Y [8:0]
      New connections: $flatten\vga2dvid_instance.\u23.$procmux$20583_Y [9] = $flatten\vga2dvid_instance.\u23.$procmux$20583_Y [0]
  Optimizing cells in module \top.
Performed a total of 25 changes.

39.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

39.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\nes_i.multi_mapper.map162.state[3]$42956 ($dff) from module top (D = $auto$rtlil.cc:3092:Mux$41339, Q = \nes_i.multi_mapper.map162.state[3]).
Adding EN signal on $memory\nes_i.multi_mapper.map162.state[2]$42954 ($dff) from module top (D = $memory\nes_i.multi_mapper.map162.state$wrmux[2][1][0]$y$43033, Q = \nes_i.multi_mapper.map162.state[2]).
Adding EN signal on $memory\nes_i.multi_mapper.map162.state[1]$42952 ($dff) from module top (D = $memory\nes_i.multi_mapper.map162.state$wrmux[1][1][0]$y$43021, Q = \nes_i.multi_mapper.map162.state[1]).
Adding EN signal on $memory\nes_i.multi_mapper.map162.state[0]$42950 ($dff) from module top (D = $memory\nes_i.multi_mapper.map162.state$wrmux[0][1][0]$y$43009, Q = \nes_i.multi_mapper.map162.state[0]).
Adding SRST signal on $\nes_i.apu.Dmc.NewPeriod$rdreg[0] ($dff) from module top (D = $memory\nes_i.apu.Dmc.NewPeriod$rdmux[0][0][0]$a$42897 [7], Q = $flatten\nes_i.\apu.\Dmc.$memrd$\NewPeriod$apu.sv:559$7928_DATA [8], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$39173 ($dffe) from module top (D = $auto$wreduce.cc:514:run$40193 [0], Q = \nes_i.multi_mapper.jycompany.mp.product [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$39748 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$39748 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$39748 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$39748 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$39748 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$39841 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$39841 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$39841 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$39867 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$42378 ($sdffce) from module top.

39.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 31 unused wires.
<suppressed ~5 debug messages>

39.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

39.30.16. Rerunning OPT passes. (Maybe there is more to do..)

39.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~510 debug messages>

39.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$42998:
      Old ports: A=8'00000011, B=8'x, Y=$memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999
      New ports: A=2'01, B=2'x, Y={ $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [0] }
      New connections: { $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [7:3] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [1] } = { $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [2] $memory\nes_i.multi_mapper.map162.state$wrmux[0][0][0]$y$42999 [0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$43012:
      Old ports: A=8'00000000, B=8'x, Y=$memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013
      New ports: A=1'0, B=1'x, Y=$memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0]
      New connections: $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [7:1] = { $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[1][0][0]$y$43013 [0] }
    Consolidated identical input bits for $mux cell $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$43024:
      Old ports: A=8'00000000, B=8'x, Y=$memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025
      New ports: A=1'0, B=1'x, Y=$memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0]
      New connections: $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [7:1] = { $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] $memory\nes_i.multi_mapper.map162.state$wrmux[2][0][0]$y$43025 [0] }
  Optimizing cells in module \top.
Performed a total of 3 changes.

39.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.30.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$42381 ($dffe) from module top (D = $auto$wreduce.cc:514:run$40152 [4:1], Q = \genblk3.us2_hid_host_inst.R_bytes_remaining [7:4], rval = 4'0000).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42365 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$42433 ($adffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$42433 ($adffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$42433 ($adffe) from module top.

39.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

39.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

39.30.23. Rerunning OPT passes. (Maybe there is more to do..)

39.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~511 debug messages>

39.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23494:
      Old ports: A={ 1'0 \genblk3.us2_hid_host_inst.R_bytes_remaining [2] 1'0 \genblk3.us2_hid_host_inst.R_bytes_remaining [0] }, B=4'1000, Y=$auto$wreduce.cc:514:run$40148 [3:0]
      New ports: A={ 1'0 \genblk3.us2_hid_host_inst.R_bytes_remaining [2] \genblk3.us2_hid_host_inst.R_bytes_remaining [0] }, B=3'100, Y={ $auto$wreduce.cc:514:run$40148 [3:2] $auto$wreduce.cc:514:run$40148 [0] }
      New connections: $auto$wreduce.cc:514:run$40148 [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23496:
      Old ports: A=4'0000, B=$auto$wreduce.cc:514:run$40148 [3:0], Y=$auto$wreduce.cc:514:run$40149 [3:0]
      New ports: A=3'000, B={ $auto$wreduce.cc:514:run$40148 [3:2] $auto$wreduce.cc:514:run$40148 [0] }, Y={ $auto$wreduce.cc:514:run$40149 [3:2] $auto$wreduce.cc:514:run$40149 [0] }
      New connections: $auto$wreduce.cc:514:run$40149 [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\genblk3.us2_hid_host_inst.$procmux$23504:
      Old ports: A=$auto$wreduce.cc:514:run$40149 [3:0], B={ $auto$wreduce.cc:514:run$40151 [3] 3'000 }, Y=$flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [3:0]
      New ports: A={ $auto$wreduce.cc:514:run$40149 [3:2] $auto$wreduce.cc:514:run$40149 [0] }, B={ $auto$wreduce.cc:514:run$40151 [3] 2'00 }, Y={ $flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [3:2] $flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [0] }
      New connections: $flatten\genblk3.us2_hid_host_inst.$0\data_len_i[15:0] [1] = 1'0
  Optimizing cells in module \top.
Performed a total of 3 changes.

39.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.30.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$43047 ($sdffce) from module top.

39.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

39.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.30.30. Rerunning OPT passes. (Maybe there is more to do..)

39.30.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~511 debug messages>

39.30.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.30.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.30.34. Executing OPT_DFF pass (perform DFF optimizations).

39.30.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.30.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.30.37. Finished OPT passes. (There is nothing left to do.)

39.31. Executing TECHMAP pass (map to technology primitives).

39.31.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

39.31.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

39.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_demux for cells of type $demux.
Using template $paramod$336b1fb79b1d6be5a93bb9daed6b253aadd9b6ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $bmux.
Using extmapper maccmap for cells of type $macc_v2.
  add \vga2dvid_instance.u22.dc_bias (4 bits, unsigned)
  sub \vga2dvid_instance.u22.data_word_disparity (4 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$24452e00eedb072a1c980b71027464878612883d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:dcaeb99c1970fb6cac9d5ce2b68cd63a133f1ce5$paramod$ce53926382d42a2d063707cec5aca30e7cb35dec\_90_shift_shiftx for cells of type $shift.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$231afaec00e6fad0c71d9f677e0405124d548ad2\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$19b067fb093815d927935a525ca2922dd93976ef\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$53d7d67fc593e3d12f51542749c29a4dbbba92b9\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$e1270c504307e9914695c839a36c0c6fc6336d88\_90_pmux for cells of type $pmux.
Using template $paramod$1e99ce38f701dd11f85f107c1bfc7d0aa5d10769\_90_pmux for cells of type $pmux.
Using template $paramod$9f9b89cf0be9836a841c248e8a37868334fcf02a\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$e030a570fdff5e2cc1a36f0ad90ecbc2901c0516\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$4a5ade288f76b536435ed373d7a120374da92242\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fe193a5e93891214240f8354f56b43f497048fc0\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$54b5b56f4359a73f4e91ebc5405f79b059a0eeaf\_90_pmux for cells of type $pmux.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$8441c334d863ed42b55f25e60c0d690241b4051f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$2116a631f856d4d4902c2618dca73dafa3b8c9c0\_90_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:10887e013c6ac5a74755f7ac430ded3f147ecbc3$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$9e8c19db10db5b8954224cafa0587db20bab09bd\_90_alu for cells of type $alu.
Using template $paramod$constmap:823f7b13071ae128d2eff410f802253950dfe857$paramod$5aa0fbdc3e385f336e95d2896ce5aed0c003c799\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:3080718f4bce01ac90ad6aa7a95528797d496a22$paramod$5aa0fbdc3e385f336e95d2896ce5aed0c003c799\_90_shift_shiftx'.

39.31.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3080718f4bce01ac90ad6aa7a95528797d496a22$paramod$5aa0fbdc3e385f336e95d2896ce5aed0c003c799\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$67579.
Removed 1 multiplexer ports.
<suppressed ~5136 debug messages>

39.31.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3080718f4bce01ac90ad6aa7a95528797d496a22$paramod$5aa0fbdc3e385f336e95d2896ce5aed0c003c799\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:3080718f4bce01ac90ad6aa7a95528797d496a22$paramod$5aa0fbdc3e385f336e95d2896ce5aed0c003c799\_90_shift_shiftx for cells of type $shift.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_80_ecp5_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dad13a281fa6a9ffd6dd427a87dc9a952e80e9ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$cd54e322aa4265ca236096fe4bb634aaec4e39b4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:8868535dd655d8a033825bbf72fa6bc4050372d4$paramod$3c534ccd88a22c675b6bd707bda4541725ac5c19\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ad6b06faa06413377420fcb7b9a2a043ec663594$paramod$4e29274842a71cacec6d1213ab6c21b724da22a9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$8cb56ea4af20bc5206a0050d3126d66b7cc022cc\_90_pmux for cells of type $pmux.
Using template $paramod$719aadea7a94d31a13cd25a777432aacb0e462b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using template $paramod$1d8ecc2a40cb528050a53f4a2654bf991b4b9b37\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$7d0ec7487b46342ac261f16cd3ba0789cfc05e69\_90_pmux for cells of type $pmux.
Using template $paramod$4f9ddb8bcc47f1c63c5307c488aaf2e8cb141a6c\_90_pmux for cells of type $pmux.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_90_alu for cells of type $alu.
Using template $paramod$3ac6e4268d0279df14823f25676acf685165517e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0ae6dcbc606d0267ec97d3ccf20343286af3366c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9aa1dd3e3f148818dd239a30b44938d8d4bd6da1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$84080732754e0a1b49900de9a1f112a13f8436c0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
  add \vga2dvid_instance.u23.dc_bias (4 bits, unsigned)
  sub \vga2dvid_instance.u23.data_word_disparity (4 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \vga2dvid_instance.u21.data_word [7] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [6] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [5] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [4] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [3] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [2] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [1] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  add 4'1100 (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add 1'0 (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [7] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [6] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [5] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [4] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [3] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [2] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  packed 2 (2) bits / 2 words into adder tree
  add \vga2dvid_instance.u23.data_word [7] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [6] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [5] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [4] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [3] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [2] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data_word [1] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  add 4'1100 (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \vga2dvid_instance.u21.dc_bias (4 bits, unsigned)
  add \vga2dvid_instance.u21.data_word_disparity (4 bits, unsigned)
  sub \vga2dvid_instance.u21.data_word_inv [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_80_ecp5_alu for cells of type $alu.
  add \vga2dvid_instance.u21.dc_bias (4 bits, unsigned)
  sub \vga2dvid_instance.u21.data_word_disparity (4 bits, unsigned)
  add \vga2dvid_instance.u21.data_word [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add 1'0 (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [7] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [6] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [5] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [4] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [3] (1 bits, unsigned)
  add \vga2dvid_instance.u23.data [2] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  packed 2 (2) bits / 2 words into adder tree
  add \vga2dvid_instance.u22.dc_bias (4 bits, unsigned)
  add \vga2dvid_instance.u22.data_word_disparity (4 bits, unsigned)
  sub \vga2dvid_instance.u22.data_word_inv [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \vga2dvid_instance.u23.dc_bias (4 bits, unsigned)
  add \vga2dvid_instance.u23.data_word_disparity (4 bits, unsigned)
  sub \vga2dvid_instance.u23.data_word_inv [8] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \vga2dvid_instance.u22.data_word [7] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [6] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [5] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [4] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [3] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data [2] (1 bits, unsigned)
  add \vga2dvid_instance.u22.data_word [1] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  add 4'1100 (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add 1'0 (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [7] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [6] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [5] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [4] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [3] (1 bits, unsigned)
  add \vga2dvid_instance.u21.data [2] (1 bits, unsigned)
  add 1'0 (1 bits, unsigned)
  packed 2 (2) bits / 2 words into adder tree
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1898f562910b1a95b1df10dbe7204af73891130f\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$c15aee48e26a714a5f3d013cd387ce60c26c192c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
No more expansions possible.
<suppressed ~10652 debug messages>

39.32. Executing OPT pass (performing simple optimizations).

39.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~23337 debug messages>

39.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21351 debug messages>
Removed a total of 7117 cells.

39.32.3. Executing OPT_DFF pass (perform DFF optimizations).

39.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2308 unused cells and 19771 unused wires.
<suppressed ~2331 debug messages>

39.32.5. Finished fast OPT passes.

39.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

39.35. Executing TECHMAP pass (map to technology primitives).

39.35.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

39.35.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~3843 debug messages>

39.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~348 debug messages>

39.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

39.38. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

39.39. Executing ATTRMVCP pass (move or copy attributes).

39.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20186 unused wires.
<suppressed ~1 debug messages>

39.41. Executing TECHMAP pass (map to technology primitives).

39.41.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

39.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

39.42. Executing ABC9 pass.

39.42.1. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.2. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.3. Executing PROC pass (convert processes to netlists).

39.42.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

39.42.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

39.42.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

39.42.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125971'.
  Set init value: \Q = 1'0

39.42.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970'.

39.42.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125971'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970'.
     1/1: $0\Q[0:0]

39.42.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

39.42.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970'.
  created $adff cell `$procdff$125976' with positive edge clock and positive level reset.

39.42.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125971'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125970'.
Cleaned up 1 empty switch.

39.42.4. Executing PROC pass (convert processes to netlists).

39.42.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

39.42.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984 in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Removed a total of 0 dead cases.

39.42.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

39.42.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125985'.
  Set init value: \Q = 1'1

39.42.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984'.

39.42.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125985'.
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984'.
     1/1: $0\Q[0:0]

39.42.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

39.42.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.\Q' using process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984'.
  created $adff cell `$procdff$125990' with positive edge clock and positive level reset.

39.42.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$125985'.
Found and cleaned up 1 empty switch in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984'.
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125984'.
Cleaned up 1 empty switch.

39.42.5. Executing PROC pass (convert processes to netlists).

39.42.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

39.42.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999 in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Removed a total of 0 dead cases.

39.42.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

39.42.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126000'.
  Set init value: \Q = 1'0

39.42.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999'.

39.42.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126000'.
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999'.
     1/1: $0\Q[0:0]

39.42.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

39.42.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.\Q' using process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999'.
  created $adff cell `$procdff$126005' with positive edge clock and positive level reset.

39.42.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126000'.
Found and cleaned up 1 empty switch in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999'.
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$125999'.
Cleaned up 1 empty switch.

39.42.6. Executing PROC pass (convert processes to netlists).

39.42.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

39.42.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013 in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Removed a total of 0 dead cases.

39.42.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

39.42.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126014'.
  Set init value: \Q = 1'1

39.42.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013'.

39.42.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126014'.
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013'.
     1/1: $0\Q[0:0]

39.42.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

39.42.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.\Q' using process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013'.
  created $adff cell `$procdff$126019' with positive edge clock and positive level reset.

39.42.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126014'.
Found and cleaned up 1 empty switch in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013'.
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126013'.
Cleaned up 1 empty switch.

39.42.7. Executing PROC pass (convert processes to netlists).

39.42.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

39.42.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

39.42.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

39.42.7.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126028'.
  Set init value: \Q = 1'0

39.42.7.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027'.

39.42.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126028'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027'.
     1/1: $0\Q[0:0]

39.42.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

39.42.7.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027'.
  created $adff cell `$procdff$126033' with positive edge clock and positive level reset.

39.42.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126028'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:344$126027'.
Cleaned up 1 empty switch.

39.42.8. Executing PROC pass (convert processes to netlists).

39.42.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126089'.
Cleaned up 1 empty switch.

39.42.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

39.42.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

39.42.8.4. Executing PROC_INIT pass (extract init attributes).

39.42.8.5. Executing PROC_ARST pass (detect async resets in processes).

39.42.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
     1/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_EN[3:0]$126094
     2/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_DATA[3:0]$126096
     3/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_ADDR[3:0]$126095
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126089'.

39.42.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126074_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126087_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126072_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126076_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126077_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126081_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126073_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126082_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126083_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126086_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126079_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126084_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126078_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126085_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126080_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126075_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126089'.

39.42.8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
  created $dff cell `$procdff$126140' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
  created $dff cell `$procdff$126141' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126088_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
  created $dff cell `$procdff$126142' with positive edge clock.

39.42.8.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.8.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126114'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126090'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126089'.
Cleaned up 1 empty switch.

39.42.9. Executing PROC pass (convert processes to netlists).

39.42.9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126161'.
Cleaned up 1 empty switch.

39.42.9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162 in module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

39.42.9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

39.42.9.4. Executing PROC_INIT pass (extract init attributes).

39.42.9.5. Executing PROC_ARST pass (detect async resets in processes).

39.42.9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
Creating decoders for process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
     1/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_EN[3:0]$126167
     2/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_DATA[3:0]$126168
     3/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_ADDR[3:0]$126166
Creating decoders for process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126161'.

39.42.9.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.\i' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126144_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126147_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126148_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126149_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126145_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126153_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126154_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126158_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126150_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126159_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126155_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126156_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126151_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126157_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126152_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126146_EN' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
No latch inferred for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.\muxwre' from process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126161'.

39.42.9.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_ADDR' using process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
  created $dff cell `$procdff$126212' with positive edge clock.
Creating register for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_EN' using process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
  created $dff cell `$procdff$126213' with positive edge clock.
Creating register for signal `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126160_DATA' using process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
  created $dff cell `$procdff$126214' with positive edge clock.

39.42.9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126186'.
Found and cleaned up 1 empty switch in `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
Removing empty process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126162'.
Removing empty process `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126161'.
Cleaned up 1 empty switch.

39.42.10. Executing PROC pass (convert processes to netlists).

39.42.10.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126233'.
Cleaned up 1 empty switch.

39.42.10.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234 in module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

39.42.10.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

39.42.10.4. Executing PROC_INIT pass (extract init attributes).

39.42.10.5. Executing PROC_ARST pass (detect async resets in processes).

39.42.10.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.10.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
Creating decoders for process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
     1/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_EN[3:0]$126239
     2/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_DATA[3:0]$126240
     3/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_ADDR[3:0]$126238
Creating decoders for process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126233'.

39.42.10.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126217_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126226_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.\i' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126221_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126222_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126223_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126230_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126219_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126231_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126224_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126218_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126227_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126228_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126216_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126229_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126220_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126225_EN' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
No latch inferred for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.\muxwre' from process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126233'.

39.42.10.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_ADDR' using process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
  created $dff cell `$procdff$126284' with positive edge clock.
Creating register for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_EN' using process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
  created $dff cell `$procdff$126285' with positive edge clock.
Creating register for signal `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126232_DATA' using process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
  created $dff cell `$procdff$126286' with positive edge clock.

39.42.10.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.10.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126258'.
Found and cleaned up 1 empty switch in `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
Removing empty process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126234'.
Removing empty process `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126233'.
Cleaned up 1 empty switch.

39.42.11. Executing PROC pass (convert processes to netlists).

39.42.11.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126305'.
Cleaned up 1 empty switch.

39.42.11.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306 in module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

39.42.11.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

39.42.11.4. Executing PROC_INIT pass (extract init attributes).

39.42.11.5. Executing PROC_ARST pass (detect async resets in processes).

39.42.11.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.11.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
Creating decoders for process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
     1/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_EN[3:0]$126310
     2/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_DATA[3:0]$126312
     3/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_ADDR[3:0]$126311
Creating decoders for process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126305'.

39.42.11.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.\i' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126289_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126294_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126301_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126291_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126297_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126288_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126290_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126295_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126296_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126300_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126302_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126298_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126303_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126292_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126299_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126293_EN' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
No latch inferred for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.\muxwre' from process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126305'.

39.42.11.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_EN' using process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
  created $dff cell `$procdff$126356' with positive edge clock.
Creating register for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_ADDR' using process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
  created $dff cell `$procdff$126357' with positive edge clock.
Creating register for signal `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126304_DATA' using process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
  created $dff cell `$procdff$126358' with positive edge clock.

39.42.11.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.11.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126330'.
Found and cleaned up 1 empty switch in `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
Removing empty process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126306'.
Removing empty process `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126305'.
Cleaned up 1 empty switch.

39.42.12. Executing PROC pass (convert processes to netlists).

39.42.12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126377'.
Cleaned up 1 empty switch.

39.42.12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378 in module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

39.42.12.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

39.42.12.4. Executing PROC_INIT pass (extract init attributes).

39.42.12.5. Executing PROC_ARST pass (detect async resets in processes).

39.42.12.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

39.42.12.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
Creating decoders for process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
     1/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_EN[3:0]$126384
     2/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_DATA[3:0]$126383
     3/3: $1$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_ADDR[3:0]$126382
Creating decoders for process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126377'.

39.42.12.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.\i' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126372_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126360_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126367_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126363_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126364_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126368_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126371_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126375_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126365_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126369_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126373_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126374_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126370_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126366_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126362_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:207$126361_EN' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
No latch inferred for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.\muxwre' from process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126377'.

39.42.12.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_ADDR' using process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
  created $dff cell `$procdff$126428' with positive edge clock.
Creating register for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_DATA' using process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
  created $dff cell `$procdff$126429' with positive edge clock.
Creating register for signal `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:223$126376_EN' using process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
  created $dff cell `$procdff$126430' with positive edge clock.

39.42.12.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

39.42.12.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:0$126402'.
Found and cleaned up 1 empty switch in `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
Removing empty process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:221$126378'.
Removing empty process `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.$proc$/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v:213$126377'.
Cleaned up 1 empty switch.

39.42.13. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$66600 $auto$simplemap.cc:134:simplemap_reduce$75114
Found an SCC: $auto$ff.cc:266:slice$84334 $auto$dfflegalize.cc:941:flip_pol$122136 $auto$ff.cc:485:convert_ce_over_srst$122134 $auto$ff.cc:266:slice$84331 $auto$dfflegalize.cc:941:flip_pol$122124 $auto$ff.cc:485:convert_ce_over_srst$122122 $auto$ff.cc:266:slice$84336 $auto$dfflegalize.cc:941:flip_pol$122144 $auto$ff.cc:485:convert_ce_over_srst$122142 $auto$ff.cc:266:slice$84330 $auto$dfflegalize.cc:941:flip_pol$122120 $auto$ff.cc:485:convert_ce_over_srst$122118 $auto$simplemap.cc:134:simplemap_reduce$84225 $auto$ff.cc:266:slice$84335 $auto$dfflegalize.cc:941:flip_pol$122140 $auto$ff.cc:485:convert_ce_over_srst$122138 $auto$simplemap.cc:134:simplemap_reduce$84230 $auto$ff.cc:266:slice$84337 $auto$dfflegalize.cc:941:flip_pol$122148 $auto$ff.cc:485:convert_ce_over_srst$122146 $auto$simplemap.cc:134:simplemap_reduce$84223 $auto$ff.cc:266:slice$84332 $auto$dfflegalize.cc:941:flip_pol$122128 $auto$ff.cc:485:convert_ce_over_srst$122126 $auto$simplemap.cc:134:simplemap_reduce$84233 $auto$simplemap.cc:134:simplemap_reduce$84229 $auto$simplemap.cc:134:simplemap_reduce$84215 $auto$simplemap.cc:134:simplemap_reduce$84212 $auto$simplemap.cc:134:simplemap_reduce$84224 $auto$ff.cc:266:slice$84333 $auto$dfflegalize.cc:941:flip_pol$122132 $auto$ff.cc:485:convert_ce_over_srst$122130 $auto$simplemap.cc:134:simplemap_reduce$84211 $auto$simplemap.cc:134:simplemap_reduce$84222 $auto$ff.cc:266:slice$46134 $auto$dfflegalize.cc:941:flip_pol$118538 $auto$ff.cc:485:convert_ce_over_srst$118536 $auto$simplemap.cc:134:simplemap_reduce$84220 $auto$ff.cc:266:slice$46131 $auto$dfflegalize.cc:941:flip_pol$118526 $auto$ff.cc:485:convert_ce_over_srst$118524 $auto$ff.cc:266:slice$46133 $auto$dfflegalize.cc:941:flip_pol$118534 $auto$ff.cc:485:convert_ce_over_srst$118532 $auto$simplemap.cc:134:simplemap_reduce$84228 $auto$ff.cc:266:slice$72567 $auto$ff.cc:479:convert_ce_over_srst$121214 $auto$simplemap.cc:134:simplemap_reduce$68907 $auto$simplemap.cc:134:simplemap_reduce$68904 $auto$simplemap.cc:134:simplemap_reduce$68310 $auto$opt_expr.cc:617:replace_const_cells$113088 $auto$simplemap.cc:175:logic_reduce$84110 $auto$simplemap.cc:134:simplemap_reduce$84232 $auto$simplemap.cc:134:simplemap_reduce$84227 $auto$simplemap.cc:134:simplemap_reduce$84219 $auto$ff.cc:266:slice$72568 $auto$ff.cc:479:convert_ce_over_srst$121216 $auto$simplemap.cc:134:simplemap_reduce$65436 $auto$simplemap.cc:134:simplemap_reduce$65433 $auto$simplemap.cc:134:simplemap_reduce$65428 $auto$simplemap.cc:134:simplemap_reduce$66298 $auto$simplemap.cc:134:simplemap_reduce$66296 $auto$simplemap.cc:134:simplemap_reduce$66293 $auto$opt_expr.cc:617:replace_const_cells$110862 $auto$simplemap.cc:134:simplemap_reduce$66260 $auto$simplemap.cc:134:simplemap_reduce$68314 $auto$simplemap.cc:134:simplemap_reduce$68312 $auto$simplemap.cc:134:simplemap_reduce$68309 $auto$simplemap.cc:175:logic_reduce$84151 $auto$simplemap.cc:134:simplemap_reduce$84214 $auto$simplemap.cc:134:simplemap_reduce$84210 $auto$simplemap.cc:134:simplemap_reduce$84221 $auto$ff.cc:266:slice$46132 $auto$dfflegalize.cc:941:flip_pol$118530 $auto$ff.cc:485:convert_ce_over_srst$118528 $auto$simplemap.cc:134:simplemap_reduce$66268 $auto$simplemap.cc:134:simplemap_reduce$66265
Found an SCC: $auto$ff.cc:266:slice$83908 $auto$dfflegalize.cc:941:flip_pol$122116 $auto$ff.cc:485:convert_ce_over_srst$122114 $auto$ff.cc:266:slice$83800 $auto$dfflegalize.cc:941:flip_pol$122108 $auto$ff.cc:485:convert_ce_over_srst$122106 $auto$ff.cc:266:slice$83798 $auto$dfflegalize.cc:941:flip_pol$122100 $auto$ff.cc:485:convert_ce_over_srst$122098 $auto$simplemap.cc:134:simplemap_reduce$44894 $auto$ff.cc:266:slice$83799 $auto$dfflegalize.cc:941:flip_pol$122104 $auto$ff.cc:485:convert_ce_over_srst$122102 $auto$ff.cc:266:slice$83796 $auto$dfflegalize.cc:941:flip_pol$122092 $auto$ff.cc:485:convert_ce_over_srst$122090 $auto$simplemap.cc:134:simplemap_reduce$44892 $auto$ff.cc:266:slice$83795 $auto$dfflegalize.cc:941:flip_pol$122088 $auto$ff.cc:485:convert_ce_over_srst$122086 $auto$ff.cc:266:slice$83794 $auto$dfflegalize.cc:941:flip_pol$122084 $auto$ff.cc:485:convert_ce_over_srst$122082 $auto$simplemap.cc:134:simplemap_reduce$44902 $auto$simplemap.cc:134:simplemap_reduce$44891 $auto$ff.cc:266:slice$83793 $auto$dfflegalize.cc:941:flip_pol$122080 $auto$ff.cc:485:convert_ce_over_srst$122078 $auto$ff.cc:266:slice$83792 $auto$dfflegalize.cc:941:flip_pol$122076 $auto$ff.cc:485:convert_ce_over_srst$122074 $auto$simplemap.cc:134:simplemap_reduce$44890 $auto$ff.cc:266:slice$83791 $auto$dfflegalize.cc:941:flip_pol$122072 $auto$ff.cc:485:convert_ce_over_srst$122070 $auto$ff.cc:266:slice$83789 $auto$dfflegalize.cc:941:flip_pol$122064 $auto$ff.cc:485:convert_ce_over_srst$122062 $auto$simplemap.cc:134:simplemap_reduce$44903 $auto$simplemap.cc:134:simplemap_reduce$44893 $auto$ff.cc:266:slice$83797 $auto$dfflegalize.cc:941:flip_pol$122096 $auto$ff.cc:485:convert_ce_over_srst$122094 $auto$simplemap.cc:134:simplemap_reduce$44908 $auto$simplemap.cc:134:simplemap_reduce$44904 $auto$simplemap.cc:134:simplemap_reduce$44895 $auto$ff.cc:266:slice$83801 $auto$dfflegalize.cc:941:flip_pol$122112 $auto$ff.cc:485:convert_ce_over_srst$122110 $auto$simplemap.cc:134:simplemap_reduce$83350 $auto$simplemap.cc:134:simplemap_reduce$50331 $auto$simplemap.cc:134:simplemap_reduce$50329 $auto$opt_expr.cc:617:replace_const_cells$118250 $auto$simplemap.cc:134:simplemap_reduce$44913 $auto$simplemap.cc:134:simplemap_reduce$44911 $auto$simplemap.cc:134:simplemap_reduce$44907 $auto$simplemap.cc:134:simplemap_reduce$44901 $auto$simplemap.cc:134:simplemap_reduce$44889 $auto$ff.cc:266:slice$83790 $auto$dfflegalize.cc:941:flip_pol$122068 $auto$ff.cc:485:convert_ce_over_srst$122066 $auto$simplemap.cc:134:simplemap_reduce$60411 $auto$simplemap.cc:134:simplemap_reduce$60409 $auto$simplemap.cc:134:simplemap_reduce$60406 $auto$simplemap.cc:134:simplemap_reduce$50594
Found an SCC: $auto$ff.cc:266:slice$43827 $auto$ff.cc:266:slice$43830 $auto$simplemap.cc:134:simplemap_reduce$43714 $auto$ff.cc:266:slice$43828 $auto$simplemap.cc:134:simplemap_reduce$43717 $auto$simplemap.cc:134:simplemap_reduce$43715 $auto$ff.cc:266:slice$43829 $auto$ff.cc:266:slice$43816 $auto$simplemap.cc:175:logic_reduce$49904 $auto$simplemap.cc:233:simplemap_logbin$43712
Found an SCC: $auto$ff.cc:266:slice$45316 $auto$ff.cc:479:convert_ce_over_srst$118506
Found an SCC: $auto$simplemap.cc:134:simplemap_reduce$47464 $auto$simplemap.cc:38:simplemap_not$49119 $auto$simplemap.cc:83:simplemap_bitop$73331 $auto$ff.cc:266:slice$73530 $auto$ff.cc:479:convert_ce_over_srst$121220
Found an SCC: $auto$simplemap.cc:38:simplemap_not$92827 $auto$ff.cc:266:slice$78105 $auto$ff.cc:479:convert_ce_over_srst$121486 $auto$ff.cc:266:slice$78107 $auto$ff.cc:479:convert_ce_over_srst$121490 $auto$simplemap.cc:134:simplemap_reduce$76750 $auto$simplemap.cc:38:simplemap_not$92828 $auto$ff.cc:266:slice$78106 $auto$ff.cc:479:convert_ce_over_srst$121488 $auto$simplemap.cc:134:simplemap_reduce$76410 $auto$simplemap.cc:134:simplemap_reduce$76751 $auto$ff.cc:266:slice$78108 $auto$ff.cc:479:convert_ce_over_srst$121492 $auto$simplemap.cc:134:simplemap_reduce$76754 $auto$simplemap.cc:134:simplemap_reduce$49084 $auto$simplemap.cc:38:simplemap_not$92831 $auto$simplemap.cc:38:simplemap_not$49810 $auto$simplemap.cc:83:simplemap_bitop$49816 $auto$simplemap.cc:38:simplemap_not$49817 $auto$simplemap.cc:83:simplemap_bitop$108394 $auto$ff.cc:266:slice$78109 $auto$ff.cc:479:convert_ce_over_srst$121494 $auto$simplemap.cc:233:simplemap_logbin$78582 $auto$simplemap.cc:233:simplemap_logbin$78583
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$114870 $auto$ff.cc:266:slice$78103 $auto$dfflegalize.cc:941:flip_pol$121480 $auto$ff.cc:485:convert_ce_over_srst$121478 $auto$simplemap.cc:134:simplemap_reduce$78638 $auto$opt_expr.cc:617:replace_const_cells$114868 $auto$ff.cc:266:slice$78102 $auto$dfflegalize.cc:941:flip_pol$121476 $auto$ff.cc:485:convert_ce_over_srst$121474 $auto$simplemap.cc:134:simplemap_reduce$78640 $auto$opt_expr.cc:617:replace_const_cells$110222 $auto$ff.cc:266:slice$78104 $auto$dfflegalize.cc:941:flip_pol$121484 $auto$ff.cc:485:convert_ce_over_srst$121482 $auto$simplemap.cc:83:simplemap_bitop$78584 $auto$simplemap.cc:134:simplemap_reduce$78596 $auto$simplemap.cc:134:simplemap_reduce$78594
Found an SCC: $auto$ff.cc:266:slice$78545 $auto$ff.cc:266:slice$78544 $auto$simplemap.cc:134:simplemap_reduce$78573 $auto$ff.cc:266:slice$78543 $auto$ff.cc:266:slice$78542 $auto$simplemap.cc:204:simplemap_lognot$78554 $auto$simplemap.cc:175:logic_reduce$78553 $auto$simplemap.cc:134:simplemap_reduce$78559 $auto$simplemap.cc:134:simplemap_reduce$78556 $auto$ff.cc:266:slice$78541 $auto$simplemap.cc:233:simplemap_logbin$78546
Found an SCC: $auto$ff.cc:266:slice$78747 $auto$dfflegalize.cc:941:flip_pol$121618 $auto$ff.cc:485:convert_ce_over_srst$121616 $auto$ff.cc:266:slice$78744 $auto$dfflegalize.cc:941:flip_pol$121606 $auto$ff.cc:485:convert_ce_over_srst$121604 $auto$ff.cc:266:slice$78739 $auto$dfflegalize.cc:941:flip_pol$121586 $auto$ff.cc:485:convert_ce_over_srst$121584 $auto$simplemap.cc:38:simplemap_not$90340 $auto$ff.cc:266:slice$78741 $auto$dfflegalize.cc:941:flip_pol$121594 $auto$ff.cc:485:convert_ce_over_srst$121592 $auto$simplemap.cc:134:simplemap_reduce$78827 $auto$ff.cc:266:slice$78740 $auto$dfflegalize.cc:941:flip_pol$121590 $auto$ff.cc:485:convert_ce_over_srst$121588 $auto$simplemap.cc:134:simplemap_reduce$78829 $auto$ff.cc:266:slice$78743 $auto$dfflegalize.cc:941:flip_pol$121602 $auto$ff.cc:485:convert_ce_over_srst$121600 $auto$simplemap.cc:134:simplemap_reduce$78831 $auto$opt_expr.cc:617:replace_const_cells$114758 $auto$ff.cc:266:slice$78748 $auto$dfflegalize.cc:941:flip_pol$121622 $auto$ff.cc:485:convert_ce_over_srst$121620 $auto$ff.cc:266:slice$78745 $auto$dfflegalize.cc:941:flip_pol$121610 $auto$ff.cc:485:convert_ce_over_srst$121608 $auto$simplemap.cc:134:simplemap_reduce$78834 $auto$simplemap.cc:134:simplemap_reduce$78830 $auto$ff.cc:266:slice$78746 $auto$dfflegalize.cc:941:flip_pol$121614 $auto$ff.cc:485:convert_ce_over_srst$121612 $auto$simplemap.cc:134:simplemap_reduce$78838 $auto$simplemap.cc:134:simplemap_reduce$78836 $auto$simplemap.cc:134:simplemap_reduce$78833 $auto$simplemap.cc:134:simplemap_reduce$78828 $auto$opt_expr.cc:617:replace_const_cells$114840 $auto$ff.cc:266:slice$78742 $auto$dfflegalize.cc:941:flip_pol$121598 $auto$ff.cc:485:convert_ce_over_srst$121596
Found an SCC: $auto$ff.cc:266:slice$43409 $auto$dfflegalize.cc:941:flip_pol$118466 $auto$opt_expr.cc:617:replace_const_cells$114810 $auto$ff.cc:266:slice$43411 $auto$dfflegalize.cc:941:flip_pol$118470 $auto$ff.cc:266:slice$43407 $auto$dfflegalize.cc:941:flip_pol$118462 $auto$simplemap.cc:134:simplemap_reduce$78918 $auto$opt_expr.cc:617:replace_const_cells$114812 $auto$ff.cc:266:slice$43410 $auto$dfflegalize.cc:941:flip_pol$118468 $auto$simplemap.cc:134:simplemap_reduce$78916 $auto$opt_expr.cc:617:replace_const_cells$114800 $auto$ff.cc:266:slice$43406 $auto$dfflegalize.cc:941:flip_pol$118460 $auto$opt_expr.cc:617:replace_const_cells$114804 $auto$ff.cc:266:slice$43405 $auto$dfflegalize.cc:941:flip_pol$118458 $auto$simplemap.cc:134:simplemap_reduce$78917 $auto$ff.cc:266:slice$43408 $auto$dfflegalize.cc:941:flip_pol$118464 $auto$simplemap.cc:134:simplemap_reduce$78915 $auto$opt_expr.cc:617:replace_const_cells$114802 $auto$ff.cc:266:slice$43404 $auto$dfflegalize.cc:941:flip_pol$118456 $auto$opt_expr.cc:617:replace_const_cells$114808 $auto$ff.cc:266:slice$43403 $auto$dfflegalize.cc:941:flip_pol$118454 $auto$simplemap.cc:134:simplemap_reduce$78920 $auto$simplemap.cc:134:simplemap_reduce$78914 $auto$opt_expr.cc:617:replace_const_cells$114806 $auto$ff.cc:266:slice$43402 $auto$dfflegalize.cc:941:flip_pol$118452 $auto$simplemap.cc:134:simplemap_reduce$78925 $auto$simplemap.cc:134:simplemap_reduce$78923 $auto$simplemap.cc:134:simplemap_reduce$78921
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$114052 $auto$ff.cc:266:slice$79645 $auto$simplemap.cc:134:simplemap_reduce$80555 $auto$simplemap.cc:204:simplemap_lognot$45120 $auto$simplemap.cc:134:simplemap_reduce$45118 $auto$simplemap.cc:134:simplemap_reduce$45116 $auto$opt_expr.cc:617:replace_const_cells$114056 $auto$ff.cc:266:slice$79644
Found an SCC: $auto$simplemap.cc:233:simplemap_logbin$43534 $auto$simplemap.cc:38:simplemap_not$92514 $auto$ff.cc:266:slice$48991 $auto$dfflegalize.cc:941:flip_pol$118606 $auto$ff.cc:485:convert_ce_over_srst$118604 $auto$simplemap.cc:134:simplemap_reduce$80567
Found 13 SCCs in module top.
Found 13 SCCs.

39.42.14. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.15. Executing TECHMAP pass (map to technology primitives).

39.42.15.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

39.42.15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~182 debug messages>

39.42.16. Executing OPT pass (performing simple optimizations).

39.42.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
Optimizing module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
Optimizing module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
Optimizing module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.

39.42.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

39.42.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.42.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
  Optimizing cells in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
  Optimizing cells in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.
Performed a total of 0 changes.

39.42.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

39.42.16.6. Executing OPT_DFF pass (perform DFF optimizations).

39.42.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
Finding unused cells or wires in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4..

39.42.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.
Optimizing module $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Optimizing module $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.

39.42.16.9. Finished OPT passes. (There is nothing left to do.)

39.42.17. Executing TECHMAP pass (map to technology primitives).

39.42.17.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

39.42.17.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4 for cells of type $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
Using template $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4 for cells of type $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
Using template $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4 for cells of type $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
Using template $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4 for cells of type $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~325 debug messages>

39.42.18. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

39.42.19. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

39.42.20. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.21. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

39.42.22. Executing TECHMAP pass (map to technology primitives).

39.42.22.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

39.42.22.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~221 debug messages>

39.42.23. Executing OPT pass (performing simple optimizations).

39.42.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

39.42.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

39.42.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.42.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.42.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.42.23.6. Executing OPT_DFF pass (perform DFF optimizations).

39.42.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

39.42.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.42.23.9. Rerunning OPT passes. (Maybe there is more to do..)

39.42.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.42.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.42.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.42.23.13. Executing OPT_DFF pass (perform DFF optimizations).

39.42.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.42.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.42.23.16. Finished OPT passes. (There is nothing left to do.)

39.42.24. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

39.42.25. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 13518 cells with 71688 new cells, skipped 13621 cells.
  replaced 5 cell types:
    7492 $_OR_
     364 $_XOR_
       2 $_ANDNOT_
     113 $_ORNOT_
    5547 $_MUX_
  not replaced 32 cell types:
     119 $scopeinfo
    3748 $_NOT_
    5042 $_AND_
      18 $_TBUF_
       3 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF
      36 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
       5 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp
       3 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp
       1 $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4_$abc9_byp
       1 USRMCLK
       4 ODDRX1F
       2 EHXPLLL
    3429 TRELLIS_FF
      26 DP16KD
     604 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 MULT18X18D
      20 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF
       5 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF
     191 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
      54 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
      54 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
      36 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
       1 $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4_$abc9_byp
       1 $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4_$abc9_byp
       1 $__ABC9_SCC_BREAKER
       1 $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4
     191 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
      20 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp
       1 $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4
       1 $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4
       1 $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4
       1 $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4_$abc9_byp

39.42.25.1. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.25.2. Executing ABC9_OPS pass (helper functions for ABC9).

39.42.25.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 30382 AND gates and 88641 wires from module `top' to a netlist network with 4047 inputs and 4692 outputs.

39.42.25.4. Executing ABC9_EXE pass (technology mapping using ABC9).

39.42.25.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4047/   4692  and =   25797  lev =   70 (5.75)  mem = 0.56 MB  box = 917  bb = 313
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4047/   4692  and =   29695  lev =   53 (3.24)  mem = 0.61 MB  ch = 3731  box = 911  bb = 313
ABC: cst =       0  cls =   3218  lit =    3731  unused =   29074  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   29695.  Ch =  3218.  Total mem =    7.36 MB. Peak cut mem =    0.77 MB.
ABC: P:  Del = 6893.00.  Ar =   34212.0.  Edge =    40697.  Cut =   371897.  T =     0.07 sec
ABC: P:  Del = 6810.00.  Ar =   33259.0.  Edge =    39793.  Cut =   371099.  T =     0.07 sec
ABC: P:  Del = 6810.00.  Ar =   11948.0.  Edge =    28037.  Cut =   941777.  T =     0.15 sec
ABC: F:  Del = 6810.00.  Ar =    9247.0.  Edge =    25843.  Cut =   743379.  T =     0.13 sec
ABC: A:  Del = 6810.00.  Ar =    8502.0.  Edge =    23280.  Cut =   705240.  T =     0.19 sec
ABC: A:  Del = 6810.00.  Ar =    8403.0.  Edge =    23166.  Cut =   692104.  T =     0.18 sec
ABC: Total time =     0.80 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4047/   4692  and =   19939  lev =   46 (3.28)  mem = 0.49 MB  box = 893  bb = 313
ABC: Mapping (K=7)  :  lut =   6385  edge =   22338  lev =   14 (1.66)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   46  mem = 0.28 MB
ABC: LUT = 6385 : 2=1382 21.6 %  3=1606 25.2 %  4=2462 38.6 %  5=777 12.2 %  6=83 1.3 %  7=75 1.2 %  Ave = 3.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 6.66 seconds, total: 6.66 seconds

39.42.25.6. Executing AIGER frontend.
<suppressed ~17514 debug messages>
Removed 27416 unused cells and 44581 unused wires.

39.42.25.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     6430
ABC RESULTS:   $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp cells:        5
ABC RESULTS:   $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp cells:        3
ABC RESULTS:   $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      580
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       54
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:       36
ABC RESULTS:   $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:   $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:      191
ABC RESULTS:   $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp cells:       20
ABC RESULTS:   $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:           input signals:      964
ABC RESULTS:          output signals:     2942
Removing temp directory.

39.42.26. Executing TECHMAP pass (map to technology primitives).

39.42.26.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

39.42.26.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp.
Using template $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4 for cells of type $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4.
Using template $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$c310f3fc0e920a375721fa75394117de28f73199\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4 for cells of type $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4.
Using template $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$acb4d98f2fd33f93ce6ed0cb0f7bab9efe5f556c\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4 for cells of type $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4.
Using template $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$8522971e87f2fda6c65c4d241c5a8990dda9ff68\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4 for cells of type $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4.
Using template $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$4c8a2285668263cd4391dfa478c960065180fe03\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001101 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~1244 debug messages>
Removed 708 unused cells and 104316 unused wires.

39.43. Executing TECHMAP pass (map to technology primitives).

39.43.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

39.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$977490006f4a840fd1689395e12c974fb072d2ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$b12bf8b3d3a35444f0dac3518aabb7d4365a4282\$lut for cells of type $lut.
Using template $paramod$e0cf9fc7a6887ee9c5f4f0043c1d53c6af4420bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$306514f5e4c94d879f34da30b11340ed6d8eae01\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$1490317706d2b40d0114e5f7122d473c12ca19fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$eed5a6cdd03f114a56b22bf99cee71548b88fa37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a5f60824de642a17ea05f80c4e15a95c2060593d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$37d51401ae24a1f5e5a72fce23321d6a55848184\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$1780ed6be067024dad9667616f4b7bd5325fa3ca\$lut for cells of type $lut.
Using template $paramod$d886c0db302ab2eec8a489cb114adb78e2fe9149\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$a9ba23df824f693c44e722629fd8c1fae157385c\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$de3406006c16cf7256a0a2fdcbb1597ad8f6cb54\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$ec0df19840033c8b18208b7471309a53c2b25de8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$8ed0479b2f927622c5a95a37f5083da8cef22eb4\$lut for cells of type $lut.
Using template $paramod$ceb7dbf940729b49935293543282744d02a51507\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$3a75385b1beb239786b9fcdc898b53110e63595f\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$45d35c067ded9854bad436d064758afc38659286\$lut for cells of type $lut.
Using template $paramod$eea9f3bfa234687410071a547d41b806cab7d4e0\$lut for cells of type $lut.
Using template $paramod$8da769980acf217c1853bc70dc457359aaba97cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$beffda5916ef03603af7b9daee4a6705f57d3d46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$5637f6366c0fa622e75f886ee59706323e5fe6fc\$lut for cells of type $lut.
Using template $paramod$0a2d7bf58953a93753d49686ca51ad27ef1fcac3\$lut for cells of type $lut.
Using template $paramod$1ea7593c014660d2ec4172a583bf064d3a1a1f72\$lut for cells of type $lut.
Using template $paramod$5bbe7e499f5f746af53f04aeb15deecdd7b4ab95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$c45e1d9e83789d6f4c598dc50ec1c59f2a53744e\$lut for cells of type $lut.
Using template $paramod$6b259c80c9b7e5440e7e5ad032d7037815b29e79\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$4e7bd8d60e46d3c55781afa359a265eb1ced5243\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$0392318cefd9d15f572622bd5a88290120220d9c\$lut for cells of type $lut.
Using template $paramod$db04987bcea6aa5f721a8ab040635c70547b39a8\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$ca2532991f2c847ac990e1deeca1e91108bc2da0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$b4054ec4543aed2b9fbc0732aa992312b7c95abf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f1187a78ae91381910481a37646b7d7083ad8e4b\$lut for cells of type $lut.
Using template $paramod$f0b0e2aaa9f4ca9bf63f4f65019f1381863d3c94\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$a551205b14986a09aca4e9f0013fd2b858cfd33a\$lut for cells of type $lut.
Using template $paramod$a151c7b2dcc95b71e8534358b9067a47df329a02\$lut for cells of type $lut.
Using template $paramod$832ba9df47ac1d44c9586342639a7bd4f0bad296\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$a1f9224ffacc8bfecafdfd5d7fe5fd23635f4f50\$lut for cells of type $lut.
Using template $paramod$b120780b0b81c1318556eb238bbea310aee9ef5f\$lut for cells of type $lut.
Using template $paramod$35760ff0c8ed9a450cbe7e8af6b995d41442b55c\$lut for cells of type $lut.
Using template $paramod$5630eb7681b4d1157fe1436fc615ed235b6ced94\$lut for cells of type $lut.
Using template $paramod$8d9f04ef289e800e43e70754d3a7953f6582e69c\$lut for cells of type $lut.
Using template $paramod$b5ef04ad6f1419b140ac377ad9670f629913112e\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$4f711ea1f25032aeff1776f465c365a541a50377\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$872def176acf0af46aee1a4df67a9291309e3c01\$lut for cells of type $lut.
Using template $paramod$b5752f0c363f472e3790dfb777f38d6a0fc02dc0\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$a9fcd487daf50b7d794a28500afda3ebbcd5a4bf\$lut for cells of type $lut.
Using template $paramod$20395651c5e16a92c888b80ce21d683df2715ba9\$lut for cells of type $lut.
Using template $paramod$fa78821acb2e1cb3cd083d5b7810303eee591cf0\$lut for cells of type $lut.
Using template $paramod$4a4a3385bf9452157bbe3249bf63e6cb720a3441\$lut for cells of type $lut.
Using template $paramod$b13472e1ae994219ec92a46f4930b4fe6166b292\$lut for cells of type $lut.
Using template $paramod$79483857d6ba4b246820ed05b10f427b2b501c84\$lut for cells of type $lut.
Using template $paramod$130ffa84d8c0712333eceff6854084179663a049\$lut for cells of type $lut.
Using template $paramod$b54475662b51c5ba100bf86d20a699fff192ff15\$lut for cells of type $lut.
Using template $paramod$d609d7857a0fadbfb7490ad64fac95ea8b9c90c0\$lut for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$763a110ef20471a896d5d16f5456a4d7f739267a\$lut for cells of type $lut.
Using template $paramod$c19ac226b2328a9dc00b76bc0a6d1e025c6f4fca\$lut for cells of type $lut.
Using template $paramod$6f1c2617357b141b8a7550665ef7321f3a3054c7\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$1d8f9fd6aedf91bae0bbeb3dddeb8fce6af66c80\$lut for cells of type $lut.
Using template $paramod$269524fdae8fee1bf64b03c4b9c555532f3d4cfe\$lut for cells of type $lut.
Using template $paramod$697c399a7db580eb43efde930d20500800d9f216\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$a4402e97e91db0bb7d07237e990e2396f0710565\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$173c23050ed6bd3da6c5694b0166d341b3e0861c\$lut for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$0f2fddf7015b19e0749fef359c4f0d2f070259e7\$lut for cells of type $lut.
Using template $paramod$8c59dea55a69fa28fa74c2382b27cbaa9a626d4c\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod$5e100ad2d35ce5cbf09135c77c0149a269d2ca00\$lut for cells of type $lut.
Using template $paramod$c4b0e61f9107ab52d50853452937e4d70ab51e64\$lut for cells of type $lut.
Using template $paramod$3ff2aebafe1aaa76f98304f8068343d95c6ea99b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$dd4327035054eeea5ca2cd7bf189090bdbd49f36\$lut for cells of type $lut.
Using template $paramod$5846e5a26f61612fe0e414e86d43350267b4381a\$lut for cells of type $lut.
Using template $paramod$8fed26a3d4b24bc562310c5ba340f6ade3ea1dd3\$lut for cells of type $lut.
Using template $paramod$8631c1b4381cecf1ceb9939b7cf02bbba7e45cab\$lut for cells of type $lut.
Using template $paramod$5f083f426cb8ab35b259e396b454492417532297\$lut for cells of type $lut.
Using template $paramod$f4777bf2b4f693f8bcc4fff6daa5acc8e734cce0\$lut for cells of type $lut.
Using template $paramod$ae391376999ec78df1e3d5ec47e2cb948c2bf306\$lut for cells of type $lut.
Using template $paramod$c977166256210d84acf65a04e9bf7fa0da57b2dd\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$663c1bccbbc13eeacfd32cc0b6ef1e7606930217\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$0c84363d80da25ab28926c91109351aa4248d601\$lut for cells of type $lut.
Using template $paramod$55a3772641f2446678ebb097b4d3243d90e7406e\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$bab9365a48aa01a443eda6aa1246d5814ff33aee\$lut for cells of type $lut.
Using template $paramod$0a0a1e4bc33529f6867eea477b133aaa9248f7bc\$lut for cells of type $lut.
Using template $paramod$9aa202951519a337bd592a161dac8d0934603b99\$lut for cells of type $lut.
Using template $paramod$9b7a1c30b041dbc3f6195b429a7d9d674450f623\$lut for cells of type $lut.
Using template $paramod$e122c29b5dea04daac574a945ad4eca595a76724\$lut for cells of type $lut.
Using template $paramod$ac9719a261ba55cfb67f76029ff2b3c3a936fd5b\$lut for cells of type $lut.
Using template $paramod$b1a13b9cbc366ab5dbd9fc0de0ff3840179a64f1\$lut for cells of type $lut.
Using template $paramod$7103cecc5ecc1ac65c899e41817bd16742fe60e6\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$f81ecf3eb88491df8fecf1e071b57debc429282a\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$f0299d659644e64c3bbca88204122a798feaf59a\$lut for cells of type $lut.
Using template $paramod$8bfc0eeaaa84d2880b5de3926653cc1bb2fa4de7\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod$f9397e389f2c0a17f2f235e4030f7081de5b38f4\$lut for cells of type $lut.
Using template $paramod$91e8f4a5cd1c865eb60e37aeb89402cc40414ecf\$lut for cells of type $lut.
Using template $paramod$3893f007319fb47933e0e52791040b8bd4f25340\$lut for cells of type $lut.
Using template $paramod$a95b1330104a1e6ac52f5fbca21951b234486415\$lut for cells of type $lut.
Using template $paramod$8f78ef6bb81e96ddec48491832019594b8e8323c\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$18ef23505ff76fad62bf6bd4fcdc9f8d702e2f7f\$lut for cells of type $lut.
Using template $paramod$3ef319efded008eed5f930491a82ee1762b3c0df\$lut for cells of type $lut.
Using template $paramod$7819728e8192d43bb987bdda7e29d09dab114bb7\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$ac28b1a2ecba21e0b9e02d736094edbc5934b08d\$lut for cells of type $lut.
Using template $paramod$9a844ff4fab313de5f6983da14e109424759ae5e\$lut for cells of type $lut.
Using template $paramod$6aba6ea6dd733878ad172b5c16b4560518bf12d8\$lut for cells of type $lut.
Using template $paramod$efa87d16d31dcff6e90739471fed729a161079c1\$lut for cells of type $lut.
Using template $paramod$3b0ffc432a95bab9c906ad679edd7ef2825820db\$lut for cells of type $lut.
Using template $paramod$b1e1e050078806a57fa85a52624eab7185810186\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$642057a644ad6b68174caacdebfdbe05bb89181b\$lut for cells of type $lut.
Using template $paramod$9d623c8c724089b770211bc6112e99752779c320\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$e6a2bb305810487d652a5ca68faeead06d6022ab\$lut for cells of type $lut.
Using template $paramod$3f7e677d5f034b5c2b98f816a6d7920bd9ab9b3f\$lut for cells of type $lut.
Using template $paramod$92fbd0701713db6c19d0cca1780bac0b36b98e89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$9c431b511c06506f9a1ef92ce73352313a62b2bd\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod$af4db0eec252fc2b0996d940efe90436428f9140\$lut for cells of type $lut.
Using template $paramod$eeed07e248d1eea3a141f1e8b9d38b106ec88129\$lut for cells of type $lut.
Using template $paramod$cf29cd847653cb0b9effd48de642266dc086d689\$lut for cells of type $lut.
Using template $paramod$2069e3ef91efee1135275ac0627f7e7306353150\$lut for cells of type $lut.
Using template $paramod$33de87b2412ef22a3be1c0fed8b5d19457bf68a7\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$6a4f8001b0c2c965a276637df68895f79fea70fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$1d0525724ac068b5dfb483a798d6d5f207b20d29\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$01905780dd8b9f0f360253f03a537d34f99de06a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4a0e222c116f4b4acb229787a8063b794cbc98db\$lut for cells of type $lut.
Using template $paramod$80233859d4febd3e8743cb3a6f5343542d06a682\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$fbe6d77b730dd09858f8c662b1b011b866e87127\$lut for cells of type $lut.
Using template $paramod$5073915fb3e3b6ee5612ea669fd7c36dbda7407c\$lut for cells of type $lut.
Using template $paramod$0d26e42822227428593a6f2ed183ae9b22d4b575\$lut for cells of type $lut.
Using template $paramod$e28eb7d4b0ba5b1f186ce31ae5cb084654993cf3\$lut for cells of type $lut.
Using template $paramod$ea47d3d2cb6371bf18ed98ef87f6fe8fd55513ff\$lut for cells of type $lut.
Using template $paramod$a548ceb5605fa4e13029e1c6adb723d21f28c736\$lut for cells of type $lut.
Using template $paramod$d3d9c25da860f6def690203cfa25fc8f09a7b117\$lut for cells of type $lut.
Using template $paramod$9d12c15405e25608417ce779d7fe1b86619365f9\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod$d226e235966975de1e60eb4de35cd0ecd592eea1\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$3c15da755e5be28ba76dd82a4fb1d443ff7636c4\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$f7e8a38a1c7fb3e8c156cc30208475a00ea49e87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$c5fc75a3c76ca4b62ba5ce67ff8eaffd884835f1\$lut for cells of type $lut.
Using template $paramod$547ac4d3aa2d0cc2dd61462e70e48b5e3e336609\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$21bb78291a16368daec8b9217b73a90d5bbda3ff\$lut for cells of type $lut.
Using template $paramod$ee027be034f17b4a3101947a266b05925d77c12f\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$d03098ffb631b9f7c894b646056b9b204bafb6c1\$lut for cells of type $lut.
Using template $paramod$0a61354785e21d9811f63eaf53abf59d16594b40\$lut for cells of type $lut.
Using template $paramod$01ec1daf266ace1bacf77f99eb9738fb9ef08cf7\$lut for cells of type $lut.
Using template $paramod$b8283750298d2642439d8326df73ef401b49bb90\$lut for cells of type $lut.
Using template $paramod$adb84e058b0f32ce56f004e6ffa19883ace75fc0\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$49457f1d7116f28771daacb7db70d304cc8e7f06\$lut for cells of type $lut.
Using template $paramod$0e37d58d434863553aed937c3c8cbaa5ebbceeec\$lut for cells of type $lut.
Using template $paramod$d71a9d925befa993c53d47705e15bad094b3c7d2\$lut for cells of type $lut.
Using template $paramod$9405cf9985007177924ba2a7fefa37c0989708cb\$lut for cells of type $lut.
Using template $paramod$9747f0559bce75fbbbf74eb172789668f0ee1002\$lut for cells of type $lut.
Using template $paramod$f8fac4090406134f9dc7d61926209d22431f2864\$lut for cells of type $lut.
Using template $paramod$74fa17504d6177b5b37693f1fcadbcfc1ae26472\$lut for cells of type $lut.
Using template $paramod$ffd1825386f8c6bdd61e2b8b42e648320d55fb4c\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$ebbe7d66c7921c102c206c2f910d4ffad2235a29\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$d3264ec857ba29354e3fae43308448e06852fefe\$lut for cells of type $lut.
Using template $paramod$cc804487bfbcc71417e66fe351cbbdd759a67258\$lut for cells of type $lut.
Using template $paramod$b54314084e24ebe61298dd9fc2889b3739a401d4\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$264e84243e7acec436b59ead15170694cbc56424\$lut for cells of type $lut.
Using template $paramod$168aeef333136ff4f1f2ce3a62c8b6d1ffc7dc28\$lut for cells of type $lut.
Using template $paramod$8c54896db5a95235757dd575ba16645bb0ca6f53\$lut for cells of type $lut.
Using template $paramod$83d0e9a8a6140bba63ab7e404f5a839eb44d13a0\$lut for cells of type $lut.
Using template $paramod$ea2ed7b6000d8bc7d418a28d22dd562f94afdeff\$lut for cells of type $lut.
Using template $paramod$2f28b9a230812b36fc66ebaf8704b97ef013eaf3\$lut for cells of type $lut.
Using template $paramod$2b0a902c46a385f543e752b1dbcabbe406ab3469\$lut for cells of type $lut.
Using template $paramod$443f52bb1ac045002d1f7f5a7de43c8ed93cddd8\$lut for cells of type $lut.
Using template $paramod$e05f86b44a74f174bb2240c51b7233e3a6fee8c6\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$479926be6906d3ff9a2b935b89ae4cf30e06529c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$60e0a526d5120cb853aa823aea6dcb02645a9f39\$lut for cells of type $lut.
Using template $paramod$b0b8d42d2c6be70b8b75852adeb1bd0008d732ed\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$448984386d400cd32a4faf615469e2659fe1d9c5\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$61a7b9fbe2d9c9c8f03274382f68debfad820ae9\$lut for cells of type $lut.
Using template $paramod$6c9da296307379fba5ced2a763e16f5b546d5176\$lut for cells of type $lut.
Using template $paramod$f96f230f5cc850d4ddad0261cf283c55ca80e987\$lut for cells of type $lut.
Using template $paramod$c796465325e8612408ffd6216ec3001cb65cf6eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$e27a74c613cf630f675ba48692691c55c6bcd860\$lut for cells of type $lut.
Using template $paramod$a75fe1683a97958e61513f004cf91c3458c2f88e\$lut for cells of type $lut.
Using template $paramod$4fbdbf5496d92166e81583b6beab6ead5e7b2275\$lut for cells of type $lut.
Using template $paramod$7ed31fc00b1e5ea4e6f7d572afcd9937b67f68a0\$lut for cells of type $lut.
Using template $paramod$dc8f0be42379c903926eb5c45306997db4c0a27c\$lut for cells of type $lut.
Using template $paramod$53b9264e80a068fb03171f2de4e9525baa11a404\$lut for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod$859290076eb0ab5533d03769d9103e68d9252019\$lut for cells of type $lut.
Using template $paramod$3af90af0a9b4c985f808affa612afb51285a109a\$lut for cells of type $lut.
Using template $paramod$58be4e12578fd01a63b5512aa5e6a001c3ac42a2\$lut for cells of type $lut.
Using template $paramod$410a2c2ddfeed64904e7bcd9ed91bb7aa08d4616\$lut for cells of type $lut.
Using template $paramod$a811a92df9946b538101ce2dd22e23feb6aa6fd8\$lut for cells of type $lut.
Using template $paramod$369624b024132c6d54ca5ca0dec0683515f4f203\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$6f9eb4f48c3f5742b0cd0635dc6a174f619a033c\$lut for cells of type $lut.
Using template $paramod$f83966dd53ee9116a4a908282f47a30db73b3d5c\$lut for cells of type $lut.
Using template $paramod$0d071d27f3877011b8f57bb192a0c9818b7c9cac\$lut for cells of type $lut.
Using template $paramod$6c902f2ecc37984c43ec7ac140327d02db09177f\$lut for cells of type $lut.
Using template $paramod$3ff66f66fefd0d30c6e9e85425e68ad2e300cf26\$lut for cells of type $lut.
Using template $paramod$8cd5a5f75f43fffe243164dff2e5d4f1454af19a\$lut for cells of type $lut.
Using template $paramod$0ea9f4e845e52bd7830962784cc82631df5269eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$4c41f1623393f37dcc4e2d184a7f0d948ea506e4\$lut for cells of type $lut.
Using template $paramod$b310e2cd3b59169a586efd2a6b6a0e359bc09743\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$e89ac58f360f774aaa6ec82384df6d4f7265bb69\$lut for cells of type $lut.
Using template $paramod$b7b9a0c8eced57062c286d6312a0e05513eb8a29\$lut for cells of type $lut.
Using template $paramod$8432a0dda80edf8c1597119c5b489ef6f3e7d60d\$lut for cells of type $lut.
Using template $paramod$703d45cf930b4f3b9bb2e2ecf92fd32cc0869902\$lut for cells of type $lut.
Using template $paramod$1c754ba6cd627f95a67755b75121c1464d98e70e\$lut for cells of type $lut.
Using template $paramod$6e70b9a3f94a0eaf5eff74fe253d6c58d12ec3b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$1b4dd6457d07f8f165ec99061b8d6c5023635c5b\$lut for cells of type $lut.
Using template $paramod$c854c5c77bc7c429c5b9cd582d4f32cbbcb4d3f0\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$57f9b90ac81ec672b4b2645ce858703ce641b336\$lut for cells of type $lut.
Using template $paramod$ee0b67929855459eefe822be27af26de568a1c38\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod$0a4d85497e20c50068555dd5ad9ad3a7952cab73\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$01fabc48e27c464a75259c55cd51fb829799f5ce\$lut for cells of type $lut.
Using template $paramod$41ca6fb6d061653b1d2995549b08307718cc657a\$lut for cells of type $lut.
Using template $paramod$700353ea5c7c90d8222713714afddc20cb1c142b\$lut for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$4e2c6702ac4e04ec09e98452472aa90e68ad31d4\$lut for cells of type $lut.
Using template $paramod$cd05caaf261e4148f336c0ecc488c806e4433d99\$lut for cells of type $lut.
Using template $paramod$71039eaa750b63c13b47d102108a4d1b67d00b7c\$lut for cells of type $lut.
Using template $paramod$b6aedd1d2a589b5ea7940b1674d8585d6e25c6d6\$lut for cells of type $lut.
Using template $paramod$f7cbd8f5974233f70d25c33ef6a692898e4f6377\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$cdce589fe9726e3f7e22933406f6b5aa9bfb3b52\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$0b388c01cdeea492eee091ff8478270f3fd98c7f\$lut for cells of type $lut.
Using template $paramod$aa1e434655287073a84238a8b73914169a788b39\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$8dea978432b975a06d487b3763d4d556f8d362b4\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110111 for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$70879a0071a07ae33ce273813a33eff998b536ed\$lut for cells of type $lut.
Using template $paramod$c6a0421f5b5114b68e9782f0585d571421cf8f01\$lut for cells of type $lut.
Using template $paramod$0ebf49eeddf4336bf3370ffb9b975266fd5af386\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$684acc933406e81b617e643d7710643e830a3e67\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$cd23faa79a21f10567247cc56a2016c22feb9218\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$df29fe9e6d6d694a9cc5697e4251bf7d8cd4d8e4\$lut for cells of type $lut.
Using template $paramod$20b86c1a19f125ec18161547e6d0669a82025aee\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946\$lut for cells of type $lut.
Using template $paramod$717aa2356b817d19014aa188ddd39acca93d7af0\$lut for cells of type $lut.
Using template $paramod$734cd1512f671d92bc4f41153da0d9781801dd98\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$903905cca899aab473483ca27c3db12d7108e3a5\$lut for cells of type $lut.
Using template $paramod$4d7f17f71543a1e7fc1835bd79c4827a43f2e844\$lut for cells of type $lut.
Using template $paramod$20ef0d997a1037eb352800f4123c56501e989188\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$246006d276d15b0766d6d890a33a28800bfa7295\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$85cc8699fabdd604b914c7663035fbc8701da762\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$dc2c6712e2363e0ec4d02acb1b3c7aca5011dab3\$lut for cells of type $lut.
Using template $paramod$fb3a9194367a0f8a9f898ef405ce4829aded2858\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$f33dd44b86970fd9fb4bc3429bc24c3e7249b0f6\$lut for cells of type $lut.
Using template $paramod$cf511fa259177753df42a81921eff3b089c56740\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$3aa909999adf196a0b6f1c04947bf3124df4dd37\$lut for cells of type $lut.
Using template $paramod$1e3ab6c76341caa3c0676b31a55d1220cb771b13\$lut for cells of type $lut.
Using template $paramod$bd5439b060cb27ad982d6b213e16da5766401699\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$b386beeb2114f85b641567d08ceda4ebd6492c7b\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$eacb3fa928aab522d867ec276279d76c3c3cfff4\$lut for cells of type $lut.
Using template $paramod$fef3e1f3796f359ac337541cf177376116ec3d24\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$fea512844f0598125018304dfe86621dbf348f27\$lut for cells of type $lut.
Using template $paramod$044cf326e9ea7689028577b719787d68fa2df2f8\$lut for cells of type $lut.
Using template $paramod$8be5a5c76af977a715f9a61281838a6d6b25e273\$lut for cells of type $lut.
Using template $paramod$3ae9f1cda205b669870c653a21d45eee50078e98\$lut for cells of type $lut.
Using template $paramod$b81953f19a4bd46a7f3f8047edb261878932ad6f\$lut for cells of type $lut.
Using template $paramod$9b4fb15bcbc574a92e6f45596642f30ec3ba8c03\$lut for cells of type $lut.
Using template $paramod$0b5fe6197d5e3cd177bb877fccb0a785adc277a4\$lut for cells of type $lut.
Using template $paramod$9e8f9a81439d98003700506b5c8f54831ca5a3fc\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$b6119658a02bc1a648a8e28fa1dc81ad9ec4bd3e\$lut for cells of type $lut.
Using template $paramod$f80cd6239b228b1a9ca6f1e649d1154d9b1a65cb\$lut for cells of type $lut.
Using template $paramod$e876a0bb5cc43721691604ba530fe3c2dc6d67d4\$lut for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod$df23d368a6ae8908771963811f5ab56f622887ca\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$54283d60532e2d894560b89d0df3ec655c33485a\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$bc458c3ee75072b3a85aae353a975b6d2d7476b9\$lut for cells of type $lut.
Using template $paramod$04e69ab811a10bfa6e3e1bcda9fac6affb8d5628\$lut for cells of type $lut.
Using template $paramod$3dd1b7bf6d7c11780f5e3c04442a0e0fb03c7e1c\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$bc9af267066e51b5bf720d878df537146d24f5a5\$lut for cells of type $lut.
Using template $paramod$e12ad0c27029c93efb4b8f71f0e03e138444c816\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$133b3f1a3a38d22454becdf9edd78d5b81a4d261\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$cd2645281f304f4a870b52ea3bb533d68575ea25\$lut for cells of type $lut.
Using template $paramod$a7665065159332e9a9edad419b56c0e3a548865a\$lut for cells of type $lut.
Using template $paramod$5c9071a0bf37c85ca961861ffdee39b7243f0648\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$148c65e64534c9614e1d3ddb530421ced57b5a48\$lut for cells of type $lut.
Using template $paramod$136d5fb1e18ea435f7ff57914a9bba1997bf9a78\$lut for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$0b537959fb2034aff5436a9205839f8214164644\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$a204e83152b92440f23e8a378c10f2d23a0b37c6\$lut for cells of type $lut.
Using template $paramod$8c13ad014d500c3a349fa680995aa7f6f9eaaf87\$lut for cells of type $lut.
Using template $paramod$cd747b9fb0ef7bdb3142c7903241e257f3cd4c2c\$lut for cells of type $lut.
Using template $paramod$c4acca626316263bd9757bbe8b52a6c6b0ee7101\$lut for cells of type $lut.
Using template $paramod$447184721bae7947ccede0b8426958233c520e03\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$7aa8140c7d6de3160b21e7ff84e0f93f69f7fcc6\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$d405143f26ee356dcd9c1b1948be51b48e30bb06\$lut for cells of type $lut.
Using template $paramod$2a526c9d97575f3cacec1f8c0734a4f041829891\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$9eaa8ec8337ef7465839ecf5d97b8fe2d459c423\$lut for cells of type $lut.
Using template $paramod$f71cd4e12d252829a6db80287a07ec7f20c3e099\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$dfe0c38a4f7a4fbfd00362f72a0a595eba165f1a\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$e25bf74744fb55ec586f631e291ed67dc332699d\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$60e701facb7e99d56f4081393a64e00629742ab7\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$c3208093aec4324de8502717689640af2ead77c2\$lut for cells of type $lut.
Using template $paramod$e795e421348e9369623b86d16e2d1221ccd66d25\$lut for cells of type $lut.
Using template $paramod$9fd314df4a6959cb81dbcfae2628923d4204aa02\$lut for cells of type $lut.
Using template $paramod$8f4a923a7a73cc36e160308d667bd07902518a22\$lut for cells of type $lut.
Using template $paramod$ff74d3b36221c7c7b417c242545ab45c7d96a8ff\$lut for cells of type $lut.
Using template $paramod$28b45c3becc280b30b89f2172aa9d7870b76ed8d\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$c9b834dc9c2f376b2a44311c706cb34f7f0a4014\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$d5c7dda3e544463bf43ed73dadb51262f5dcf2fe\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$fe324c8c1957a0e88efeb4a337d2eaa0bf21efa4\$lut for cells of type $lut.
Using template $paramod$d7c634c964a868577f926c0690c937ab5b147f6e\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$a47e8cb34cdb00818632cc49b7ade6d00eec63f5\$lut for cells of type $lut.
Using template $paramod$ea14f4b117d05728918b64fc5ee4992c8265f37f\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$b59cecb46f3d2f60b4c4f40c19ab7d7928815c12\$lut for cells of type $lut.
Using template $paramod$4c8de682f2508054a5f7f13444038e3331866a9d\$lut for cells of type $lut.
Using template $paramod$9b5adbcc1983522e183f7d22bb4ef0787febf9d7\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$1e66e926164e6462a8179be1078ea3b9daa3e399\$lut for cells of type $lut.
Using template $paramod$e538064883d02e1a4ae53234fe410ef4bbb8e68f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$1a40220439e1c7284a659636c84a8149cfbd2d98\$lut for cells of type $lut.
Using template $paramod$a5f20fb2f07da47fc82a54256d711012d9ea90d3\$lut for cells of type $lut.
Using template $paramod$aee61336c998922527dbf4df290a5deadf0b50fb\$lut for cells of type $lut.
Using template $paramod$fe6b9140fa8badb9aa0c84263397a986020885c5\$lut for cells of type $lut.
Using template $paramod$ee5adfa1bcc7e4b8948c774483a7d19aaddb4759\$lut for cells of type $lut.
Using template $paramod$686040a6946217fb8cbe14a1f78309cb287b4969\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$35369ee2661bc6f22afa7fd33e082ebba93672ba\$lut for cells of type $lut.
Using template $paramod$f3917f0d602f187a41ffd716e13e27084f76b9f1\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod$95647f061a452a57330090c74bbb5ab75f7ee34a\$lut for cells of type $lut.
Using template $paramod$b40ed8783cd24943f4c31bddb9063d9895eb569a\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$e1ac894a2723e96ae103a1941dc871fbb0ccd216\$lut for cells of type $lut.
Using template $paramod$6b6967672cddfbe12dea2c030f112bffb1ec18d1\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$808255800dab941715eeced7ad3958e76cb35aed\$lut for cells of type $lut.
Using template $paramod$9fb2fc23fee490ea80e1aabe929b5ae9b71bf2ca\$lut for cells of type $lut.
Using template $paramod$a7be344af0979c41b8930051bf1455c2976339f4\$lut for cells of type $lut.
Using template $paramod$628930936bb1e9edf319871985528aab9af32a8e\$lut for cells of type $lut.
Using template $paramod$b0fd26642224fc7b3a0d5ee194cbc44ea4d651a3\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$0aae27145afd1348566af63c85046495acb0e0d8\$lut for cells of type $lut.
Using template $paramod$7c7b31b0121ea340920f4564b00cf19c3744cc30\$lut for cells of type $lut.
Using template $paramod$cba63f0d3ee9d49c25aa31a3006491d02c8ce45c\$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$24ca0390b3c7866a19922039474de91afb9e77c2\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$3dad4b97397892934d745338ebd613907d74cb89\$lut for cells of type $lut.
Using template $paramod$57ce914bc89fae46dfb47435803f643c372efdca\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$444dc65d62c26ac5c920b1ef08094df1b8d6a003\$lut for cells of type $lut.
Using template $paramod$cc62d9e01befbdc1a0974e374e96587f0676134c\$lut for cells of type $lut.
Using template $paramod$3cca0ee8dc8b69c0ffd3e3be11340096fa4b3eb3\$lut for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$6fe2cc67561ca2fef07c3c9fbc5e16986184a771\$lut for cells of type $lut.
Using template $paramod$3d3aa929a2abec408f3c1601182a3adaf07a5f72\$lut for cells of type $lut.
Using template $paramod$a84096ac8055481bfa342aea3a75a760d41cd737\$lut for cells of type $lut.
Using template $paramod$00e466fdb5c348304f40d08a540d206721535780\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$744124eac38f3300cf871a5f2aa87fe00a134a46\$lut for cells of type $lut.
Using template $paramod$aa1a3bdfce7d7fc35047606a675df81a86f48f6a\$lut for cells of type $lut.
Using template $paramod$5f892cbccc8e0b846db30004f6a576906c92120c\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$ba1896d66a423e98734f1413876089b255b9a5bb\$lut for cells of type $lut.
Using template $paramod$b7f8da54f9290d8e9ca848e8ae45b6fd6733efee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$0abc3ca734fad900d3fb1c3937b49be3f7b67281\$lut for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod$7603dd4efb6eea13bba81f51dce9762538da1f0a\$lut for cells of type $lut.
Using template $paramod$aa87f4b44361d4073f55a64babebb83974861eee\$lut for cells of type $lut.
Using template $paramod$bd6c69bc5b35ecaebc852c0e33740c86577e69c5\$lut for cells of type $lut.
Using template $paramod$01b64d3662828a0a6f8841077f5e79049fa694ac\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$780fa01fddc6d2ebf77943cceca26124f0ca9619\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$de529da8cfb264023b45be70c34e9d1f962c2f7e\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$b96176999ddb3a32da3bb5607c46911e9c817d21\$lut for cells of type $lut.
Using template $paramod$36636b30026c876790f168d589b8c2c3558409da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011110 for cells of type $lut.
Using template $paramod$3c014941563a279228df79e25630751fec86819c\$lut for cells of type $lut.
Using template $paramod$c3f427f5ca83548e68f6a42ec01addd32c1da054\$lut for cells of type $lut.
Using template $paramod$d268b9e7bd2e7379692244e6ebff65ab2964cf92\$lut for cells of type $lut.
Using template $paramod$374867c42e74e4377eae0465720a5315b15ad5c2\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$c041386352e1a0b23094da805a095cdca5bd6c0c\$lut for cells of type $lut.
Using template $paramod$08884282d4cdcbf2b25207d46373cab3814ddc42\$lut for cells of type $lut.
Using template $paramod$a50bbaf70b48eb6d78317eddf4f7e11e8988acec\$lut for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$7dc80f6db7113f8d3efb3affd3151d83c6b5c052\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$5d002656ec5e0e224e8c3e57d9c55d2cbd2d6fc6\$lut for cells of type $lut.
Using template $paramod$b80e608920ce9cfa1f5c7d21df7a72954e9b0a70\$lut for cells of type $lut.
Using template $paramod$ed632c69e9bd8a13c89f93b7abc96281d7abffa2\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$0060e504cbf1ead01b0885048ef09f16908a5104\$lut for cells of type $lut.
Using template $paramod$9684dc651050af4a855c4af8952caf58bcf51a1c\$lut for cells of type $lut.
Using template $paramod$98523ab22c3d7a8fd31869d26fb471f8974fb73b\$lut for cells of type $lut.
Using template $paramod$4103415adb5deb2568eb42f6a67322b9edbec52e\$lut for cells of type $lut.
Using template $paramod$1f520c53d3c97c966520cd86f51d2cab62ed6298\$lut for cells of type $lut.
Using template $paramod$089a673686c3f5ffbfd4ce44be7a009b4eeb5778\$lut for cells of type $lut.
Using template $paramod$ccdc774d8a3288f99148297986d33082c7c753e6\$lut for cells of type $lut.
Using template $paramod$880b147ae7de5fff97c7b2532fc581cfdcf9044e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$804fe9d60b3e337236f37a5c9b5a3a06e1db10e3\$lut for cells of type $lut.
Using template $paramod$c481de106e9064aa05be97880989e63d87809a5a\$lut for cells of type $lut.
Using template $paramod$7a5b8f39bf1e108f7025550612c83c01eedc2ffe\$lut for cells of type $lut.
Using template $paramod$a9fc6e1212e2c97f661279eebf7fa89d410eb14a\$lut for cells of type $lut.
Using template $paramod$43a9b5ea051fb0de4a2bad8e067a197b7747a434\$lut for cells of type $lut.
Using template $paramod$e2fa172d5a27e639a49367655c11079885e12f67\$lut for cells of type $lut.
Using template $paramod$2f4ff9c62deb1e9b8ba9fa5da8739e2cd2631b97\$lut for cells of type $lut.
Using template $paramod$0ce2ad9c8c40f6ed7cccbdc3c75dc3a650831e89\$lut for cells of type $lut.
Using template $paramod$b28b4ecbaa07efdcc51c93348ccdc2395f8b41c1\$lut for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$c6a0592c97067fef304ce86e45e6d1602bafe9ed\$lut for cells of type $lut.
Using template $paramod$a361ea33b28de936cc1cfaf0775877c0abdba86c\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$2e48109de5f7f59aba314a57c42c7f686faa334a\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$cedf4e85fa7d99c3f6bd280e7df7624d55412661\$lut for cells of type $lut.
Using template $paramod$ba7c41f938caea7d850f435c7dd7e26412748e27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101011 for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$de303a57b6f35305c11c7d86c9726ad1609c6983\$lut for cells of type $lut.
Using template $paramod$a2b323b693b7c84f5560876405c87ef245ac3e4c\$lut for cells of type $lut.
Using template $paramod$e729c5e397787da6c6ac64e28f2a7f36271c7ae3\$lut for cells of type $lut.
Using template $paramod$5b3055409e02608936d377c687ad583edd6a5a6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000111 for cells of type $lut.
Using template $paramod$58f38ea8e423e9f355e623380bbdeb9713dac4da\$lut for cells of type $lut.
Using template $paramod$d92988232f6dde80674cb8eb271f9cfd65c07185\$lut for cells of type $lut.
Using template $paramod$585ac1614e080dca89787a1d2f5805c9c07877ff\$lut for cells of type $lut.
Using template $paramod$5d7bcb4812f3d5adde724639f93d43cbcd783ceb\$lut for cells of type $lut.
Using template $paramod$8b95505734731d0116f38e82664d19b3e963d88a\$lut for cells of type $lut.
Using template $paramod$9957a97deb1183508564fe2179aec05d64fb30bc\$lut for cells of type $lut.
Using template $paramod$0beebfb295e157f7e2327b7a22fb6316d15036d5\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$7ccb6591b1021d47e58f8af1ef09a199f4f3926a\$lut for cells of type $lut.
Using template $paramod$25e9dc237c7091c73c53aa8ef524796c4dc4da90\$lut for cells of type $lut.
Using template $paramod$a7946ec5b53691c056145ae519add4a39e83456b\$lut for cells of type $lut.
Using template $paramod$c87fc9ea194409f6eff1f88fbcbbaa34b8b83dd2\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$039c11f1a1d5f1496b0ce4ff98721ad8f0937ab2\$lut for cells of type $lut.
Using template $paramod$4549d99eb7d562a866f4d5a36fca707eb671d657\$lut for cells of type $lut.
Using template $paramod$549fdc388ccd0eb3bb5bc3c1f5b387b4f8dd4570\$lut for cells of type $lut.
Using template $paramod$8abb25b105109c34563414fd20f30ce61979e7b6\$lut for cells of type $lut.
Using template $paramod$ef74aa4a6f5aed2cc1edc0153bb116af08c1696b\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$b35a3706838bc1babc2777aae3c0d069411fa1de\$lut for cells of type $lut.
Using template $paramod$753fb59e099f12113a52f9ad94aac6eebea3d7da\$lut for cells of type $lut.
Using template $paramod$9a4167615c7285505cf452f757ccd7afed88ca73\$lut for cells of type $lut.
Using template $paramod$eb3787477e890e446bda6d66d0a182e419aac5ad\$lut for cells of type $lut.
Using template $paramod$eeea089431e54644147af2c573dc3d2eca0e3b09\$lut for cells of type $lut.
Using template $paramod$82a00bf0f959a345aaec45c197de61b70ee9c703\$lut for cells of type $lut.
Using template $paramod$7834abbebceb7caf2feccd71efb0ede0460b4f4b\$lut for cells of type $lut.
Using template $paramod$4e8fb5c3b16099ca474bf828bb335912ce36e058\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$384ca820697864e5f2b9b7570e4569b99724b771\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$844171e9780fefdf9ca43e991f5ab8b8730a337a\$lut for cells of type $lut.
Using template $paramod$63080be37a59a0093f8b1a2ae835acb32b7c90ff\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$f623573d692c78188af430c818e6f76ad61d4acc\$lut for cells of type $lut.
Using template $paramod$52db6bb7957e1ac14a8a12d878c26f69b361d8f4\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$23c406d3302544ed79a645df17e697e360ff2a8d\$lut for cells of type $lut.
Using template $paramod$173257c402a3003de28bff8c2a49d358e5f4004c\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$93c2975b86393768f8ec4da7bb8827ca9c2c5b4b\$lut for cells of type $lut.
Using template $paramod$b67cf2a054757d0359b8f4dd63f7f1a1a2cac73f\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$7c6d73a619a7721c9fa7f715d378b8937e7d1c62\$lut for cells of type $lut.
Using template $paramod$446d5374f1a9a50c11eb107999155fc0219be593\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$f20ce4917fd5b3c1bb5c623666c4e99ee36747d1\$lut for cells of type $lut.
Using template $paramod$488c16bc761d01162c01d45dafcc583c2d93e7da\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$4c3441b69c955b9dc81501dc0432ef048c815b84\$lut for cells of type $lut.
Using template $paramod$9a454c505f33bb0118bcffab9e1ef7d1e5293e25\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$a5788e8bd3559e65ba7c6a1d93529c6fb76569b9\$lut for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$64b3d53e8249becd0a0e2356f63a14de25a7cd00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$0517fb01044da31a3b22edd53ea8ef5543f8966c\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod$c6705c2d9a5ca1e5236b47844e83005fc173deff\$lut for cells of type $lut.
Using template $paramod$32efd47da6fa768724b265cdbc29d9ee0bd660f6\$lut for cells of type $lut.
Using template $paramod$1d4e07f01cbdd8c141b2d32b06395e0766a918e1\$lut for cells of type $lut.
Using template $paramod$22641603d8fa727856e499ecf3ff9bfa826a5891\$lut for cells of type $lut.
Using template $paramod$bb20496b48dc4d8d85cc3a546f73070ede7d8dc4\$lut for cells of type $lut.
Using template $paramod$e3400a88cc5e06cc11365bb84b04d50df97cece6\$lut for cells of type $lut.
Using template $paramod$8ce89555e50c7c92d9fb05d4048f346caaf59634\$lut for cells of type $lut.
Using template $paramod$c3cb9c2f6788a5d6200a7ccb0ab5c9a2ab4e8cff\$lut for cells of type $lut.
Using template $paramod$bd9bf3da00bf7305b997889fd74bf71914fe3b76\$lut for cells of type $lut.
Using template $paramod$8ac44fbc4129efc58d7fb329a71070f7c82bb595\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$29d75a26841e57553ebc411cb6f687a367cd4379\$lut for cells of type $lut.
Using template $paramod$56279e7e6ff2188d6e2f810450e51d63bf0e8fdf\$lut for cells of type $lut.
Using template $paramod$510a7340b4f60ca9990f7505cadf24dcdeae0f32\$lut for cells of type $lut.
Using template $paramod$ac61571c83457a205c39758de492c76a87d73d3d\$lut for cells of type $lut.
Using template $paramod$37ff21bef4424fa529d4c5a67633d016a9e61d01\$lut for cells of type $lut.
Using template $paramod$986569468136396bfb899d9fcf8f75bcabc8cd05\$lut for cells of type $lut.
Using template $paramod$6084b6777886e217cf0bb67d536eb0205722a40e\$lut for cells of type $lut.
Using template $paramod$ce323d3ae43ee754be95b727f69bc5aaa4714e3a\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$1aa706dd0ebe4ec60869108643649a10cdd47e20\$lut for cells of type $lut.
Using template $paramod$848eab5bff179ed525ca9014b6f435539bd5315d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$0343128fdbccb5c7c676f146cda041bb0920ef7f\$lut for cells of type $lut.
Using template $paramod$ba6cdfbed6d3331b9479f31ee9a163b56164854e\$lut for cells of type $lut.
Using template $paramod$330a445cb6f44d254097464d936d30730a3af3c2\$lut for cells of type $lut.
Using template $paramod$24d8b2cfcca9f3553d5dc00f8f96be7a22fce945\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$d643a54183e647adcfa657ca0d22e5ceefc02be5\$lut for cells of type $lut.
Using template $paramod$7fb9141274199b32c84730cbf9aa1b1186710f0f\$lut for cells of type $lut.
Using template $paramod$f509505c8b31df179f95b03d0a4828ec02f1a784\$lut for cells of type $lut.
Using template $paramod$0004b9ea435d60a67528ca1bb1dc39cafd7f5b50\$lut for cells of type $lut.
Using template $paramod$72c4bcd6749e6560fe43bdc55d44cfdb3f099ced\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$6902893557ea1f2d8c63b4b00c0a0a0dff5059d2\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$11c86b7a6cb6e98dcfb16c5f4d4cc1052b93d8a4\$lut for cells of type $lut.
Using template $paramod$c682b6b63b15b54d9c742177c20460ff636aaead\$lut for cells of type $lut.
Using template $paramod$e9b58d4a396b290b2b63c31302180a5241fd8c80\$lut for cells of type $lut.
Using template $paramod$9e2e773faa2ffc8523b11bc66a79647807b39775\$lut for cells of type $lut.
Using template $paramod$6353e02154629763bb936385ec889903cce366ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$993c4247bd27277eb9f982be96e0f00c20b6c4f9\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$98891ed48d374e377f5110c4b14e65e3b6905c2e\$lut for cells of type $lut.
Using template $paramod$e7ea51e7360126f0cef0e7ba58da7f2d9cbcbad4\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$99c598c13fb88f98468411d54c07e60ae249b249\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod$f096cbf7810c657d1faa5ebcdd247974deedeea6\$lut for cells of type $lut.
Using template $paramod$ff315d5084ed3c80e34901fe05add0db5feb0b93\$lut for cells of type $lut.
Using template $paramod$3c5b7f5e731478866e22c483f503f337a6a49405\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$b06b951ada58344aeefec6ad3dc635d9050c6c42\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod$dc10581988ca640d0fb32ac47d12e56acfff793a\$lut for cells of type $lut.
Using template $paramod$61e71a6b219041f218388451735d309581e08c5a\$lut for cells of type $lut.
Using template $paramod$907a64213530fe1d2f15200b794647ea95d105e9\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$ae24c6d3595e3da0110a27b36cd6731a2c92af7b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$2694fda3f2b652c6e191caaf34470870453c3027\$lut for cells of type $lut.
Using template $paramod$24b0e6ca250918cbd03e2f6ba6bf3b07566f5591\$lut for cells of type $lut.
Using template $paramod$660a72f63d46a844bb0ddab189b65027c878fc6b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$5d90357fbc4ab89743fb63a91044e94c61ef0c69\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$9967812e7c2f6437117c3337b6661ec78b07c3e3\$lut for cells of type $lut.
Using template $paramod$fd5dc9a823ed655c8cf4262d4f27f08d1aa083c9\$lut for cells of type $lut.
Using template $paramod$c4a4cf1f67c598049dd5cb5cdb183838e000e772\$lut for cells of type $lut.
Using template $paramod$622fbfda84ce879ffe81ed64fe7c9ef091242ae3\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$3b18bc9693c24463a022fb556edd559556fb7e12\$lut for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod$8d157dc523a1e2e74158a2459f8c16a55b0155e4\$lut for cells of type $lut.
Using template $paramod$c523dcc0f6a53b84b588d5cafd071bc3d3d3c01b\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod$a4939e462e327a727c86155f5478b8911f61528a\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$e9314cc3ceea54213e00520663daba3b2df90b7d\$lut for cells of type $lut.
Using template $paramod$58666925474e5f7adde41b4dafee7f360076108f\$lut for cells of type $lut.
Using template $paramod$bfc7cf683b5a3bfba2f42e9385e61e9b4d0eafe5\$lut for cells of type $lut.
Using template $paramod$4fa195531fc3dc57f5dff196f51111bc0053d75a\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$56c5a0f86c5b110d4e4a282f80dd1f10022d5b4a\$lut for cells of type $lut.
Using template $paramod$41017bbfbc4d5b6aa9cc0bcf2514b82848f08ba8\$lut for cells of type $lut.
Using template $paramod$3d03c3ef2bce993903d5da38b6b178023f1d0727\$lut for cells of type $lut.
Using template $paramod$825be2323013e696a1879e7c11e6be9b65b4cbac\$lut for cells of type $lut.
Using template $paramod$e0ca067ce65bf9589a5b40db49c30ddd92dba86f\$lut for cells of type $lut.
Using template $paramod$3c2e406914f4f19b69f52234abecac5ea40848c0\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$260733b8bb8750cb409c8a3237943fba7cf8d1d4\$lut for cells of type $lut.
Using template $paramod$dd6efb16932bd2347f72f88a6674ca41a067cc80\$lut for cells of type $lut.
Using template $paramod$f969aefcb5fdd29444244ce17e4806b1ebc6f568\$lut for cells of type $lut.
Using template $paramod$d0ac9235ed18c00d9198e8e2e54fe660c78a6d10\$lut for cells of type $lut.
Using template $paramod$9f8b17b680c5600cfdc33017bf683848922845a2\$lut for cells of type $lut.
Using template $paramod$d046cd4f64283fd95ddcd4c37d4fc454777287c3\$lut for cells of type $lut.
Using template $paramod$682ec7cb86286b290ac3a678c6e04cfb08cd474b\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$d4f3f326c166aa257efa024e5413fdffcec2ecb1\$lut for cells of type $lut.
Using template $paramod$4d4d2de1163efd498341c3ba6f7f01f488e6fa1a\$lut for cells of type $lut.
Using template $paramod$a94f475c708f58339bab2f4f60d1dd870ac10afd\$lut for cells of type $lut.
Using template $paramod$deda5fe7b097764527180bb98edbf63a4c46c92e\$lut for cells of type $lut.
Using template $paramod$a95529c9f92d3eeb3686d60307bcdf68c79e37f7\$lut for cells of type $lut.
Using template $paramod$66f4e42f6ecc06064dc14df2d3ed673c4ae6d667\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$aabd7471e271b32a66521313541174fbb89658ea\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$1780bd352ec1af971e2f8a4e64b861091a94595b\$lut for cells of type $lut.
Using template $paramod$46d981b5eabc08c1691f743d7a017e4435316de4\$lut for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod$9126804ae7ac07423eb9d14c035f33dd3c39c83c\$lut for cells of type $lut.
Using template $paramod$5ead676265929e346df9394962b397db427d7136\$lut for cells of type $lut.
Using template $paramod$da9b8ed6e6249b228191d518197eda549b699313\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$b2ce55b9d7ff0dc31e1e6b42c0996b6a854145e6\$lut for cells of type $lut.
Using template $paramod$cdbc9f9f6c004983ad5e2ab09a06854e1155b57d\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$5e6fa660c1a1f1eed0ca9926f599003e8d573f26\$lut for cells of type $lut.
Using template $paramod$903edbcc049da3fc6d942c0b749fd84746854457\$lut for cells of type $lut.
Using template $paramod$d3ef1e4c51780d0a5425e32110ea022c31c1404f\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$d30ef78c09d5fa54cc4ba6af1d6b4ade5f62d839\$lut for cells of type $lut.
Using template $paramod$4885887449c38b881bb454404387f477a115957e\$lut for cells of type $lut.
Using template $paramod$ffb3d35671e1de5c3a809c29499067f4fced8c64\$lut for cells of type $lut.
Using template $paramod$fb63a9c5dd557d06663dcf467aa12f8626564126\$lut for cells of type $lut.
Using template $paramod$7b973ea2e38817de4abfccca5c61ae3cbd316e83\$lut for cells of type $lut.
Using template $paramod$27dd7ea71d2126c74d85758e5a06b7f432d9242f\$lut for cells of type $lut.
Using template $paramod$a22428130f4a3c0a08e0af6242fb0e6d4c7f9f4b\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$26af1ff1f9a6c7a150ca5cd9df1aa79cde4319c5\$lut for cells of type $lut.
Using template $paramod$033b5d9624ccd0176fdf802e72f8be7d38ea7ee2\$lut for cells of type $lut.
Using template $paramod$e7fabc9f8d7efddc9577cfd867e429ac1d4281c6\$lut for cells of type $lut.
Using template $paramod$a7384618ab52497dcf66c257f285e2132504ce9c\$lut for cells of type $lut.
Using template $paramod$fa874836ac64420bb7d9c67e99a0912e16a50ef2\$lut for cells of type $lut.
Using template $paramod$b654c30972dcfe15ed880abd0efa1ad74fa61c49\$lut for cells of type $lut.
Using template $paramod$8571d3e8b6c95379f7beb624d624230a525be02f\$lut for cells of type $lut.
Using template $paramod$3f446c7e0a0d2086d82391dca68e9edb0cf4e09e\$lut for cells of type $lut.
Using template $paramod$74190755306950a81a07803293f7549508f6f157\$lut for cells of type $lut.
Using template $paramod$e55d30bd73d1c73c33e74b555b9deb1f770c02f0\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$c59627c2ddd45344d154504f37f2ef1f9cb76817\$lut for cells of type $lut.
Using template $paramod$1872e54a27390188e84113083f7753c9ba6d5148\$lut for cells of type $lut.
Using template $paramod$6d736057bff5077e82fa27a7235baa94c80c8409\$lut for cells of type $lut.
Using template $paramod$4f20adb51e3825e6c88bfc745a8e6bd98390205b\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$6d3e869880c526f07092b826636884b12fd0ac8f\$lut for cells of type $lut.
Using template $paramod$f6cb8c7ed812ca7980cea8abab7bf8447650991f\$lut for cells of type $lut.
Using template $paramod$303607065f6eb15d8928442960164bdd7e8c8c39\$lut for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$8a9cf6dc5eb7a52f0a05d769c42a1de1a84c58ec\$lut for cells of type $lut.
Using template $paramod$ab1edb6f7803d2753b840501446dd43e7047b84b\$lut for cells of type $lut.
Using template $paramod$29bd4a1aa2aa4f4a0541eea956fb285bafb4984c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$0d8b9ccb632e5984583af7ee9739372fea5a2f2b\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$3462e54ca2376756c33702763e1da4d242b0940d\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$5ab50175d4e0dac7cb54fb94cf99cd868143294b\$lut for cells of type $lut.
Using template $paramod$ee3e19969648bd8a06c14de8a2c63836ab157145\$lut for cells of type $lut.
Using template $paramod$27190b166827ead7a5b229ee873e4b91ee0faf61\$lut for cells of type $lut.
Using template $paramod$5ceaf4bd822242d40e5b68dbbe1fd10a5ca3bac7\$lut for cells of type $lut.
Using template $paramod$7991e43c533565df3969b82a304afcde859daeba\$lut for cells of type $lut.
Using template $paramod$535b7715ec27f8242168d839217cc85964e7ca76\$lut for cells of type $lut.
Using template $paramod$452c54d66b8d54ade45a439e1b5cfcd603a4bf4f\$lut for cells of type $lut.
Using template $paramod$abd8c39a0f2941ee8bb82d37521209d7923fbff7\$lut for cells of type $lut.
Using template $paramod$024ebd60f86c902ce443c8bea325ad7e68e93f39\$lut for cells of type $lut.
Using template $paramod$490821bb5d89457242d975184acbfc329df5dcc8\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$55b967b9abaddef14bd85ad5566738af246dff3b\$lut for cells of type $lut.
Using template $paramod$3dda0f29a2eb726310bf192049ebe6243c89618e\$lut for cells of type $lut.
Using template $paramod$235520d14b2e18d96fd91a96042431704439469f\$lut for cells of type $lut.
Using template $paramod$53d1295e92eea38a512b9ce693445c7190afdb5d\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$a9579ee6945670e687aa63d8d55dd4cf839ae00c\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$9225a1e7171a31391d3103e59bac04fd4b7aa6c1\$lut for cells of type $lut.
Using template $paramod$f95909d64331310db56758521de9583a8e79fadb\$lut for cells of type $lut.
Using template $paramod$cbc0a4ac54e1b31c8cbed32a7747df27422822b5\$lut for cells of type $lut.
Using template $paramod$cfca9fadd82fd281169af6598bcdc404eec69e80\$lut for cells of type $lut.
Using template $paramod$37f494dcc63f6757d907b5936f5f221c6c5e4340\$lut for cells of type $lut.
Using template $paramod$971b6f84b4a14821e3fc038d914a28724ed08569\$lut for cells of type $lut.
Using template $paramod$2922b72eb0c07574383d229ffca16454360ebdb2\$lut for cells of type $lut.
Using template $paramod$fefeb5720c9d37bc2baf652b0630f4673218099b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$63f81ab89ae19edbf9a9f190839c0d5b5e0b741b\$lut for cells of type $lut.
Using template $paramod$a8dd65ef1b65538bd3f2298d187683ea2e583a6c\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$1395c2665b3fe845c956b8a4e5e3c3097906601c\$lut for cells of type $lut.
Using template $paramod$93f74d366819d1f86e5e8b91d159aa6b1cd7e9fb\$lut for cells of type $lut.
Using template $paramod$08bf0ba2ebc36752967bb95b15fb4494ce8e807c\$lut for cells of type $lut.
Using template $paramod$e6c45fd2f04ad6a6962c7713fadfc1f7b7bca151\$lut for cells of type $lut.
Using template $paramod$e391c1a649ef654434544010c9313b3fbdacc880\$lut for cells of type $lut.
Using template $paramod$8ad6bc0786562f5bc05587203228d082c4ff8a08\$lut for cells of type $lut.
Using template $paramod$9d65a3530a0c54a9611b149a2a5bd69c99184f7d\$lut for cells of type $lut.
Using template $paramod$cf70aed5ac8d9547a75152055f73222a22a8e3d4\$lut for cells of type $lut.
Using template $paramod$679c0497bd344cd028193ec8906efb780eb00cd8\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$23395325b56d063886fc56b419de630a473fd983\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$d8021370f0670d331038a0473505efae4dff2706\$lut for cells of type $lut.
Using template $paramod$1942d92b1e29625e152a9c1c0147636d40901279\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$568f6a9a6748451c35c578065efba788e1b02ed7\$lut for cells of type $lut.
Using template $paramod$6de58470e8a10bf14e7ed09eb9980cedb5777c25\$lut for cells of type $lut.
Using template $paramod$ac625693f16b49e83fa04a6cb89d0c5ca3581404\$lut for cells of type $lut.
Using template $paramod$d0e42eec83ea592bf45e9ec906447f1ed04bd355\$lut for cells of type $lut.
Using template $paramod$d7210e4238c7be5dc5fecf111581ce0ce3d01c7c\$lut for cells of type $lut.
Using template $paramod$cf2e60e2154e7e7e13273cdb9d37c2e5d9879548\$lut for cells of type $lut.
Using template $paramod$564dd596e5e950bcbe797c3bdf2d0bfcccb53237\$lut for cells of type $lut.
Using template $paramod$50df50986de90c9c1319b2515e6370f45268833f\$lut for cells of type $lut.
Using template $paramod$ef14303192218c8dd28cb97c03357085cb7c4d4d\$lut for cells of type $lut.
Using template $paramod$b44fadd09d33981eb9bb75155a4a4d1d27947f85\$lut for cells of type $lut.
Using template $paramod$ce71c53fcb21bfeb99b3ac878251693d3c7dfc15\$lut for cells of type $lut.
Using template $paramod$db48e598d04c949acfa664f5c91b5cf98e59137f\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$96c74c8fa173d6ee414aa129ab75feb38f5e84b4\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$64977556c846e4e7f9ced3a7b7fe9d317e7a6b98\$lut for cells of type $lut.
Using template $paramod$5e34ea7c51e316bea2c3f82c269b9868421710f5\$lut for cells of type $lut.
Using template $paramod$491d3917c28280dd094cf6160168f108993ede45\$lut for cells of type $lut.
Using template $paramod$7f24e38478d46eff8ccbfc0aa87fb19d2cfa1d2f\$lut for cells of type $lut.
Using template $paramod$22450f75d06cfd5297df3f6ebddcc6bfd7f75215\$lut for cells of type $lut.
Using template $paramod$a839f5f14b7078e9a65a87960da0378dab60f4a8\$lut for cells of type $lut.
Using template $paramod$605ff89ecf4677e61851ac180bca66ead58e9b44\$lut for cells of type $lut.
Using template $paramod$920f58e0ba7a0a240145c133121300e05df1f221\$lut for cells of type $lut.
Using template $paramod$52b1ff999409317969c73aa0683deaf557b36c92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$366a3a63e86855e5dfcd400c6776055e11d2d4b4\$lut for cells of type $lut.
Using template $paramod$720dac281cad42002ebd24f713a589b47d952fc9\$lut for cells of type $lut.
Using template $paramod$fcce5d284ca65bea69b62c5c7687dae6f5215d2f\$lut for cells of type $lut.
Using template $paramod$02fbe8c67d33eabc42a06d471f5fbd85b121dbcc\$lut for cells of type $lut.
Using template $paramod$09e47bac4a372b3f1872607fbb89d1f53789de83\$lut for cells of type $lut.
Using template $paramod$cb50637fc4b5434a0ecf03f85829fb072efd3ce2\$lut for cells of type $lut.
Using template $paramod$98d6a1b0e7a41540614278915023d1a08ef02a5e\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod$70c7147b2b9ad3317ad4f9818cf4c00839a6b4a8\$lut for cells of type $lut.
Using template $paramod$851af557e065840865b91eaecf2ad85c674f7599\$lut for cells of type $lut.
Using template $paramod$22dec7e8c4f4b1c3e62879fa2207e0c39047bbd3\$lut for cells of type $lut.
Using template $paramod$88e749c7702d89c6a79c4b20d7e2e4092e13a30b\$lut for cells of type $lut.
Using template $paramod$2dfd2bdeaeeaba6ece17cc2b57ac5e755bbe2b07\$lut for cells of type $lut.
Using template $paramod$7d9322c18046c4f26187eab3ee76f23da67841db\$lut for cells of type $lut.
Using template $paramod$165099389eb8a4939f42ee248b3d52273cc32a8a\$lut for cells of type $lut.
Using template $paramod$907f2d2c02ff149f00785eb99b3e2aa8a6a3fccd\$lut for cells of type $lut.
Using template $paramod$08307e621d7c7e5fb28b4b7eff11b01a6c4d25c1\$lut for cells of type $lut.
Using template $paramod$b26374c941a445c54f7d2e2c31017c986d5ca8c5\$lut for cells of type $lut.
Using template $paramod$cf18dae961654b9328468ec9e3a4e7d521aaa7cf\$lut for cells of type $lut.
Using template $paramod$8f2e19cb113fb484124528468d84f77f342337ac\$lut for cells of type $lut.
Using template $paramod$de81bb4f24bddd9c01fb4a8d2c0db4e04ac2517e\$lut for cells of type $lut.
Using template $paramod$cd587c7b6ef6eabecb225ef950bb4a0d2429da15\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$5b81528c67b9cdd3ac3797bb4da5f8a12a87a694\$lut for cells of type $lut.
Using template $paramod$55ecf84bab5b6972dfa4a8dd02e5523d80058932\$lut for cells of type $lut.
Using template $paramod$9abbf1e479915df2569ffc8071dc8ad0241fac33\$lut for cells of type $lut.
Using template $paramod$32963e7d7fb30fba1712c4abbf60253ae17a786c\$lut for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$26169f2b3c6800df129318995ae3c3d7f58a2090\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$0ff0701fa7307c511b76c9daa95f87e048e89d50\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$1b8a7be169f96aab855f9736a0d25a533c1b7a6e\$lut for cells of type $lut.
Using template $paramod$09f1789a4f32ec52dd2ada77249d76f29b770f75\$lut for cells of type $lut.
Using template $paramod$f2daaac3a348f40ee28d34f6de491a806253270b\$lut for cells of type $lut.
Using template $paramod$dd1065167f73f041b592262a5942be68b2d02b5a\$lut for cells of type $lut.
Using template $paramod$7eacdbe0e70bd58f917cb6afb271f437ce6f7b96\$lut for cells of type $lut.
Using template $paramod$f4075f545ed00943eca349994744198ac2a53762\$lut for cells of type $lut.
Using template $paramod$9a1a4a3fadc43c7a28801daa39a8d9e04d651f40\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$7e9e44d0362a40044bac2424a4263ca73cfe9dc6\$lut for cells of type $lut.
Using template $paramod$6042b757d256b2e1170d0503ab1dbdc74069bdb2\$lut for cells of type $lut.
Using template $paramod$c2bfdfd8742fe56b15ed4d6a64838a130b053acb\$lut for cells of type $lut.
Using template $paramod$9e69c4c0a4a5ee338bff252be33e4fc555e9c928\$lut for cells of type $lut.
Using template $paramod$b61f575de3b81663f2f491594e73525a31295a27\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$ec9e463e8e1bfa6db3fd9939a25d154f9563bac5\$lut for cells of type $lut.
Using template $paramod$5b0eee3869f8b83c15dd0ab4613a194ae1a60084\$lut for cells of type $lut.
Using template $paramod$327383cdf1745589441976a5a8799c6113419c4c\$lut for cells of type $lut.
Using template $paramod$bd2ec3898c4298c60279eee0657b29dcbd651868\$lut for cells of type $lut.
Using template $paramod$792456c1f8bf791f14070f4ee0c787cb3df80707\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$b44cf96e5b3174f7ca9778cb68a9b876bdd2eff7\$lut for cells of type $lut.
Using template $paramod$59b6c11240c2421000025e3fe098b5f147d1248f\$lut for cells of type $lut.
Using template $paramod$3fa8e47b045ab0e2da6ba538266e69150f0886f4\$lut for cells of type $lut.
Using template $paramod$2357431a20f3891da5d1d21801bc815b057e2dac\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$7f4670b933e9d0d313fe2dbe752fa82b1cf04d5c\$lut for cells of type $lut.
Using template $paramod$afceeb21a88aad210a7a4582fbc4377c30be6ab4\$lut for cells of type $lut.
Using template $paramod$5c1224d70f59cbe8cf8318e20be0e40147e71900\$lut for cells of type $lut.
Using template $paramod$1b7664f1e505e5e6ea898bab0b2714c803cf7a08\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$d7816c8fe91c91c2deadbc0f27110529e1999027\$lut for cells of type $lut.
Using template $paramod$2f033cfa8ad015aadde450aeb8bd19d0252b8392\$lut for cells of type $lut.
Using template $paramod$52cced7cb2954258c3de68786279a37dbc712e4f\$lut for cells of type $lut.
Using template $paramod$300d1c4409be1de506e8c86482cbaa7385254d5d\$lut for cells of type $lut.
Using template $paramod$662c0984ed1e07c295cebf177c297b0aba69ab6f\$lut for cells of type $lut.
Using template $paramod$0d32e36bab4cd3e24dbcc94204821aa7f75d106e\$lut for cells of type $lut.
Using template $paramod$90d040213a8233db7241b749c7c2e3ba613c2f3c\$lut for cells of type $lut.
Using template $paramod$9dad3bd803a841860a42543fde7af3545545df64\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$ea79e410ad0f4fc3326666c891e1f3992816d636\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$e7dae0e75ef88f622f9268b2d0ebd23e42ebd640\$lut for cells of type $lut.
Using template $paramod$8ae5e24171bca0b8d12d43741a6723f274290f92\$lut for cells of type $lut.
Using template $paramod$ab910cb79a390aba76b1686e43f5fa50a0dc1ac6\$lut for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$d367a1f60e584959dfa82dce634a64978c7f315a\$lut for cells of type $lut.
Using template $paramod$1a95e0da14fff355d7b4438b7358c951bbb08ccd\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$d497222f59d990d3f689ed9c6ac453ecc8a2f4b4\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$52acd744af558b1acd7f06b0e1d721506b042b9b\$lut for cells of type $lut.
Using template $paramod$e461cc049764af21af4b628e5e8146437eeb087e\$lut for cells of type $lut.
Using template $paramod$e5b29079c1a88f3fc663c746ec8e3359690ef674\$lut for cells of type $lut.
Using template $paramod$2b32bb54e617ed260ab04db591b24e2267923a52\$lut for cells of type $lut.
Using template $paramod$049265ab9e751cd54579f4ff69c4447401407e13\$lut for cells of type $lut.
Using template $paramod$76387b60a3c62f4b59b6ea97413c9a4015bf6d34\$lut for cells of type $lut.
Using template $paramod$a540b0a5bfdce016ce59e57feb8875b3bd8848ba\$lut for cells of type $lut.
Using template $paramod$9fc14cb0ba5120a1da0c687a9fb19472f206fdfe\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$edb78bf6097bd1610bf429917d83de43c0242af1\$lut for cells of type $lut.
Using template $paramod$98d35d6495953e068cf05603829475e8693b08ca\$lut for cells of type $lut.
Using template $paramod$c06093f193b0b3a7e549062d3d1127e5b845c176\$lut for cells of type $lut.
Using template $paramod$e5761adfcc530461835be17350166b9d43dfadee\$lut for cells of type $lut.
Using template $paramod$6457156593651837af84b3e454dddf033b6a978d\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod$9998c61c50285bf1d3dc1a1ed624f8f310df58c4\$lut for cells of type $lut.
Using template $paramod$971e8f54fbe0e2026ae55b2e1a732da3f7941f34\$lut for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod$513d48569e9499f521b5dc4154d28a86b50f2797\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$90e088ec3adc9709bc28e4a263ac79b30f6f0da8\$lut for cells of type $lut.
Using template $paramod$afb8959a93937986ded51b1cddcab9e31c6ea2ed\$lut for cells of type $lut.
Using template $paramod$bbb20901c202bd54b52d6092a02157f08c6c5960\$lut for cells of type $lut.
Using template $paramod$80014931db3326a83374d0b0b2b600cea1a894e5\$lut for cells of type $lut.
Using template $paramod$37e9efc781b76baccc21e89cac6cefb585619254\$lut for cells of type $lut.
Using template $paramod$9ef5d48c9a0480a6ba11ee13bbd01c2730f1a1d2\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$e856f6af4132f2ee9d4980afecb67ed58ab1c46f\$lut for cells of type $lut.
Using template $paramod$d708e7d815c6286f926bd8c3af062319e37a6ce1\$lut for cells of type $lut.
Using template $paramod$6731f9012bddd0f8852327216c239affcfb9aa85\$lut for cells of type $lut.
Using template $paramod$c95600c22d16130655f2a86bbcbf5f6580781063\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$078f0b269d70dbab99580d904a0702f70be95b3f\$lut for cells of type $lut.
Using template $paramod$1cf632ba43e82aa708911269883677cbb87b85b6\$lut for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$00458b380f4c8aaea4696969ca021a1e10de12cf\$lut for cells of type $lut.
Using template $paramod$cad8f5c808e91f937dcf797b89e646787b39867a\$lut for cells of type $lut.
Using template $paramod$67be80acf92b4861aed3d8085a5bb296f128f875\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$06af8e98b1ee32760d0eff675cf4988d49cbfdfa\$lut for cells of type $lut.
Using template $paramod$fadade271acdc1ec5f21e62ead99cf39e8c22046\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$64c98a93c00f2932cdb01ce29e3a216b58ad51fe\$lut for cells of type $lut.
Using template $paramod$20f298bb2439c0d5532d16f0cc70be21b46d637a\$lut for cells of type $lut.
Using template $paramod$8c5ef0c4c63a6f039b133e4dc90166e508a3cf71\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$54be8e621ae4282a522339db42939afa1a0fca5f\$lut for cells of type $lut.
Using template $paramod$76e2b3bdf42709904a26dff1445deffe07b10a07\$lut for cells of type $lut.
Using template $paramod$648d5b3c4c08a2b5e6752f60f9134dd7da5b02b9\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$e1d70f227800308f64a4a49dcd48befc683dab96\$lut for cells of type $lut.
Using template $paramod$e322ac6b495f387f1d09caf5685ac163b1432d78\$lut for cells of type $lut.
Using template $paramod$4f7ffc4b7cdfa39451a2eb22b14b1b8962033ebf\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod$3a86df82ef21e7925daaa1a2b6bc227bb594587d\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$09ca89b202268f09fe1abd91734b84c0e916ba06\$lut for cells of type $lut.
Using template $paramod$d2a906259c2a5c812fb9b4c2a9aa537420e4594b\$lut for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$62fb31b1a783eac472264027492b859f55ad08ed\$lut for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod$29fb0dcbea7e19908c494ce4a8a756b15e2a78b6\$lut for cells of type $lut.
Using template $paramod$7c82c5dbc6a3d3f8b244b00f47acb0f01c5900c7\$lut for cells of type $lut.
Using template $paramod$4e152d17e8583a686fd35fbaad4cfd577a03e547\$lut for cells of type $lut.
Using template $paramod$cb4b935c3d4fa0f47dc16c6cf38a3e7882940eb6\$lut for cells of type $lut.
Using template $paramod$f8bc3697bc8c567a7025e301e04c9eb37d441825\$lut for cells of type $lut.
Using template $paramod$8db05cf1cb41c927f09255dfaf7f6db286e2f0df\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$a077abf7f5e6621cefe1e8e13fd9dcab66e4d471\$lut for cells of type $lut.
Using template $paramod$dfcc75aa11dfa32d00021175924f96da2aad6242\$lut for cells of type $lut.
Using template $paramod$223d1ec0b6718782528b6753a31b303111f0a5a3\$lut for cells of type $lut.
Using template $paramod$60f71d0a99399e4fbb1d686477fbfd5769226a53\$lut for cells of type $lut.
Using template $paramod$eec3e012ad38f27b7ad007a7483ab2b695a016b2\$lut for cells of type $lut.
Using template $paramod$78b4324556f6321a85bd440441a5392f271ea218\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$756861dd4dfe0a5b9de37af2241117b1958e2ffe\$lut for cells of type $lut.
Using template $paramod$3a76ae1ac16567d84de882ad5b89dd62763f5d7e\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$0f53f23360934a558f5b3e8ccd01e136bf02d7db\$lut for cells of type $lut.
Using template $paramod$3b5d7ac685990621fdbc2aec205e883838f50b97\$lut for cells of type $lut.
Using template $paramod$7feaeae15861d3754e7a7198f60223fe10539cb4\$lut for cells of type $lut.
Using template $paramod$6ff93b74a0a6cd82ff2a63c6be9c8d6a5bdcb198\$lut for cells of type $lut.
Using template $paramod$91fae26f4c329c313ff5315835b66be6d4c01d28\$lut for cells of type $lut.
Using template $paramod$5efafd411d3d316790d6ee0a8d390cd0920c45a4\$lut for cells of type $lut.
Using template $paramod$edb5e3f11a3d3283a20e1b8331e255940671d5c0\$lut for cells of type $lut.
Using template $paramod$053427f7f5ea07d59a8194fc808f0dbdb8dee48b\$lut for cells of type $lut.
Using template $paramod$f8de542f23e63a73c538a9dff25e0427aa3f429e\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$9f3a097212f53d355276ae42f8ff8fcd1b5f2dce\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$5cabf500cc35c838d6be31c5ce215c860a6308bb\$lut for cells of type $lut.
Using template $paramod$dd0a45f45f5b839636bee5f31dbaa85946c392d5\$lut for cells of type $lut.
Using template $paramod$b69f2621439400ccf42756bb9537de890e206d5d\$lut for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$14a606c3c7c968cb972b90f4454f8dfdd089143e\$lut for cells of type $lut.
Using template $paramod$d1c37773108f0e192de2d56483868acd394b1eda\$lut for cells of type $lut.
Using template $paramod$00ffcc628ccb870304683cac36ad3a16cc41b6a4\$lut for cells of type $lut.
Using template $paramod$7a9b7d7d96d5349b2a3f800b325795fd17e50692\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$b522520ba132c020a153217021b3f31334b385f0\$lut for cells of type $lut.
Using template $paramod$6d29df3840ede42e18d07af182561f6173f302c1\$lut for cells of type $lut.
Using template $paramod$7527980cd122f262063442137eba0bfa6f6d4c48\$lut for cells of type $lut.
Using template $paramod$9bd3ab740cbfa462a7f8900cbf85312ea1acf8f3\$lut for cells of type $lut.
Using template $paramod$592dc38922278c9c752b59250b58027a370c936c\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$2f17e1be43f3ac07ddcc5afec3b8e6a34320bd15\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$fbee2e2a9861170f1cb68c75c8a3378effe59a9f\$lut for cells of type $lut.
Using template $paramod$f1f436aa4c139cc1446adac5bbebcc59a5d0436e\$lut for cells of type $lut.
Using template $paramod$daa7472b95cb1878c5a9143b00c17cb617d72006\$lut for cells of type $lut.
Using template $paramod$05047780834c7ee1bbeea21e1952b06e1266f8be\$lut for cells of type $lut.
Using template $paramod$cc993a10291343af18e0aee9e1fe68d1cd2cc293\$lut for cells of type $lut.
Using template $paramod$aa430103b311d76164f04a105aef69a09394f846\$lut for cells of type $lut.
Using template $paramod$6780645da436318c666331432dcddd9257cf624a\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$4c3f309a1bb03ef3b1df674f5dae31fce9110727\$lut for cells of type $lut.
Using template $paramod$94d453e8f9c125f4d7dfb86a9a9fa1f4dff6450e\$lut for cells of type $lut.
Using template $paramod$1cabbe2f17ea824b0f9f091fd1dc13fff0b3a362\$lut for cells of type $lut.
Using template $paramod$183ec76ed3429a430a8be24b57f3de734985f568\$lut for cells of type $lut.
Using template $paramod$33a01f71ce1120f8d5dbc904e37771e37d5e6f4e\$lut for cells of type $lut.
Using template $paramod$8bb43605998e3bb841a37dbe658b67d6c698f01c\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$ab61f794a1723f88b89a40f7a3f2177765720d12\$lut for cells of type $lut.
Using template $paramod$f546bd96bcec6e3bf1b78bdea64b0f5bbbaff6df\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b75e8306635d621cb7e96e5d2ad1327ab1afa025\$lut for cells of type $lut.
Using template $paramod$ba14a9186161edcaed8b3a0d4a586dc8725b9ba3\$lut for cells of type $lut.
Using template $paramod$4667cec65cfa6b20c0b9ee9dc457b7f9882c9380\$lut for cells of type $lut.
Using template $paramod$64c3aa8810ecc0228fb1edb607d679e63d0f045e\$lut for cells of type $lut.
Using template $paramod$8b465f8610df0f5b2be7348a8e60ed9cd3ebea8e\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$8d2e4ce46fc3fec545e7f6d5834468e4d7820a91\$lut for cells of type $lut.
Using template $paramod$bf80ab5b82bc1c590371914612ed4ab80a2743a3\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
Using template $paramod$d6fb36305212a3a196da605772fb710cd561b9c8\$lut for cells of type $lut.
Using template $paramod$15faee815bd4e761cd67b8ffa8888b08aa957a65\$lut for cells of type $lut.
Using template $paramod$76579fb596adb92e6e016b3e8ce6ea73cae0e45d\$lut for cells of type $lut.
Using template $paramod$c962292e904af64537e3818de80ba8dbc5e0c017\$lut for cells of type $lut.
Using template $paramod$59d5dd12227a2772d0ddd4ab619aa1ffb45c1609\$lut for cells of type $lut.
Using template $paramod$743c9a9ee443df97306896887a895be6c985bb1d\$lut for cells of type $lut.
Using template $paramod$bdd4c34ce1a4941b08079cfcb51a184f6033f9fb\$lut for cells of type $lut.
Using template $paramod$65c2e5789ae727746431093b75e8a544527553e0\$lut for cells of type $lut.
Using template $paramod$4f8cd95b67cddbb07aba8e0359c7d4bcfb254b11\$lut for cells of type $lut.
Using template $paramod$2af13f72402b2e69e15154f57ce61aa5ce22fa84\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$def76ba01c244fcfda3d6e3f8a648a2409e1ee0a\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$51b138c6601401861f3f66aa30cc9212c6a6619a\$lut for cells of type $lut.
Using template $paramod$0fba00f39bb21b386596129328ef3b35223f3689\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$ae61381b5027282047ec0d3e039cd49a60033657\$lut for cells of type $lut.
Using template $paramod$d9d459e2a0b7be71308cef77cb8d92cc0cd5c4cb\$lut for cells of type $lut.
Using template $paramod$5db21f074e6d51a2a6299840503dbe934618db94\$lut for cells of type $lut.
Using template $paramod$7ddb7a596a360afb07eb2e8b0cc689f7b5c52529\$lut for cells of type $lut.
Using template $paramod$15a3bb52defe1aa6bee479e072242a86b399f419\$lut for cells of type $lut.
Using template $paramod$5143add3fd06d2b87409a18cb73255500bed13df\$lut for cells of type $lut.
Using template $paramod$28ba90bb95963b63750b27cda749dbcd75757c3a\$lut for cells of type $lut.
Using template $paramod$96bf8e3dce66ee15df06137d7b93bf7e34b26863\$lut for cells of type $lut.
Using template $paramod$58b33073d6510d6145ff01c28a604d07765b1342\$lut for cells of type $lut.
Using template $paramod$6f3f060a82077d7722793a80a7f81ffcda8e7f4d\$lut for cells of type $lut.
Using template $paramod$ad589f32cf82541cff522eaada64c7e4809202af\$lut for cells of type $lut.
Using template $paramod$f2d78389ce0bc4bc746fdd5b853a3b60e0cd0ab1\$lut for cells of type $lut.
Using template $paramod$95fe9c30f7f2f3d09225632095f20ce289bfee3a\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$e1f0d28121e12369d5719599723985875aafd39b\$lut for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$b9305c669fd883d24574655b402c7ff9f28efb1a\$lut for cells of type $lut.
Using template $paramod$b234bce2a35e2fc8e6032c94d9f1491ffe2de936\$lut for cells of type $lut.
Using template $paramod$2778e357981fbc1f9a29ed73c819ec3e63ce99ee\$lut for cells of type $lut.
Using template $paramod$e28baf3a9fffe26bdecbbbfef565c4ec3e55222a\$lut for cells of type $lut.
Using template $paramod$a749d6748ce99c512af2b526c30f547fdacc9fd7\$lut for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f\$lut for cells of type $lut.
Using template $paramod$200138eaf10cfaa4b24d703e7322c963e785312e\$lut for cells of type $lut.
Using template $paramod$c7b66a86b64d66ffcf8e9e64be9df89942568c47\$lut for cells of type $lut.
Using template $paramod$3f59598530d6238c5ccbbfc6b68e67df08423877\$lut for cells of type $lut.
Using template $paramod$ea0a145b58ca7dc0aec6ebd3ffec9543cf32c874\$lut for cells of type $lut.
Using template $paramod$929df4559ac3f8d989adb1b6de8b44988603934c\$lut for cells of type $lut.
Using template $paramod$66d46f693c1d4df5d354911f1adc9e83ef1eafc9\$lut for cells of type $lut.
Using template $paramod$4638b219824743a7de1fca90fa1016cfb4b1e64b\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$6c51c1ba6c39f0c09b896d52432b366f116bd3c1\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$c24fe1e937c4e9aef343c55f43f4019282f37df4\$lut for cells of type $lut.
Using template $paramod$26413027227d996fbdf4999ffe02ebe607dcd358\$lut for cells of type $lut.
Using template $paramod$6079f10d7dc504d3b21efafb8f44798287468bc3\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$ee04a7397c7e60ad1a187fa314ed449c24407f97\$lut for cells of type $lut.
Using template $paramod$b3996eaf69323687b39c8eb55a63a3f2e74fa6df\$lut for cells of type $lut.
Using template $paramod$acb15e6231c510f745510acf4b8ac1efc35e5fb7\$lut for cells of type $lut.
Using template $paramod$723eb79ef8d5d376f3f196f4acfa8e347145a0fa\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$05456e4646addd21d03dedcb287bd391584e4ac8\$lut for cells of type $lut.
Using template $paramod$eedfd2354f397ec33b1854c2d969b99dfd8b96e9\$lut for cells of type $lut.
Using template $paramod$ce81c200c80a79c9225df19354a40b0b77d11bfa\$lut for cells of type $lut.
Using template $paramod$792a555ef3035cbcdfcc501a8cecfe1ccb6fd55b\$lut for cells of type $lut.
Using template $paramod$869ff7ea2a253478e2c834cc001301ae62fef5a9\$lut for cells of type $lut.
Using template $paramod$0008d3561b9482321b8bffed4a21b2f4949136bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod$aadb06068f15285b435eaa40179a5191a638b857\$lut for cells of type $lut.
Using template $paramod$5307f40f1b453046eb68ee1a10c3f82d605af6fc\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$92d9f05c49896d090064e2748358f8fe1ba92cd9\$lut for cells of type $lut.
Using template $paramod$66ab82e59ce83a4350ce4535e136bfd8c8385273\$lut for cells of type $lut.
Using template $paramod$a991f87f22acc6d00629b2bbeb1389743fc3f364\$lut for cells of type $lut.
Using template $paramod$3a851829e25b0d621b5f3a32b5e34cd9c9fddd29\$lut for cells of type $lut.
Using template $paramod$0f3aa836248d95e464827c53cfe43f989307230f\$lut for cells of type $lut.
Using template $paramod$f41ad5097d9f0f76cacde91c023873087e38be33\$lut for cells of type $lut.
Using template $paramod$7904f8340940657fc1581faa42f7dada3fa01615\$lut for cells of type $lut.
Using template $paramod$f750a4899b19cb23f7f91d895b70d40eaf6b0924\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$0b6cfa886f56736955bb42706a9f574742189c51\$lut for cells of type $lut.
Using template $paramod$f77236ba7a9f6b72be108e67fbe47aeba75cb478\$lut for cells of type $lut.
Using template $paramod$4df1053b9337126735644c83dcea90fad1bfbf2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110110 for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$d7c859612dbb17e806fcf6fec3676d725cac8f1a\$lut for cells of type $lut.
Using template $paramod$b29365cd5263d72e23c963bb85c31b9823f4a192\$lut for cells of type $lut.
Using template $paramod$527ab95933be815e5610556ab84a29dec24f1005\$lut for cells of type $lut.
Using template $paramod$384e86f5295d482eff63f07445699ea04340ae2e\$lut for cells of type $lut.
Using template $paramod$b92989015cc6407034e68c55af8e6d493e623900\$lut for cells of type $lut.
Using template $paramod$099869b01bedf3fecd396ce82bad33d4453b0a6c\$lut for cells of type $lut.
Using template $paramod$1dcf55fb6e501fe7f3ce11d596328008b87976b1\$lut for cells of type $lut.
Using template $paramod$e40fbaf241a53a6cc8439ebff6f494cefaa39a7b\$lut for cells of type $lut.
Using template $paramod$70a9d73373f71c5f77196ff3535995b24d7b3361\$lut for cells of type $lut.
Using template $paramod$07281084744ed2c5e38569556184044813bcc034\$lut for cells of type $lut.
Using template $paramod$5da2f54c7d89557373f7542eabcc986d0b6fca80\$lut for cells of type $lut.
Using template $paramod$d1f2d8a9cb89555cfd4ae046d960fd497be3b2a8\$lut for cells of type $lut.
Using template $paramod$4f629f09dc5a96769b458ac983266f69fdbe7887\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$39fea1c845fe0f56a461ac64484e7bbd858aff3b\$lut for cells of type $lut.
Using template $paramod$0f5052e6defb46bebf63ed133e7aa08b13acf517\$lut for cells of type $lut.
Using template $paramod$af5c4b98de677b969db8cd45943ab28076cbb1d3\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$d98f12bfe7492b7a59490b4878a317e41e54a555\$lut for cells of type $lut.
Using template $paramod$f21f4e703b0ecc18a6a69360fe3296fc69d97e04\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$305fd3b7552c2378a7cd8315d4f432697caa28ea\$lut for cells of type $lut.
Using template $paramod$21f957a7073b1ba634cad0df400394ca323de2fc\$lut for cells of type $lut.
Using template $paramod$d76a082ac65b735f66c3b6bca13712f41180defa\$lut for cells of type $lut.
Using template $paramod$9f4ff5596e296ea7bc5f8d239a1db1be04226169\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$f39f6dd7efa8004501489624fc3273f0e8ecc92e\$lut for cells of type $lut.
Using template $paramod$b19c924e82e74e12bbbdaf9e71fc6291c87db11e\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod$fc04a1f5a6a9808e6983556a6df4c02e4f65bee1\$lut for cells of type $lut.
Using template $paramod$2b217ab616d819249d0dcb9919752d720778e17b\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~24335 debug messages>

39.44. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\mmc3.$0\mirroring[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\jycompany.$0\irq_count[7:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut\sdram_a[8].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$25691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$22688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$21697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\vga2dvid_instance.\u23.$procmux$20600_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\vga2dvid_instance.\u23.$procmux$20600_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.multi_mapper.mmc5.exram_read_addr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$12521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$12500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$12935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$12803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.temp[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.temp[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$19470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$18839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$18839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.dma.data_from_ram[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$8000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$120953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.addr[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.addr[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut\nes_i.addr[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.addr[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.addr[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$10135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$36935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$10872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$11341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$11262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$11299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$11964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$11437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$11536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$11779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$11862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$12065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$12222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$12377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$12449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$12815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$12961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$13221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$13467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$13585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$14904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$15105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$15117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$15133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.multi_mapper.mmc5.exram_read_addr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$15790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$16147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$16347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$16488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$16606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$16630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$16756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$16794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$16950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$17215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$17648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\vga2dvid_instance.\u23.$procmux$20600_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.dma.data_from_ram[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$17934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$17943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$18222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$18262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$18262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$18824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$18853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$18858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$18873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.cpu.DI[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$19096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$19096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$19257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$19289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$20023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$20452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$20452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$20460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$20472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$21317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$21365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$21407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$21534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$21641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$21750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$21820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$21908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$21938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$21992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$21992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$22306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$22436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$22531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$22712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$22933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$22956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$22963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$23106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$23368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$23405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$23938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$23947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$23989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$23989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$24274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$24542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$24765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$24946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$24968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$24996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$25487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut\sdram_a[8].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$25726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$25963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$25981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$25992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$26044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$26071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$26097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$26097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$26107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$26121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$26136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$26192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$6292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$6367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$6691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\sachenj.$procmux$21049_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$6954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$10240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$13563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$14284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$7966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$7975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$8081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$19030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$8587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$8890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$9847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$9886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$9939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$9939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$auto$fsm_map.cc:170:map_fsm$35756[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$19638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$memory_libmap.cc:1641:generate_demux$41371.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$memory_libmap.cc:1641:generate_demux$41371.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$memory_libmap.cc:1641:generate_demux$41371.Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$36327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$36477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$37009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$37335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$37372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$37408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map66.$procmux$31596_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$38657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\cpu.$auto$ghdl.cc:825:import_module$202[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\jycompany.$procmux$22210.Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$11060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\genblk3.us2_hid_host_inst.$procmux$23475.Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$14789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:2961:ReduceOr$41343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map18.$procmux$25385_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$118437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$118511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$119893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$120953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$rtlil.cc:3194:NotGate$121587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$12209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$auto$opt_dff.cc:219:make_patterns_logic$39947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$13839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\genblk3.us2_hid_host_inst.$0\R_hid_valid[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\genblk3.us2_hid_host_inst.$procmux$23598.Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\apu.$procmux$31758_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\apu.$procmux$31758_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$6886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$16037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$16950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$19900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$aiger270617$20867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map18.$procmux$25401_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$10516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map66.$procmux$31673_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map66.$procmux$31673_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map67.$procmux$22625_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\mmc3.$0\mirroring[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$20673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.vram_data[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\sachenj.$procmux$21049_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\ppu.\loopy0.$procmux$33274_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\ppu.\loopy0.$procmux$33274_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\map18.$procmux$25401_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$flatten\vga2dvid_instance.\u22.$procmux$20600_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$270618$lut$flatten\vga2dvid_instance.\u23.$procmux$20600_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut\nes_i.addr[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.addr[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.dma.data_from_ram[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$14176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$15105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.multi_mapper.mmc5.exram_read_addr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut\nes_i.multi_mapper.mmc5.exram_read_addr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$10616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut\sdram_a[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$flatten\nes_i.\multi_mapper.\vrc3.$procmux$27628_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut\vga2dvid_instance.u21.data_word.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270703.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut$aiger270617$7610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$270618$lut\nes_i.ppu.address_gen.temp[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$270998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$17060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$270618$lut$aiger270617$16990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$11889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$10636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$26181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$270618$lut$aiger270617$6852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$271342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
Removed 0 unused cells and 15337 unused wires.

39.45. Executing AUTONAME pass.
Renamed 758850 objects in module top (272 iterations).
<suppressed ~21813 debug messages>

39.46. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

39.46.1. Analyzing design hierarchy..
Top module:  \top

39.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

39.47. Printing statistics.

=== top ===

   Number of wires:              10612
   Number of wire bits:          38707
   Number of public wires:       10612
   Number of public wire bits:   38707
   Number of ports:                 24
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14074
     $_TBUF_                        18
     $scopeinfo                    119
     CCU2C                         580
     DP16KD                         26
     EHXPLLL                         2
     L6MUX21                       313
     LUT4                         8018
     MULT18X18D                      1
     ODDRX1F                         4
     PFUMX                        1252
     TRELLIS_DPR16X4                58
     TRELLIS_FF                   3682
     USRMCLK                         1

39.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

39.49. Executing JSON backend.

Warnings: 628 unique messages, 630 total
End of script. Logfile hash: c494a623ef, CPU: user 30.81s system 0.20s, MEM: 606.55 MB peak
Yosys 0.54+23 (git sha1 513f0f16d, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -flto=auto -fPIC -O3)
Time spent: 17% 1x abc9_exe (6 sec), 14% 39x opt_clean (5 sec), ...
