# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DSP_LMS_Algorithm.srcs/sources_1/new/BrentKung_adder.vhd" \
"../../../../DSP_LMS_Algorithm.srcs/sources_1/new/carry_calculation.vhd" \
"../../../../DSP_LMS_Algorithm.srcs/sources_1/new/pg_calculation.vhd" \
"../../../../DSP_LMS_Algorithm.srcs/sources_1/new/sum_calculation.vhd" \
"../../../../DSP_LMS_Algorithm.srcs/sim_1/new/tb_BrentKung_adder.vhd" \

# Do not sort compile order
nosort
