 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 22 17:33:12 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_31/U65/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_31/U52/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_31/U67/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_31/U56/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_31/U69/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_31/U59/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_31/U70/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_31/U61/Y (CLKMX2X2M)                          0.25       9.93 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)      0.46      10.39 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)      0.33      10.71 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)      0.33      11.04 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)      0.33      11.37 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)      0.33      11.70 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)      0.31      12.01 f
  U_ALU/div_31/U72/Y (AND2X1M)                            0.34      12.35 f
  U_ALU/div_31/U62/Y (CLKMX2X2M)                          0.24      12.59 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)      0.45      13.04 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)      0.33      13.37 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)      0.33      13.70 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)      0.33      14.02 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)      0.33      14.35 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)      0.33      14.68 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)      0.32      15.00 f
  U_ALU/div_31/quotient[0] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00      15.00 f
  U_ALU/U42/Y (AOI222X1M)                                 0.38      15.38 r
  U_ALU/U69/Y (NAND4BX1M)                                 0.18      15.56 f
  U_ALU/U68/Y (AO22X1M)                                   0.42      15.98 f
  U_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                       0.00      15.98 f
  data arrival time                                                 15.98

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -15.98
  --------------------------------------------------------------------------
  slack (MET)                                                        3.66


  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_31/U65/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_31/U52/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_31/U67/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_31/U56/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_31/U69/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_31/U59/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_31/U70/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_31/U61/Y (CLKMX2X2M)                          0.25       9.93 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)      0.46      10.39 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)      0.33      10.71 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)      0.33      11.04 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)      0.33      11.37 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)      0.33      11.70 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)      0.31      12.01 f
  U_ALU/div_31/U72/Y (AND2X1M)                            0.34      12.35 f
  U_ALU/div_31/quotient[1] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00      12.35 f
  U_ALU/U43/Y (AOI222X1M)                                 0.28      12.63 r
  U_ALU/U74/Y (NAND4BX1M)                                 0.18      12.80 f
  U_ALU/U73/Y (AO22X1M)                                   0.42      13.23 f
  U_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                       0.00      13.23 f
  data arrival time                                                 13.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -13.23
  --------------------------------------------------------------------------
  slack (MET)                                                        6.42


  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_31/U65/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_31/U52/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_31/U67/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_31/U56/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_31/U69/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_31/U59/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_31/U70/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_31/quotient[2] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       9.68 f
  U_ALU/U44/Y (AOI222X1M)                                 0.44      10.12 r
  U_ALU/U79/Y (AOI31X2M)                                  0.14      10.26 f
  U_ALU/U78/Y (AO21XLM)                                   0.27      10.53 f
  U_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                       0.00      10.53 f
  data arrival time                                                 10.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -10.53
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_31/U65/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_31/U52/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_31/U67/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_31/U56/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_31/U69/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_31/quotient[3] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       7.36 f
  U_ALU/U45/Y (AOI222X1M)                                 0.44       7.80 r
  U_ALU/U84/Y (AOI31X2M)                                  0.14       7.94 f
  U_ALU/U83/Y (AO21XLM)                                   0.27       8.21 f
  U_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                       0.00       8.21 f
  data arrival time                                                  8.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                       11.44


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.31       4.78 r
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U_ALU/mult_28/FS_1/U2/Y (NAND2X2M)                      0.07       4.85 f
  U_ALU/mult_28/FS_1/U31/Y (OA21X1M)                      0.37       5.22 f
  U_ALU/mult_28/FS_1/U28/Y (AOI2BB1X1M)                   0.26       5.48 f
  U_ALU/mult_28/FS_1/U26/Y (OA21X1M)                      0.40       5.88 f
  U_ALU/mult_28/FS_1/U21/Y (OAI21BX1M)                    0.25       6.13 r
  U_ALU/mult_28/FS_1/U19/Y (OAI21X1M)                     0.13       6.26 f
  U_ALU/mult_28/FS_1/U3/Y (AOI21BX2M)                     0.17       6.43 f
  U_ALU/mult_28/FS_1/U6/Y (XNOR2X2M)                      0.15       6.58 f
  U_ALU/mult_28/FS_1/SUM[13] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       6.58 f
  U_ALU/mult_28/PRODUCT[15] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       6.58 f
  U_ALU/U91/Y (AOI221XLM)                                 0.44       7.02 r
  U_ALU/U90/Y (INVX2M)                                    0.07       7.09 f
  U_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                      0.00       7.09 f
  data arrival time                                                  7.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -7.09
  --------------------------------------------------------------------------
  slack (MET)                                                       12.56


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.31       4.78 r
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U_ALU/mult_28/FS_1/U2/Y (NAND2X2M)                      0.07       4.85 f
  U_ALU/mult_28/FS_1/U31/Y (OA21X1M)                      0.37       5.22 f
  U_ALU/mult_28/FS_1/U28/Y (AOI2BB1X1M)                   0.26       5.48 f
  U_ALU/mult_28/FS_1/U26/Y (OA21X1M)                      0.40       5.88 f
  U_ALU/mult_28/FS_1/U21/Y (OAI21BX1M)                    0.25       6.13 r
  U_ALU/mult_28/FS_1/U20/Y (XOR3XLM)                      0.23       6.36 f
  U_ALU/mult_28/FS_1/SUM[12] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       6.36 f
  U_ALU/mult_28/PRODUCT[14] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       6.36 f
  U_ALU/U89/Y (AOI221XLM)                                 0.45       6.81 r
  U_ALU/U88/Y (INVX2M)                                    0.07       6.87 f
  U_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                      0.00       6.87 f
  data arrival time                                                  6.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -6.87
  --------------------------------------------------------------------------
  slack (MET)                                                       12.77


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.31       4.78 r
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U_ALU/mult_28/FS_1/U2/Y (NAND2X2M)                      0.07       4.85 f
  U_ALU/mult_28/FS_1/U31/Y (OA21X1M)                      0.37       5.22 f
  U_ALU/mult_28/FS_1/U28/Y (AOI2BB1X1M)                   0.26       5.48 f
  U_ALU/mult_28/FS_1/U26/Y (OA21X1M)                      0.40       5.88 f
  U_ALU/mult_28/FS_1/U22/Y (XNOR2X1M)                     0.14       6.02 f
  U_ALU/mult_28/FS_1/SUM[11] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       6.02 f
  U_ALU/mult_28/PRODUCT[13] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       6.02 f
  U_ALU/U103/Y (AOI221XLM)                                0.44       6.46 r
  U_ALU/U102/Y (INVX2M)                                   0.07       6.53 f
  U_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                      0.00       6.53 f
  data arrival time                                                  6.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -6.53
  --------------------------------------------------------------------------
  slack (MET)                                                       13.12


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.31       4.78 r
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U_ALU/mult_28/FS_1/U2/Y (NAND2X2M)                      0.07       4.85 f
  U_ALU/mult_28/FS_1/U31/Y (OA21X1M)                      0.37       5.22 f
  U_ALU/mult_28/FS_1/U28/Y (AOI2BB1X1M)                   0.26       5.48 f
  U_ALU/mult_28/FS_1/U27/Y (CLKXOR2X2M)                   0.22       5.70 f
  U_ALU/mult_28/FS_1/SUM[10] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       5.70 f
  U_ALU/mult_28/PRODUCT[12] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       5.70 f
  U_ALU/U105/Y (AOI221XLM)                                0.43       6.13 r
  U_ALU/U104/Y (INVX2M)                                   0.07       6.20 f
  U_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                      0.00       6.20 f
  data arrival time                                                  6.20

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -6.20
  --------------------------------------------------------------------------
  slack (MET)                                                       13.45


  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_31/U65/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_31/U52/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_31/U67/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_31/quotient[4] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       5.31 f
  U_ALU/U46/Y (AOI222X1M)                                 0.43       5.74 r
  U_ALU/U95/Y (AOI31X2M)                                  0.14       5.88 f
  U_ALU/U94/Y (AO21XLM)                                   0.27       6.15 f
  U_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                       0.00       6.15 f
  data arrival time                                                  6.15

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                       13.49


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.31       4.78 r
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U_ALU/mult_28/FS_1/U2/Y (NAND2X2M)                      0.07       4.85 f
  U_ALU/mult_28/FS_1/U31/Y (OA21X1M)                      0.37       5.22 f
  U_ALU/mult_28/FS_1/U15/Y (XNOR2X1M)                     0.14       5.36 f
  U_ALU/mult_28/FS_1/SUM[9] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       5.36 f
  U_ALU/mult_28/PRODUCT[11] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       5.36 f
  U_ALU/U101/Y (AOI221XLM)                                0.44       5.80 r
  U_ALU/U100/Y (INVX2M)                                   0.07       5.87 f
  U_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                      0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.78


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U113/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U4/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_3/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_3/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_3/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_3/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_3/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_3/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U12/Y (CLKXOR2X2M)                        0.26       4.73 f
  U_ALU/mult_28/FS_1/A[8] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.73 f
  U_ALU/mult_28/FS_1/U33/Y (NOR2X1M)                      0.13       4.87 r
  U_ALU/mult_28/FS_1/U18/Y (NAND2BX1M)                    0.15       5.01 r
  U_ALU/mult_28/FS_1/U17/Y (CLKXOR2X2M)                   0.20       5.21 f
  U_ALU/mult_28/FS_1/SUM[8] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       5.21 f
  U_ALU/mult_28/PRODUCT[10] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       5.21 f
  U_ALU/U99/Y (AOI221XLM)                                 0.43       5.64 r
  U_ALU/U98/Y (INVX2M)                                    0.07       5.71 f
  U_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                      0.00       5.71 f
  data arrival time                                                  5.71

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.71
  --------------------------------------------------------------------------
  slack (MET)                                                       13.94


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U114/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U3/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_2/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_2/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_2/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_2/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_2/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_2/S (ADDFX2M)                          0.58       4.47 f
  U_ALU/mult_28/U11/Y (CLKXOR2X2M)                        0.27       4.75 f
  U_ALU/mult_28/FS_1/A[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.75 f
  U_ALU/mult_28/FS_1/U7/Y (XNOR2X2M)                      0.13       4.87 f
  U_ALU/mult_28/FS_1/SUM[7] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.87 f
  U_ALU/mult_28/PRODUCT[9] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       4.87 f
  U_ALU/U108/Y (AOI221XLM)                                0.44       5.31 r
  U_ALU/U107/Y (INVX2M)                                   0.07       5.38 f
  U_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                       0.00       5.38 f
  data arrival time                                                  5.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                       14.27


  Startpoint: U_REG_FILE/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[0] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U93/Y (BUFX2M)                                    0.27       0.67 r
  U_ALU/mult_28/A[0] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U_ALU/mult_28/U37/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U115/Y (NOR2X1M)                          0.18       0.99 r
  U_ALU/mult_28/U2/Y (AND2X2M)                            0.16       1.15 r
  U_ALU/mult_28/S2_2_1/CO (ADDFX2M)                       0.54       1.69 r
  U_ALU/mult_28/S2_3_1/CO (ADDFX2M)                       0.55       2.24 r
  U_ALU/mult_28/S2_4_1/CO (ADDFX2M)                       0.55       2.79 r
  U_ALU/mult_28/S2_5_1/CO (ADDFX2M)                       0.55       3.34 r
  U_ALU/mult_28/S2_6_1/CO (ADDFX2M)                       0.55       3.89 r
  U_ALU/mult_28/S4_1/S (ADDFX2M)                          0.59       4.48 f
  U_ALU/mult_28/U29/Y (INVX2M)                            0.08       4.56 r
  U_ALU/mult_28/U28/Y (XNOR2X2M)                          0.17       4.73 r
  U_ALU/mult_28/FS_1/A[6] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.73 r
  U_ALU/mult_28/FS_1/U5/Y (INVX2M)                        0.06       4.79 f
  U_ALU/mult_28/FS_1/U4/Y (INVX2M)                        0.05       4.84 r
  U_ALU/mult_28/FS_1/SUM[6] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.84 r
  U_ALU/mult_28/PRODUCT[8] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       4.84 r
  U_ALU/U120/Y (AOI222X1M)                                0.14       4.98 f
  U_ALU/U117/Y (OAI211X2M)                                0.19       5.18 r
  U_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                       0.00       5.18 r
  data arrival time                                                  5.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.18
  --------------------------------------------------------------------------
  slack (MET)                                                       14.31


  Startpoint: U_REG_FILE/Register_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[1] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U92/Y (BUFX2M)                                    0.27       0.66 r
  U_ALU/mult_28/A[1] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.66 r
  U_ALU/mult_28/U36/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U109/Y (NOR2X1M)                          0.19       0.99 r
  U_ALU/mult_28/U6/Y (AND2X2M)                            0.16       1.16 r
  U_ALU/mult_28/S1_2_0/CO (ADDFX2M)                       0.54       1.70 r
  U_ALU/mult_28/S1_3_0/CO (ADDFX2M)                       0.55       2.25 r
  U_ALU/mult_28/S1_4_0/CO (ADDFX2M)                       0.55       2.80 r
  U_ALU/mult_28/S1_5_0/CO (ADDFX2M)                       0.55       3.35 r
  U_ALU/mult_28/S1_6_0/CO (ADDFX2M)                       0.55       3.90 r
  U_ALU/mult_28/S4_0/S (ADDFX2M)                          0.56       4.46 f
  U_ALU/mult_28/FS_1/A[5] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.46 f
  U_ALU/mult_28/FS_1/U14/Y (BUFX2M)                       0.15       4.61 f
  U_ALU/mult_28/FS_1/SUM[5] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.61 f
  U_ALU/mult_28/PRODUCT[7] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       4.61 f
  U_ALU/U28/Y (AOI22X1M)                                  0.19       4.79 r
  U_ALU/U114/Y (AOI31X2M)                                 0.11       4.91 f
  U_ALU/U113/Y (AO21XLM)                                  0.27       5.17 f
  U_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                       0.00       5.17 f
  data arrival time                                                  5.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                       14.47


  Startpoint: U_REG_FILE/Register_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.39 r
  U_ALU/A[1] (ALU_Operand_Width8_Output_Width16)          0.00       0.39 r
  U_ALU/U92/Y (BUFX2M)                                    0.27       0.66 r
  U_ALU/mult_28/A[1] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       0.66 r
  U_ALU/mult_28/U36/Y (INVX2M)                            0.15       0.81 f
  U_ALU/mult_28/U109/Y (NOR2X1M)                          0.19       0.99 r
  U_ALU/mult_28/U6/Y (AND2X2M)                            0.16       1.16 r
  U_ALU/mult_28/S1_2_0/CO (ADDFX2M)                       0.54       1.70 r
  U_ALU/mult_28/S1_3_0/CO (ADDFX2M)                       0.55       2.25 r
  U_ALU/mult_28/S1_4_0/CO (ADDFX2M)                       0.55       2.80 r
  U_ALU/mult_28/S1_5_0/CO (ADDFX2M)                       0.55       3.35 r
  U_ALU/mult_28/S1_6_0/S (ADDFX2M)                        0.56       3.91 f
  U_ALU/mult_28/FS_1/A[4] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       3.91 f
  U_ALU/mult_28/FS_1/U13/Y (BUFX2M)                       0.15       4.06 f
  U_ALU/mult_28/FS_1/SUM[4] (ALU_Operand_Width8_Output_Width16_DW01_add_1)
                                                          0.00       4.06 f
  U_ALU/mult_28/PRODUCT[6] (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                                          0.00       4.06 f
  U_ALU/U49/Y (AOI222X1M)                                 0.25       4.30 r
  U_ALU/U126/Y (AOI31X2M)                                 0.14       4.44 f
  U_ALU/U125/Y (AO21XLM)                                  0.27       4.71 f
  U_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                       0.00       4.71 f
  data arrival time                                                  4.71

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_REG_FILE/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Register_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       0.48 f
  U_ALU/B[6] (ALU_Operand_Width8_Output_Width16)          0.00       0.48 f
  U_ALU/U67/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_31/b[6] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       0.70 f
  U_ALU/div_31/U71/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_31/U68/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_31/U66/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_31/U63/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_31/U41/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_31/U64/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_31/U47/Y (CLKMX2X2M)                          0.22       2.69 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.46       3.15 f
  U_ALU/div_31/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.31       3.46 f
  U_ALU/div_31/U65/Y (AND2X1M)                            0.26       3.71 f
  U_ALU/div_31/quotient[5] (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                                          0.00       3.71 f
  U_ALU/U47/Y (AOI222X1M)                                 0.42       4.14 r
  U_ALU/U110/Y (AOI31X2M)                                 0.14       4.28 f
  U_ALU/U109/Y (AO21XLM)                                  0.27       4.54 f
  U_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                       0.00       4.54 f
  data arrival time                                                  4.54

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       15.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U45/Y (NOR2BX2M)                             0.23       0.73 r
  U_SYS_CTRL/U16/Y (NAND3X2M)                             0.17       0.90 f
  U_SYS_CTRL/U10/Y (NOR2X2M)                              0.24       1.13 r
  U_SYS_CTRL/U9/Y (INVX2M)                                0.15       1.28 f
  U_SYS_CTRL/U6/Y (OAI22X1M)                              0.39       1.68 r
  U_SYS_CTRL/ALU_FUN[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.68 r
  U_ALU/ALU_FUN[0] (ALU_Operand_Width8_Output_Width16)
                                                          0.00       1.68 r
  U_ALU/U35/Y (NOR2BX2M)                                  0.28       1.96 r
  U_ALU/U18/Y (AND2X2M)                                   0.28       2.24 r
  U_ALU/U11/Y (NOR4X1M)                                   0.11       2.35 f
  U_ALU/U57/Y (NAND4X2M)                                  0.10       2.45 r
  U_ALU/U3/Y (AND2X2M)                                    0.18       2.63 r
  U_ALU/OUT_VALID_reg/D (DFFRQX2M)                        0.00       2.63 r
  data arrival time                                                  2.63

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_ALU/OUT_VALID_reg/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.87


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14      55.45 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09      55.54 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15      55.69 r
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.15      55.85 r
  U_UART_RX/U_Edge_Bit_Counter/U20/CO (ADDHX1M)           0.15      56.00 r
  U_UART_RX/U_Edge_Bit_Counter/U21/CO (ADDHX1M)           0.16      56.16 r
  U_UART_RX/U_Edge_Bit_Counter/U27/Y (CLKXOR2X2M)         0.14      56.30 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00      56.30 r
  data arrival time                                                 56.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -56.30
  --------------------------------------------------------------------------
  slack (MET)                                                      214.49


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14      55.45 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09      55.54 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15      55.69 r
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.15      55.85 r
  U_UART_RX/U_Edge_Bit_Counter/U20/CO (ADDHX1M)           0.15      56.00 r
  U_UART_RX/U_Edge_Bit_Counter/U21/S (ADDHX1M)            0.09      56.09 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00      56.09 r
  data arrival time                                                 56.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -56.09
  --------------------------------------------------------------------------
  slack (MET)                                                      214.68


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14      55.45 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09      55.54 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15      55.69 r
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.15      55.85 r
  U_UART_RX/U_Edge_Bit_Counter/U20/S (ADDHX1M)            0.09      55.94 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      55.94 r
  data arrival time                                                 55.94

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.94
  --------------------------------------------------------------------------
  slack (MET)                                                      214.83


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14      55.45 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09      55.54 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15      55.69 r
  U_UART_RX/U_Edge_Bit_Counter/U19/S (ADDHX1M)            0.09      55.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      55.78 r
  data arrival time                                                 55.78

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.78
  --------------------------------------------------------------------------
  slack (MET)                                                      214.98


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16      54.98 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00      54.98 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00      54.98 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09      55.06 f
  U_UART_RX/U_Data_Sampling/U48/Y (NAND2BX1M)             0.22      55.28 f
  U_UART_RX/U_Data_Sampling/U39/Y (NAND3BX1M)             0.26      55.54 f
  U_UART_RX/U_Data_Sampling/U38/Y (CLKMX2X2M)             0.21      55.75 r
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/D (DFFRQX1M)
                                                          0.00      55.75 r
  data arrival time                                                 55.75

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.75
  --------------------------------------------------------------------------
  slack (MET)                                                      215.04


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U3/Y (AND2X2M)             0.19      55.50 r
  U_UART_RX/U_Edge_Bit_Counter/U16/S (ADDHX1M)            0.14      55.64 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      55.64 r
  data arrival time                                                 55.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.64
  --------------------------------------------------------------------------
  slack (MET)                                                      215.13


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U9/Y (AOI21X2M)            0.10      55.41 f
  U_UART_RX/U_Edge_Bit_Counter/U12/Y (OAI21X2M)           0.10      55.51 r
  U_UART_RX/U_Edge_Bit_Counter/U15/Y (AOI21X2M)           0.07      55.58 f
  U_UART_RX/U_Edge_Bit_Counter/U13/Y (OAI21X2M)           0.13      55.71 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00      55.71 r
  data arrival time                                                 55.71

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -55.71
  --------------------------------------------------------------------------
  slack (MET)                                                      215.14


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U9/Y (AOI21X2M)            0.10      55.41 f
  U_UART_RX/U_Edge_Bit_Counter/U12/Y (OAI21X2M)           0.10      55.51 r
  U_UART_RX/U_Edge_Bit_Counter/U18/Y (AOI32X1M)           0.11      55.62 f
  U_UART_RX/U_Edge_Bit_Counter/U17/Y (INVX2M)             0.08      55.70 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00      55.70 r
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      215.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16      54.98 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00      54.98 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00      54.98 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09      55.06 f
  U_UART_RX/U_Data_Sampling/U48/Y (NAND2BX1M)             0.22      55.28 f
  U_UART_RX/U_Data_Sampling/U32/Y (NOR2X1M)               0.14      55.42 r
  U_UART_RX/U_Data_Sampling/U31/Y (CLKMX2X2M)             0.16      55.59 r
  U_UART_RX/U_Data_Sampling/sample3_reg/D (DFFRQX1M)      0.00      55.59 r
  data arrival time                                                 55.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample3_reg/CK (DFFRQX1M)     0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.59
  --------------------------------------------------------------------------
  slack (MET)                                                      215.20


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U8/Y (NOR3X2M)             0.13      55.44 f
  U_UART_RX/U_Edge_Bit_Counter/U22/Y (OAI2BB2X1M)         0.24      55.68 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      55.68 f
  data arrival time                                                 55.68

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -55.68
  --------------------------------------------------------------------------
  slack (MET)                                                      215.26


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U24/Y (INVX2M)             0.08      55.38 f
  U_UART_RX/U_Edge_Bit_Counter/U23/Y (OAI32X1M)           0.12      55.50 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      55.50 r
  data arrival time                                                 55.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.50
  --------------------------------------------------------------------------
  slack (MET)                                                      215.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.81 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.95 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36      55.30 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14      55.45 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFSQX2M)
                                                          0.00      55.45 f
  data arrival time                                                 55.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFSQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -55.45
  --------------------------------------------------------------------------
  slack (MET)                                                      215.39


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16      54.98 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00      54.98 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00      54.98 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09      55.06 f
  U_UART_RX/U_Data_Sampling/U34/Y (NOR2X1M)               0.14      55.20 r
  U_UART_RX/U_Data_Sampling/U33/Y (MXI2X1M)               0.14      55.34 r
  U_UART_RX/U_Data_Sampling/sample2_reg/D (DFFRX1M)       0.00      55.34 r
  data arrival time                                                 55.34

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -55.34
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.15      54.81 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16      54.98 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00      54.98 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00      54.98 r
  U_UART_RX/U_Data_Sampling/U36/Y (NOR2BX1M)              0.18      55.16 r
  U_UART_RX/U_Data_Sampling/U35/Y (MXI2X1M)               0.14      55.30 r
  U_UART_RX/U_Data_Sampling/sample1_reg/D (DFFRX1M)       0.00      55.30 r
  data arrival time                                                 55.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample1_reg/CK (DFFRX1M)      0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.55


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.28 f
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.38      54.67 f
  U_UART_RX/U_FSM/U26/Y (NAND4X1M)                        0.10      54.77 r
  U_UART_RX/U_FSM/current_state_reg[0]/D (DFFRX1M)        0.00      54.77 r
  data arrival time                                                 54.77

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_FSM/current_state_reg[0]/CK (DFFRX1M)       0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -54.77
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U7/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U75/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U63/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U62/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U7/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U81/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U107/Y (MX4X1M)                              0.34       3.74 f
  U_REG_FILE/U106/Y (AO22X1M)                             0.32       4.06 f
  U_REG_FILE/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U7/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U80/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U103/Y (MX4X1M)                              0.34       3.74 f
  U_REG_FILE/U102/Y (AO22X1M)                             0.32       4.06 f
  U_REG_FILE/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U7/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U79/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U99/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U98/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U78/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U95/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U94/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U77/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U91/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U90/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U76/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U87/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U86/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U21/Y (OAI22X1M)                             0.24       1.49 r
  U_SYS_CTRL/Address[0] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.49 r
  U3/Y (BUFX2M)                                           0.38       1.87 r
  U_REG_FILE/Address[0] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.87 r
  U_REG_FILE/U48/Y (INVX2M)                               0.10       1.97 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.16       2.13 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.91 r
  U_REG_FILE/U85/Y (MX4X1M)                               0.49       3.40 f
  U_REG_FILE/U83/Y (MX4X1M)                               0.34       3.74 f
  U_REG_FILE/U82/Y (AO22X1M)                              0.32       4.06 f
  U_REG_FILE/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U195/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][7]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U194/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][6]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U193/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][5]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U192/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][4]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U191/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][3]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U190/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][2]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U189/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][1]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U14/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U188/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[6][0]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[6][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U199/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[7][3]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[7][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U198/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[7][2]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[7][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U197/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[7][1]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[7][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Register_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.50       0.50 f
  U_SYS_CTRL/U54/Y (NOR2X2M)                              0.25       0.75 r
  U_SYS_CTRL/U76/Y (NAND3X2M)                             0.16       0.91 f
  U_SYS_CTRL/U15/Y (AOI2B1X1M)                            0.34       1.25 f
  U_SYS_CTRL/U33/Y (NOR2X2M)                              0.14       1.39 r
  U_SYS_CTRL/Address[1] (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  U_REG_FILE/Address[1] (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                                          0.00       1.98 r
  U_REG_FILE/U56/Y (INVX2M)                               0.14       2.12 f
  U_REG_FILE/U9/Y (BUFX2M)                                0.17       2.29 f
  U_REG_FILE/U6/Y (INVX2M)                                0.38       2.67 r
  U_REG_FILE/U32/Y (AND2X2M)                              0.26       2.93 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.20       3.13 f
  U_REG_FILE/U196/Y (OAI2BB2X1M)                          0.18       3.30 r
  U_REG_FILE/Register_reg[7][0]/D (DFFRQX2M)              0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Register_reg[7][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: U_UART_RX/U_Par_Check/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Par_Check/par_err_reg/CK (DFFRHQX8M)        0.00       0.00 r
  U_UART_RX/U_Par_Check/par_err_reg/Q (DFFRHQX8M)         1.07       1.07 r
  U_UART_RX/U_Par_Check/par_err (Par_Check)               0.00       1.07 r
  U_UART_RX/Parity_Error (UART_RX_Data_Width8)            0.00       1.07 r
  parity_error (out)                                      0.00       1.07 r
  data arrival time                                                  1.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.77


  Startpoint: U_UART_RX/U_Stop_Check/stop_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Stop_Check/stop_err_reg/CK (DFFRHQX8M)      0.00       0.00 r
  U_UART_RX/U_Stop_Check/stop_err_reg/Q (DFFRHQX8M)       1.07       1.07 r
  U_UART_RX/U_Stop_Check/stop_err (Stop_Check)            0.00       1.07 r
  U_UART_RX/Stop_Error (UART_RX_Data_Width8)              0.00       1.07 r
  framing_error (out)                                     0.00       1.07 r
  data arrival time                                                  1.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.77


  Startpoint: U_UART_TX/U_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_MUX/TX_OUT_reg/CK (DFFRHQX8M)               0.00       0.00 r
  U_UART_TX/U_MUX/TX_OUT_reg/Q (DFFRHQX8M)                1.06       1.06 r
  U_UART_TX/U_MUX/TX_OUT (MUX)                            0.00       1.06 r
  U_UART_TX/tx_out (UART_TX_Data_Width8)                  0.00       1.06 r
  UART_TX_O (out)                                         0.00       1.06 r
  data arrival time                                                  1.06

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.94


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.14       2.05 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12       2.17 f
  U_UART_RX/U_Edge_Bit_Counter/U3/Y (AND2X2M)             0.19       2.37 f
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.19       2.56 f
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.19       2.75 f
  U_UART_RX/U_Edge_Bit_Counter/U20/CO (ADDHX1M)           0.19       2.95 f
  U_UART_RX/U_Edge_Bit_Counter/U21/CO (ADDHX1M)           0.20       3.15 f
  U_UART_RX/U_Edge_Bit_Counter/U27/Y (CLKXOR2X2M)         0.18       3.32 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00       3.32 r
  data arrival time                                                  3.32

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36       2.27 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14       2.42 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09       2.51 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15       2.66 r
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.15       2.82 r
  U_UART_RX/U_Edge_Bit_Counter/U20/CO (ADDHX1M)           0.15       2.97 r
  U_UART_RX/U_Edge_Bit_Counter/U21/S (ADDHX1M)            0.09       3.06 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      267.71


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36       2.27 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14       2.42 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09       2.51 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15       2.66 r
  U_UART_RX/U_Edge_Bit_Counter/U19/CO (ADDHX1M)           0.15       2.82 r
  U_UART_RX/U_Edge_Bit_Counter/U20/S (ADDHX1M)            0.09       2.91 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       2.91 r
  data arrival time                                                  2.91

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.86


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36       2.27 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14       2.42 f
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.09       2.51 r
  U_UART_RX/U_Edge_Bit_Counter/U16/CO (ADDHX1M)           0.15       2.66 r
  U_UART_RX/U_Edge_Bit_Counter/U19/S (ADDHX1M)            0.09       2.75 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       2.75 r
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16       1.94 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00       1.94 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.94 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09       2.03 f
  U_UART_RX/U_Data_Sampling/U48/Y (NAND2BX1M)             0.22       2.25 f
  U_UART_RX/U_Data_Sampling/U39/Y (NAND3BX1M)             0.26       2.51 f
  U_UART_RX/U_Data_Sampling/U38/Y (CLKMX2X2M)             0.21       2.72 r
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/D (DFFRQX1M)
                                                          0.00       2.72 r
  data arrival time                                                  2.72

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.07


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.14       2.05 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12       2.17 f
  U_UART_RX/U_Edge_Bit_Counter/U8/Y (NOR3X2M)             0.28       2.45 r
  U_UART_RX/U_Edge_Bit_Counter/U18/Y (AOI32X1M)           0.21       2.66 f
  U_UART_RX/U_Edge_Bit_Counter/U17/Y (INVX2M)             0.08       2.74 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00       2.74 r
  data arrival time                                                  2.74

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      268.13


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36       2.27 r
  U_UART_RX/U_Edge_Bit_Counter/U3/Y (AND2X2M)             0.19       2.46 r
  U_UART_RX/U_Edge_Bit_Counter/U16/S (ADDHX1M)            0.14       2.61 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.14       2.05 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12       2.17 f
  U_UART_RX/U_Edge_Bit_Counter/U8/Y (NOR3X2M)             0.28       2.45 r
  U_UART_RX/U_Edge_Bit_Counter/U14/Y (NAND4X2M)           0.16       2.61 f
  U_UART_RX/U_Edge_Bit_Counter/U13/Y (OAI21X2M)           0.07       2.69 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.14       2.05 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12       2.17 f
  U_UART_RX/U_Edge_Bit_Counter/U8/Y (NOR3X2M)             0.28       2.45 r
  U_UART_RX/U_Edge_Bit_Counter/U22/Y (OAI2BB2X1M)         0.19       2.64 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       2.64 r
  data arrival time                                                  2.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.20


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16       1.94 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00       1.94 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.94 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09       2.03 f
  U_UART_RX/U_Data_Sampling/U48/Y (NAND2BX1M)             0.22       2.25 f
  U_UART_RX/U_Data_Sampling/U32/Y (NOR2X1M)               0.14       2.39 r
  U_UART_RX/U_Data_Sampling/U31/Y (CLKMX2X2M)             0.16       2.55 r
  U_UART_RX/U_Data_Sampling/sample3_reg/D (DFFRQX1M)      0.00       2.55 r
  data arrival time                                                  2.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample3_reg/CK (DFFRQX1M)     0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.14       2.05 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12       2.17 f
  U_UART_RX/U_Edge_Bit_Counter/U23/Y (OAI32X1M)           0.30       2.47 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00       1.78 r
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13       1.91 f
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.36       2.27 r
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.14       2.42 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFSQX2M)
                                                          0.00       2.42 f
  data arrival time                                                  2.42

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFSQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.55       0.55 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.55 r
  U_UART_RX/U_FSM/edge_cnt[2] (RX_FSM)                    0.00       0.55 r
  U_UART_RX/U_FSM/U59/Y (CLKXOR2X2M)                      0.34       0.89 f
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.18       1.07 r
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.28       1.35 r
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.14       1.49 f
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.23       1.72 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.19       1.91 f
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.18       2.09 f
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00       2.09 f
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       2.09 f
  U_UART_RX/U_Data_Sampling/U36/Y (NOR2BX1M)              0.17       2.26 f
  U_UART_RX/U_Data_Sampling/U35/Y (MXI2X1M)               0.09       2.35 r
  U_UART_RX/U_Data_Sampling/sample1_reg/D (DFFRX1M)       0.00       2.35 r
  data arrival time                                                  2.35

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample1_reg/CK (DFFRX1M)      0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.61       0.61 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.61 f
  U_UART_RX/U_FSM/edge_cnt[1] (RX_FSM)                    0.00       0.61 f
  U_UART_RX/U_FSM/U60/Y (CLKXOR2X2M)                      0.30       0.90 r
  U_UART_RX/U_FSM/U57/Y (NOR3X1M)                         0.05       0.95 f
  U_UART_RX/U_FSM/U56/Y (AND4X1M)                         0.30       1.25 f
  U_UART_RX/U_FSM/U55/Y (CLKNAND2X2M)                     0.10       1.36 r
  U_UART_RX/U_FSM/U54/Y (AOI22X1M)                        0.13       1.48 f
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.30       1.78 r
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16       1.94 r
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00       1.94 r
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.94 r
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.09       2.03 f
  U_UART_RX/U_Data_Sampling/U34/Y (NOR2X1M)               0.14       2.17 r
  U_UART_RX/U_Data_Sampling/U33/Y (MXI2X1M)               0.14       2.31 r
  U_UART_RX/U_Data_Sampling/sample2_reg/D (DFFRX1M)       0.00       2.31 r
  data arrival time                                                  2.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                      268.54


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U10/Y (OAI2BB2X1M)             0.23       2.22 f
  U_UART_RX/U_Deserializer/p_data_reg[0]/D (DFFRX1M)      0.00       2.22 f
  data arrival time                                                  2.22

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[0]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U7/Y (OAI22X1M)                0.11       2.10 r
  U_UART_RX/U_Deserializer/p_data_reg[5]/D (DFFRX1M)      0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[5]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U6/Y (OAI22X1M)                0.11       2.10 r
  U_UART_RX/U_Deserializer/p_data_reg[4]/D (DFFRX1M)      0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[4]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U5/Y (OAI22X1M)                0.11       2.10 r
  U_UART_RX/U_Deserializer/p_data_reg[3]/D (DFFRX1M)      0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[3]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U4/Y (OAI22X1M)                0.11       2.10 r
  U_UART_RX/U_Deserializer/p_data_reg[2]/D (DFFRX1M)      0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[2]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt[4] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  U_UART_RX/U_FSM/edge_cnt[4] (RX_FSM)                    0.00       0.59 r
  U_UART_RX/U_FSM/U34/Y (CLKXOR2X2M)                      0.26       0.85 f
  U_UART_RX/U_FSM/U33/Y (NOR3X1M)                         0.21       1.06 r
  U_UART_RX/U_FSM/U32/Y (NAND4X1M)                        0.27       1.34 f
  U_UART_RX/U_FSM/U29/Y (OAI31X1M)                        0.29       1.62 r
  U_UART_RX/U_FSM/deser_en (RX_FSM)                       0.00       1.62 r
  U_UART_RX/U_Deserializer/deser_en (Deserializer)        0.00       1.62 r
  U_UART_RX/U_Deserializer/U9/Y (BUFX2M)                  0.24       1.86 r
  U_UART_RX/U_Deserializer/U2/Y (INVX2M)                  0.13       1.99 f
  U_UART_RX/U_Deserializer/U3/Y (OAI22X1M)                0.11       2.10 r
  U_UART_RX/U_Deserializer/p_data_reg[1]/D (DFFRX1M)      0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_UART_RX/U_Deserializer/p_data_reg[1]/CK (DFFRX1M)     0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)        0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/Q (DFFRQX2M)         0.48    8410.68 f
  U_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                  0.14    8410.82 r
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.18    8411.00 f
  U_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                    0.09    8411.09 r
  U_ASYNC_FIFO/U_FIFO_RD/rempty (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8411.09 r
  U_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.09 r
  U5/Y (INVX2M)                                           0.06    8411.15 f
  U_UART_TX/data_valid (UART_TX_Data_Width8)              0.00    8411.15 f
  U_UART_TX/U_Serializer/Data_Valid (Serializer)          0.00    8411.15 f
  U_UART_TX/U_Serializer/U6/Y (NOR2BX2M)                  0.18    8411.32 f
  U_UART_TX/U_Serializer/U10/Y (NOR3BX2M)                 0.20    8411.52 r
  U_UART_TX/U_Serializer/U9/Y (BUFX2M)                    0.20    8411.73 r
  U_UART_TX/U_Serializer/U3/Y (INVX2M)                    0.08    8411.81 f
  U_UART_TX/U_Serializer/U8/Y (AOI2BB1X2M)                0.21    8412.02 f
  U_UART_TX/U_Serializer/U7/Y (OAI22X1M)                  0.17    8412.19 r
  U_UART_TX/U_Serializer/counter_reg[2]/D (DFFRQX2M)      0.00    8412.19 r
  data arrival time                                               8412.19

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/counter_reg[2]/CK (DFFRQX2M)     0.00    8681.30 r
  library setup time                                     -0.32    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                              -8412.19
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U120/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U118/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[6] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[6] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[6] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U21/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[6]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U117/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U115/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[5] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[5] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[5] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U20/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[5]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U114/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U112/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[4] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[4] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[4] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U19/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U111/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U109/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[3] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[3] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[3] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U18/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U108/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U106/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[2] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[2] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[2] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U17/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U105/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U103/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[1] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[1] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[1] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U16/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U102/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U100/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[0] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[0] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U15/Y (AO22X1M)                  0.32    8412.16 f
  U_UART_TX/U_Serializer/Registered_Data_reg[0]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U99/Y (MX4X1M)                 0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U97/Y (MX2X2M)                 0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[7] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[7] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[7] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U15/Y (AO2B2X2M)                0.31    8412.16 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[7]/D (DFFRQX2M)
                                                          0.00    8412.16 f
  data arrival time                                               8412.16

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.16
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U105/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U103/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[1] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[1] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[1] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U9/Y (AO2B2X2M)                 0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U102/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U100/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[0] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[0] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U8/Y (AO2B2X2M)                 0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U108/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U106/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[2] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[2] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[2] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U10/Y (AO2B2X2M)                0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U111/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U109/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[3] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[3] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[3] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U11/Y (AO2B2X2M)                0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[3]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U117/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U115/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[5] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[5] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[5] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U13/Y (AO2B2X2M)                0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U114/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U112/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[4] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[4] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[4] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U12/Y (AO2B2X2M)                0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U120/Y (MX4X1M)                0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U118/Y (MX2X2M)                0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[6] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[6] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/P_DATA[6] (Parity_Calc)         0.00    8411.85 f
  U_UART_TX/U_Parity_Calc/U14/Y (AO2B2X2M)                0.30    8412.15 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/D (DFFRQX2M)
                                                          0.00    8412.15 f
  data arrival time                                               8412.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                              -8412.15
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Ser_Done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)        0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/Q (DFFRQX2M)         0.48    8410.68 f
  U_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                  0.14    8410.82 r
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.18    8411.00 f
  U_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                    0.09    8411.09 r
  U_ASYNC_FIFO/U_FIFO_RD/rempty (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8411.09 r
  U_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.09 r
  U5/Y (INVX2M)                                           0.06    8411.15 f
  U_UART_TX/data_valid (UART_TX_Data_Width8)              0.00    8411.15 f
  U_UART_TX/U_Serializer/Data_Valid (Serializer)          0.00    8411.15 f
  U_UART_TX/U_Serializer/U6/Y (NOR2BX2M)                  0.18    8411.32 f
  U_UART_TX/U_Serializer/U10/Y (NOR3BX2M)                 0.20    8411.52 r
  U_UART_TX/U_Serializer/U9/Y (BUFX2M)                    0.20    8411.73 r
  U_UART_TX/U_Serializer/U11/Y (NAND3X2M)                 0.12    8411.85 f
  U_UART_TX/U_Serializer/U4/Y (NOR2X2M)                   0.10    8411.95 r
  U_UART_TX/U_Serializer/Ser_Done_reg/D (DFFRQX2M)        0.00    8411.95 r
  data arrival time                                               8411.95

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Ser_Done_reg/CK (DFFRQX2M)       0.00    8681.30 r
  library setup time                                     -0.30    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                              -8411.95
  --------------------------------------------------------------------------
  slack (MET)                                                      269.06


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)        0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/Q (DFFRQX2M)         0.48    8410.68 f
  U_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                  0.14    8410.82 r
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.18    8411.00 f
  U_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                    0.09    8411.09 r
  U_ASYNC_FIFO/U_FIFO_RD/rempty (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8411.09 r
  U_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.09 r
  U5/Y (INVX2M)                                           0.06    8411.15 f
  U_UART_TX/data_valid (UART_TX_Data_Width8)              0.00    8411.15 f
  U_UART_TX/U_Serializer/Data_Valid (Serializer)          0.00    8411.15 f
  U_UART_TX/U_Serializer/U6/Y (NOR2BX2M)                  0.18    8411.32 f
  U_UART_TX/U_Serializer/U10/Y (NOR3BX2M)                 0.20    8411.52 r
  U_UART_TX/U_Serializer/U9/Y (BUFX2M)                    0.20    8411.73 r
  U_UART_TX/U_Serializer/U3/Y (INVX2M)                    0.08    8411.81 f
  U_UART_TX/U_Serializer/U12/Y (NOR2X2M)                  0.12    8411.92 r
  U_UART_TX/U_Serializer/counter_reg[0]/D (DFFRQX2M)      0.00    8411.92 r
  data arrival time                                               8411.92

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/counter_reg[0]/CK (DFFRQX2M)     0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                              -8411.92
  --------------------------------------------------------------------------
  slack (MET)                                                      269.08


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)        0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/Q (DFFRQX2M)         0.48    8410.68 f
  U_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                  0.14    8410.82 r
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.18    8411.00 f
  U_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                    0.09    8411.09 r
  U_ASYNC_FIFO/U_FIFO_RD/rempty (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8411.09 r
  U_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.09 r
  U5/Y (INVX2M)                                           0.06    8411.15 f
  U_UART_TX/data_valid (UART_TX_Data_Width8)              0.00    8411.15 f
  U_UART_TX/U_Serializer/Data_Valid (Serializer)          0.00    8411.15 f
  U_UART_TX/U_Serializer/U6/Y (NOR2BX2M)                  0.18    8411.32 f
  U_UART_TX/U_Serializer/U10/Y (NOR3BX2M)                 0.20    8411.52 r
  U_UART_TX/U_Serializer/U9/Y (BUFX2M)                    0.20    8411.73 r
  U_UART_TX/U_Serializer/U3/Y (INVX2M)                    0.08    8411.81 f
  U_UART_TX/U_Serializer/U13/Y (NOR2X2M)                  0.09    8411.90 r
  U_UART_TX/U_Serializer/counter_reg[1]/D (DFFRQX2M)      0.00    8411.90 r
  data arrival time                                               8411.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/counter_reg[1]/CK (DFFRQX2M)     0.00    8681.30 r
  library setup time                                     -0.30    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                              -8411.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00    8410.20 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42    8410.62 r
  U_ASYNC_FIFO/U_FIFO_RD/raddr[0] (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/raddr[0] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U_ASYNC_FIFO/FIFO_Memory/U121/Y (BUFX2M)                0.54    8411.16 r
  U_ASYNC_FIFO/FIFO_Memory/U99/Y (MX4X1M)                 0.45    8411.61 f
  U_ASYNC_FIFO/FIFO_Memory/U97/Y (MX2X2M)                 0.24    8411.85 f
  U_ASYNC_FIFO/FIFO_Memory/rdata[7] (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                                          0.00    8411.85 f
  U_ASYNC_FIFO/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                                          0.00    8411.85 f
  U_UART_TX/p_data[7] (UART_TX_Data_Width8)               0.00    8411.85 f
  U_UART_TX/U_Serializer/P_DATA[7] (Serializer)           0.00    8411.85 f
  U_UART_TX/U_Serializer/U5/Y (AND2X2M)                   0.14    8411.99 f
  U_UART_TX/U_Serializer/Registered_Data_reg[7]/D (DFFRQX2M)
                                                          0.00    8411.99 f
  data arrival time                                               8411.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U_UART_TX/U_Serializer/Registered_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                              -8411.99
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       2.00 f
  U_CLK_DIV_TX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_TX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.39 f
  U_CLK_DIV_TX/add_66_aco/U1_1_4/CO (ADDHX1M)             0.19       2.58 f
  U_CLK_DIV_TX/add_66_aco/U1_1_5/CO (ADDHX1M)             0.20       2.78 f
  U_CLK_DIV_TX/add_66_aco/U1/Y (CLKXOR2X2M)               0.18       2.96 r
  U_CLK_DIV_TX/add_66_aco/SUM[6] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       2.96 r
  U_CLK_DIV_TX/U63/Y (AOI22X1M)                           0.11       3.07 f
  U_CLK_DIV_TX/U62/Y (CLKNAND2X2M)                        0.08       3.16 r
  U_CLK_DIV_TX/counter_reg[6]/D (DFFRQX2M)                0.00       3.16 r
  data arrival time                                                  3.16

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                      267.65


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       1.99 f
  U_CLK_DIV_RX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_RX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.38 f
  U_CLK_DIV_RX/add_66_aco/U1_1_4/CO (ADDHX1M)             0.19       2.58 f
  U_CLK_DIV_RX/add_66_aco/U1_1_5/CO (ADDHX1M)             0.20       2.77 f
  U_CLK_DIV_RX/add_66_aco/U1/Y (CLKXOR2X2M)               0.18       2.96 r
  U_CLK_DIV_RX/add_66_aco/SUM[6] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       2.96 r
  U_CLK_DIV_RX/U63/Y (AOI22X1M)                           0.11       3.07 f
  U_CLK_DIV_RX/U62/Y (CLKNAND2X2M)                        0.08       3.15 r
  U_CLK_DIV_RX/counter_reg[6]/D (DFFRQX2M)                0.00       3.15 r
  data arrival time                                                  3.15

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      267.65


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       2.00 f
  U_CLK_DIV_TX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_TX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.39 f
  U_CLK_DIV_TX/add_66_aco/U1_1_4/CO (ADDHX1M)             0.19       2.58 f
  U_CLK_DIV_TX/add_66_aco/U1_1_5/S (ADDHX1M)              0.11       2.69 r
  U_CLK_DIV_TX/add_66_aco/SUM[5] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       2.69 r
  U_CLK_DIV_TX/U60/Y (AOI22X1M)                           0.15       2.83 f
  U_CLK_DIV_TX/U59/Y (CLKNAND2X2M)                        0.08       2.92 r
  U_CLK_DIV_TX/counter_reg[5]/D (DFFRQX2M)                0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[5]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.88


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       1.99 f
  U_CLK_DIV_RX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_RX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.38 f
  U_CLK_DIV_RX/add_66_aco/U1_1_4/CO (ADDHX1M)             0.19       2.58 f
  U_CLK_DIV_RX/add_66_aco/U1_1_5/S (ADDHX1M)              0.11       2.68 r
  U_CLK_DIV_RX/add_66_aco/SUM[5] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       2.68 r
  U_CLK_DIV_RX/U60/Y (AOI22X1M)                           0.15       2.83 f
  U_CLK_DIV_RX/U59/Y (CLKNAND2X2M)                        0.08       2.92 r
  U_CLK_DIV_RX/counter_reg[5]/D (DFFRQX2M)                0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[5]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.89


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       2.00 f
  U_CLK_DIV_TX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_TX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.39 f
  U_CLK_DIV_TX/add_66_aco/U1_1_4/S (ADDHX1M)              0.11       2.49 r
  U_CLK_DIV_TX/add_66_aco/SUM[4] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       2.49 r
  U_CLK_DIV_TX/U57/Y (AOI22X1M)                           0.15       2.64 f
  U_CLK_DIV_TX/U56/Y (CLKNAND2X2M)                        0.08       2.73 r
  U_CLK_DIV_TX/counter_reg[4]/D (DFFRQX2M)                0.00       2.73 r
  data arrival time                                                  2.73

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[4]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       1.99 f
  U_CLK_DIV_RX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_RX/add_66_aco/U1_1_3/CO (ADDHX1M)             0.19       2.38 f
  U_CLK_DIV_RX/add_66_aco/U1_1_4/S (ADDHX1M)              0.11       2.49 r
  U_CLK_DIV_RX/add_66_aco/SUM[4] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       2.49 r
  U_CLK_DIV_RX/U57/Y (AOI22X1M)                           0.15       2.64 f
  U_CLK_DIV_RX/U56/Y (CLKNAND2X2M)                        0.08       2.72 r
  U_CLK_DIV_RX/counter_reg[4]/D (DFFRQX2M)                0.00       2.72 r
  data arrival time                                                  2.72

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[4]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       2.00 f
  U_CLK_DIV_TX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_TX/add_66_aco/U1_1_3/S (ADDHX1M)              0.11       2.30 r
  U_CLK_DIV_TX/add_66_aco/SUM[3] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       2.30 r
  U_CLK_DIV_TX/U54/Y (AOI22X1M)                           0.15       2.45 f
  U_CLK_DIV_TX/U53/Y (CLKNAND2X2M)                        0.08       2.53 r
  U_CLK_DIV_TX/counter_reg[3]/D (DFFRQX2M)                0.00       2.53 r
  data arrival time                                                  2.53

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[3]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       1.99 f
  U_CLK_DIV_RX/add_66_aco/U1_1_2/CO (ADDHX1M)             0.19       2.19 f
  U_CLK_DIV_RX/add_66_aco/U1_1_3/S (ADDHX1M)              0.11       2.30 r
  U_CLK_DIV_RX/add_66_aco/SUM[3] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       2.30 r
  U_CLK_DIV_RX/U54/Y (AOI22X1M)                           0.15       2.44 f
  U_CLK_DIV_RX/U53/Y (CLKNAND2X2M)                        0.08       2.53 r
  U_CLK_DIV_RX/counter_reg[3]/D (DFFRQX2M)                0.00       2.53 r
  data arrival time                                                  2.53

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       2.00 f
  U_CLK_DIV_TX/add_66_aco/U1_1_2/S (ADDHX1M)              0.11       2.11 r
  U_CLK_DIV_TX/add_66_aco/SUM[2] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       2.11 r
  U_CLK_DIV_TX/U51/Y (AOI22X1M)                           0.15       2.25 f
  U_CLK_DIV_TX/U50/Y (CLKNAND2X2M)                        0.08       2.34 r
  U_CLK_DIV_TX/counter_reg[2]/D (DFFRQX2M)                0.00       2.34 r
  data arrival time                                                  2.34

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.47


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/CO (ADDHX1M)             0.20       1.99 f
  U_CLK_DIV_RX/add_66_aco/U1_1_2/S (ADDHX1M)              0.11       2.10 r
  U_CLK_DIV_RX/add_66_aco/SUM[2] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       2.10 r
  U_CLK_DIV_RX/U51/Y (AOI22X1M)                           0.15       2.25 f
  U_CLK_DIV_RX/U50/Y (CLKNAND2X2M)                        0.08       2.33 r
  U_CLK_DIV_RX/counter_reg[2]/D (DFFRQX2M)                0.00       2.33 r
  data arrival time                                                  2.33

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                      268.47


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U30/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U31/Y (CLKINVX1M)                          0.09       1.78 f
  U_CLK_DIV_TX/add_66_aco/A[1] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.78 f
  U_CLK_DIV_TX/add_66_aco/U1_1_1/S (ADDHX1M)              0.15       1.93 r
  U_CLK_DIV_TX/add_66_aco/SUM[1] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.93 r
  U_CLK_DIV_TX/U48/Y (AOI22X1M)                           0.15       2.08 f
  U_CLK_DIV_TX/U47/Y (CLKNAND2X2M)                        0.08       2.16 r
  U_CLK_DIV_TX/counter_reg[1]/D (DFFRQX2M)                0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U16/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U17/Y (CLKINVX1M)                          0.09       1.78 f
  U_CLK_DIV_RX/add_66_aco/A[1] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.78 f
  U_CLK_DIV_RX/add_66_aco/U1_1_1/S (ADDHX1M)              0.15       1.92 r
  U_CLK_DIV_RX/add_66_aco/SUM[1] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.92 r
  U_CLK_DIV_RX/U48/Y (AOI22X1M)                           0.15       2.07 f
  U_CLK_DIV_RX/U47/Y (CLKNAND2X2M)                        0.08       2.16 r
  U_CLK_DIV_RX/counter_reg[1]/D (DFFRQX2M)                0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U68/Y (OAI22X1M)                           0.38       1.92 r
  U_CLK_DIV_TX/U67/Y (CLKXOR2X2M)                         0.20       2.12 r
  U_CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                   0.00       2.12 r
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/One_NotZero_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U43/Y (OAI22X1M)                           0.38       1.92 r
  U_CLK_DIV_TX/U42/Y (CLKXOR2X2M)                         0.20       2.12 r
  U_CLK_DIV_TX/One_NotZero_reg/D (DFFRQX2M)               0.00       2.12 r
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/One_NotZero_reg/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U68/Y (OAI22X1M)                           0.38       1.92 r
  U_CLK_DIV_RX/U67/Y (CLKXOR2X2M)                         0.20       2.12 r
  U_CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                   0.00       2.12 r
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/One_NotZero_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U43/Y (OAI22X1M)                           0.38       1.92 r
  U_CLK_DIV_RX/U42/Y (CLKXOR2X2M)                         0.20       2.12 r
  U_CLK_DIV_RX/One_NotZero_reg/D (DFFRQX2M)               0.00       2.12 r
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/One_NotZero_reg/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: U_CLK_DIV_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  U_CLK_DIV_TX/U74/Y (CLKXOR2X2M)                         0.32       0.76 f
  U_CLK_DIV_TX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_TX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_TX/U28/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_TX/U29/Y (CLKINVX1M)                          0.11       1.80 f
  U_CLK_DIV_TX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.80 f
  U_CLK_DIV_TX/add_66_aco/U2/Y (CLKINVX1M)                0.07       1.87 r
  U_CLK_DIV_TX/add_66_aco/SUM[0] (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                                          0.00       1.87 r
  U_CLK_DIV_TX/U45/Y (AOI22X1M)                           0.11       1.98 f
  U_CLK_DIV_TX/U44/Y (CLKNAND2X2M)                        0.08       2.06 r
  U_CLK_DIV_TX/counter_reg[0]/D (DFFSQX2M)                0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_TX/counter_reg[0]/CK (DFFSQX2M)               0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U_CLK_DIV_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[2]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U74/Y (CLKXOR2X2M)                         0.23       0.75 f
  U_CLK_DIV_RX/U73/Y (NOR4X1M)                            0.28       1.04 r
  U_CLK_DIV_RX/U11/Y (NAND4X2M)                           0.50       1.54 f
  U_CLK_DIV_RX/U14/Y (CLKNAND2X2M)                        0.15       1.69 r
  U_CLK_DIV_RX/U15/Y (CLKINVX1M)                          0.11       1.79 f
  U_CLK_DIV_RX/add_66_aco/A[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.79 f
  U_CLK_DIV_RX/add_66_aco/U2/Y (CLKINVX1M)                0.07       1.87 r
  U_CLK_DIV_RX/add_66_aco/SUM[0] (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                                          0.00       1.87 r
  U_CLK_DIV_RX/U45/Y (AOI22X1M)                           0.11       1.97 f
  U_CLK_DIV_RX/U44/Y (CLKNAND2X2M)                        0.08       2.06 r
  U_CLK_DIV_RX/counter_reg[0]/D (DFFSQX2M)                0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_CLK_DIV_RX/counter_reg[0]/CK (DFFSQX2M)               0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/Q (DFFRQX2M)         0.48       0.48 f
  U_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                  0.17       0.65 f
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.13       0.77 r
  U_ASYNC_FIFO/U_FIFO_RD/U17/Y (NAND2X2M)                 0.09       0.87 f
  U_ASYNC_FIFO/U_FIFO_RD/U4/Y (NOR2X2M)                   0.14       1.01 r
  U_ASYNC_FIFO/U_FIFO_RD/U16/Y (NAND2X2M)                 0.10       1.11 f
  U_ASYNC_FIFO/U_FIFO_RD/U15/Y (INVX2M)                   0.11       1.22 r
  U_ASYNC_FIFO/U_FIFO_RD/U13/Y (NAND3X2M)                 0.09       1.31 f
  U_ASYNC_FIFO/U_FIFO_RD/U12/Y (OAI211X2M)                0.08       1.39 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.40


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/Q (DFFRQX2M)         0.48       0.48 f
  U_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                  0.17       0.65 f
  U_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                  0.13       0.77 r
  U_ASYNC_FIFO/U_FIFO_RD/U17/Y (NAND2X2M)                 0.09       0.87 f
  U_ASYNC_FIFO/U_FIFO_RD/U4/Y (NOR2X2M)                   0.14       1.01 r
  U_ASYNC_FIFO/U_FIFO_RD/U16/Y (NAND2X2M)                 0.10       1.11 f
  U_ASYNC_FIFO/U_FIFO_RD/U10/Y (XNOR2X2M)                 0.16       1.27 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/D (DFFRQX2M)
                                                          0.00       1.27 r
  data arrival time                                                  1.27

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                      269.52


1
