#
# Created by Oasys-RTL -- (c) Mentor Graphics Corporation
#
VERSION 5.8 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN Euler ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 343970 343970 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 60000 60000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 60000 62800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 60000 65600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 60000 68400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 60000 71200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 60000 74000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 60000 76800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 60000 79600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 60000 82400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 60000 85200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 60000 88000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 60000 90800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 60000 93600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 60000 96400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 60000 99200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 60000 102000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 60000 104800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 60000 107600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 60000 110400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 60000 113200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 60000 116000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 60000 118800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 60000 121600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 60000 124400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 60000 127200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 60000 130000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 60000 132800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 60000 135600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 60000 138400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 60000 141200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 60000 144000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 60000 146800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 60000 149600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 60000 152400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 60000 155200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 60000 158000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 60000 160800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 60000 163600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 60000 166400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 60000 169200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_40 FreePDK45_38x28_10R_NP_162NW_34O 60000 172000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_41 FreePDK45_38x28_10R_NP_162NW_34O 60000 174800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_42 FreePDK45_38x28_10R_NP_162NW_34O 60000 177600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_43 FreePDK45_38x28_10R_NP_162NW_34O 60000 180400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_44 FreePDK45_38x28_10R_NP_162NW_34O 60000 183200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_45 FreePDK45_38x28_10R_NP_162NW_34O 60000 186000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_46 FreePDK45_38x28_10R_NP_162NW_34O 60000 188800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_47 FreePDK45_38x28_10R_NP_162NW_34O 60000 191600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_48 FreePDK45_38x28_10R_NP_162NW_34O 60000 194400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_49 FreePDK45_38x28_10R_NP_162NW_34O 60000 197200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_50 FreePDK45_38x28_10R_NP_162NW_34O 60000 200000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_51 FreePDK45_38x28_10R_NP_162NW_34O 60000 202800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_52 FreePDK45_38x28_10R_NP_162NW_34O 60000 205600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_53 FreePDK45_38x28_10R_NP_162NW_34O 60000 208400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_54 FreePDK45_38x28_10R_NP_162NW_34O 60000 211200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_55 FreePDK45_38x28_10R_NP_162NW_34O 60000 214000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_56 FreePDK45_38x28_10R_NP_162NW_34O 60000 216800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_57 FreePDK45_38x28_10R_NP_162NW_34O 60000 219600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_58 FreePDK45_38x28_10R_NP_162NW_34O 60000 222400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_59 FreePDK45_38x28_10R_NP_162NW_34O 60000 225200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_60 FreePDK45_38x28_10R_NP_162NW_34O 60000 228000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_61 FreePDK45_38x28_10R_NP_162NW_34O 60000 230800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_62 FreePDK45_38x28_10R_NP_162NW_34O 60000 233600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_63 FreePDK45_38x28_10R_NP_162NW_34O 60000 236400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_64 FreePDK45_38x28_10R_NP_162NW_34O 60000 239200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_65 FreePDK45_38x28_10R_NP_162NW_34O 60000 242000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_66 FreePDK45_38x28_10R_NP_162NW_34O 60000 244800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_67 FreePDK45_38x28_10R_NP_162NW_34O 60000 247600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_68 FreePDK45_38x28_10R_NP_162NW_34O 60000 250400 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_69 FreePDK45_38x28_10R_NP_162NW_34O 60000 253200 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_70 FreePDK45_38x28_10R_NP_162NW_34O 60000 256000 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_71 FreePDK45_38x28_10R_NP_162NW_34O 60000 258800 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_72 FreePDK45_38x28_10R_NP_162NW_34O 60000 261600 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_73 FreePDK45_38x28_10R_NP_162NW_34O 60000 264400 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_74 FreePDK45_38x28_10R_NP_162NW_34O 60000 267200 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_75 FreePDK45_38x28_10R_NP_162NW_34O 60000 270000 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_76 FreePDK45_38x28_10R_NP_162NW_34O 60000 272800 FS DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_77 FreePDK45_38x28_10R_NP_162NW_34O 60000 275600 N DO 589 BY 1 STEP 380 0 ;
ROW CORE_ROW_78 FreePDK45_38x28_10R_NP_162NW_34O 60000 278400 FS DO 589 BY 1 STEP 380 0 ;

TRACKS X 165 DO 904 STEP 379 LAYER metal1 ;
TRACKS Y 165 DO 1227 STEP 280 LAYER metal1 ;
TRACKS X 165 DO 904 STEP 379 LAYER metal2 ;
TRACKS Y 165 DO 1227 STEP 280 LAYER metal2 ;
TRACKS X 165 DO 613 STEP 560 LAYER metal3 ;
TRACKS Y 165 DO 1227 STEP 280 LAYER metal3 ;
TRACKS X 165 DO 613 STEP 560 LAYER metal4 ;
TRACKS Y 165 DO 1227 STEP 280 LAYER metal4 ;
TRACKS X 165 DO 613 STEP 560 LAYER metal5 ;
TRACKS Y 165 DO 613 STEP 560 LAYER metal5 ;
TRACKS X 165 DO 613 STEP 560 LAYER metal6 ;
TRACKS Y 165 DO 613 STEP 560 LAYER metal6 ;
TRACKS X 165 DO 214 STEP 1600 LAYER metal7 ;
TRACKS Y 165 DO 214 STEP 1600 LAYER metal7 ;
TRACKS X 165 DO 214 STEP 1600 LAYER metal8 ;
TRACKS Y 165 DO 214 STEP 1600 LAYER metal8 ;
TRACKS X 165 DO 107 STEP 3200 LAYER metal9 ;
TRACKS Y 165 DO 107 STEP 3200 LAYER metal9 ;
TRACKS X 165 DO 107 STEP 3200 LAYER metal10 ;
TRACKS Y 165 DO 107 STEP 3200 LAYER metal10 ;



PINS 238 ;
- DONE + NET DONE 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 194039 ) N 
;
- Interpolate_Enable + NET Interpolate_Enable 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 244999 ) N 
;
- RAM_ADD_RD1[12] + NET RAM_ADD_RD1[12] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 244439 343690 ) N 
;
- RAM_ADD_RD1[11] + NET RAM_ADD_RD1[11] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 197399 343690 ) N 
;
- RAM_ADD_RD1[10] + NET RAM_ADD_RD1[10] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 194599 ) N 
;
- RAM_ADD_RD1[9] + NET RAM_ADD_RD1[9] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 244439 ) N 
;
- RAM_ADD_RD1[8] + NET RAM_ADD_RD1[8] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 243879 343690 ) N 
;
- RAM_ADD_RD1[7] + NET RAM_ADD_RD1[7] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 197959 343690 ) N 
;
- RAM_ADD_RD1[6] + NET RAM_ADD_RD1[6] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 195159 ) N 
;
- RAM_ADD_RD1[5] + NET RAM_ADD_RD1[5] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 243879 ) N 
;
- RAM_ADD_RD1[4] + NET RAM_ADD_RD1[4] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 243319 343690 ) N 
;
- RAM_ADD_RD1[3] + NET RAM_ADD_RD1[3] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 198519 343690 ) N 
;
- RAM_ADD_RD1[2] + NET RAM_ADD_RD1[2] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 195719 ) N 
;
- RAM_ADD_RD1[1] + NET RAM_ADD_RD1[1] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 243319 ) N 
;
- RAM_ADD_RD1[0] + NET RAM_ADD_RD1[0] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 242759 343690 ) N 
;
- RAM_ADD_RD2[12] + NET RAM_ADD_RD2[12] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 199079 343690 ) N 
;
- RAM_ADD_RD2[11] + NET RAM_ADD_RD2[11] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 196279 ) N 
;
- RAM_ADD_RD2[10] + NET RAM_ADD_RD2[10] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 242759 ) N 
;
- RAM_ADD_RD2[9] + NET RAM_ADD_RD2[9] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 242199 343690 ) N 
;
- RAM_ADD_RD2[8] + NET RAM_ADD_RD2[8] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 199639 343690 ) N 
;
- RAM_ADD_RD2[7] + NET RAM_ADD_RD2[7] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 196839 ) N 
;
- RAM_ADD_RD2[6] + NET RAM_ADD_RD2[6] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 242199 ) N 
;
- RAM_ADD_RD2[5] + NET RAM_ADD_RD2[5] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 241639 343690 ) N 
;
- RAM_ADD_RD2[4] + NET RAM_ADD_RD2[4] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 200199 343690 ) N 
;
- RAM_ADD_RD2[3] + NET RAM_ADD_RD2[3] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 197399 ) N 
;
- RAM_ADD_RD2[2] + NET RAM_ADD_RD2[2] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 241639 ) N 
;
- RAM_ADD_RD2[1] + NET RAM_ADD_RD2[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 241079 343690 ) N 
;
- RAM_ADD_RD2[0] + NET RAM_ADD_RD2[0] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 200759 343690 ) N 
;
- RAM_ADD_WR[12] + NET RAM_ADD_WR[12] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 197959 ) N 
;
- RAM_ADD_WR[11] + NET RAM_ADD_WR[11] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 241079 ) N 
;
- RAM_ADD_WR[10] + NET RAM_ADD_WR[10] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 240519 343690 ) N 
;
- RAM_ADD_WR[9] + NET RAM_ADD_WR[9] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 201319 343690 ) N 
;
- RAM_ADD_WR[8] + NET RAM_ADD_WR[8] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 198519 ) N 
;
- RAM_ADD_WR[7] + NET RAM_ADD_WR[7] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 240519 ) N 
;
- RAM_ADD_WR[6] + NET RAM_ADD_WR[6] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 239959 343690 ) N 
;
- RAM_ADD_WR[5] + NET RAM_ADD_WR[5] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 201879 343690 ) N 
;
- RAM_ADD_WR[4] + NET RAM_ADD_WR[4] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 199079 ) N 
;
- RAM_ADD_WR[3] + NET RAM_ADD_WR[3] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 239959 ) N 
;
- RAM_ADD_WR[2] + NET RAM_ADD_WR[2] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 239399 343690 ) N 
;
- RAM_ADD_WR[1] + NET RAM_ADD_WR[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 202439 343690 ) N 
;
- RAM_ADD_WR[0] + NET RAM_ADD_WR[0] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 199639 ) N 
;
- RAM_DATA_WR[63] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 175559 0 ) N 
;
- RAM_DATA_WR[62] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 182279 0 ) N 
;
- RAM_DATA_WR[61] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 164359 343690 ) N 
;
- RAM_DATA_WR[60] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 172199 0 ) N 
;
- RAM_DATA_WR[59] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 177239 ) E 
;
- RAM_DATA_WR[58] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 168839 ) N 
;
- RAM_DATA_WR[57] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 174999 343690 ) N 
;
- RAM_DATA_WR[56] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 169959 0 ) N 
;
- RAM_DATA_WR[55] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 169399 0 ) N 
;
- RAM_DATA_WR[54] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 168279 0 ) N 
;
- RAM_DATA_WR[53] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 175559 ) N 
;
- RAM_DATA_WR[52] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 176119 ) N 
;
- RAM_DATA_WR[51] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 164919 ) E 
;
- RAM_DATA_WR[50] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 171639 ) N 
;
- RAM_DATA_WR[49] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 171079 ) N 
;
- RAM_DATA_WR[48] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 173879 ) N 
;
- RAM_DATA_WR[47] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 177799 ) E 
;
- RAM_DATA_WR[46] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 164919 0 ) N 
;
- RAM_DATA_WR[45] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 175559 ) E 
;
- RAM_DATA_WR[44] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 167719 0 ) N 
;
- RAM_DATA_WR[43] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 163799 ) E 
;
- RAM_DATA_WR[42] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 174439 ) N 
;
- RAM_DATA_WR[41] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 162679 ) E 
;
- RAM_DATA_WR[40] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 169959 ) E 
;
- RAM_DATA_WR[39] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 164359 ) N 
;
- RAM_DATA_WR[38] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 169399 ) E 
;
- RAM_DATA_WR[37] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 171079 0 ) N 
;
- RAM_DATA_WR[36] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 171639 ) E 
;
- RAM_DATA_WR[35] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 178359 343690 ) N 
;
- RAM_DATA_WR[34] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 174999 0 ) N 
;
- RAM_DATA_WR[33] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 170519 ) E 
;
- RAM_DATA_WR[32] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 181719 0 ) N 
;
- RAM_DATA_WR[31] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 173319 ) E 
;
- RAM_DATA_WR[30] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 166039 0 ) N 
;
- RAM_DATA_WR[29] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 172199 ) N 
;
- RAM_DATA_WR[28] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 170519 343690 ) N 
;
- RAM_DATA_WR[27] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 173879 ) E 
;
- RAM_DATA_WR[26] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 173879 0 ) N 
;
- RAM_DATA_WR[25] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 171079 ) E 
;
- RAM_DATA_WR[24] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 168839 0 ) N 
;
- RAM_DATA_WR[23] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 176679 0 ) N 
;
- RAM_DATA_WR[22] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 177239 0 ) N 
;
- RAM_DATA_WR[21] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 173879 343690 ) N 
;
- RAM_DATA_WR[20] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 167719 ) E 
;
- RAM_DATA_WR[19] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 168279 343690 ) N 
;
- RAM_DATA_WR[18] + NET <const0> 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 165479 ) E 
;
- RAM_DATA_WR[17] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 170519 0 ) N 
;
- RAM_DATA_WR[16] + NET <const0> 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 167159 0 ) N 
;
- RAM_DATA_WR[15] + NET RAM_DATA_WR[15] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 239399 ) N 
;
- RAM_DATA_WR[14] + NET RAM_DATA_WR[14] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 238839 343690 ) N 
;
- RAM_DATA_WR[13] + NET RAM_DATA_WR[13] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 202999 343690 ) N 
;
- RAM_DATA_WR[12] + NET RAM_DATA_WR[12] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 200199 ) N 
;
- RAM_DATA_WR[11] + NET RAM_DATA_WR[11] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 238839 ) N 
;
- RAM_DATA_WR[10] + NET RAM_DATA_WR[10] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 238279 343690 ) N 
;
- RAM_DATA_WR[9] + NET RAM_DATA_WR[9] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 203559 343690 ) N 
;
- RAM_DATA_WR[8] + NET RAM_DATA_WR[8] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 200759 ) N 
;
- RAM_DATA_WR[7] + NET RAM_DATA_WR[7] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 238279 ) N 
;
- RAM_DATA_WR[6] + NET RAM_DATA_WR[6] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 237719 343690 ) N 
;
- RAM_DATA_WR[5] + NET RAM_DATA_WR[5] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 204119 343690 ) N 
;
- RAM_DATA_WR[4] + NET RAM_DATA_WR[4] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 201319 ) N 
;
- RAM_DATA_WR[3] + NET RAM_DATA_WR[3] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 237719 ) N 
;
- RAM_DATA_WR[2] + NET RAM_DATA_WR[2] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 237159 343690 ) N 
;
- RAM_DATA_WR[1] + NET RAM_DATA_WR[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 204679 343690 ) N 
;
- RAM_DATA_WR[0] + NET RAM_DATA_WR[0] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 201879 ) N 
;
- RAM_ENABLE_WR + NET RAM_ENABLE_WR 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 237159 ) N 
;
- INT + NET INT 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 236599 343690 ) N 
;
- CLK + NET CLK 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 205239 343690 ) N 
;
- RST + NET RST 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 202439 ) N 
;
- Interpolate_DONE + NET Interpolate_DONE 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 236599 ) N 
;
- RAM_DATA_RD1[63] + NET RAM_DATA_RD1[63] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 236039 343690 ) N 
;
- RAM_DATA_RD1[62] + NET RAM_DATA_RD1[62] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 205799 343690 ) N 
;
- RAM_DATA_RD1[61] + NET RAM_DATA_RD1[61] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 202999 ) N 
;
- RAM_DATA_RD1[60] + NET RAM_DATA_RD1[60] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 236039 ) N 
;
- RAM_DATA_RD1[59] + NET RAM_DATA_RD1[59] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 235479 343690 ) N 
;
- RAM_DATA_RD1[58] + NET RAM_DATA_RD1[58] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 206359 343690 ) N 
;
- RAM_DATA_RD1[57] + NET RAM_DATA_RD1[57] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 203559 ) N 
;
- RAM_DATA_RD1[56] + NET RAM_DATA_RD1[56] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 235479 ) N 
;
- RAM_DATA_RD1[55] + NET RAM_DATA_RD1[55] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 234919 343690 ) N 
;
- RAM_DATA_RD1[54] + NET RAM_DATA_RD1[54] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 206919 343690 ) N 
;
- RAM_DATA_RD1[53] + NET RAM_DATA_RD1[53] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 204119 ) N 
;
- RAM_DATA_RD1[52] + NET RAM_DATA_RD1[52] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 234919 ) N 
;
- RAM_DATA_RD1[51] + NET RAM_DATA_RD1[51] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 234359 343690 ) N 
;
- RAM_DATA_RD1[50] + NET RAM_DATA_RD1[50] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 207479 343690 ) N 
;
- RAM_DATA_RD1[49] + NET RAM_DATA_RD1[49] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 204679 ) N 
;
- RAM_DATA_RD1[48] + NET RAM_DATA_RD1[48] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 234359 ) N 
;
- RAM_DATA_RD1[47] + NET RAM_DATA_RD1[47] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 233799 343690 ) N 
;
- RAM_DATA_RD1[46] + NET RAM_DATA_RD1[46] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 208039 343690 ) N 
;
- RAM_DATA_RD1[45] + NET RAM_DATA_RD1[45] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 205239 ) N 
;
- RAM_DATA_RD1[44] + NET RAM_DATA_RD1[44] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 233799 ) N 
;
- RAM_DATA_RD1[43] + NET RAM_DATA_RD1[43] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 233239 343690 ) N 
;
- RAM_DATA_RD1[42] + NET RAM_DATA_RD1[42] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 208599 343690 ) N 
;
- RAM_DATA_RD1[41] + NET RAM_DATA_RD1[41] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 205799 ) N 
;
- RAM_DATA_RD1[40] + NET RAM_DATA_RD1[40] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 233239 ) N 
;
- RAM_DATA_RD1[39] + NET RAM_DATA_RD1[39] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 232679 343690 ) N 
;
- RAM_DATA_RD1[38] + NET RAM_DATA_RD1[38] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 209159 343690 ) N 
;
- RAM_DATA_RD1[37] + NET RAM_DATA_RD1[37] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 206359 ) N 
;
- RAM_DATA_RD1[36] + NET RAM_DATA_RD1[36] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 232679 ) N 
;
- RAM_DATA_RD1[35] + NET RAM_DATA_RD1[35] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 232119 343690 ) N 
;
- RAM_DATA_RD1[34] + NET RAM_DATA_RD1[34] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 209719 343690 ) N 
;
- RAM_DATA_RD1[33] + NET RAM_DATA_RD1[33] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 206919 ) N 
;
- RAM_DATA_RD1[32] + NET RAM_DATA_RD1[32] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 232119 ) N 
;
- RAM_DATA_RD1[31] + NET RAM_DATA_RD1[31] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 231559 343690 ) N 
;
- RAM_DATA_RD1[30] + NET RAM_DATA_RD1[30] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 210279 343690 ) N 
;
- RAM_DATA_RD1[29] + NET RAM_DATA_RD1[29] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 207479 ) N 
;
- RAM_DATA_RD1[28] + NET RAM_DATA_RD1[28] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 231559 ) N 
;
- RAM_DATA_RD1[27] + NET RAM_DATA_RD1[27] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 230999 343690 ) N 
;
- RAM_DATA_RD1[26] + NET RAM_DATA_RD1[26] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 210839 343690 ) N 
;
- RAM_DATA_RD1[25] + NET RAM_DATA_RD1[25] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 208039 ) N 
;
- RAM_DATA_RD1[24] + NET RAM_DATA_RD1[24] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 230999 ) N 
;
- RAM_DATA_RD1[23] + NET RAM_DATA_RD1[23] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 230439 343690 ) N 
;
- RAM_DATA_RD1[22] + NET RAM_DATA_RD1[22] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 211399 343690 ) N 
;
- RAM_DATA_RD1[21] + NET RAM_DATA_RD1[21] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 208599 ) N 
;
- RAM_DATA_RD1[20] + NET RAM_DATA_RD1[20] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 230439 ) N 
;
- RAM_DATA_RD1[19] + NET RAM_DATA_RD1[19] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 229879 343690 ) N 
;
- RAM_DATA_RD1[18] + NET RAM_DATA_RD1[18] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 211959 343690 ) N 
;
- RAM_DATA_RD1[17] + NET RAM_DATA_RD1[17] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 209159 ) N 
;
- RAM_DATA_RD1[16] + NET RAM_DATA_RD1[16] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 229879 ) N 
;
- RAM_DATA_RD1[15] + NET RAM_DATA_RD1[15] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 229319 343690 ) N 
;
- RAM_DATA_RD1[14] + NET RAM_DATA_RD1[14] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 212519 343690 ) N 
;
- RAM_DATA_RD1[13] + NET RAM_DATA_RD1[13] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 209719 ) N 
;
- RAM_DATA_RD1[12] + NET RAM_DATA_RD1[12] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 229319 ) N 
;
- RAM_DATA_RD1[11] + NET RAM_DATA_RD1[11] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 228759 343690 ) N 
;
- RAM_DATA_RD1[10] + NET RAM_DATA_RD1[10] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 213079 343690 ) N 
;
- RAM_DATA_RD1[9] + NET RAM_DATA_RD1[9] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 210279 ) N 
;
- RAM_DATA_RD1[8] + NET RAM_DATA_RD1[8] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 228759 ) N 
;
- RAM_DATA_RD1[7] + NET RAM_DATA_RD1[7] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 228199 343690 ) N 
;
- RAM_DATA_RD1[6] + NET RAM_DATA_RD1[6] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 213639 343690 ) N 
;
- RAM_DATA_RD1[5] + NET RAM_DATA_RD1[5] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 210839 ) N 
;
- RAM_DATA_RD1[4] + NET RAM_DATA_RD1[4] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 228199 ) N 
;
- RAM_DATA_RD1[3] + NET RAM_DATA_RD1[3] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 227639 343690 ) N 
;
- RAM_DATA_RD1[2] + NET RAM_DATA_RD1[2] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 214199 343690 ) N 
;
- RAM_DATA_RD1[1] + NET RAM_DATA_RD1[1] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 211399 ) N 
;
- RAM_DATA_RD1[0] + NET RAM_DATA_RD1[0] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 227639 ) N 
;
- RAM_DATA_RD2[63] + NET RAM_DATA_RD2[63] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 227079 343690 ) N 
;
- RAM_DATA_RD2[62] + NET RAM_DATA_RD2[62] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 214759 343690 ) N 
;
- RAM_DATA_RD2[61] + NET RAM_DATA_RD2[61] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 211959 ) N 
;
- RAM_DATA_RD2[60] + NET RAM_DATA_RD2[60] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 227079 ) N 
;
- RAM_DATA_RD2[59] + NET RAM_DATA_RD2[59] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 226519 343690 ) N 
;
- RAM_DATA_RD2[58] + NET RAM_DATA_RD2[58] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 215319 343690 ) N 
;
- RAM_DATA_RD2[57] + NET RAM_DATA_RD2[57] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 212519 ) N 
;
- RAM_DATA_RD2[56] + NET RAM_DATA_RD2[56] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 226519 ) N 
;
- RAM_DATA_RD2[55] + NET RAM_DATA_RD2[55] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 225959 343690 ) N 
;
- RAM_DATA_RD2[54] + NET RAM_DATA_RD2[54] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 215879 343690 ) N 
;
- RAM_DATA_RD2[53] + NET RAM_DATA_RD2[53] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 213079 ) N 
;
- RAM_DATA_RD2[52] + NET RAM_DATA_RD2[52] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 225959 ) N 
;
- RAM_DATA_RD2[51] + NET RAM_DATA_RD2[51] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 225399 343690 ) N 
;
- RAM_DATA_RD2[50] + NET RAM_DATA_RD2[50] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 216439 343690 ) N 
;
- RAM_DATA_RD2[49] + NET RAM_DATA_RD2[49] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 213639 ) N 
;
- RAM_DATA_RD2[48] + NET RAM_DATA_RD2[48] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 225399 ) N 
;
- RAM_DATA_RD2[47] + NET RAM_DATA_RD2[47] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 224839 343690 ) N 
;
- RAM_DATA_RD2[46] + NET RAM_DATA_RD2[46] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 216999 343690 ) N 
;
- RAM_DATA_RD2[45] + NET RAM_DATA_RD2[45] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 214199 ) N 
;
- RAM_DATA_RD2[44] + NET RAM_DATA_RD2[44] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 224839 ) N 
;
- RAM_DATA_RD2[43] + NET RAM_DATA_RD2[43] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 224279 343690 ) N 
;
- RAM_DATA_RD2[42] + NET RAM_DATA_RD2[42] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 217559 343690 ) N 
;
- RAM_DATA_RD2[41] + NET RAM_DATA_RD2[41] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 214759 ) N 
;
- RAM_DATA_RD2[40] + NET RAM_DATA_RD2[40] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 224279 ) N 
;
- RAM_DATA_RD2[39] + NET RAM_DATA_RD2[39] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 223719 343690 ) N 
;
- RAM_DATA_RD2[38] + NET RAM_DATA_RD2[38] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 218119 343690 ) N 
;
- RAM_DATA_RD2[37] + NET RAM_DATA_RD2[37] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 215319 ) N 
;
- RAM_DATA_RD2[36] + NET RAM_DATA_RD2[36] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 223719 ) N 
;
- RAM_DATA_RD2[35] + NET RAM_DATA_RD2[35] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 223159 343690 ) N 
;
- RAM_DATA_RD2[34] + NET RAM_DATA_RD2[34] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 218679 343690 ) N 
;
- RAM_DATA_RD2[33] + NET RAM_DATA_RD2[33] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 215879 ) N 
;
- RAM_DATA_RD2[32] + NET RAM_DATA_RD2[32] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 223159 ) N 
;
- RAM_DATA_RD2[31] + NET RAM_DATA_RD2[31] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 222599 343690 ) N 
;
- RAM_DATA_RD2[30] + NET RAM_DATA_RD2[30] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 219239 343690 ) N 
;
- RAM_DATA_RD2[29] + NET RAM_DATA_RD2[29] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 216439 ) N 
;
- RAM_DATA_RD2[28] + NET RAM_DATA_RD2[28] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 222599 ) N 
;
- RAM_DATA_RD2[27] + NET RAM_DATA_RD2[27] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 222039 343690 ) N 
;
- RAM_DATA_RD2[26] + NET RAM_DATA_RD2[26] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 219799 343690 ) N 
;
- RAM_DATA_RD2[25] + NET RAM_DATA_RD2[25] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 216999 ) N 
;
- RAM_DATA_RD2[24] + NET RAM_DATA_RD2[24] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 222039 ) N 
;
- RAM_DATA_RD2[23] + NET RAM_DATA_RD2[23] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 221479 343690 ) N 
;
- RAM_DATA_RD2[22] + NET RAM_DATA_RD2[22] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 220359 343690 ) N 
;
- RAM_DATA_RD2[21] + NET RAM_DATA_RD2[21] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 217559 ) N 
;
- RAM_DATA_RD2[20] + NET RAM_DATA_RD2[20] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 221479 ) N 
;
- RAM_DATA_RD2[19] + NET RAM_DATA_RD2[19] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 220919 343690 ) N 
;
- RAM_DATA_RD2[18] + NET RAM_DATA_RD2[18] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 218119 ) N 
;
- RAM_DATA_RD2[17] + NET RAM_DATA_RD2[17] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 220919 ) N 
;
- RAM_DATA_RD2[16] + NET RAM_DATA_RD2[16] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 218679 ) N 
;
- RAM_DATA_RD2[15] + NET RAM_DATA_RD2[15] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 220359 ) N 
;
- RAM_DATA_RD2[14] + NET RAM_DATA_RD2[14] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 219239 ) N 
;
- RAM_DATA_RD2[13] + NET RAM_DATA_RD2[13] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 219799 ) N 
;
- RAM_DATA_RD2[12] + NET RAM_DATA_RD2[12] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 234359 0 ) N 
;
- RAM_DATA_RD2[11] + NET RAM_DATA_RD2[11] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 229879 0 ) N 
;
- RAM_DATA_RD2[10] + NET RAM_DATA_RD2[10] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 109479 ) N 
;
- RAM_DATA_RD2[9] + NET RAM_DATA_RD2[9] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 111159 ) N 
;
- RAM_DATA_RD2[8] + NET RAM_DATA_RD2[8] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 233799 0 ) N 
;
- RAM_DATA_RD2[7] + NET RAM_DATA_RD2[7] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 230439 0 ) N 
;
- RAM_DATA_RD2[6] + NET RAM_DATA_RD2[6] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 110039 ) N 
;
- RAM_DATA_RD2[5] + NET RAM_DATA_RD2[5] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 343830 110599 ) N 
;
- RAM_DATA_RD2[4] + NET RAM_DATA_RD2[4] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 233239 0 ) N 
;
- RAM_DATA_RD2[3] + NET RAM_DATA_RD2[3] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 230999 0 ) N 
;
- RAM_DATA_RD2[2] + NET RAM_DATA_RD2[2] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 232679 0 ) N 
;
- RAM_DATA_RD2[1] + NET RAM_DATA_RD2[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 231559 0 ) N 
;
- RAM_DATA_RD2[0] + NET RAM_DATA_RD2[0] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 232119 0 ) N 
;
END PINS

BLOCKAGES 4 ;
END BLOCKAGES

END DESIGN
