
---------- Begin Simulation Statistics ----------
final_tick                                  358520435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654612                       # Number of bytes of host memory used
host_op_rate                                   329096                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.03                       # Real time elapsed on the host
host_tick_rate                               59466368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1187371                       # Number of instructions simulated
sim_ops                                       1984103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358520435                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1359455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   937284                       # number of cc regfile writes
system.cpu.committedInsts                     1187371                       # Number of Instructions Simulated
system.cpu.committedOps                       1984103                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663616                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663616                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     25031                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    25005                       # number of floating regfile writes
system.cpu.idleCycles                           41105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17710                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   275556                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.951827                       # Inst execution rate
system.cpu.iew.exec_refs                       353560                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     149209                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   79102                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                212583                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2481                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               160577                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2448470                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                204351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46400                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2325916                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    617                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1537                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16850                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2245                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10109                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7601                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2408859                       # num instructions consuming a value
system.cpu.iew.wb_count                       2309995                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.676875                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1630496                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.931622                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2314068                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3324926                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1846868                       # number of integer regfile writes
system.cpu.ipc                               1.506896                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506896                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             15601      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1994343     84.07%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.01%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.01%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.01%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               183331      7.73%     92.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128044      5.40%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25957      1.09%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24457      1.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2372316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   51142                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              102259                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        48715                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              56795                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       65100                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027442                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64999     99.84%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.02%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     43      0.07%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    26      0.04%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2370673                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5458117                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2261280                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2856054                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2448467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2372316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          464361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3791                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       392685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        746853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.176416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.619890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              229855     30.78%     30.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20885      2.80%     33.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74475      9.97%     43.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72014      9.64%     53.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               56207      7.53%     60.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               96730     12.95%     73.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              111154     14.88%     88.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73227      9.80%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12306      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          746853                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.010714                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7064                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6727                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               212583                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              160577                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  918327                       # number of misc regfile reads
system.cpu.numCycles                           787958                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           40                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1273                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  340855                       # Number of BP lookups
system.cpu.branchPred.condPredicted            288220                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17584                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               129000                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  127949                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.185271                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4796                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              252                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          464237                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             16820                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       680643                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.915042                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.918014                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          205793     30.24%     30.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           86149     12.66%     42.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           78735     11.57%     54.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           76882     11.30%     65.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           59719      8.77%     74.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           21679      3.19%     77.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           22342      3.28%     81.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            6237      0.92%     81.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          123107     18.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       680643                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1187371                       # Number of instructions committed
system.cpu.commit.opsCommitted                1984103                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      310779                       # Number of memory references committed
system.cpu.commit.loads                        176953                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     238423                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      46917                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1966983                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4238                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        14612      0.74%      0.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1658196     83.57%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.01%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.01%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       154015      7.76%     92.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       110476      5.57%     97.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22938      1.16%     98.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        23350      1.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1984103                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        123107                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       317080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           317080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       317080                       # number of overall hits
system.cpu.dcache.overall_hits::total          317080                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1327                       # number of overall misses
system.cpu.dcache.overall_misses::total          1327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93727724                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93727724                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93727724                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93727724                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       318407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       318407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       318407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       318407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004168                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70631.291635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70631.291635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70631.291635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70631.291635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1383                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          583                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     58168564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     58168564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     58168564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     58168564                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78183.553763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78183.553763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78183.553763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78183.553763                       # average overall mshr miss latency
system.cpu.dcache.replacements                     10                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       183606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          183606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     64894830                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     64894830                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       184571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       184571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67248.528497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67248.528497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29743350                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29743350                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77658.877285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77658.877285                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       133474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         133474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28832894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28832894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79648.878453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79648.878453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28425214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28425214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78740.204986                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78740.204986                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           453.275266                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              317824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            427.182796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   453.275266                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.442652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.442652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1274372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1274372                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   202735                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                110510                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    390860                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 25898                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16850                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               123858                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   912                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2663264                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  4338                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      204295                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      149222                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             212760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1650127                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      340855                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132761                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        515285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   35496                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           876                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    188959                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4664                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             746853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.677148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.641094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   299085     40.05%     40.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    59869      8.02%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    16546      2.22%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    18141      2.43%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    30728      4.11%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    19283      2.58%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    11247      1.51%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    23536      3.15%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   268418     35.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               746853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.432580                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.094181                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       188341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188341                       # number of overall hits
system.cpu.icache.overall_hits::total          188341                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          618                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            618                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          618                       # number of overall misses
system.cpu.icache.overall_misses::total           618                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46537854                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46537854                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46537854                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46537854                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       188959                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       188959                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       188959                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       188959                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75303.970874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75303.970874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75303.970874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75303.970874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37744524                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37744524                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37744524                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37744524                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77187.165644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77187.165644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77187.165644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77187.165644                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188341                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          618                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           618                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46537854                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46537854                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       188959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       188959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75303.970874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75303.970874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37744524                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37744524                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77187.165644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77187.165644                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.323758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              188829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            386.944672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.323758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.391918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.391918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            378406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           378406                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      189113                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       18969                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   35630                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  26751                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  684                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    358520435                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16850                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   215861                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   84098                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    399104                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 30906                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2604890                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   348                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1683                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  22691                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             3162864                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     6433584                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3745172                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     27561                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2380871                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   781987                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     69920                       # count of insts added to the skid buffer
system.cpu.rob.reads                          3005720                       # The number of ROB reads
system.cpu.rob.writes                         4963288                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1187371                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1984103                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                       15                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::total                      15                       # number of overall hits
system.l2.demand_misses::.cpu.inst                478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                740                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1218                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               478                       # number of overall misses
system.l2.overall_misses::.cpu.data               740                       # number of overall misses
system.l2.overall_misses::total                  1218                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36970115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     57108870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94078985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36970115                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     57108870                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94078985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1233                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1233                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987835                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987835                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77343.336820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77174.148649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77240.545977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77343.336820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77174.148649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77240.545977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1218                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1218                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32523650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     50220650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82744300                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32523650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     50220650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82744300                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987835                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68041.108787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67865.743243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67934.564860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68041.108787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67865.743243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67934.564860                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     27921985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27921985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77561.069444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77561.069444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24569275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24569275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68247.986111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68247.986111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36970115                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36970115                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77343.336820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77343.336820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32523650                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32523650                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68041.108787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68041.108787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29186885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29186885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.992167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76807.592105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76807.592105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25651375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25651375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67503.618421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67503.618421                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   874.918649                       # Cycle average of tags in use
system.l2.tags.total_refs                        1272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.045193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       418.113728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       456.804922                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026700                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1034                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.037140                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6309                       # Number of tag accesses
system.l2.tags.data_accesses                     6309                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000561580                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1217                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   77888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    217.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     358200115                       # Total gap between requests
system.mem_ctrls.avgGap                     294330.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        47360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 85149958.049113705754                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 132098467.413719370961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          740                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13244385                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     20331950                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27766.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27475.61                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        47360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         77888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          740                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     85149958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    132098467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        217248425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     85149958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     85149958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     85149958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    132098467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       217248425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1217                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                10757585                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               6085000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           33576335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8839.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27589.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 991                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   345.884444                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   244.322291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   266.574308                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           51     22.67%     22.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           42     18.67%     41.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           29     12.89%     54.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           38     16.89%     71.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           41     18.22%     89.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      1.78%     91.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.89%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.33%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      6.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 77888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              217.248425                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1199520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6490260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    139906500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     19856160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     196359645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   547.694429                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     50470440                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    296089995                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     19537890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    121219200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     171863880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.369830                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    314971735                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     31588700                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                857                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        77888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        77888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   77888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1217                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1769135                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6450945                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           489                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          383                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1007                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2505                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        48192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  81344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1233    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1233                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    358520435                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             614705                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            666120                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1015560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
