

================================================================
== Synthesis Summary Report of 'bicg'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 23:56:27 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        bicg
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |           |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |+ bicg                           |     -|  0.05|      918|  4.590e+03|         -|      919|     -|        no|     -|  129 (35%)|  4772 (3%)|  4414 (6%)|    -|
    | + bicg_Pipeline_VITIS_LOOP_9_1  |     -|  0.05|      902|  4.510e+03|         -|      902|     -|        no|     -|  129 (35%)|  3794 (2%)|  4195 (5%)|    -|
    |  o VITIS_LOOP_9_1               |    II|  3.65|      900|  4.500e+03|        30|       30|    30|       yes|     -|          -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 10       |
| A_address1 | 10       |
| A_q0       | 32       |
| A_q1       | 32       |
| p_address0 | 5        |
| p_address1 | 5        |
| p_q0       | 32       |
| p_q1       | 32       |
| q_address0 | 5        |
| q_d0       | 32       |
| q_q0       | 32       |
| r_address0 | 5        |
| r_q0       | 32       |
| s_address0 | 5        |
| s_address1 | 5        |
| s_d0       | 32       |
| s_d1       | 32       |
| s_q0       | 32       |
| s_q1       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| s        | inout     | int*     |
| q        | inout     | int*     |
| p        | in        | int*     |
| r        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| s        | s_address0   | port    | offset   |
| s        | s_ce0        | port    |          |
| s        | s_we0        | port    |          |
| s        | s_d0         | port    |          |
| s        | s_q0         | port    |          |
| s        | s_address1   | port    | offset   |
| s        | s_ce1        | port    |          |
| s        | s_we1        | port    |          |
| s        | s_d1         | port    |          |
| s        | s_q1         | port    |          |
| q        | q_address0   | port    | offset   |
| q        | q_ce0        | port    |          |
| q        | q_we0        | port    |          |
| q        | q_d0         | port    |          |
| q        | q_q0         | port    |          |
| p        | p_address0   | port    | offset   |
| p        | p_ce0        | port    |          |
| p        | p_q0         | port    |          |
| p        | p_address1   | port    | offset   |
| p        | p_ce1        | port    |          |
| p        | p_q1         | port    |          |
| r        | r_address0   | port    | offset   |
| r        | r_ce0        | port    |          |
| r        | r_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| + bicg                          | 129 |        |             |     |        |         |
|  + bicg_Pipeline_VITIS_LOOP_9_1 | 129 |        |             |     |        |         |
|    add_ln9_fu_1094_p2           | -   |        | add_ln9     | add | fabric | 0       |
|    sub_ln14_fu_1126_p2          | -   |        | sub_ln14    | sub | fabric | 0       |
|    add_ln14_fu_1382_p2          | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln14_1_fu_1392_p2        | -   |        | add_ln14_1  | add | fabric | 0       |
|    add_ln14_2_fu_1132_p2        | -   |        | add_ln14_2  | add | fabric | 0       |
|    add_ln14_3_fu_1143_p2        | -   |        | add_ln14_3  | add | fabric | 0       |
|    add_ln14_4_fu_1415_p2        | -   |        | add_ln14_4  | add | fabric | 0       |
|    add_ln14_5_fu_1425_p2        | -   |        | add_ln14_5  | add | fabric | 0       |
|    add_ln14_6_fu_1456_p2        | -   |        | add_ln14_6  | add | fabric | 0       |
|    add_ln14_7_fu_1466_p2        | -   |        | add_ln14_7  | add | fabric | 0       |
|    add_ln14_8_fu_1498_p2        | -   |        | add_ln14_8  | add | fabric | 0       |
|    add_ln14_9_fu_1508_p2        | -   |        | add_ln14_9  | add | fabric | 0       |
|    add_ln14_10_fu_1159_p2       | -   |        | add_ln14_10 | add | fabric | 0       |
|    add_ln14_11_fu_1169_p2       | -   |        | add_ln14_11 | add | fabric | 0       |
|    add_ln14_12_fu_1533_p2       | -   |        | add_ln14_12 | add | fabric | 0       |
|    add_ln14_13_fu_1543_p2       | -   |        | add_ln14_13 | add | fabric | 0       |
|    add_ln14_14_fu_1179_p2       | -   |        | add_ln14_14 | add | fabric | 0       |
|    add_ln14_15_fu_1189_p2       | -   |        | add_ln14_15 | add | fabric | 0       |
|    add_ln14_16_fu_1594_p2       | -   |        | add_ln14_16 | add | fabric | 0       |
|    add_ln14_17_fu_1604_p2       | -   |        | add_ln14_17 | add | fabric | 0       |
|    add_ln14_18_fu_1209_p2       | -   |        | add_ln14_18 | add | fabric | 0       |
|    add_ln14_19_fu_1219_p2       | -   |        | add_ln14_19 | add | fabric | 0       |
|    add_ln14_20_fu_1243_p2       | -   |        | add_ln14_20 | add | fabric | 0       |
|    add_ln14_21_fu_1253_p2       | -   |        | add_ln14_21 | add | fabric | 0       |
|    add_ln14_22_fu_1283_p2       | -   |        | add_ln14_22 | add | fabric | 0       |
|    add_ln14_23_fu_1293_p2       | -   |        | add_ln14_23 | add | fabric | 0       |
|    add_ln14_24_fu_1629_p2       | -   |        | add_ln14_24 | add | fabric | 0       |
|    add_ln14_25_fu_1639_p2       | -   |        | add_ln14_25 | add | fabric | 0       |
|    add_ln14_26_fu_1316_p2       | -   |        | add_ln14_26 | add | fabric | 0       |
|    add_ln14_27_fu_1326_p2       | -   |        | add_ln14_27 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15    | mul | auto   | 0       |
|    add_ln15_fu_1476_p2          | -   |        | add_ln15    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U22       | 3   |        | mul_ln16    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5        | 3   |        | mul_ln15_1  | mul | auto   | 0       |
|    add_ln15_1_fu_1482_p2        | -   |        | add_ln15_1  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U23       | 3   |        | mul_ln16_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_2  | mul | auto   | 0       |
|    add_ln15_2_fu_1518_p2        | -   |        | add_ln15_2  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U24       | 3   |        | mul_ln16_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6        | 3   |        | mul_ln15_3  | mul | auto   | 0       |
|    add_ln15_3_fu_1553_p2        | -   |        | add_ln15_3  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U25       | 3   |        | mul_ln16_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_4  | mul | auto   | 0       |
|    grp_fu_1074_p2               | -   |        | add_ln15_4  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U8        | 3   |        | mul_ln16_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2        | 3   |        | mul_ln15_5  | mul | auto   | 0       |
|    add_ln15_5_fu_1263_p2        | -   |        | add_ln15_5  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U9        | 3   |        | mul_ln16_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_6  | mul | auto   | 0       |
|    add_ln15_6_fu_1559_p2        | -   |        | add_ln15_6  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U26       | 3   |        | mul_ln16_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5        | 3   |        | mul_ln15_7  | mul | auto   | 0       |
|    add_ln15_7_fu_1614_p2        | -   |        | add_ln15_7  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U27       | 3   |        | mul_ln16_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6        | 3   |        | mul_ln15_8  | mul | auto   | 0       |
|    add_ln15_8_fu_1649_p2        | -   |        | add_ln15_8  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U28       | 3   |        | mul_ln16_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7        | 3   |        | mul_ln15_9  | mul | auto   | 0       |
|    add_ln15_9_fu_1655_p2        | -   |        | add_ln15_9  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U29       | 3   |        | mul_ln16_9  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_10 | mul | auto   | 0       |
|    add_ln15_10_fu_1671_p2       | -   |        | add_ln15_10 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U30       | 3   |        | mul_ln16_10 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5        | 3   |        | mul_ln15_11 | mul | auto   | 0       |
|    add_ln15_11_fu_1686_p2       | -   |        | add_ln15_11 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U31       | 3   |        | mul_ln16_11 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_12 | mul | auto   | 0       |
|    grp_fu_1074_p2               | -   |        | add_ln15_12 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U10       | 3   |        | mul_ln16_12 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3        | 3   |        | mul_ln15_13 | mul | auto   | 0       |
|    add_ln15_13_fu_1363_p2       | -   |        | add_ln15_13 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U11       | 3   |        | mul_ln16_13 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6        | 3   |        | mul_ln15_14 | mul | auto   | 0       |
|    add_ln15_14_fu_1691_p2       | -   |        | add_ln15_14 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U32       | 3   |        | mul_ln16_14 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U33       | 3   |        | mul_ln15_15 | mul | auto   | 0       |
|    add_ln15_15_fu_1728_p2       | -   |        | add_ln15_15 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U34       | 3   |        | mul_ln16_15 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2        | 3   |        | mul_ln15_16 | mul | auto   | 0       |
|    add_ln15_16_fu_1440_p2       | -   |        | add_ln15_16 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U12       | 3   |        | mul_ln16_16 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4        | 3   |        | mul_ln15_17 | mul | auto   | 0       |
|    add_ln15_17_fu_1446_p2       | -   |        | add_ln15_17 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U13       | 3   |        | mul_ln16_17 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_18 | mul | auto   | 0       |
|    add_ln15_18_fu_1746_p2       | -   |        | add_ln15_18 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U35       | 3   |        | mul_ln16_18 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7        | 3   |        | mul_ln15_19 | mul | auto   | 0       |
|    add_ln15_19_fu_1752_p2       | -   |        | add_ln15_19 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U36       | 3   |        | mul_ln16_19 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln15_20 | mul | auto   | 0       |
|    grp_fu_1074_p2               | -   |        | add_ln15_20 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U14       | 3   |        | mul_ln16_20 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U37       | 3   |        | mul_ln15_21 | mul | auto   | 0       |
|    add_ln15_21_fu_1767_p2       | -   |        | add_ln15_21 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U15       | 3   |        | mul_ln16_21 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3        | 3   |        | mul_ln15_22 | mul | auto   | 0       |
|    add_ln15_22_fu_1772_p2       | -   |        | add_ln15_22 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U16       | 3   |        | mul_ln16_22 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U38       | 3   |        | mul_ln15_23 | mul | auto   | 0       |
|    add_ln15_23_fu_1795_p2       | -   |        | add_ln15_23 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U17       | 3   |        | mul_ln16_23 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2        | 3   |        | mul_ln15_24 | mul | auto   | 0       |
|    add_ln15_24_fu_1800_p2       | -   |        | add_ln15_24 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U18       | 3   |        | mul_ln16_24 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U39       | 3   |        | mul_ln15_25 | mul | auto   | 0       |
|    add_ln15_25_fu_1806_p2       | -   |        | add_ln15_25 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U19       | 3   |        | mul_ln16_25 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5        | 3   |        | mul_ln15_26 | mul | auto   | 0       |
|    add_ln15_26_fu_1819_p2       | -   |        | add_ln15_26 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U40       | 3   |        | mul_ln16_26 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U41       | 3   |        | mul_ln15_27 | mul | auto   | 0       |
|    add_ln15_27_fu_1825_p2       | -   |        | add_ln15_27 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U42       | 3   |        | mul_ln16_27 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4        | 3   |        | mul_ln15_28 | mul | auto   | 0       |
|    add_ln15_28_fu_1838_p2       | -   |        | add_ln15_28 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U20       | 3   |        | mul_ln16_28 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U43       | 3   |        | mul_ln15_29 | mul | auto   | 0       |
|    add_ln15_29_fu_1844_p2       | -   |        | add_ln15_29 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U21       | 3   |        | mul_ln16_29 | mul | auto   | 0       |
|    add_ln16_fu_1529_p2          | -   |        | add_ln16    | add | fabric | 0       |
|    add_ln16_3_fu_1239_p2        | -   |        | add_ln16_3  | add | fabric | 0       |
|    add_ln16_6_fu_1625_p2        | -   |        | add_ln16_6  | add | fabric | 0       |
|    add_ln16_7_fu_1682_p2        | -   |        | add_ln16_7  | add | fabric | 0       |
|    add_ln16_10_fu_1279_p2       | -   |        | add_ln16_10 | add | fabric | 0       |
|    add_ln16_15_fu_1312_p2       | -   |        | add_ln16_15 | add | fabric | 0       |
|    add_ln16_18_fu_1345_p2       | -   |        | add_ln16_18 | add | fabric | 0       |
|    add_ln16_21_fu_1378_p2       | -   |        | add_ln16_21 | add | fabric | 0       |
|    add_ln16_22_fu_1411_p2       | -   |        | add_ln16_22 | add | fabric | 0       |
|    add_ln16_25_fu_1452_p2       | -   |        | add_ln16_25 | add | fabric | 0       |
+---------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

