/*
 * arch/arm64/boot/dts/tegra186.dtsi
 *
 * Copyright (c) 2014, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

#include <dt-bindings/memory/tegra-swgroup.h>
#include <dt-bindings/display/tegra-dc.h>

/ {
	compatible = "nvidia,tegra186";
	interrupt-parent = <&intc>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* HACK: Populate earlier than other device */
	smmu: iommu {
		compatible = "arm,smmu-v2";
		reg = <0x0 0x32000000 0x0 0x01000000>; /* 16MB */
		#global-interrupts = <2>;
		interrupts = <0 172 4>,
			     <0 173 4>,
			     <0 170 4>, /* This is the first context interrupt */
			     <0 171 4>;

		calxeda,smmu-secure-config-access;

		mmu-masters = <&{/sdhci@700b0600} TEGRA_SWGROUP_SDMMC4A>,
			      <&{/sdhci@700b0400} TEGRA_SWGROUP_SDMMC3A>,
			      <&{/sdhci@700b0200} TEGRA_SWGROUP_SDMMC2A>,
			      <&{/sdhci@700b0000} TEGRA_SWGROUP_SDMMC1A>;

		domains = <&ppcs_as TEGRA_SWGROUP_CELLS5(PPCS, PPCS1, PPCS2, SE, SE1)
			   &gpu_as TEGRA_SWGROUP_CELLS(GPUB)
			   &ape_as TEGRA_SWGROUP_CELLS(APE)
			   &dc_as TEGRA_SWGROUP_CELLS3(DC, DC12, DCB)
			   &common_as TEGRA_SWGROUP_CELLS(AFI)
			   &common_as 0xFFFFFFFF 0xFFFFFFFF>;

		address-space-prop {
			common_as: common {
				iova-start = <0x0 0x80000000>;
				iova-size = <0x0 0x7FF00000>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <1>;
			};
			ppcs_as: ppcs {
				iova-start = <0x0 0x80000000>;
				iova-size = <0x0 0x7FF00000>;
				alignment = <0xFFFFF>;
				num-pf-page = <1>;
				gap-page = <1>;
			};
			dc_as: dc {
				iova-start = <0x0 0x00010000>;
				iova-size = <0x0 0xFFFEFFFF>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <0>;
			};
			gpu_as: gpu {
				iova-start = <0x0 0x00100000>;
				iova-size = <0x0 0xFFEFFFFF>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <0>;
			};
			ape_as: ape {
				iova-start = <0x0 0x70300000>;
				iova-size = <0x0 0x8FC00000>;
				alignment = <0xFFFFF>;
				num-pf-page = <0>;
				gap-page = <1>;
			};
		};
	};

	host1x: host1x {
		compatible = "nvidia,tegra186-host1x", "simple-bus";
		reg = <0x0 0x3de00000 0x0 0x00040000>;
		interrupts = <0 65 0x04   /* mpcore syncpt */
			      0 67 0x04>; /* mpcore general */
		#stream-id-cells = <1>;

		#address-cells = <2>;
		#size-cells = <2>;

		ranges;

		vi {
			compatible = "nvidia,tegra186-vi";
			reg = <0x0 0x54700000 0x0 0x00100000>;
			interrupts = <0 69 0x04>;
			#stream-id-cells = <1>;
		};

		isp@54600000 {
			compatible = "nvidia,tegra186-isp";
			reg = <0x0 0x54600000 0x0 0x00040000>;
			interrupts = <0 71 0x04>;
			#stream-id-cells = <1>;
		};

		vii2c {
			compatible = "nvidia,tegra186-vii2c";
			reg = <0x0 0x546c0000 0x0 0x00040000>;
		};

		nvdisplay@0x54200000 {
			compatible = "nvidia,tegra186-dc";
			reg = <0x0 0x54200000 0x0 0x00010000>;
			interrupts = <0 153 0x04>;
			#stream-id-cells = <3>;
			win-mask = <0x7>;
			status = "disabled";
		};

		nvdisplay@0x54210000 {
			compatible = "nvidia,tegra186-dc";
			reg = <0x0 0x54210000 0x0 0x00010000>;
			interrupts = <0 154 0x04>;
			#stream-id-cells = <3>;
			win-mask = <0x38>;
			status = "disabled";
		};

		nvdisplay@0x54220000 {
			compatible = "nvidia,tegra186-dc";
			reg = <0x0 0x54220000 0x0 0x00010000>;
			interrupts = <0 155 0x04>;
			#stream-id-cells = <3>;
			win-mask = <0x0>;
			status = "disabled";
		};

		dsi {
			compatible = "nvidia,tegra186-dsi";
			reg = <0x0 0x54300000 0x0 0x00040000>,
			      <0x0 0x54400000 0x0 0x00040000>;
		};

		vic {
			compatible = "nvidia,tegra186-vic";
			reg = <0x0 0x54340000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		nvenc {
			compatible = "nvidia,tegra186-nvenc";
			reg = <0x0 0x544c0000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		nvdec {
			compatible = "nvidia,tegra186-nvdec";
			reg = <0x0 0x54480000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		nvjpg {
			compatible = "nvidia,tegra186-nvjpg";
			reg = <0x0 0x54380000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		tsec {
			compatible = "nvidia,tegra186-tsec";
			reg = <0x0 0x54500000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		tsecb {
			compatible = "nvidia,tegra186-tsec";
			reg = <0x0 0x54100000 0x0 0x00040000>;
			#stream-id-cells = <1>;
		};

		sor {
			compatible = "nvidia,tegra186-sor";
			reg = <0x0 0x54540000 0x0 0x00040000>;
			status = "disabled";
		};

		sor1 {
			compatible = "nvidia,tegra186-sor1";
			reg = <0x0 0x54580000 0x0 0x00040000>;
			interrupts = <0 76 0x4>; /* INT_SOR_1 */
			status = "disabled";
		};

		dpaux {
			compatible = "nvidia,tegra186-dpaux";
			reg = <0x0 0x545c0000 0x0 0x00040000>;
			interrupts = <0 159 0x4>; /* INT_DPAUX */
			status = "disabled";
		};

		dpaux1 {
			compatible = "nvidia,tegra186-dpaux1";
			reg = <0x0 0x54040000 0x0 0x00040000>;
			interrupts = <0 11 0x4>; /* INT_DPAUX_1 */
			status = "disabled";
		};
	};

	gp10b {
		compatible = "nvidia,tegra186-gp10b";
		reg = <0x0 0x57000000 0x0 0x01000000>,
		      <0x0 0x58000000 0x0 0x01000000>,
		      <0x0 0x538F0000 0x0 0x00001000>;
		interrupts = <0 70 0x04
			      0 71 0x04>;
		nvidia,host1x = <&host1x>;
	};

	psci {
		compatible = "arm,psci";
		method = "smc";
		cpu_off = <0x84000002>;
		cpu_on = <0xC4000003>;
		cpu_suspend = <0xC4000001>;
	};

	intc: interrupt-controller {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x0 0x50041000 0x0 0x1000
		       0x0 0x50042000 0x0 0x0100>;
	};

	lic: interrupt-controller@60004000 {
		compatible = "nvidia,tegra-gic";
		interrupt-controller;
		reg = <0x0 0x60004000 0x0 0x40>,
		      <0x0 0x60004100 0x0 0x40>,
		      <0x0 0x60004200 0x0 0x40>,
		      <0x0 0x60004300 0x0 0x40>,
		      <0x0 0x60004400 0x0 0x40>,
		      <0x0 0x60004500 0x0 0x40>;
	};

	timer@60005000 {
		compatible = "nvidia,tegra210-timer";
		reg = <0x0 0x60005000 0x0 0x400>;
		interrupts = <0 176 4>,
			     <0 177 4>,
			     <0 178 4>,
			     <0 179 4>;
		clock-frequency = <38400000>;
	};

	tegra_car: clock {
		compatible = "nvidia,tegra18x-car";
		#clock-cells = <1>;
	};

	uarta: serial@70006000 {
		compatible = "nvidia,tegra210-uart";
		reg = <0x0 0x70006000 0x0 0x40>;
		reg-shift = <2>;
		interrupts = <0 36 0x04>;
		clock-frequency = <408000000>;
		nvidia,memory-clients = <14>;
	};

	sdhci@700b0600 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0600 0x0 0x200>;
		interrupts = < 0 31 0x04 >;
		status = "disabled";
		#stream-id-cells = <1>;
		iommus = <&smmu TEGRA_SWGROUP_SDMMC4A>;
	};

	sdhci@700b0400 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0400 0x0 0x200>;
		interrupts = < 0 19 0x04 >;
		status = "disabled";
		#stream-id-cells = <1>;
		iommus = <&smmu TEGRA_SWGROUP_SDMMC3A>;
	};

	sdhci@700b0200 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0200 0x0 0x200>;
		interrupts = < 0 15 0x04 >;
		status = "disabled";
		#stream-id-cells = <1>;
		iommus = <&smmu TEGRA_SWGROUP_SDMMC2A>;
	};

	sdhci@700b0000 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0000 0x0 0x200>;
		interrupts = < 0 14 0x04 >;
		status = "disabled";
		#stream-id-cells = <1>;
		iommus = <&smmu TEGRA_SWGROUP_SDMMC1A>;
	};
};
