// Generated by CIRCT 42e53322a
module CARRY8(	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:3
  input        CI,	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:24
               CI_TOP,	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:37
  input  [7:0] DI,	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:54
               S,	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:67
  output [7:0] CO,	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:80
               O	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:2:93
);

  wire _GEN = S[0] ? CI : DI[0];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:3:10, :4:10, :5:10
  wire _GEN_0 = S[1] ? _GEN : DI[1];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:5:10, :6:10, :7:10, :8:10
  wire _GEN_1 = S[2] ? _GEN_0 : DI[2];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:8:10, :9:10, :10:10, :11:10
  wire _GEN_2 = S[3] ? _GEN_1 : DI[3];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:11:10, :12:10, :13:11, :14:11
  wire _GEN_3 = S[4] ? _GEN_2 : DI[4];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:14:11, :15:11, :16:11, :17:11
  wire _GEN_4 = S[5] ? _GEN_3 : DI[5];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:17:11, :18:11, :19:11, :20:11
  wire _GEN_5 = S[6] ? _GEN_4 : DI[6];	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:20:11, :21:11, :22:11, :23:11
  assign CO =
    {S[7] ? _GEN_5 : DI[7], _GEN_5, _GEN_4, _GEN_3, _GEN_2, _GEN_1, _GEN_0, _GEN};	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :24:11, :25:11, :26:11, :29:11, :30:5
  assign O = S ^ {_GEN_5, _GEN_4, _GEN_3, _GEN_2, _GEN_1, _GEN_0, _GEN, CI};	// /tmp/tmp.sfKFFfSrPG/47576_verilator_xilinx_CARRY8.cleaned.mlir:5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :27:11, :28:11, :30:5
endmodule

