
*** Running vivado
    with args -log design_101_myip_LUdecomposition_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_101_myip_LUdecomposition_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_101_myip_LUdecomposition_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/LUD_v3_1_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.cache/ip 
Command: synth_design -top design_101_myip_LUdecomposition_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 400.863 ; gain = 99.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_101_myip_LUdecomposition_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/synth/design_101_myip_LUdecomposition_0_0.vhd:84]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_DATA_BRAM bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'myip_LUdecomposition_v2_v1_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0.vhd:5' bound to instance 'U0' of component 'myip_LUdecomposition_v2_v1_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/synth/design_101_myip_LUdecomposition_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'myip_LUdecomposition_v2_v1_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0.vhd:55]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_DATA_BRAM bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_DATA_BRAM bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'myip_LUdecomposition_v2_v1_0_S00_AXI' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:8' bound to instance 'myip_LUdecomposition_v2_v1_0_S00_AXI_inst' of component 'myip_LUdecomposition_v2_v1_0_S00_AXI' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'myip_LUdecomposition_v2_v1_0_S00_AXI' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:96]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_DATA_BRAM bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:502]
INFO: [Synth 8-226] default block is never used [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:1748]
INFO: [Synth 8-638] synthesizing module 'LUDH_TEST_WRAPPER' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/hardwareTesterWrapper.vhd:86]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_DATA_BRAM bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUDH_Tester' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/hardwareTester.vhd:35]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myReg' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myReg' (1#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
INFO: [Synth 8-638] synthesizing module 'design_CTRL_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_CTRL' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL.vhd:14' bound to instance 'design_CTRL_i' of component 'design_CTRL' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_CTRL' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL.vhd:29]
INFO: [Synth 8-3491] module 'design_CTRL_blk_mem_gen_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_blk_mem_gen_0_0/synth/design_CTRL_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_CTRL_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL.vhd:62]
INFO: [Synth 8-638] synthesizing module 'design_CTRL_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_blk_mem_gen_0_0/synth/design_CTRL_blk_mem_gen_0_0.vhd:70]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 373 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 373 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 373 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 373 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 41 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     76.008008 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_blk_mem_gen_0_0/synth/design_CTRL_blk_mem_gen_0_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_CTRL_blk_mem_gen_0_0' (10#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_blk_mem_gen_0_0/synth/design_CTRL_blk_mem_gen_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'design_CTRL' (11#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_CTRL_wrapper' (12#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_CTRL_wrapper.vhd:25]
INFO: [Synth 8-638] synthesizing module 'bram_ZYNQ_decoder' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_decoder.vhd:43]
	Parameter width bound to: 373 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_ZYNQ_decoder' (13#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_decoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LUDH_Tester' (14#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/hardwareTester.vhd:35]
INFO: [Synth 8-638] synthesizing module 'LUDHardware' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/LUDHardware.vhd:53]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CTRL_WIDTH bound to: 373 - type: integer 
	Parameter AU_SEL_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'quadPortBRAM' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/quadBRAM.vhd:53]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myReg__parameterized0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
	Parameter DATA_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myReg__parameterized0' (14#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
INFO: [Synth 8-638] synthesizing module 'myReg__parameterized1' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myReg__parameterized1' (14#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/regs.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'quadPortBRAM' (15#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/quadBRAM.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_A_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_BRAM_A' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A.vhd:14' bound to instance 'design_BRAM_A_i' of component 'design_BRAM_A' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_A' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A.vhd:35]
INFO: [Synth 8-3491] module 'design_BRAM_A_blk_mem_gen_0_1' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_blk_mem_gen_0_1/synth/design_BRAM_A_blk_mem_gen_0_1.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_BRAM_A_blk_mem_gen_0_1' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_A_blk_mem_gen_0_1' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_blk_mem_gen_0_1/synth/design_BRAM_A_blk_mem_gen_0_1.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.524303 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_blk_mem_gen_0_1/synth/design_BRAM_A_blk_mem_gen_0_1.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_A_blk_mem_gen_0_1' (16#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_blk_mem_gen_0_1/synth/design_BRAM_A_blk_mem_gen_0_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_A' (17#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_A_wrapper' (18#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_A_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'bram_ZYNQ_mux' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_mux.vhd:54]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_ZYNQ_mux' (19#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'bram_ZYNQ_decoder__parameterized0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_decoder.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_ZYNQ_decoder__parameterized0' (19#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/bram_ZYNQ_decoder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_B_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_BRAM_B' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B.vhd:14' bound to instance 'design_BRAM_B_i' of component 'design_BRAM_B' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_B' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B.vhd:35]
INFO: [Synth 8-3491] module 'design_BRAM_B_blk_mem_gen_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_blk_mem_gen_0_0/synth/design_BRAM_B_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_BRAM_B_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_B_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_blk_mem_gen_0_0/synth/design_BRAM_B_blk_mem_gen_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.524303 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_blk_mem_gen_0_0/synth/design_BRAM_B_blk_mem_gen_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_B_blk_mem_gen_0_0' (20#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_blk_mem_gen_0_0/synth/design_BRAM_B_blk_mem_gen_0_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_B' (21#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_B_wrapper' (22#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_B_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_C_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_BRAM_C' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C.vhd:14' bound to instance 'design_BRAM_C_i' of component 'design_BRAM_C' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_C' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C.vhd:35]
INFO: [Synth 8-3491] module 'design_BRAM_C_blk_mem_gen_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_blk_mem_gen_0_0/synth/design_BRAM_C_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_BRAM_C_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_C_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_blk_mem_gen_0_0/synth/design_BRAM_C_blk_mem_gen_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.524303 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_blk_mem_gen_0_0/synth/design_BRAM_C_blk_mem_gen_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_C_blk_mem_gen_0_0' (23#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_blk_mem_gen_0_0/synth/design_BRAM_C_blk_mem_gen_0_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_C' (24#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_C_wrapper' (25#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_C_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_D_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_BRAM_D' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D.vhd:14' bound to instance 'design_BRAM_D_i' of component 'design_BRAM_D' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_D' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D.vhd:35]
INFO: [Synth 8-3491] module 'design_BRAM_D_blk_mem_gen_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_blk_mem_gen_0_0/synth/design_BRAM_D_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_BRAM_D_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_BRAM_D_blk_mem_gen_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_blk_mem_gen_0_0/synth/design_BRAM_D_blk_mem_gen_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.524303 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_blk_mem_gen_0_0/synth/design_BRAM_D_blk_mem_gen_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_D_blk_mem_gen_0_0' (26#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_blk_mem_gen_0_0/synth/design_BRAM_D_blk_mem_gen_0_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_D' (27#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_BRAM_D_wrapper' (28#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_BRAM_D_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_MAC_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_MAC' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC.vhd:14' bound to instance 'design_MAC_i' of component 'design_MAC' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC_wrapper.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_MAC' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC.vhd:39]
INFO: [Synth 8-3491] module 'design_MAC_floating_point_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_floating_point_0_0/synth/design_MAC_floating_point_0_0.vhd:59' bound to instance 'floating_point_0' of component 'design_MAC_floating_point_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC.vhd:117]
INFO: [Synth 8-638] synthesizing module 'design_MAC_floating_point_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_floating_point_0_0/synth/design_MAC_floating_point_0_0.vhd:80]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 1 - type: integer 
	Parameter C_HAS_FMS bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_floating_point_0_0/synth/design_MAC_floating_point_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_MAC_floating_point_0_0' (65#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_floating_point_0_0/synth/design_MAC_floating_point_0_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_MAC' (66#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_MAC_wrapper' (67#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_MAC_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'design_DIV_wrapper' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_DIV' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV.vhd:14' bound to instance 'design_DIV_i' of component 'design_DIV' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_DIV' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV.vhd:33]
INFO: [Synth 8-3491] module 'design_DIV_floating_point_0_0' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_floating_point_0_0/synth/design_DIV_floating_point_0_0.vhd:59' bound to instance 'floating_point_0' of component 'design_DIV_floating_point_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_DIV_floating_point_0_0' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_floating_point_0_0/synth/design_DIV_floating_point_0_0.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 31 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 2 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_floating_point_0_0/synth/design_DIV_floating_point_0_0.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'design_DIV_floating_point_0_0' (78#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_floating_point_0_0/synth/design_DIV_floating_point_0_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_DIV' (79#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'design_DIV_wrapper' (80#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/design_DIV_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'MUX_AU_IN' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/MUX_AU_IN.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MUX_AU_IN' (81#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/MUX_AU_IN.vhd:17]
INFO: [Synth 8-638] synthesizing module 'MUX_BRAM_IN' [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/MUX_BRAM_IN.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MUX_BRAM_IN' (82#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/MUX_BRAM_IN.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'LUDHardware' (83#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/LUDHardware.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'LUDH_TEST_WRAPPER' (84#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/hardwareTesterWrapper.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:383]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:385]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element slv_reg39_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:410]
WARNING: [Synth 8-6014] Unused sequential element slv_reg40_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:411]
WARNING: [Synth 8-6014] Unused sequential element slv_reg41_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:412]
WARNING: [Synth 8-6014] Unused sequential element slv_reg42_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element slv_reg43_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:414]
WARNING: [Synth 8-6014] Unused sequential element slv_reg44_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element slv_reg45_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:416]
WARNING: [Synth 8-6014] Unused sequential element slv_reg46_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element slv_reg47_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:418]
WARNING: [Synth 8-6014] Unused sequential element slv_reg48_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:419]
WARNING: [Synth 8-6014] Unused sequential element slv_reg49_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:420]
WARNING: [Synth 8-6014] Unused sequential element slv_reg50_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:421]
WARNING: [Synth 8-6014] Unused sequential element slv_reg51_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'myip_LUdecomposition_v2_v1_0_S00_AXI' (85#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0_S00_AXI.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'myip_LUdecomposition_v2_v1_0' (86#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ipshared/ccbf/src/myip_LUdecomposition_v2_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_101_myip_LUdecomposition_0_0' (87#1) [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/synth/design_101_myip_LUdecomposition_0_0.vhd:84]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized16 has unconnected port B[7]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized164 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized164 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized164 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized162 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized162 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized162 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized160 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized160 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized160 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized160 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized160 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized156 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized156 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized156 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized158 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized158 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized158 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized158 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized158 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized154 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized154 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized154 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized154 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized154 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized152 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized152 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized152 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized152 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized152 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized150 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized150 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized150 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized148 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized148 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized148 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized146 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized146 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized146 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized144 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized144 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized144 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized142 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized142 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized142 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized140 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized140 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized140 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized138 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized138 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized138 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:18 ; elapsed = 00:03:25 . Memory (MB): peak = 852.383 ; gain = 551.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:27 . Memory (MB): peak = 852.383 ; gain = 551.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:27 . Memory (MB): peak = 852.383 ; gain = 551.211
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_A/design_DIV_i'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_A/design_DIV_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_DIV_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_C/design_MAC_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_C/design_MAC_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i'
WARNING: [Constraints 18-619] A clock with name 'aclk_0' already exists, overwriting the previous clock with the same name. [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc:9]
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_D_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_C_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_B_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_2x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_BRAM_A_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'aclk_0'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports clk_1x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_ooc.xdc:9]
Previous: create_clock -period 100.000 -name aclk_0 [get_ports clk_1x], [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_MAC_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/design_CTRL_ooc.xdc] for cell 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/Connections.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/src/Connections.xdc] for cell 'U0'
Parsing XDC File [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1873.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  FDE => FDRE: 144 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1873.621 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1873.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:54 ; elapsed = 00:04:03 . Memory (MB): peak = 1873.621 ; gain = 1572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:54 ; elapsed = 00:04:03 . Memory (MB): peak = 1873.621 ; gain = 1572.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_A/design_DIV_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_C/design_MAC_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:54 ; elapsed = 00:04:03 . Memory (MB): peak = 1873.621 ; gain = 1572.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'LUDH_Tester'
INFO: [Synth 8-5544] ROM "test_completed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_test" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_counter_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flow_sel_pre_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_nan" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_inf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'LUDH_Tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:07 ; elapsed = 00:04:18 . Memory (MB): peak = 1873.621 ; gain = 1572.449
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_MAC_floating_point_0_0:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized26) to 'design_MAC_floating_point_0_0:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_MAC_floating_point_0_0:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized26) to 'design_MAC_floating_point_0_0:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_DIV_floating_point_0_0:/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized26) to 'design_DIV_floating_point_0_0:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized26) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized26) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |design_DIV_floating_point_0_0             |           4|      6759|
|2     |LUDHardware__GCB0                         |           1|     35483|
|3     |LUDHardware__GCB1                         |           1|     13050|
|4     |LUDH_Tester                               |           1|      1697|
|5     |myip_LUdecomposition_v2_v1_0_S00_AXI__GC0 |           1|     36214|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'design_DIV_floating_point_0_0:/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_DIV_floating_point_0_0:/U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_DIV_floating_point_0_0:/U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_DIV_floating_point_0_0:/U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_DIV_floating_point_0_0:/U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/BRAM_B/portDInReg/DOUT_reg[1]' (FDCE) to 'U0/LUDHi_0/BRAM_B/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/BRAM_A/portDInReg/DOUT_reg[1]' (FDCE) to 'U0/LUDHi_0/BRAM_A/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[47] )
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_A/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][47] )
INFO: [Synth 8-3332] Sequential element (FMA_OP.OP/addsub/add/EXP/bma_exp_cc/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[47] )
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_B/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][47] )
INFO: [Synth 8-3332] Sequential element (FMA_OP.OP/addsub/add/EXP/bma_exp_cc/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_7_viv__6.
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/LUDHi_0/\MAC_C/design_MAC_i/floating_point_0 /U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49]'
INFO: [Synth 8-3332] Sequential element (FMA_OP.OP/addsub/add/EXP/bma_exp_cc/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_7_viv__5.
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49]'
INFO: [Synth 8-3332] Sequential element (FMA_OP.OP/addsub/add/EXP/bma_exp_cc/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_1/BRAM_C/portDInReg/DOUT_reg[1]' (FDCE) to 'U0/LUDHi_1/BRAM_C/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_1/BRAM_D/portDInReg/DOUT_reg[1]' (FDCE) to 'U0/LUDHi_1/BRAM_D/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_insti_2/axi_rresp_reg[0]' (FDRE) to 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_insti_2/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_insti_2/axi_bresp_reg[0]' (FDRE) to 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_insti_2/axi_bresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/LUDHi_0/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/FLOW_SEL_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/LUDHi_0/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/FLOW_SEL_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/LUDHi_0/MAC_C/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/FLOW_SEL_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/LUDHi_0/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/FLOW_SEL_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:53 ; elapsed = 00:05:06 . Memory (MB): peak = 1873.621 ; gain = 1572.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |design_DIV_floating_point_0_0             |           4|      5295|
|2     |LUDHardware__GCB0                         |           1|     33533|
|3     |LUDHardware__GCB1                         |           1|     13276|
|4     |LUDH_Tester                               |           1|      1660|
|5     |myip_LUdecomposition_v2_v1_0_S00_AXI__GC0 |           1|      8167|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'aclk_0'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:05 ; elapsed = 00:05:19 . Memory (MB): peak = 2163.594 ; gain = 1862.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:16 ; elapsed = 00:05:31 . Memory (MB): peak = 2284.113 ; gain = 1982.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |design_DIV_floating_point_0_0             |           4|      5295|
|2     |LUDHardware__GCB0                         |           1|     33589|
|3     |LUDHardware__GCB1                         |           1|     13276|
|4     |LUDH_Tester                               |           1|      1660|
|5     |myip_LUdecomposition_v2_v1_0_S00_AXI__GC0 |           1|      8167|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/DOUT_reg[1]' (FDCE) to 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/DOUT_reg[1]' (FDCE) to 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DOUT_reg[1]' (FDCE) to 'U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:31 ; elapsed = 00:05:46 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net ce_internal_core is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net ce_internal_core is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net ce_internal_core is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net ce_internal_core is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:36 ; elapsed = 00:05:50 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:42 ; elapsed = 00:05:57 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:44 ; elapsed = 00:05:58 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:44 ; elapsed = 00:05:59 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:45 ; elapsed = 00:05:59 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    28|
|2     |DSP48E1         |     8|
|3     |DSP_ALU         |     4|
|4     |DSP_ALU_1       |     4|
|5     |DSP_A_B_DATA    |     4|
|6     |DSP_A_B_DATA_1  |     4|
|7     |DSP_C_DATA      |     8|
|8     |DSP_MULTIPLIER  |     8|
|9     |DSP_M_DATA      |     8|
|10    |DSP_OUTPUT      |     8|
|11    |DSP_PREADD      |     8|
|12    |DSP_PREADD_DATA |     8|
|13    |LUT1            |    51|
|14    |LUT2            |  2207|
|15    |LUT3            |  3662|
|16    |LUT4            |   861|
|17    |LUT5            |  1073|
|18    |LUT6            | 10442|
|19    |MUXCY           |  3224|
|20    |MUXF7           |  3374|
|21    |MUXF8           |  1017|
|22    |RAMB18E2        |     1|
|23    |RAMB36E2        |    41|
|24    |RAMB36E2_1      |     8|
|25    |SRL16E          |   284|
|26    |SRLC32E         |   220|
|27    |XORCY           |  2848|
|28    |FDCE            |  1133|
|29    |FDE             |   140|
|30    |FDRE            | 14992|
|31    |FDSE            |    31|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:45 ; elapsed = 00:05:59 . Memory (MB): peak = 2292.488 ; gain = 1991.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:05:27 . Memory (MB): peak = 2292.488 ; gain = 970.078
Synthesis Optimization Complete : Time (s): cpu = 00:05:45 ; elapsed = 00:05:59 . Memory (MB): peak = 2292.488 ; gain = 1991.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2377.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 696 instances were transformed.
  (CARRY4) => CARRY8: 540 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  FDE => FDRE: 140 instances

INFO: [Common 17-83] Releasing license: Synthesis
480 Infos, 141 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:03 ; elapsed = 00:06:17 . Memory (MB): peak = 2377.961 ; gain = 2076.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2377.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/design_101_myip_LUdecomposition_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.961 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.781 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_101_myip_LUdecomposition_0_0, cache-ID = dd4f373e35d5a919
INFO: [Coretcl 2-1174] Renamed 2257 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2379.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/design_101_myip_LUdecomposition_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2379.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_101_myip_LUdecomposition_0_0_utilization_synth.rpt -pb design_101_myip_LUdecomposition_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2381.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 18:15:38 2020...
