// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln619,
        j_3_out,
        j_3_out_ap_vld,
        dependency_predecessor_values_address0,
        dependency_predecessor_values_ce0,
        dependency_predecessor_values_q0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] add_ln619;
output  [3:0] j_3_out;
output   j_3_out_ap_vld;
output  [9:0] dependency_predecessor_values_address0;
output   dependency_predecessor_values_ce0;
input  [7:0] dependency_predecessor_values_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] j_3_out;
reg j_3_out_ap_vld;
reg dependency_predecessor_values_ce0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] j_reg_129;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln618_fu_81_p2;
reg   [0:0] icmp_ln618_reg_134;
wire   [3:0] predPredsNum_3_fu_87_p2;
reg   [3:0] predPredsNum_3_reg_138;
wire   [63:0] zext_ln619_1_fu_102_p1;
reg   [3:0] predPredsNum_1_fu_42;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln619_fu_107_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [9:0] zext_ln619_fu_93_p1;
wire   [9:0] add_ln619_1_fu_97_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        predPredsNum_1_fu_42 <= 4'd0;
    end else if (((icmp_ln619_fu_107_p2 == 1'd0) & (icmp_ln618_reg_134 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        predPredsNum_1_fu_42 <= predPredsNum_3_reg_138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln618_reg_134 <= icmp_ln618_fu_81_p2;
        j_reg_129 <= predPredsNum_1_fu_42;
        predPredsNum_3_reg_138 <= predPredsNum_3_fu_87_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dependency_predecessor_values_ce0 = 1'b1;
    end else begin
        dependency_predecessor_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_3_out = 4'd10;
    end else if (((icmp_ln618_reg_134 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_3_out = j_reg_129;
    end else begin
        j_3_out = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln618_reg_134 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        j_3_out_ap_vld = 1'b1;
    end else begin
        j_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln619_fu_107_p2 == 1'd0) & (icmp_ln618_reg_134 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln618_reg_134 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln619_1_fu_97_p2 = (add_ln619 + zext_ln619_fu_93_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign dependency_predecessor_values_address0 = zext_ln619_1_fu_102_p1;

assign icmp_ln618_fu_81_p2 = ((predPredsNum_1_fu_42 < 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln619_fu_107_p2 = ((dependency_predecessor_values_q0 == 8'd255) ? 1'b1 : 1'b0);

assign predPredsNum_3_fu_87_p2 = (predPredsNum_1_fu_42 + 4'd1);

assign zext_ln619_1_fu_102_p1 = add_ln619_1_fu_97_p2;

assign zext_ln619_fu_93_p1 = predPredsNum_1_fu_42;

endmodule //runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
