set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {Lab03_2.vo Lab03_2_v.sdo}}
}
