============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2022  10:12:24 pm
  Module:                 fifo
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

path   1:

     Pin            Type      Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock rclk)      launch                                   0 R 
                  latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                            400           100 R 
  rempty_reg/Q    DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                         +0     381   
  g161/Z          ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                         +0     462   
  g160/Z          ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                         +0     559   
  g158/Z          ND2B1M2R         3  2.8   56   +98     657 F 
  g156/NA                                         +0     657   
  g156/Z          ND2B1M2R         3  2.8   58   +98     754 F 
  g152/NA                                         +0     754   
  g152/Z          ND2B1M2R         2  2.0   49   +93     847 F 
  g147/B1                                         +0     847   
  g147/Z          MOAI22M2RA       4  5.2   94  +140     987 F 
  g145/A                                          +0     987   
  g145/Z          XOR2M2RA         2  3.0   50  +122    1109 R 
  g166/A                                          +0    1109   
  g166/Z          XOR2M2RA         1  1.2   33   +96    1205 F 
  g162/D                                          +0    1205   
  g162/Z          NR4M1R           1  1.3  119   +77    1282 R 
  rempty_reg/D    DFQSM2RA                        +0    1282   
  rempty_reg/CK   setup                    400    -3    1279 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)      capture                               3333 R 
                  latency                       +100    3433 R 
---------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2154ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rempty_reg/D

path   2:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g156/NA                                          +0     657   
  g156/Z           ND2B1M2R         3  2.8   58   +98     754 F 
  g152/NA                                          +0     754   
  g152/Z           ND2B1M2R         2  2.0   49   +93     847 F 
  g147/B1                                          +0     847   
  g147/Z           MOAI22M2RA       4  5.2   94  +140     987 F 
  g145/A                                           +0     987   
  g145/Z           XOR2M2RA         2  3.0   50  +122    1109 R 
  rptr_reg[3]/D    DFQRM2RA                        +0    1109   
  rptr_reg[3]/CK   setup                    400   -25    1084 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2349ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rptr_reg[3]/D

path   3:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g156/NA                                          +0     657   
  g156/Z           ND2B1M2R         3  2.8   58   +98     754 F 
  g151/B1                                          +0     754   
  g151/Z           MOAI22M2RA       3  4.4   86  +138     892 F 
  g148/A                                           +0     892   
  g148/Z           XOR2M2RA         2  3.0   50  +119    1011 R 
  rptr_reg[2]/D    DFQRM2RA                        +0    1011   
  rptr_reg[2]/CK   setup                    400   -25     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2448ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rptr_reg[2]/D

path   4:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1897/NA                                             +0     526   
  g1897/Z            NR2B1M2R           8  9.0  215  +196     722 R 
  g1852/B1                                             +0     722   
  g1852/Z            AO22M1RA           1  1.2   47  +144     866 R 
  g1820/C                                              +0     866   
  g1820/Z            AOI221M2R          1  1.4  103   +38     904 F 
  g1807/B                                              +0     904   
  g1807/Z            ND4B1M2R           1  0.2   44   +58     961 R 
fifomem/rdata[1] 
rdata[1]             interconnect                44    +0     961 R 
                     out port                          +0     961 R 
(fifo.sdc_line_88)   ext delay                         +0     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2472ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[1]

path   5:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1897/NA                                             +0     526   
  g1897/Z            NR2B1M2R           8  9.0  215  +196     722 R 
  g1839/B1                                             +0     722   
  g1839/Z            AO22M1RA           1  1.2   47  +144     866 R 
  g1821/C                                              +0     866   
  g1821/Z            AOI221M2R          1  1.4  103   +38     904 F 
  g1808/B                                              +0     904   
  g1808/Z            ND4B1M2R           1  0.2   44   +58     961 R 
fifomem/rdata[5] 
rdata[5]             interconnect                44    +0     961 R 
                     out port                          +0     961 R 
(fifo.sdc_line_92)   ext delay                         +0     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2472ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[5]

path   6:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1897/NA                                             +0     526   
  g1897/Z            NR2B1M2R           8  9.0  215  +196     722 R 
  g1870/B1                                             +0     722   
  g1870/Z            AO22M1RA           1  1.2   47  +144     866 R 
  g1824/C                                              +0     866   
  g1824/Z            AOI221M2R          1  1.4  103   +38     904 F 
  g1805/B                                              +0     904   
  g1805/Z            ND4B1M2R           1  0.2   44   +58     961 R 
fifomem/rdata[6] 
rdata[6]             interconnect                44    +0     961 R 
                     out port                          +0     961 R 
(fifo.sdc_line_93)   ext delay                         +0     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2472ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[6]

path   7:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1897/NA                                             +0     526   
  g1897/Z            NR2B1M2R           8  9.0  215  +196     722 R 
  g1883/B1                                             +0     722   
  g1883/Z            AO22M1RA           1  1.2   47  +144     866 R 
  g1823/C                                              +0     866   
  g1823/Z            AOI221M2R          1  1.4  103   +38     904 F 
  g1806/B                                              +0     904   
  g1806/Z            ND4B1M2R           1  0.2   44   +58     961 R 
fifomem/rdata[7] 
rdata[7]             interconnect                44    +0     961 R 
                     out port                          +0     961 R 
(fifo.sdc_line_94)   ext delay                         +0     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2472ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[7]

path   8:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1896/NA                                             +0     526   
  g1896/Z            NR2B1M2R           8 10.2  240  +210     736 R 
  g1853/B1                                             +0     736   
  g1853/Z            AOI22M2R           1  1.4   98   +82     818 F 
  g1818/D                                              +0     818   
  g1818/Z            ND4M2R             1  0.9   50   +70     888 R 
  g1810/NA                                             +0     888   
  g1810/Z            ND4B1M2R           1  0.2   44   +64     952 R 
fifomem/rdata[4] 
rdata[4]             interconnect                44    +0     952 R 
                     out port                          +0     952 R 
(fifo.sdc_line_91)   ext delay                         +0     952 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2481ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[4]

path   9:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1896/NA                                             +0     526   
  g1896/Z            NR2B1M2R           8 10.2  240  +210     736 R 
  g1835/B1                                             +0     736   
  g1835/Z            AOI22M2R           1  1.4   98   +82     818 F 
  g1813/C                                              +0     818   
  g1813/Z            ND4M2R             1  0.9   50   +66     884 R 
  g1804/NA                                             +0     884   
  g1804/Z            ND4B1M2R           1  0.2   44   +64     948 R 
fifomem/rdata[2] 
rdata[2]             interconnect                44    +0     948 R 
                     out port                          +0     948 R 
(fifo.sdc_line_89)   ext delay                         +0     948 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2485ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[2]

path  10:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1896/NA                                             +0     526   
  g1896/Z            NR2B1M2R           8 10.2  240  +210     736 R 
  g1877/B1                                             +0     736   
  g1877/Z            AOI22M2R           1  1.4   98   +82     818 F 
  g1816/C                                              +0     818   
  g1816/Z            ND4M2R             1  0.9   50   +66     884 R 
  g1811/NA                                             +0     884   
  g1811/Z            ND4B1M2R           1  0.2   44   +64     948 R 
fifomem/rdata[3] 
rdata[3]             interconnect                44    +0     948 R 
                     out port                          +0     948 R 
(fifo.sdc_line_90)   ext delay                         +0     948 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2485ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[3]

path  11:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g156/NA                                          +0     657   
  g156/Z           ND2B1M2R         3  2.8   58   +98     754 F 
  g152/NA                                          +0     754   
  g152/Z           ND2B1M2R         2  2.0   49   +93     847 F 
  g147/A1                                          +0     847   
  g147/Z           MOAI22M2RA       4  5.2  137  +100     947 R 
  rptr_reg[4]/D    DFQRM2RA                        +0     947   
  rptr_reg[4]/CK   setup                    400    -3     944 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2489ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rptr_reg[4]/D

path  12:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rbin_reg[1]/CK                                400           100 R 
  rbin_reg[1]/Q      DFQRM2RA           7  7.6   89  +299     399 R 
rptr_empty/raddr[1] 
fifomem/raddr[1] 
  g1902/NA                                             +0     399   
  g1902/Z            NR2B1M2R           4  3.5  101  +127     526 R 
  g1896/NA                                             +0     526   
  g1896/Z            NR2B1M2R           8 10.2  240  +210     736 R 
  g1860/B1                                             +0     736   
  g1860/Z            AOI22M2R           1  1.3   97   +80     816 F 
  g1817/B                                              +0     816   
  g1817/Z            ND4M2R             1  0.9   50   +62     879 R 
  g1809/NA                                             +0     879   
  g1809/Z            ND4B1M2R           1  0.2   44   +64     943 R 
fifomem/rdata[0] 
rdata[0]             interconnect                44    +0     943 R 
                     out port                          +0     943 R 
(fifo.sdc_line_87)   ext delay                         +0     943 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2490ps 
Start-point  : rptr_empty/rbin_reg[1]/CK
End-point    : rdata[0]

path  13:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g154/B1                                          +0     657   
  g154/Z           MOAI22M2RA       3  4.4   86  +137     794 F 
  g150/A                                           +0     794   
  g150/Z           XOR2M2RA         2  3.0   50  +119     913 R 
  rptr_reg[1]/D    DFQRM2RA                        +0     913   
  rptr_reg[1]/CK   setup                    400   -25     888 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2545ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rptr_reg[1]/D

path  14:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g156/NA                                          +0     657   
  g156/Z           ND2B1M2R         3  2.8   58   +98     754 F 
  g151/A1                                          +0     754   
  g151/Z           MOAI22M2RA       3  4.4  120   +94     848 R 
  rbin_reg[3]/D    DFQRM2RA                        +0     848   
  rbin_reg[3]/CK   setup                    400    -6     842 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2591ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rbin_reg[3]/D

path  15:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g157/B1                                          +0     559   
  g157/Z           MOAI22M2RA       3  4.4   85  +137     696 F 
  g155/A                                           +0     696   
  g155/Z           XOR2M2RA         2  3.0   50  +118     815 R 
  rptr_reg[0]/D    DFQRM2RA                        +0     815   
  rptr_reg[0]/CK   setup                    400   -25     790 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2643ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rptr_reg[0]/D

path  16:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g158/NA                                          +0     559   
  g158/Z           ND2B1M2R         3  2.8   56   +98     657 F 
  g154/A1                                          +0     657   
  g154/Z           MOAI22M2RA       3  4.4  120   +94     750 R 
  rbin_reg[2]/D    DFQRM2RA                        +0     750   
  rbin_reg[2]/CK   setup                    400    -6     744 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2689ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rbin_reg[2]/D

path  17:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rempty_reg/CK                             400           100 R 
  rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
  g161/NA                                          +0     381   
  g161/Z           ND2B1M2R         3  2.8   54   +81     462 F 
  g160/NA                                          +0     462   
  g160/Z           ND2B1M2R         3  2.8   57   +97     559 F 
  g157/A1                                          +0     559   
  g157/Z           MOAI22M2RA       3  4.4  120   +94     653 R 
  rbin_reg[1]/D    DFQRM2RA                        +0     653   
  rbin_reg[1]/CK   setup                    400    -6     646 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2787ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rptr_empty/rbin_reg[1]/D

path  18:

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock rclk)       launch                                   0 R 
                   latency                       +100     100 R 
rptr_empty
  rbin_reg[0]/CK                            400           100 R 
  rbin_reg[0]/Q    DFQRM2RA         7  8.1   94  +302     402 R 
  g159/B2                                          +0     402   
  g159/Z           MOAI22M2RA       2  2.6   83  +133     536 R 
  rbin_reg[0]/D    DFQRM2RA                        +0     536   
  rbin_reg[0]/CK   setup                    400   -16     519 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)       capture                               3333 R 
                   latency                       +100    3433 R 
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    2914ps 
Start-point  : rptr_empty/rbin_reg[0]/CK
End-point    : rptr_empty/rbin_reg[0]/D

path  19:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)         launch                                     0 R 
                     latency                         +100     100 R 
rptr_empty
  rempty_reg/CK                                 400           100 R 
  rempty_reg/Q       DFQSM2RA           2  0.9   19  +281     381 F 
rptr_empty/rempty 
rempty               interconnect                19    +0     381 F 
                     out port                          +0     381 F 
(fifo.sdc_line_86)   ext delay                         +0     381 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)         capture                                 3333 R 
                     latency                         +100    3433 R 
--------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3052ps 
Start-point  : rptr_empty/rempty_reg/CK
End-point    : rempty

path  20:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
sync_w2r
  rq1_wptr_reg[2]/CK                          400           100 R 
  rq1_wptr_reg[2]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
  rq2_wptr_reg[2]/D    DFQRM2RA                      +0     362   
  rq2_wptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                             3333 R 
                       latency                     +100    3433 R 
------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3101ps 
Start-point  : sync_w2r/rq1_wptr_reg[2]/CK
End-point    : sync_w2r/rq2_wptr_reg[2]/D

path  21:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
sync_w2r
  rq1_wptr_reg[0]/CK                          400           100 R 
  rq1_wptr_reg[0]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
  rq2_wptr_reg[0]/D    DFQRM2RA                      +0     362   
  rq2_wptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                             3333 R 
                       latency                     +100    3433 R 
------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3101ps 
Start-point  : sync_w2r/rq1_wptr_reg[0]/CK
End-point    : sync_w2r/rq2_wptr_reg[0]/D

path  22:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
sync_w2r
  rq1_wptr_reg[1]/CK                          400           100 R 
  rq1_wptr_reg[1]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
  rq2_wptr_reg[1]/D    DFQRM2RA                      +0     362   
  rq2_wptr_reg[1]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                             3333 R 
                       latency                     +100    3433 R 
------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3101ps 
Start-point  : sync_w2r/rq1_wptr_reg[1]/CK
End-point    : sync_w2r/rq2_wptr_reg[1]/D

path  23:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
sync_w2r
  rq1_wptr_reg[3]/CK                          400           100 R 
  rq1_wptr_reg[3]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
  rq2_wptr_reg[3]/D    DFQRM2RA                      +0     362   
  rq2_wptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                             3333 R 
                       latency                     +100    3433 R 
------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3101ps 
Start-point  : sync_w2r/rq1_wptr_reg[3]/CK
End-point    : sync_w2r/rq2_wptr_reg[3]/D

path  24:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
sync_w2r
  rq1_wptr_reg[4]/CK                          400           100 R 
  rq1_wptr_reg[4]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
  rq2_wptr_reg[4]/D    DFQRM2RA                      +0     362   
  rq2_wptr_reg[4]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                             3333 R 
                       latency                     +100    3433 R 
------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :    3101ps 
Start-point  : sync_w2r/rq1_wptr_reg[4]/CK
End-point    : sync_w2r/rq2_wptr_reg[4]/D

path  25:

     Pin           Type       Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock wclk)     launch                                    0 R 
                 latency                        +100     100 R 
wptr_full
  wfull_reg/CK                             400           100 R 
  wfull_reg/Q    DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                         +0     390   
  g154/Z         ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                         +0     480   
  g153/Z         ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                         +0     577   
  g151/Z         ND2B1M2R          3  2.8   57   +98     675 F 
  g149/NA                                         +0     675   
  g149/Z         ND2B1M2R          3  2.8   57   +98     773 F 
  g145/NA                                         +0     773   
  g145/Z         ND2B1M2R          2  2.0   49   +92     865 F 
  g140/B1                                         +0     865   
  g140/Z         MOAI22M2RA        3  4.8   89  +137    1002 F 
  g138/A                                          +0    1002   
  g138/Z         XOR2M2RA          3  3.8   48  +106    1108 F 
  g175/A                                          +0    1108   
  g175/Z         CKND2M2R          1  1.2   30   +37    1146 R 
  g165/B                                          +0    1146   
  g165/Z         OAI211M2R         1  1.2   56   +47    1193 F 
  g164/D                                          +0    1193   
  g164/Z         NR4M1R            1  1.3  119   +84    1277 R 
  wfull_reg/D    DFQRM2RA                         +0    1277   
  wfull_reg/CK   setup                     400    -7    1270 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)     capture                               10000 R 
                 latency                        +100   10100 R 
                 uncertainty                    -200    9900 R 
---------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8630ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wfull_reg/D

path  26:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g149/NA                                           +0     675   
  g149/Z           ND2B1M2R          3  2.8   57   +98     773 F 
  g145/NA                                           +0     773   
  g145/Z           ND2B1M2R          2  2.0   49   +92     865 F 
  g140/B1                                           +0     865   
  g140/Z           MOAI22M2RA        3  4.8   89  +137    1002 F 
  g138/A                                            +0    1002   
  g138/Z           XOR2M2RA          3  3.8   57  +125    1127 R 
  wptr_reg[3]/D    DFQRM2RA                         +0    1127   
  wptr_reg[3]/CK   setup                     400   -23    1104 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8796ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wptr_reg[3]/D

path  27:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g149/NA                                           +0     675   
  g149/Z           ND2B1M2R          3  2.8   57   +98     773 F 
  g144/B1                                           +0     773   
  g144/Z           MOAI22M2RA        3  4.4   86  +137     910 F 
  g141/A                                            +0     910   
  g141/Z           XOR2M2RA          2  3.0   50  +119    1029 R 
  wptr_reg[2]/D    DFQRM2RA                         +0    1029   
  wptr_reg[2]/CK   setup                     400   -25    1004 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8896ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wptr_reg[2]/D

path  28:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][4]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][4]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][4]/SE

path  29:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][3]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][3]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][3]/SE

path  30:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][2]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][2]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][2]/SE

path  31:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][1]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][1]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][1]/SE

path  32:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][0]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][0]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][0]/SE

path  33:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][7]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][7]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][7]/SE

path  34:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][6]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][6]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][6]/SE

path  35:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                               +0     402   
  g892/Z              NR4B1M1R          4  4.6  258  +205     607 R 
  g876/NA                                              +0     607   
  g876/Z              NR2B1M2R          8 13.4  307  +283     890 R 
  mem_reg[10][5]/SE   SDFQM1RA                         +0     890   
  mem_reg[10][5]/CK   setup                     400   +87     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8924ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[10][5]/SE

path  36:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g149/NA                                           +0     675   
  g149/Z           ND2B1M2R          3  2.8   57   +98     773 F 
  g145/NA                                           +0     773   
  g145/Z           ND2B1M2R          2  2.0   49   +92     865 F 
  g140/A1                                           +0     865   
  g140/Z           MOAI22M2RA        3  4.8  129   +96     960 R 
  wptr_reg[4]/D    DFQRM2RA                         +0     960   
  wptr_reg[4]/CK   setup                     400    -4     956 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8944ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wptr_reg[4]/D

path  37:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][7]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][7]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][7]/SE

path  38:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][6]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][6]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][6]/SE

path  39:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][5]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][5]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][5]/SE

path  40:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][4]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][4]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][4]/SE

path  41:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][3]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][3]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][3]/SE

path  42:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][2]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][2]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][2]/SE

path  43:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][1]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][1]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][1]/SE

path  44:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g890/B                                              +0     581   
  g890/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[9][0]/SE   SDFQM1RA                         +0     825   
  mem_reg[9][0]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[9][0]/SE

path  45:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][7]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][7]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][7]/SE

path  46:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][6]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][6]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][6]/SE

path  47:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][7]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][7]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][7]/SE

path  48:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][6]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][6]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][6]/SE

path  49:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][5]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][5]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][5]/SE

path  50:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][4]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][4]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][4]/SE

path  51:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][5]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][5]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][5]/SE

path  52:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][4]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][4]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][4]/SE

path  53:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][3]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][3]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][3]/SE

path  54:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][2]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][2]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][2]/SE

path  55:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][1]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][1]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][1]/SE

path  56:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                                400           100 R 
  wbin_reg[2]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                              +0     402   
  g895/Z              ND4B2M2R          4  4.9  160  +179     581 F 
  g881/B                                               +0     581   
  g881/Z              NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[11][0]/SE   SDFQM1RA                         +0     825   
  mem_reg[11][0]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[11][0]/SE

path  57:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][3]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][3]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][3]/SE

path  58:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][2]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][2]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][2]/SE

path  59:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][1]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][1]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][1]/SE

path  60:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g888/B                                              +0     581   
  g888/Z             NR2M2R            8 13.4  314  +244     825 R 
  mem_reg[3][0]/SE   SDFQM1RA                         +0     825   
  mem_reg[3][0]/CK   setup                     400   +88     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8987ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[3][0]/SE

path  61:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][7]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][7]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][7]/SE

path  62:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][6]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][6]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][6]/SE

path  63:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][5]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][5]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][5]/SE

path  64:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][4]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][4]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][4]/SE

path  65:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][3]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][3]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][3]/SE

path  66:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][2]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][2]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][2]/SE

path  67:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][1]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][1]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][1]/SE

path  68:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g889/B                                              +0     577   
  g889/Z             NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[6][0]/SE   SDFQM1RA                         +0     818   
  mem_reg[6][0]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[6][0]/SE

path  69:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][7]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][7]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][7]/SE

path  70:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][6]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][6]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][6]/SE

path  71:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][5]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][5]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][5]/SE

path  72:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][4]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][4]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][4]/SE

path  73:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][3]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][3]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][3]/SE

path  74:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][2]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][2]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][2]/SE

path  75:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][1]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][1]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][1]/SE

path  76:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g882/B                                               +0     577   
  g882/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[14][0]/SE   SDFQM1RA                         +0     818   
  mem_reg[14][0]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[14][0]/SE

path  77:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][7]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][7]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][7]/SE

path  78:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][6]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][6]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][6]/SE

path  79:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][5]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][5]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][5]/SE

path  80:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][4]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][4]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][4]/SE

path  81:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][3]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][3]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][3]/SE

path  82:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][2]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][2]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][2]/SE

path  83:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][1]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][1]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][1]/SE

path  84:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                                400           100 R 
  wbin_reg[0]/Q       DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                              +0     402   
  g894/Z              ND4B2M2R          4  4.6  153  +175     577 F 
  g883/B                                               +0     577   
  g883/Z              NR2M2R            8 13.4  314  +241     818 R 
  mem_reg[12][0]/SE   SDFQM1RA                         +0     818   
  mem_reg[12][0]/CK   setup                     400   +88     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[12][0]/SE

path  85:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g148/B1                                           +0     675   
  g148/Z           MOAI22M2RA        3  4.4   86  +137     812 F 
  g143/A                                            +0     812   
  g143/Z           XOR2M2RA          2  3.0   50  +119     931 R 
  wptr_reg[1]/D    DFQRM2RA                         +0     931   
  wptr_reg[1]/CK   setup                     400   -25     906 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    8994ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wptr_reg[1]/D

path  86:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][7]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][7]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][7]/SE

path  87:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][5]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][5]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][5]/SE

path  88:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][4]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][4]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][4]/SE

path  89:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][3]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][3]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][3]/SE

path  90:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][2]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][2]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][2]/SE

path  91:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][1]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][1]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][1]/SE

path  92:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][0]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][0]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][0]/SE

path  93:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][7]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][7]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][7]/SE

path  94:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][6]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][6]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][6]/SE

path  95:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][5]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][5]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][5]/SE

path  96:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g877/B                                              +0     540   
  g877/Z             NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[7][6]/SE   SDFQM1RA                         +0     781   
  mem_reg[7][6]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[7][6]/SE

path  97:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][4]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][4]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][4]/SE

path  98:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][3]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][3]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][3]/SE

path  99:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][2]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][2]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][2]/SE

path 100:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][1]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][1]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][1]/SE

path 101:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g887/B                                               +0     540   
  g887/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[15][0]/SE   SDFQM1RA                         +0     781   
  mem_reg[15][0]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[15][0]/SE

path 102:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][7]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][7]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][7]/SE

path 103:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][6]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][6]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][6]/SE

path 104:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][5]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][5]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][5]/SE

path 105:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][4]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][4]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][4]/SE

path 106:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][3]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][3]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][3]/SE

path 107:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][2]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][2]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][2]/SE

path 108:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][1]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][1]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][1]/SE

path 109:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q         DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                              +0     390   
  g891/Z              ND4B1M2R          4  4.6  152  +150     540 F 
  g879/B                                               +0     540   
  g879/Z              NR2M2R            8 13.4  314  +241     781 R 
  mem_reg[13][0]/SE   SDFQM1RA                         +0     781   
  mem_reg[13][0]/CK   setup                     400   +88     869 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9031ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[13][0]/SE

path 110:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g149/NA                                           +0     675   
  g149/Z           ND2B1M2R          3  2.8   57   +98     773 F 
  g144/A1                                           +0     773   
  g144/Z           MOAI22M2RA        3  4.4  120   +94     866 R 
  wbin_reg[3]/D    DFQRM2RA                         +0     866   
  wbin_reg[3]/CK   setup                     400    -6     860 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9040ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wbin_reg[3]/D

path 111:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][7]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][7]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][7]/SE

path 112:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][6]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][6]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][6]/SE

path 113:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][5]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][5]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][5]/SE

path 114:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][4]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][4]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][4]/SE

path 115:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][3]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][3]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][3]/SE

path 116:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][2]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][2]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][2]/SE

path 117:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][0]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][0]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][0]/SE

path 118:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g875/A                                              +0     607   
  g875/Z             CKND2M2R          8 14.2  225  +213     820 F 
  mem_reg[0][1]/SE   SDFQM2RA                         +0     820   
  mem_reg[0][1]/CK   setup                     400   +28     848 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9052ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[0][1]/SE

path 119:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][7]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][7]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][7]/SE

path 120:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][6]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][6]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][6]/SE

path 121:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][5]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][5]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][5]/SE

path 122:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][4]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][4]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][4]/SE

path 123:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][3]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][3]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][3]/SE

path 124:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][7]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][7]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][7]/SE

path 125:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][6]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][6]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][6]/SE

path 126:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][5]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][5]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][5]/SE

path 127:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][2]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][2]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][2]/SE

path 128:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][1]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][1]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][1]/SE

path 129:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][4]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][4]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][4]/SE

path 130:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][3]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][3]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][3]/SE

path 131:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g885/B                                              +0     607   
  g885/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[2][0]/SE   SDFQM2RA                         +0     810   
  mem_reg[2][0]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[2][0]/SE

path 132:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][2]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][2]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][2]/SE

path 133:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][1]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][1]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][1]/SE

path 134:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g892/B                                              +0     402   
  g892/Z             NR4B1M1R          4  4.6  258  +205     607 R 
  g884/B                                              +0     607   
  g884/Z             ND2B1M2R          8 14.2  196  +202     810 F 
  mem_reg[8][0]/SE   SDFQM2RA                         +0     810   
  mem_reg[8][0]/CK   setup                     400   +20     829 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9071ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[8][0]/SE

path 135:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][7]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][7]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][7]/SE

path 136:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][6]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][6]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][6]/SE

path 137:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][5]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][5]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][5]/SE

path 138:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][4]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][4]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][4]/SE

path 139:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][3]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][3]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][3]/SE

path 140:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][2]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][2]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][2]/SE

path 141:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][1]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][1]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][1]/SE

path 142:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[2]/CK                               400           100 R 
  wbin_reg[2]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[2] 
fifomem/waddr[2] 
  g895/NB                                             +0     402   
  g895/Z             ND4B2M2R          4  4.9  160  +179     581 F 
  g893/A                                              +0     581   
  g893/Z             INVM1R            1  1.3   62   +75     656 R 
  g880/A                                              +0     656   
  g880/Z             CKND2M2R          8 14.2  212  +144     800 F 
  mem_reg[1][0]/SE   SDFQM2RA                         +0     800   
  mem_reg[1][0]/CK   setup                     400   +24     825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9075ps 
Start-point  : wptr_full/wbin_reg[2]/CK
End-point    : fifomem/mem_reg[1][0]/SE

path 143:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g150/B1                                           +0     577   
  g150/Z           MOAI22M2RA        3  4.4   86  +137     714 F 
  g147/A                                            +0     714   
  g147/Z           XOR2M2RA          2  3.0   50  +119     833 R 
  wptr_reg[0]/D    DFQRM2RA                         +0     833   
  wptr_reg[0]/CK   setup                     400   -25     808 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9092ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wptr_reg[0]/D

path 144:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][7]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][7]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][7]/SE

path 145:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][6]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][6]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][6]/SE

path 146:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][5]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][5]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][5]/SE

path 147:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][4]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][4]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][4]/SE

path 148:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][3]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][3]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][3]/SE

path 149:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][2]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][2]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][2]/SE

path 150:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][1]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][1]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][1]/SE

path 151:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wbin_reg[0]/CK                               400           100 R 
  wbin_reg[0]/Q      DFQRM2RA          7  8.1   62  +302     402 F 
wptr_full/waddr[0] 
fifomem/waddr[0] 
  g894/NB                                             +0     402   
  g894/Z             ND4B2M2R          4  4.6  153  +175     577 F 
  g886/NA                                             +0     577   
  g886/Z             ND2B1M2R          8 14.2  186  +212     789 F 
  mem_reg[4][0]/SE   SDFQM2RA                         +0     789   
  mem_reg[4][0]/CK   setup                     400   +17     806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9094ps 
Start-point  : wptr_full/wbin_reg[0]/CK
End-point    : fifomem/mem_reg[4][0]/SE

path 152:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][3]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][3]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][3]/SE

path 153:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][7]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][7]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][7]/SE

path 154:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][6]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][6]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][6]/SE

path 155:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][5]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][5]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][5]/SE

path 156:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][4]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][4]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][4]/SE

path 157:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][2]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][2]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][2]/SE

path 158:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][1]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][1]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][1]/SE

path 159:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
wptr_full
  wfull_reg/CK                                 400           100 R 
  wfull_reg/Q        DFQRM2RA          6  4.7   41  +290     390 F 
wptr_full/wfull 
fifomem/wfull 
  g891/NA                                             +0     390   
  g891/Z             ND4B1M2R          4  4.6  152  +150     540 F 
  g878/NA                                             +0     540   
  g878/Z             ND2B1M2R          8 14.2  186  +212     752 F 
  mem_reg[5][0]/SE   SDFQM2RA                         +0     752   
  mem_reg[5][0]/CK   setup                     400   +17     769 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9131ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : fifomem/mem_reg[5][0]/SE

path 160:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g151/NA                                           +0     577   
  g151/Z           ND2B1M2R          3  2.8   57   +98     675 F 
  g148/A1                                           +0     675   
  g148/Z           MOAI22M2RA        3  4.4  120   +94     769 R 
  wbin_reg[2]/D    DFQRM2RA                         +0     769   
  wbin_reg[2]/CK   setup                     400    -6     762 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9138ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wbin_reg[2]/D

path 161:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   41  +290     390 F 
  g154/NA                                           +0     390   
  g154/Z           ND2B1M2R          3  2.8   54   +91     480 F 
  g153/NA                                           +0     480   
  g153/Z           ND2B1M2R          3  2.8   57   +97     577 F 
  g150/A1                                           +0     577   
  g150/Z           MOAI22M2RA        3  4.4  120   +94     671 R 
  wbin_reg[1]/D    DFQRM2RA                         +0     671   
  wbin_reg[1]/CK   setup                     400    -6     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9235ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wbin_reg[1]/D

path 162:

      Pin            Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock wclk)       launch                                    0 R 
                   latency                        +100     100 R 
wptr_full
  wfull_reg/CK                               400           100 R 
  wfull_reg/Q      DFQRM2RA          6  4.7   61  +283     383 R 
  g154/NA                                           +0     383   
  g154/Z           ND2B1M2R          3  2.8   46   +78     461 R 
  g152/B1                                           +0     461   
  g152/Z           MOAI22M2RA        2  2.6   83  +116     577 R 
  wbin_reg[0]/D    DFQRM2RA                         +0     577   
  wbin_reg[0]/CK   setup                     400   -16     561 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)       capture                               10000 R 
                   latency                        +100   10100 R 
                   uncertainty                    -200    9900 R 
-----------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9339ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wptr_full/wbin_reg[0]/D

path 163:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][4]/CK                             400           100 R 
  mem_reg[2][4]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[2][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[2][4]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[2][4]/CK
End-point    : fifomem/mem_reg[2][4]/SD

path 164:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][3]/CK                             400           100 R 
  mem_reg[2][3]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[2][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[2][3]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[2][3]/CK
End-point    : fifomem/mem_reg[2][3]/SD

path 165:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][7]/CK                             400           100 R 
  mem_reg[8][7]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][7]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][7]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][7]/CK
End-point    : fifomem/mem_reg[8][7]/SD

path 166:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][6]/CK                             400           100 R 
  mem_reg[8][6]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][6]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][6]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][6]/CK
End-point    : fifomem/mem_reg[8][6]/SD

path 167:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][5]/CK                             400           100 R 
  mem_reg[8][5]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][5]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][5]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][5]/CK
End-point    : fifomem/mem_reg[8][5]/SD

path 168:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][2]/CK                             400           100 R 
  mem_reg[2][2]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[2][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[2][2]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[2][2]/CK
End-point    : fifomem/mem_reg[2][2]/SD

path 169:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][4]/CK                             400           100 R 
  mem_reg[8][4]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][4]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][4]/CK
End-point    : fifomem/mem_reg[8][4]/SD

path 170:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][3]/CK                             400           100 R 
  mem_reg[8][3]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][3]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][3]/CK
End-point    : fifomem/mem_reg[8][3]/SD

path 171:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][0]/CK                             400           100 R 
  mem_reg[2][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[2][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[2][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[2][0]/CK
End-point    : fifomem/mem_reg[2][0]/SD

path 172:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][2]/CK                             400           100 R 
  mem_reg[8][2]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][2]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][2]/CK
End-point    : fifomem/mem_reg[8][2]/SD

path 173:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][1]/CK                             400           100 R 
  mem_reg[8][1]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][1]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][1]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][1]/CK
End-point    : fifomem/mem_reg[8][1]/SD

path 174:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[8][0]/CK                             400           100 R 
  mem_reg[8][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[8][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[8][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[8][0]/CK
End-point    : fifomem/mem_reg[8][0]/SD

path 175:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][3]/CK                             400           100 R 
  mem_reg[5][3]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][3]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][3]/CK
End-point    : fifomem/mem_reg[5][3]/SD

path 176:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][7]/CK                             400           100 R 
  mem_reg[5][7]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][7]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][7]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][7]/CK
End-point    : fifomem/mem_reg[5][7]/SD

path 177:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][6]/CK                             400           100 R 
  mem_reg[5][6]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][6]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][6]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][6]/CK
End-point    : fifomem/mem_reg[5][6]/SD

path 178:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][7]/CK                             400           100 R 
  mem_reg[0][7]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][7]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][7]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][7]/CK
End-point    : fifomem/mem_reg[0][7]/SD

path 179:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][6]/CK                             400           100 R 
  mem_reg[0][6]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][6]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][6]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][6]/CK
End-point    : fifomem/mem_reg[0][6]/SD

path 180:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][5]/CK                             400           100 R 
  mem_reg[5][5]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][5]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][5]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][5]/CK
End-point    : fifomem/mem_reg[5][5]/SD

path 181:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][4]/CK                             400           100 R 
  mem_reg[5][4]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][4]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][4]/CK
End-point    : fifomem/mem_reg[5][4]/SD

path 182:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][5]/CK                             400           100 R 
  mem_reg[0][5]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][5]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][5]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][5]/CK
End-point    : fifomem/mem_reg[0][5]/SD

path 183:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][2]/CK                             400           100 R 
  mem_reg[5][2]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][2]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][2]/CK
End-point    : fifomem/mem_reg[5][2]/SD

path 184:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][4]/CK                             400           100 R 
  mem_reg[0][4]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][4]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][4]/CK
End-point    : fifomem/mem_reg[0][4]/SD

path 185:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][1]/CK                             400           100 R 
  mem_reg[5][1]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][1]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][1]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][1]/CK
End-point    : fifomem/mem_reg[5][1]/SD

path 186:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[5][0]/CK                             400           100 R 
  mem_reg[5][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[5][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[5][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[5][0]/CK
End-point    : fifomem/mem_reg[5][0]/SD

path 187:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][3]/CK                             400           100 R 
  mem_reg[0][3]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][3]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][3]/CK
End-point    : fifomem/mem_reg[0][3]/SD

path 188:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][2]/CK                             400           100 R 
  mem_reg[0][2]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][2]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][2]/CK
End-point    : fifomem/mem_reg[0][2]/SD

path 189:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][0]/CK                             400           100 R 
  mem_reg[0][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][0]/CK
End-point    : fifomem/mem_reg[0][0]/SD

path 190:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[0][1]/CK                             400           100 R 
  mem_reg[0][1]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
  mem_reg[0][1]/SD   SDFQM2RA                         +0     344   
  mem_reg[0][1]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9448ps 
Start-point  : fifomem/mem_reg[0][1]/CK
End-point    : fifomem/mem_reg[0][1]/SD

path 191:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][7]/CK                             400           100 R 
  mem_reg[1][7]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][7]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][7]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][7]/CK
End-point    : fifomem/mem_reg[1][7]/SD

path 192:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][6]/CK                             400           100 R 
  mem_reg[1][6]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][6]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][6]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][6]/CK
End-point    : fifomem/mem_reg[1][6]/SD

path 193:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][5]/CK                             400           100 R 
  mem_reg[1][5]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][5]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][5]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][5]/CK
End-point    : fifomem/mem_reg[1][5]/SD

path 194:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][4]/CK                             400           100 R 
  mem_reg[1][4]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][4]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][4]/CK
End-point    : fifomem/mem_reg[1][4]/SD

path 195:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][3]/CK                             400           100 R 
  mem_reg[1][3]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][3]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][3]/CK
End-point    : fifomem/mem_reg[1][3]/SD

path 196:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][2]/CK                             400           100 R 
  mem_reg[1][2]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][2]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][2]/CK
End-point    : fifomem/mem_reg[1][2]/SD

path 197:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][1]/CK                             400           100 R 
  mem_reg[1][1]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][1]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][1]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][1]/CK
End-point    : fifomem/mem_reg[1][1]/SD

path 198:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[1][0]/CK                             400           100 R 
  mem_reg[1][0]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[1][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[1][0]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[1][0]/CK
End-point    : fifomem/mem_reg[1][0]/SD

path 199:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][7]/CK                             400           100 R 
  mem_reg[4][7]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][7]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][7]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][7]/CK
End-point    : fifomem/mem_reg[4][7]/SD

path 200:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][6]/CK                             400           100 R 
  mem_reg[4][6]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][6]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][6]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][6]/CK
End-point    : fifomem/mem_reg[4][6]/SD

path 201:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][5]/CK                             400           100 R 
  mem_reg[4][5]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][5]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][5]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][5]/CK
End-point    : fifomem/mem_reg[4][5]/SD

path 202:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][4]/CK                             400           100 R 
  mem_reg[4][4]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][4]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][4]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][4]/CK
End-point    : fifomem/mem_reg[4][4]/SD

path 203:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][3]/CK                             400           100 R 
  mem_reg[4][3]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][3]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][3]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][3]/CK
End-point    : fifomem/mem_reg[4][3]/SD

path 204:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][2]/CK                             400           100 R 
  mem_reg[4][2]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][2]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][2]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][2]/CK
End-point    : fifomem/mem_reg[4][2]/SD

path 205:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][1]/CK                             400           100 R 
  mem_reg[4][1]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][1]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][1]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][1]/CK
End-point    : fifomem/mem_reg[4][1]/SD

path 206:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[4][0]/CK                             400           100 R 
  mem_reg[4][0]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
  mem_reg[4][0]/SD   SDFQM2RA                         +0     344   
  mem_reg[4][0]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9449ps 
Start-point  : fifomem/mem_reg[4][0]/CK
End-point    : fifomem/mem_reg[4][0]/SD

path 207:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][7]/CK                             400           100 R 
  mem_reg[2][7]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
  mem_reg[2][7]/SD   SDFQM2RA                         +0     343   
  mem_reg[2][7]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9450ps 
Start-point  : fifomem/mem_reg[2][7]/CK
End-point    : fifomem/mem_reg[2][7]/SD

path 208:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][6]/CK                             400           100 R 
  mem_reg[2][6]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
  mem_reg[2][6]/SD   SDFQM2RA                         +0     343   
  mem_reg[2][6]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9450ps 
Start-point  : fifomem/mem_reg[2][6]/CK
End-point    : fifomem/mem_reg[2][6]/SD

path 209:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][5]/CK                             400           100 R 
  mem_reg[2][5]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
  mem_reg[2][5]/SD   SDFQM2RA                         +0     343   
  mem_reg[2][5]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9450ps 
Start-point  : fifomem/mem_reg[2][5]/CK
End-point    : fifomem/mem_reg[2][5]/SD

path 210:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[2][1]/CK                             400           100 R 
  mem_reg[2][1]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
  mem_reg[2][1]/SD   SDFQM2RA                         +0     343   
  mem_reg[2][1]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9450ps 
Start-point  : fifomem/mem_reg[2][1]/CK
End-point    : fifomem/mem_reg[2][1]/SD

path 211:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][4]/CK                             400           100 R 
  mem_reg[10][4]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][4]/D    SDFQM1RA                         +0     321   
  mem_reg[10][4]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][4]/CK
End-point    : fifomem/mem_reg[10][4]/D

path 212:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][3]/CK                             400           100 R 
  mem_reg[10][3]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][3]/D    SDFQM1RA                         +0     321   
  mem_reg[10][3]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][3]/CK
End-point    : fifomem/mem_reg[10][3]/D

path 213:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][2]/CK                             400           100 R 
  mem_reg[10][2]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][2]/D    SDFQM1RA                         +0     321   
  mem_reg[10][2]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][2]/CK
End-point    : fifomem/mem_reg[10][2]/D

path 214:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][1]/CK                             400           100 R 
  mem_reg[10][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][1]/D    SDFQM1RA                         +0     321   
  mem_reg[10][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][1]/CK
End-point    : fifomem/mem_reg[10][1]/D

path 215:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][0]/CK                             400           100 R 
  mem_reg[10][0]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][0]/D    SDFQM1RA                         +0     321   
  mem_reg[10][0]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][0]/CK
End-point    : fifomem/mem_reg[10][0]/D

path 216:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][7]/CK                             400           100 R 
  mem_reg[6][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[6][7]/D    SDFQM1RA                         +0     321   
  mem_reg[6][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[6][7]/CK
End-point    : fifomem/mem_reg[6][7]/D

path 217:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][6]/CK                             400           100 R 
  mem_reg[6][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[6][6]/D    SDFQM1RA                         +0     321   
  mem_reg[6][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[6][6]/CK
End-point    : fifomem/mem_reg[6][6]/D

path 218:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][5]/CK                             400           100 R 
  mem_reg[6][5]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[6][5]/D    SDFQM1RA                         +0     321   
  mem_reg[6][5]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[6][5]/CK
End-point    : fifomem/mem_reg[6][5]/D

path 219:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][1]/CK                             400           100 R 
  mem_reg[6][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[6][1]/D    SDFQM1RA                         +0     321   
  mem_reg[6][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[6][1]/CK
End-point    : fifomem/mem_reg[6][1]/D

path 220:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][7]/CK                             400           100 R 
  mem_reg[14][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][7]/D    SDFQM1RA                         +0     321   
  mem_reg[14][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][7]/CK
End-point    : fifomem/mem_reg[14][7]/D

path 221:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][6]/CK                             400           100 R 
  mem_reg[14][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][6]/D    SDFQM1RA                         +0     321   
  mem_reg[14][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][6]/CK
End-point    : fifomem/mem_reg[14][6]/D

path 222:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][5]/CK                             400           100 R 
  mem_reg[14][5]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][5]/D    SDFQM1RA                         +0     321   
  mem_reg[14][5]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][5]/CK
End-point    : fifomem/mem_reg[14][5]/D

path 223:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][4]/CK                             400           100 R 
  mem_reg[14][4]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][4]/D    SDFQM1RA                         +0     321   
  mem_reg[14][4]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][4]/CK
End-point    : fifomem/mem_reg[14][4]/D

path 224:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][3]/CK                             400           100 R 
  mem_reg[14][3]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][3]/D    SDFQM1RA                         +0     321   
  mem_reg[14][3]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][3]/CK
End-point    : fifomem/mem_reg[14][3]/D

path 225:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][2]/CK                             400           100 R 
  mem_reg[14][2]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][2]/D    SDFQM1RA                         +0     321   
  mem_reg[14][2]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][2]/CK
End-point    : fifomem/mem_reg[14][2]/D

path 226:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][1]/CK                             400           100 R 
  mem_reg[14][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][1]/D    SDFQM1RA                         +0     321   
  mem_reg[14][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][1]/CK
End-point    : fifomem/mem_reg[14][1]/D

path 227:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[14][0]/CK                             400           100 R 
  mem_reg[14][0]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[14][0]/D    SDFQM1RA                         +0     321   
  mem_reg[14][0]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[14][0]/CK
End-point    : fifomem/mem_reg[14][0]/D

path 228:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][7]/CK                             400           100 R 
  mem_reg[12][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][7]/D    SDFQM1RA                         +0     321   
  mem_reg[12][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][7]/CK
End-point    : fifomem/mem_reg[12][7]/D

path 229:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][6]/CK                             400           100 R 
  mem_reg[12][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][6]/D    SDFQM1RA                         +0     321   
  mem_reg[12][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][6]/CK
End-point    : fifomem/mem_reg[12][6]/D

path 230:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][5]/CK                             400           100 R 
  mem_reg[12][5]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][5]/D    SDFQM1RA                         +0     321   
  mem_reg[12][5]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][5]/CK
End-point    : fifomem/mem_reg[12][5]/D

path 231:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][4]/CK                             400           100 R 
  mem_reg[12][4]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][4]/D    SDFQM1RA                         +0     321   
  mem_reg[12][4]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][4]/CK
End-point    : fifomem/mem_reg[12][4]/D

path 232:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][3]/CK                             400           100 R 
  mem_reg[12][3]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][3]/D    SDFQM1RA                         +0     321   
  mem_reg[12][3]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][3]/CK
End-point    : fifomem/mem_reg[12][3]/D

path 233:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][2]/CK                             400           100 R 
  mem_reg[12][2]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][2]/D    SDFQM1RA                         +0     321   
  mem_reg[12][2]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][2]/CK
End-point    : fifomem/mem_reg[12][2]/D

path 234:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][1]/CK                             400           100 R 
  mem_reg[12][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][1]/D    SDFQM1RA                         +0     321   
  mem_reg[12][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][1]/CK
End-point    : fifomem/mem_reg[12][1]/D

path 235:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[12][0]/CK                             400           100 R 
  mem_reg[12][0]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[12][0]/D    SDFQM1RA                         +0     321   
  mem_reg[12][0]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[12][0]/CK
End-point    : fifomem/mem_reg[12][0]/D

path 236:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][7]/CK                             400           100 R 
  mem_reg[10][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][7]/D    SDFQM1RA                         +0     321   
  mem_reg[10][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][7]/CK
End-point    : fifomem/mem_reg[10][7]/D

path 237:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][6]/CK                             400           100 R 
  mem_reg[10][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][6]/D    SDFQM1RA                         +0     321   
  mem_reg[10][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][6]/CK
End-point    : fifomem/mem_reg[10][6]/D

path 238:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[10][5]/CK                             400           100 R 
  mem_reg[10][5]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
  mem_reg[10][5]/D    SDFQM1RA                         +0     321   
  mem_reg[10][5]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9486ps 
Start-point  : fifomem/mem_reg[10][5]/CK
End-point    : fifomem/mem_reg[10][5]/D

path 239:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][7]/CK                             400           100 R 
  mem_reg[9][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][7]/D    SDFQM1RA                         +0     320   
  mem_reg[9][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][7]/CK
End-point    : fifomem/mem_reg[9][7]/D

path 240:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][6]/CK                             400           100 R 
  mem_reg[9][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][6]/D    SDFQM1RA                         +0     320   
  mem_reg[9][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][6]/CK
End-point    : fifomem/mem_reg[9][6]/D

path 241:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][5]/CK                             400           100 R 
  mem_reg[9][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][5]/D    SDFQM1RA                         +0     320   
  mem_reg[9][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][5]/CK
End-point    : fifomem/mem_reg[9][5]/D

path 242:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][4]/CK                             400           100 R 
  mem_reg[9][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][4]/D    SDFQM1RA                         +0     320   
  mem_reg[9][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][4]/CK
End-point    : fifomem/mem_reg[9][4]/D

path 243:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][3]/CK                             400           100 R 
  mem_reg[9][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][3]/D    SDFQM1RA                         +0     320   
  mem_reg[9][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][3]/CK
End-point    : fifomem/mem_reg[9][3]/D

path 244:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][2]/CK                             400           100 R 
  mem_reg[9][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][2]/D    SDFQM1RA                         +0     320   
  mem_reg[9][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][2]/CK
End-point    : fifomem/mem_reg[9][2]/D

path 245:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][1]/CK                             400           100 R 
  mem_reg[9][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][1]/D    SDFQM1RA                         +0     320   
  mem_reg[9][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][1]/CK
End-point    : fifomem/mem_reg[9][1]/D

path 246:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[9][0]/CK                             400           100 R 
  mem_reg[9][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[9][0]/D    SDFQM1RA                         +0     320   
  mem_reg[9][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[9][0]/CK
End-point    : fifomem/mem_reg[9][0]/D

path 247:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][7]/CK                             400           100 R 
  mem_reg[7][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[7][7]/D    SDFQM1RA                         +0     320   
  mem_reg[7][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[7][7]/CK
End-point    : fifomem/mem_reg[7][7]/D

path 248:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][5]/CK                             400           100 R 
  mem_reg[7][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[7][5]/D    SDFQM1RA                         +0     320   
  mem_reg[7][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[7][5]/CK
End-point    : fifomem/mem_reg[7][5]/D

path 249:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][1]/CK                             400           100 R 
  mem_reg[7][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[7][1]/D    SDFQM1RA                         +0     320   
  mem_reg[7][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[7][1]/CK
End-point    : fifomem/mem_reg[7][1]/D

path 250:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][7]/CK                             400           100 R 
  mem_reg[15][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][7]/D    SDFQM1RA                         +0     320   
  mem_reg[15][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][7]/CK
End-point    : fifomem/mem_reg[15][7]/D

path 251:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][6]/CK                             400           100 R 
  mem_reg[15][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][6]/D    SDFQM1RA                         +0     320   
  mem_reg[15][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][6]/CK
End-point    : fifomem/mem_reg[15][6]/D

path 252:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][5]/CK                             400           100 R 
  mem_reg[15][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][5]/D    SDFQM1RA                         +0     320   
  mem_reg[15][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][5]/CK
End-point    : fifomem/mem_reg[15][5]/D

path 253:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][6]/CK                             400           100 R 
  mem_reg[7][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[7][6]/D    SDFQM1RA                         +0     320   
  mem_reg[7][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[7][6]/CK
End-point    : fifomem/mem_reg[7][6]/D

path 254:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][4]/CK                             400           100 R 
  mem_reg[15][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][4]/D    SDFQM1RA                         +0     320   
  mem_reg[15][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][4]/CK
End-point    : fifomem/mem_reg[15][4]/D

path 255:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][3]/CK                             400           100 R 
  mem_reg[15][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][3]/D    SDFQM1RA                         +0     320   
  mem_reg[15][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][3]/CK
End-point    : fifomem/mem_reg[15][3]/D

path 256:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][2]/CK                             400           100 R 
  mem_reg[15][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][2]/D    SDFQM1RA                         +0     320   
  mem_reg[15][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][2]/CK
End-point    : fifomem/mem_reg[15][2]/D

path 257:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][1]/CK                             400           100 R 
  mem_reg[15][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][1]/D    SDFQM1RA                         +0     320   
  mem_reg[15][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][1]/CK
End-point    : fifomem/mem_reg[15][1]/D

path 258:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[15][0]/CK                             400           100 R 
  mem_reg[15][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[15][0]/D    SDFQM1RA                         +0     320   
  mem_reg[15][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[15][0]/CK
End-point    : fifomem/mem_reg[15][0]/D

path 259:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][7]/CK                             400           100 R 
  mem_reg[13][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][7]/D    SDFQM1RA                         +0     320   
  mem_reg[13][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][7]/CK
End-point    : fifomem/mem_reg[13][7]/D

path 260:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][6]/CK                             400           100 R 
  mem_reg[13][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][6]/D    SDFQM1RA                         +0     320   
  mem_reg[13][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][6]/CK
End-point    : fifomem/mem_reg[13][6]/D

path 261:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][5]/CK                             400           100 R 
  mem_reg[13][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][5]/D    SDFQM1RA                         +0     320   
  mem_reg[13][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][5]/CK
End-point    : fifomem/mem_reg[13][5]/D

path 262:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][4]/CK                             400           100 R 
  mem_reg[13][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][4]/D    SDFQM1RA                         +0     320   
  mem_reg[13][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][4]/CK
End-point    : fifomem/mem_reg[13][4]/D

path 263:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][3]/CK                             400           100 R 
  mem_reg[13][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][3]/D    SDFQM1RA                         +0     320   
  mem_reg[13][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][3]/CK
End-point    : fifomem/mem_reg[13][3]/D

path 264:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][2]/CK                             400           100 R 
  mem_reg[13][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][2]/D    SDFQM1RA                         +0     320   
  mem_reg[13][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][2]/CK
End-point    : fifomem/mem_reg[13][2]/D

path 265:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][1]/CK                             400           100 R 
  mem_reg[13][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][1]/D    SDFQM1RA                         +0     320   
  mem_reg[13][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][1]/CK
End-point    : fifomem/mem_reg[13][1]/D

path 266:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][7]/CK                             400           100 R 
  mem_reg[11][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][7]/D    SDFQM1RA                         +0     320   
  mem_reg[11][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][7]/CK
End-point    : fifomem/mem_reg[11][7]/D

path 267:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][6]/CK                             400           100 R 
  mem_reg[11][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][6]/D    SDFQM1RA                         +0     320   
  mem_reg[11][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][6]/CK
End-point    : fifomem/mem_reg[11][6]/D

path 268:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][5]/CK                             400           100 R 
  mem_reg[11][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][5]/D    SDFQM1RA                         +0     320   
  mem_reg[11][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][5]/CK
End-point    : fifomem/mem_reg[11][5]/D

path 269:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][4]/CK                             400           100 R 
  mem_reg[11][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][4]/D    SDFQM1RA                         +0     320   
  mem_reg[11][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][4]/CK
End-point    : fifomem/mem_reg[11][4]/D

path 270:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][4]/CK                             400           100 R 
  mem_reg[3][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[3][4]/D    SDFQM1RA                         +0     320   
  mem_reg[3][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[3][4]/CK
End-point    : fifomem/mem_reg[3][4]/D

path 271:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][3]/CK                             400           100 R 
  mem_reg[11][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][3]/D    SDFQM1RA                         +0     320   
  mem_reg[11][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][3]/CK
End-point    : fifomem/mem_reg[11][3]/D

path 272:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][2]/CK                             400           100 R 
  mem_reg[11][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][2]/D    SDFQM1RA                         +0     320   
  mem_reg[11][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][2]/CK
End-point    : fifomem/mem_reg[11][2]/D

path 273:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][1]/CK                             400           100 R 
  mem_reg[11][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][1]/D    SDFQM1RA                         +0     320   
  mem_reg[11][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][1]/CK
End-point    : fifomem/mem_reg[11][1]/D

path 274:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[11][0]/CK                             400           100 R 
  mem_reg[11][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[11][0]/D    SDFQM1RA                         +0     320   
  mem_reg[11][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[11][0]/CK
End-point    : fifomem/mem_reg[11][0]/D

path 275:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][3]/CK                             400           100 R 
  mem_reg[3][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[3][3]/D    SDFQM1RA                         +0     320   
  mem_reg[3][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[3][3]/CK
End-point    : fifomem/mem_reg[3][3]/D

path 276:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][2]/CK                             400           100 R 
  mem_reg[3][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[3][2]/D    SDFQM1RA                         +0     320   
  mem_reg[3][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[3][2]/CK
End-point    : fifomem/mem_reg[3][2]/D

path 277:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][0]/CK                             400           100 R 
  mem_reg[3][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[3][0]/D    SDFQM1RA                         +0     320   
  mem_reg[3][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[3][0]/CK
End-point    : fifomem/mem_reg[3][0]/D

path 278:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
fifomem
  mem_reg[13][0]/CK                             400           100 R 
  mem_reg[13][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
  mem_reg[13][0]/D    SDFQM1RA                         +0     320   
  mem_reg[13][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9487ps 
Start-point  : fifomem/mem_reg[13][0]/CK
End-point    : fifomem/mem_reg[13][0]/D

path 279:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][4]/CK                             400           100 R 
  mem_reg[6][4]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
  mem_reg[6][4]/D    SDFQM1RA                         +0     319   
  mem_reg[6][4]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9489ps 
Start-point  : fifomem/mem_reg[6][4]/CK
End-point    : fifomem/mem_reg[6][4]/D

path 280:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][3]/CK                             400           100 R 
  mem_reg[6][3]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
  mem_reg[6][3]/D    SDFQM1RA                         +0     319   
  mem_reg[6][3]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9489ps 
Start-point  : fifomem/mem_reg[6][3]/CK
End-point    : fifomem/mem_reg[6][3]/D

path 281:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][2]/CK                             400           100 R 
  mem_reg[6][2]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
  mem_reg[6][2]/D    SDFQM1RA                         +0     319   
  mem_reg[6][2]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9489ps 
Start-point  : fifomem/mem_reg[6][2]/CK
End-point    : fifomem/mem_reg[6][2]/D

path 282:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[6][0]/CK                             400           100 R 
  mem_reg[6][0]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
  mem_reg[6][0]/D    SDFQM1RA                         +0     319   
  mem_reg[6][0]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9489ps 
Start-point  : fifomem/mem_reg[6][0]/CK
End-point    : fifomem/mem_reg[6][0]/D

path 283:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][4]/CK                             400           100 R 
  mem_reg[7][4]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[7][4]/D    SDFQM1RA                         +0     317   
  mem_reg[7][4]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[7][4]/CK
End-point    : fifomem/mem_reg[7][4]/D

path 284:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][3]/CK                             400           100 R 
  mem_reg[7][3]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[7][3]/D    SDFQM1RA                         +0     317   
  mem_reg[7][3]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[7][3]/CK
End-point    : fifomem/mem_reg[7][3]/D

path 285:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][2]/CK                             400           100 R 
  mem_reg[7][2]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[7][2]/D    SDFQM1RA                         +0     317   
  mem_reg[7][2]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[7][2]/CK
End-point    : fifomem/mem_reg[7][2]/D

path 286:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[7][0]/CK                             400           100 R 
  mem_reg[7][0]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[7][0]/D    SDFQM1RA                         +0     317   
  mem_reg[7][0]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[7][0]/CK
End-point    : fifomem/mem_reg[7][0]/D

path 287:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][7]/CK                             400           100 R 
  mem_reg[3][7]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[3][7]/D    SDFQM1RA                         +0     317   
  mem_reg[3][7]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[3][7]/CK
End-point    : fifomem/mem_reg[3][7]/D

path 288:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][6]/CK                             400           100 R 
  mem_reg[3][6]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[3][6]/D    SDFQM1RA                         +0     317   
  mem_reg[3][6]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[3][6]/CK
End-point    : fifomem/mem_reg[3][6]/D

path 289:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][5]/CK                             400           100 R 
  mem_reg[3][5]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[3][5]/D    SDFQM1RA                         +0     317   
  mem_reg[3][5]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[3][5]/CK
End-point    : fifomem/mem_reg[3][5]/D

path 290:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
fifomem
  mem_reg[3][1]/CK                             400           100 R 
  mem_reg[3][1]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
  mem_reg[3][1]/D    SDFQM1RA                         +0     317   
  mem_reg[3][1]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9491ps 
Start-point  : fifomem/mem_reg[3][1]/CK
End-point    : fifomem/mem_reg[3][1]/D

path 291:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)         launch                                     0 R 
                     latency                         +100     100 R 
wptr_full
  wfull_reg/CK                                  400           100 R 
  wfull_reg/Q        DFQRM2RA           6  4.7   41  +290     390 F 
wptr_full/wfull 
wfull                interconnect                41    +0     390 F 
                     out port                          +0     390 F 
(fifo.sdc_line_85)   ext delay                         +0     390 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)         capture                                10000 R 
                     latency                         +100   10100 R 
                     uncertainty                     -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9510ps 
Start-point  : wptr_full/wfull_reg/CK
End-point    : wfull

path 292:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock wclk)           launch                                    0 R 
                       latency                        +100     100 R 
sync_r2w
  wq1_rptr_reg[2]/CK                             400           100 R 
  wq1_rptr_reg[2]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
  wq2_rptr_reg[2]/D    DFQRM2RA                         +0     362   
  wq2_rptr_reg[2]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)           capture                               10000 R 
                       latency                        +100   10100 R 
                       uncertainty                    -200    9900 R 
---------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9568ps 
Start-point  : sync_r2w/wq1_rptr_reg[2]/CK
End-point    : sync_r2w/wq2_rptr_reg[2]/D

path 293:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock wclk)           launch                                    0 R 
                       latency                        +100     100 R 
sync_r2w
  wq1_rptr_reg[0]/CK                             400           100 R 
  wq1_rptr_reg[0]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
  wq2_rptr_reg[0]/D    DFQRM2RA                         +0     362   
  wq2_rptr_reg[0]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)           capture                               10000 R 
                       latency                        +100   10100 R 
                       uncertainty                    -200    9900 R 
---------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9568ps 
Start-point  : sync_r2w/wq1_rptr_reg[0]/CK
End-point    : sync_r2w/wq2_rptr_reg[0]/D

path 294:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock wclk)           launch                                    0 R 
                       latency                        +100     100 R 
sync_r2w
  wq1_rptr_reg[1]/CK                             400           100 R 
  wq1_rptr_reg[1]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
  wq2_rptr_reg[1]/D    DFQRM2RA                         +0     362   
  wq2_rptr_reg[1]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)           capture                               10000 R 
                       latency                        +100   10100 R 
                       uncertainty                    -200    9900 R 
---------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9568ps 
Start-point  : sync_r2w/wq1_rptr_reg[1]/CK
End-point    : sync_r2w/wq2_rptr_reg[1]/D

path 295:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock wclk)           launch                                    0 R 
                       latency                        +100     100 R 
sync_r2w
  wq1_rptr_reg[3]/CK                             400           100 R 
  wq1_rptr_reg[3]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
  wq2_rptr_reg[3]/D    DFQRM2RA                         +0     362   
  wq2_rptr_reg[3]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)           capture                               10000 R 
                       latency                        +100   10100 R 
                       uncertainty                    -200    9900 R 
---------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9568ps 
Start-point  : sync_r2w/wq1_rptr_reg[3]/CK
End-point    : sync_r2w/wq2_rptr_reg[3]/D

path 296:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock wclk)           launch                                    0 R 
                       latency                        +100     100 R 
sync_r2w
  wq1_rptr_reg[4]/CK                             400           100 R 
  wq1_rptr_reg[4]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
  wq2_rptr_reg[4]/D    DFQRM2RA                         +0     362   
  wq2_rptr_reg[4]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)           capture                               10000 R 
                       latency                        +100   10100 R 
                       uncertainty                    -200    9900 R 
---------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9568ps 
Start-point  : sync_r2w/wq1_rptr_reg[4]/CK
End-point    : sync_r2w/wq2_rptr_reg[4]/D

path 297:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[10][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[10][4]/SD

path 298:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[10][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[10][3]/SD

path 299:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[10][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[10][2]/SD

path 300:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[10][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[10][1]/SD

path 301:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[10][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[10][0]/SD

path 302:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 F 
wdata[7]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[9][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[9][7]/SD

path 303:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 F 
wdata[6]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[9][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[9][6]/SD

path 304:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 F 
wdata[5]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[9][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[9][5]/SD

path 305:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 F 
wdata[4]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[9][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[9][4]/SD

path 306:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 F 
wdata[3]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[9][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[9][3]/SD

path 307:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 F 
wdata[2]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[9][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[9][2]/SD

path 308:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 F 
wdata[1]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[9][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[9][1]/SD

path 309:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 F 
wdata[0]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[9][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[9][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[9][0]/SD

path 310:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 F 
wdata[7]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[7][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[7][7]/SD

path 311:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 F 
wdata[5]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[7][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[7][5]/SD

path 312:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 F 
wdata[4]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[7][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[7][4]/SD

path 313:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 F 
wdata[3]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[7][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[7][3]/SD

path 314:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 F 
wdata[2]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[7][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[7][2]/SD

path 315:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 F 
wdata[1]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[7][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[7][1]/SD

path 316:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 F 
wdata[0]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[7][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[7][0]/SD

path 317:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 F 
wdata[7]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[6][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[6][7]/SD

path 318:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 F 
wdata[6]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[6][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[6][6]/SD

path 319:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 F 
wdata[5]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[6][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[6][5]/SD

path 320:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 F 
wdata[4]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[6][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[6][4]/SD

path 321:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 F 
wdata[3]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[6][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[6][3]/SD

path 322:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 F 
wdata[2]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[6][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[6][2]/SD

path 323:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 F 
wdata[1]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[6][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[6][1]/SD

path 324:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 F 
wdata[0]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[6][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[6][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[6][0]/SD

path 325:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[15][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[15][7]/SD

path 326:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[15][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[15][6]/SD

path 327:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[15][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[15][5]/SD

path 328:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 F 
wdata[6]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[7][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[7][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[7][6]/SD

path 329:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[15][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[15][4]/SD

path 330:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[15][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[15][3]/SD

path 331:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[15][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[15][2]/SD

path 332:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[15][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[15][1]/SD

path 333:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[15][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[15][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[15][0]/SD

path 334:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[14][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[14][7]/SD

path 335:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[14][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[14][6]/SD

path 336:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[14][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[14][5]/SD

path 337:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[14][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[14][4]/SD

path 338:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[14][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[14][3]/SD

path 339:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[14][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[14][2]/SD

path 340:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[14][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[14][1]/SD

path 341:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[14][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[14][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[14][0]/SD

path 342:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[13][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[13][7]/SD

path 343:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[13][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[13][6]/SD

path 344:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[13][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[13][5]/SD

path 345:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[13][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[13][4]/SD

path 346:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[13][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[13][3]/SD

path 347:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[13][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[13][2]/SD

path 348:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[13][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[13][1]/SD

path 349:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[12][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[12][7]/SD

path 350:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[12][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[12][6]/SD

path 351:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[12][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[12][5]/SD

path 352:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[12][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[12][4]/SD

path 353:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[12][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[12][3]/SD

path 354:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[12][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[12][2]/SD

path 355:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 F 
wdata[7]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[3][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[3][7]/SD

path 356:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[12][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[12][1]/SD

path 357:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[12][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[12][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[12][0]/SD

path 358:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 F 
wdata[6]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[3][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[3][6]/SD

path 359:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[11][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[11][7]/SD

path 360:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[11][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[11][6]/SD

path 361:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[11][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[11][5]/SD

path 362:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_80)    ext delay                        +0     100 F 
wdata[4]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[11][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[11][4]/SD

path 363:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 F 
wdata[5]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[3][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[3][5]/SD

path 364:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 F 
wdata[4]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[4] 
  mem_reg[3][4]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[3][4]/SD

path 365:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_79)    ext delay                        +0     100 F 
wdata[3]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[11][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[11][3]/SD

path 366:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_78)    ext delay                        +0     100 F 
wdata[2]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[11][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[11][2]/SD

path 367:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_77)    ext delay                        +0     100 F 
wdata[1]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[11][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[11][1]/SD

path 368:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[11][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[11][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[11][0]/SD

path 369:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 F 
wdata[3]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[3] 
  mem_reg[3][3]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[3][3]/SD

path 370:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_83)    ext delay                        +0     100 F 
wdata[7]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[7] 
  mem_reg[10][7]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[10][7]/SD

path 371:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_82)    ext delay                        +0     100 F 
wdata[6]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[6] 
  mem_reg[10][6]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[10][6]/SD

path 372:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_81)    ext delay                        +0     100 F 
wdata[5]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[5] 
  mem_reg[10][5]/SD   SDFQM1RA                         +0     100   
  mem_reg[10][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[10][5]/SD

path 373:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 F 
wdata[2]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[2] 
  mem_reg[3][2]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[3][2]/SD

path 374:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 F 
wdata[1]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[1] 
  mem_reg[3][1]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[3][1]/SD

path 375:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 F 
wdata[0]             in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[3][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[3][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[3][0]/SD

path 376:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)          launch                                    0 R 
                      latency                        +100     100 R 
(fifo.sdc_line_76)    ext delay                        +0     100 F 
wdata[0]              in port          16 15.9    0    +0     100 F 
fifomem/wdata[0] 
  mem_reg[13][0]/SD   SDFQM1RA                         +0     100   
  mem_reg[13][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)          capture                               10000 R 
                      latency                        +100   10100 R 
                      uncertainty                    -200    9900 R 
--------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9629ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[13][0]/SD

path 377:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[2][7]/D    SDFQM2RA                         +0     100   
  mem_reg[2][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[2][7]/D

path 378:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[2][6]/D    SDFQM2RA                         +0     100   
  mem_reg[2][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[2][6]/D

path 379:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[2][5]/D    SDFQM2RA                         +0     100   
  mem_reg[2][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[2][5]/D

path 380:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[2][4]/D    SDFQM2RA                         +0     100   
  mem_reg[2][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[2][4]/D

path 381:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[2][3]/D    SDFQM2RA                         +0     100   
  mem_reg[2][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[2][3]/D

path 382:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[8][7]/D    SDFQM2RA                         +0     100   
  mem_reg[8][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[8][7]/D

path 383:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[8][6]/D    SDFQM2RA                         +0     100   
  mem_reg[8][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[8][6]/D

path 384:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[8][5]/D    SDFQM2RA                         +0     100   
  mem_reg[8][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[8][5]/D

path 385:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[2][2]/D    SDFQM2RA                         +0     100   
  mem_reg[2][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[2][2]/D

path 386:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[2][1]/D    SDFQM2RA                         +0     100   
  mem_reg[2][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[2][1]/D

path 387:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[8][4]/D    SDFQM2RA                         +0     100   
  mem_reg[8][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[8][4]/D

path 388:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[8][3]/D    SDFQM2RA                         +0     100   
  mem_reg[8][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[8][3]/D

path 389:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[2][0]/D    SDFQM2RA                         +0     100   
  mem_reg[2][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[2][0]/D

path 390:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[8][2]/D    SDFQM2RA                         +0     100   
  mem_reg[8][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[8][2]/D

path 391:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[8][1]/D    SDFQM2RA                         +0     100   
  mem_reg[8][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[8][1]/D

path 392:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[1][7]/D    SDFQM2RA                         +0     100   
  mem_reg[1][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[1][7]/D

path 393:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[8][0]/D    SDFQM2RA                         +0     100   
  mem_reg[8][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[8][0]/D

path 394:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[5][3]/D    SDFQM2RA                         +0     100   
  mem_reg[5][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[5][3]/D

path 395:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[1][6]/D    SDFQM2RA                         +0     100   
  mem_reg[1][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[1][6]/D

path 396:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[1][5]/D    SDFQM2RA                         +0     100   
  mem_reg[1][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[1][5]/D

path 397:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[1][4]/D    SDFQM2RA                         +0     100   
  mem_reg[1][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[1][4]/D

path 398:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[1][3]/D    SDFQM2RA                         +0     100   
  mem_reg[1][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[1][3]/D

path 399:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[1][2]/D    SDFQM2RA                         +0     100   
  mem_reg[1][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[1][2]/D

path 400:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[1][1]/D    SDFQM2RA                         +0     100   
  mem_reg[1][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[1][1]/D

path 401:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[1][0]/D    SDFQM2RA                         +0     100   
  mem_reg[1][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[1][0]/D

path 402:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[5][7]/D    SDFQM2RA                         +0     100   
  mem_reg[5][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[5][7]/D

path 403:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[5][6]/D    SDFQM2RA                         +0     100   
  mem_reg[5][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[5][6]/D

path 404:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[0][7]/D    SDFQM2RA                         +0     100   
  mem_reg[0][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[0][7]/D

path 405:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[0][6]/D    SDFQM2RA                         +0     100   
  mem_reg[0][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[0][6]/D

path 406:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[5][5]/D    SDFQM2RA                         +0     100   
  mem_reg[5][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[5][5]/D

path 407:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[5][4]/D    SDFQM2RA                         +0     100   
  mem_reg[5][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[5][4]/D

path 408:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[0][5]/D    SDFQM2RA                         +0     100   
  mem_reg[0][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[0][5]/D

path 409:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[5][2]/D    SDFQM2RA                         +0     100   
  mem_reg[5][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[5][2]/D

path 410:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[0][4]/D    SDFQM2RA                         +0     100   
  mem_reg[0][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[0][4]/D

path 411:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[5][1]/D    SDFQM2RA                         +0     100   
  mem_reg[5][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[5][1]/D

path 412:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[5][0]/D    SDFQM2RA                         +0     100   
  mem_reg[5][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[5][0]/D

path 413:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_83)   ext delay                        +0     100 R 
wdata[7]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[7] 
  mem_reg[4][7]/D    SDFQM2RA                         +0     100   
  mem_reg[4][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[7]
End-point    : fifomem/mem_reg[4][7]/D

path 414:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[0][3]/D    SDFQM2RA                         +0     100   
  mem_reg[0][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[0][3]/D

path 415:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[0][2]/D    SDFQM2RA                         +0     100   
  mem_reg[0][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[0][2]/D

path 416:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_82)   ext delay                        +0     100 R 
wdata[6]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[6] 
  mem_reg[4][6]/D    SDFQM2RA                         +0     100   
  mem_reg[4][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[6]
End-point    : fifomem/mem_reg[4][6]/D

path 417:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_81)   ext delay                        +0     100 R 
wdata[5]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[5] 
  mem_reg[4][5]/D    SDFQM2RA                         +0     100   
  mem_reg[4][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[5]
End-point    : fifomem/mem_reg[4][5]/D

path 418:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_80)   ext delay                        +0     100 R 
wdata[4]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[4] 
  mem_reg[4][4]/D    SDFQM2RA                         +0     100   
  mem_reg[4][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[4]
End-point    : fifomem/mem_reg[4][4]/D

path 419:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_79)   ext delay                        +0     100 R 
wdata[3]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[3] 
  mem_reg[4][3]/D    SDFQM2RA                         +0     100   
  mem_reg[4][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[3]
End-point    : fifomem/mem_reg[4][3]/D

path 420:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[0][0]/D    SDFQM2RA                         +0     100   
  mem_reg[0][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[0][0]/D

path 421:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_78)   ext delay                        +0     100 R 
wdata[2]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[2] 
  mem_reg[4][2]/D    SDFQM2RA                         +0     100   
  mem_reg[4][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[2]
End-point    : fifomem/mem_reg[4][2]/D

path 422:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[4][1]/D    SDFQM2RA                         +0     100   
  mem_reg[4][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[4][1]/D

path 423:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_76)   ext delay                        +0     100 R 
wdata[0]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[0] 
  mem_reg[4][0]/D    SDFQM2RA                         +0     100   
  mem_reg[4][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[0]
End-point    : fifomem/mem_reg[4][0]/D

path 424:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
                     latency                        +100     100 R 
(fifo.sdc_line_77)   ext delay                        +0     100 R 
wdata[1]             in port          16 15.9    0    +0     100 R 
fifomem/wdata[1] 
  mem_reg[0][1]/D    SDFQM2RA                         +0     100   
  mem_reg[0][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               10000 R 
                     latency                        +100   10100 R 
                     uncertainty                    -200    9900 R 
-------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :    9784ps 
Start-point  : wdata[1]
End-point    : fifomem/mem_reg[0][1]/D

path 425:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
rptr_empty
  rptr_reg[4]/CK                              400           100 R 
  rptr_reg[4]/Q        DFQRM2RA       3  3.4   49  +275     375 R 
rptr_empty/rptr[4] 
sync_r2w/rptr[4] 
  wq1_rptr_reg[4]/D    DFQRM2RA                      +0     375   
  wq1_rptr_reg[4]/CK   setup                  400   -25     350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty/rptr_reg[4]/CK
End-point    : sync_r2w/wq1_rptr_reg[4]/D

path 426:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
rptr_empty
  rptr_reg[0]/CK                              400           100 R 
  rptr_reg[0]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
rptr_empty/rptr[0] 
sync_r2w/rptr[0] 
  wq1_rptr_reg[0]/D    DFQRM2RA                      +0     362   
  wq1_rptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty/rptr_reg[0]/CK
End-point    : sync_r2w/wq1_rptr_reg[0]/D

path 427:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
rptr_empty
  rptr_reg[1]/CK                              400           100 R 
  rptr_reg[1]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
rptr_empty/rptr[1] 
sync_r2w/rptr[1] 
  wq1_rptr_reg[1]/D    DFQRM2RA                      +0     362   
  wq1_rptr_reg[1]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty/rptr_reg[1]/CK
End-point    : sync_r2w/wq1_rptr_reg[1]/D

path 428:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
rptr_empty
  rptr_reg[3]/CK                              400           100 R 
  rptr_reg[3]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
rptr_empty/rptr[3] 
sync_r2w/rptr[3] 
  wq1_rptr_reg[3]/D    DFQRM2RA                      +0     362   
  wq1_rptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty/rptr_reg[3]/CK
End-point    : sync_r2w/wq1_rptr_reg[3]/D

path 429:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock rclk)           launch                                 0 R 
                       latency                     +100     100 R 
rptr_empty
  rptr_reg[2]/CK                              400           100 R 
  rptr_reg[2]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
rptr_empty/rptr[2] 
sync_r2w/rptr[2] 
  wq1_rptr_reg[2]/D    DFQRM2RA                      +0     362   
  wq1_rptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty/rptr_reg[2]/CK
End-point    : sync_r2w/wq1_rptr_reg[2]/D

path 430:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock wclk)           launch                                 0 R 
                       latency                     +100     100 R 
wptr_full
  wptr_reg[4]/CK                              400           100 R 
  wptr_reg[4]/Q        DFQRM2RA       3  3.4   49  +275     375 R 
wptr_full/wptr[4] 
sync_w2r/wptr[4] 
  rq1_wptr_reg[4]/D    DFQRM2RA                      +0     375   
  rq1_wptr_reg[4]/CK   setup                  400   -25     350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full/wptr_reg[4]/CK
End-point    : sync_w2r/rq1_wptr_reg[4]/D

path 431:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock wclk)           launch                                 0 R 
                       latency                     +100     100 R 
wptr_full
  wptr_reg[0]/CK                              400           100 R 
  wptr_reg[0]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
wptr_full/wptr[0] 
sync_w2r/wptr[0] 
  rq1_wptr_reg[0]/D    DFQRM2RA                      +0     362   
  rq1_wptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full/wptr_reg[0]/CK
End-point    : sync_w2r/rq1_wptr_reg[0]/D

path 432:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock wclk)           launch                                 0 R 
                       latency                     +100     100 R 
wptr_full
  wptr_reg[1]/CK                              400           100 R 
  wptr_reg[1]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
wptr_full/wptr[1] 
sync_w2r/wptr[1] 
  rq1_wptr_reg[1]/D    DFQRM2RA                      +0     362   
  rq1_wptr_reg[1]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full/wptr_reg[1]/CK
End-point    : sync_w2r/rq1_wptr_reg[1]/D

path 433:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock wclk)           launch                                 0 R 
                       latency                     +100     100 R 
wptr_full
  wptr_reg[3]/CK                              400           100 R 
  wptr_reg[3]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
wptr_full/wptr[3] 
sync_w2r/wptr[3] 
  rq1_wptr_reg[3]/D    DFQRM2RA                      +0     362   
  rq1_wptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full/wptr_reg[3]/CK
End-point    : sync_w2r/rq1_wptr_reg[3]/D

path 434:

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock wclk)           launch                                 0 R 
                       latency                     +100     100 R 
wptr_full
  wptr_reg[2]/CK                              400           100 R 
  wptr_reg[2]/Q        DFQRM2RA       1  1.3   30  +262     362 R 
wptr_full/wptr[2] 
sync_w2r/wptr[2] 
  rq1_wptr_reg[2]/D    DFQRM2RA                      +0     362   
  rq1_wptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)           capture                                  R 
------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full/wptr_reg[2]/CK
End-point    : sync_w2r/rq1_wptr_reg[2]/D

path 435:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wbin_reg[1]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wbin_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 436:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wbin_reg[0]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wbin_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 437:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wbin_reg[3]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wbin_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 438:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wptr_reg[4]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 439:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wbin_reg[2]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wbin_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 440:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wfull_reg/RB          DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wfull_reg/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 441:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wptr_reg[0]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 442:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wptr_reg[1]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 443:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wptr_reg[2]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 444:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock wclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_84)      ext delay                      +0     100 R 
wrst_n             (a)  in port        20  0.0    0    +0     100 R 
wptr_full/wrst_n 
  wptr_reg[3]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full/wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 445:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rbin_reg[1]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rbin_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 446:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rbin_reg[0]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rbin_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 447:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rbin_reg[3]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rbin_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 448:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rptr_reg[4]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 449:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rbin_reg[2]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rbin_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 450:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rempty_reg/SB         DFQSM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rempty_reg/SB

(a) : Net has asynchronous load pins which are being considered ideal.

path 451:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rptr_reg[0]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 452:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rptr_reg[1]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 453:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rptr_reg[2]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 454:

       Pin               Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock rclk)            launch                                  0 R 
                        latency                      +100     100 R 
(fifo.sdc_line_71)      ext delay                      +0     100 R 
rrst_n             (a)  in port        20  0.0    0    +0     100 R 
rptr_empty/rrst_n 
  rptr_reg[3]/RB        DFQRM2RA                       +0     100   
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty/rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 455:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq1_wptr_reg[0]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq1_wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 456:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq1_wptr_reg[1]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq1_wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 457:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq1_wptr_reg[4]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq1_wptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 458:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq1_wptr_reg[3]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq1_wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 459:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq1_wptr_reg[2]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq1_wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 460:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq2_wptr_reg[2]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq2_wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 461:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq2_wptr_reg[0]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq2_wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 462:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq2_wptr_reg[1]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq2_wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 463:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq2_wptr_reg[3]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq2_wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 464:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock rclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_71)        ext delay                      +0     100 R 
rrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_w2r/rrst_n 
  rq2_wptr_reg[4]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r/rq2_wptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 465:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq1_rptr_reg[0]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq1_rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 466:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq1_rptr_reg[1]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq1_rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 467:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq1_rptr_reg[4]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq1_rptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 468:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq1_rptr_reg[3]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq1_rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 469:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq1_rptr_reg[2]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq1_rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 470:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq2_rptr_reg[2]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq2_rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 471:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq2_rptr_reg[0]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq2_rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 472:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq2_rptr_reg[1]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq2_rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 473:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq2_rptr_reg[3]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq2_rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 474:

        Pin                Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock wclk)              launch                                  0 R 
                          latency                      +100     100 R 
(fifo.sdc_line_84)        ext delay                      +0     100 R 
wrst_n               (a)  in port        20  0.0    0    +0     100 R 
sync_r2w/wrst_n 
  wq2_rptr_reg[4]/RB      DFQRM2RA                       +0     100   
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w/wq2_rptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 475:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wbin_reg[1]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wbin_reg[1]/CK

(i) : Net is ideal.

path 476:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wbin_reg[0]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wbin_reg[0]/CK

(i) : Net is ideal.

path 477:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wbin_reg[3]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wbin_reg[3]/CK

(i) : Net is ideal.

path 478:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wptr_reg[4]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wptr_reg[4]/CK

(i) : Net is ideal.

path 479:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wbin_reg[2]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wbin_reg[2]/CK

(i) : Net is ideal.

path 480:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wfull_reg/CK                              DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wfull_reg/CK

(i) : Net is ideal.

path 481:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wptr_reg[0]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wptr_reg[0]/CK

(i) : Net is ideal.

path 482:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wptr_reg[1]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wptr_reg[1]/CK

(i) : Net is ideal.

path 483:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wptr_reg[2]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wptr_reg[2]/CK

(i) : Net is ideal.

path 484:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
wptr_full/wclk (i)
  wptr_reg[3]/CK                            DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full/wptr_reg[3]/CK

(i) : Net is ideal.

path 485:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][4]/CK

(i) : Net is ideal.

path 486:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][3]/CK

(i) : Net is ideal.

path 487:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][2]/CK

(i) : Net is ideal.

path 488:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][1]/CK

(i) : Net is ideal.

path 489:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][7]/CK

(i) : Net is ideal.

path 490:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][0]/CK

(i) : Net is ideal.

path 491:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][7]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][7]/CK

(i) : Net is ideal.

path 492:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][6]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][6]/CK

(i) : Net is ideal.

path 493:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][5]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][5]/CK

(i) : Net is ideal.

path 494:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][6]/CK

(i) : Net is ideal.

path 495:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][5]/CK

(i) : Net is ideal.

path 496:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][4]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][4]/CK

(i) : Net is ideal.

path 497:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][3]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][3]/CK

(i) : Net is ideal.

path 498:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][4]/CK

(i) : Net is ideal.

path 499:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][2]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][2]/CK

(i) : Net is ideal.

path 500:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][1]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][1]/CK

(i) : Net is ideal.

path 501:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][3]/CK

(i) : Net is ideal.

path 502:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[9][0]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[9][0]/CK

(i) : Net is ideal.

path 503:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][7]/CK

(i) : Net is ideal.

path 504:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][6]/CK

(i) : Net is ideal.

path 505:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][5]/CK

(i) : Net is ideal.

path 506:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][2]/CK

(i) : Net is ideal.

path 507:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][1]/CK

(i) : Net is ideal.

path 508:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][4]/CK

(i) : Net is ideal.

path 509:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][3]/CK

(i) : Net is ideal.

path 510:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[2][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[2][0]/CK

(i) : Net is ideal.

path 511:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][2]/CK

(i) : Net is ideal.

path 512:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][1]/CK

(i) : Net is ideal.

path 513:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][7]/CK

(i) : Net is ideal.

path 514:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[8][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[8][0]/CK

(i) : Net is ideal.

path 515:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][7]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][7]/CK

(i) : Net is ideal.

path 516:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][3]/CK

(i) : Net is ideal.

path 517:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][6]/CK

(i) : Net is ideal.

path 518:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][5]/CK

(i) : Net is ideal.

path 519:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][5]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][5]/CK

(i) : Net is ideal.

path 520:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][4]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][4]/CK

(i) : Net is ideal.

path 521:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][3]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][3]/CK

(i) : Net is ideal.

path 522:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][2]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][2]/CK

(i) : Net is ideal.

path 523:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][4]/CK

(i) : Net is ideal.

path 524:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][1]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][1]/CK

(i) : Net is ideal.

path 525:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][0]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][0]/CK

(i) : Net is ideal.

path 526:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][7]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][7]/CK

(i) : Net is ideal.

path 527:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][6]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][6]/CK

(i) : Net is ideal.

path 528:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][3]/CK

(i) : Net is ideal.

path 529:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][2]/CK

(i) : Net is ideal.

path 530:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][1]/CK

(i) : Net is ideal.

path 531:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][5]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][5]/CK

(i) : Net is ideal.

path 532:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][4]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][4]/CK

(i) : Net is ideal.

path 533:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][3]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][3]/CK

(i) : Net is ideal.

path 534:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][2]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][2]/CK

(i) : Net is ideal.

path 535:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[1][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[1][0]/CK

(i) : Net is ideal.

path 536:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][1]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][1]/CK

(i) : Net is ideal.

path 537:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[6][0]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[6][0]/CK

(i) : Net is ideal.

path 538:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][7]/CK

(i) : Net is ideal.

path 539:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][6]/CK

(i) : Net is ideal.

path 540:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][7]/CK

(i) : Net is ideal.

path 541:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][6]/CK

(i) : Net is ideal.

path 542:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][5]/CK

(i) : Net is ideal.

path 543:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][7]/CK

(i) : Net is ideal.

path 544:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][4]/CK

(i) : Net is ideal.

path 545:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][5]/CK

(i) : Net is ideal.

path 546:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][6]/CK

(i) : Net is ideal.

path 547:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][5]/CK

(i) : Net is ideal.

path 548:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[7][6]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[7][6]/CK

(i) : Net is ideal.

path 549:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][4]/CK

(i) : Net is ideal.

path 550:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][3]/CK

(i) : Net is ideal.

path 551:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][2]/CK

(i) : Net is ideal.

path 552:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][4]/CK

(i) : Net is ideal.

path 553:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][2]/CK

(i) : Net is ideal.

path 554:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][1]/CK

(i) : Net is ideal.

path 555:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][1]/CK

(i) : Net is ideal.

path 556:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[15][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[15][0]/CK

(i) : Net is ideal.

path 557:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[5][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[5][0]/CK

(i) : Net is ideal.

path 558:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][7]/CK

(i) : Net is ideal.

path 559:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][6]/CK

(i) : Net is ideal.

path 560:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][5]/CK

(i) : Net is ideal.

path 561:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][4]/CK

(i) : Net is ideal.

path 562:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][7]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][7]/CK

(i) : Net is ideal.

path 563:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][3]/CK

(i) : Net is ideal.

path 564:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][2]/CK

(i) : Net is ideal.

path 565:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][3]/CK

(i) : Net is ideal.

path 566:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][2]/CK

(i) : Net is ideal.

path 567:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][6]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][6]/CK

(i) : Net is ideal.

path 568:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][1]/CK

(i) : Net is ideal.

path 569:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[14][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[14][0]/CK

(i) : Net is ideal.

path 570:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][5]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][5]/CK

(i) : Net is ideal.

path 571:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][7]/CK

(i) : Net is ideal.

path 572:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][6]/CK

(i) : Net is ideal.

path 573:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][5]/CK

(i) : Net is ideal.

path 574:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][4]/CK

(i) : Net is ideal.

path 575:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][4]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][4]/CK

(i) : Net is ideal.

path 576:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][3]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][3]/CK

(i) : Net is ideal.

path 577:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][3]/CK

(i) : Net is ideal.

path 578:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][2]/CK

(i) : Net is ideal.

path 579:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][1]/CK

(i) : Net is ideal.

path 580:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][0]/CK

(i) : Net is ideal.

path 581:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][2]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][2]/CK

(i) : Net is ideal.

path 582:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][7]/CK

(i) : Net is ideal.

path 583:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][6]/CK

(i) : Net is ideal.

path 584:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][5]/CK

(i) : Net is ideal.

path 585:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][4]/CK

(i) : Net is ideal.

path 586:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][1]/CK

(i) : Net is ideal.

path 587:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[4][0]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[4][0]/CK

(i) : Net is ideal.

path 588:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][3]/CK

(i) : Net is ideal.

path 589:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][2]/CK

(i) : Net is ideal.

path 590:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][7]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][7]/CK

(i) : Net is ideal.

path 591:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][1]/CK

(i) : Net is ideal.

path 592:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[12][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[12][0]/CK

(i) : Net is ideal.

path 593:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][6]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][6]/CK

(i) : Net is ideal.

path 594:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][7]/CK

(i) : Net is ideal.

path 595:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][6]/CK

(i) : Net is ideal.

path 596:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][5]/CK

(i) : Net is ideal.

path 597:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][4]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][4]/CK

(i) : Net is ideal.

path 598:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][5]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][5]/CK

(i) : Net is ideal.

path 599:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][4]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][4]/CK

(i) : Net is ideal.

path 600:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][3]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][3]/CK

(i) : Net is ideal.

path 601:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][2]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][2]/CK

(i) : Net is ideal.

path 602:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][1]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][1]/CK

(i) : Net is ideal.

path 603:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[11][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[11][0]/CK

(i) : Net is ideal.

path 604:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][3]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][3]/CK

(i) : Net is ideal.

path 605:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][7]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][7]/CK

(i) : Net is ideal.

path 606:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][6]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][6]/CK

(i) : Net is ideal.

path 607:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[10][5]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[10][5]/CK

(i) : Net is ideal.

path 608:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][2]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][2]/CK

(i) : Net is ideal.

path 609:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][1]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][1]/CK

(i) : Net is ideal.

path 610:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[3][0]/CK                          SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[3][0]/CK

(i) : Net is ideal.

path 611:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[0][1]/CK                          SDFQM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[0][1]/CK

(i) : Net is ideal.

path 612:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
fifomem/wclk (i)
  mem_reg[13][0]/CK                         SDFQM1RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem/mem_reg[13][0]/CK

(i) : Net is ideal.

path 613:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq1_rptr_reg[0]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq1_rptr_reg[0]/CK

(i) : Net is ideal.

path 614:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq1_rptr_reg[1]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq1_rptr_reg[1]/CK

(i) : Net is ideal.

path 615:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq1_rptr_reg[4]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq1_rptr_reg[4]/CK

(i) : Net is ideal.

path 616:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq1_rptr_reg[3]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq1_rptr_reg[3]/CK

(i) : Net is ideal.

path 617:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq1_rptr_reg[2]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq1_rptr_reg[2]/CK

(i) : Net is ideal.

path 618:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq2_rptr_reg[2]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq2_rptr_reg[2]/CK

(i) : Net is ideal.

path 619:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq2_rptr_reg[0]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq2_rptr_reg[0]/CK

(i) : Net is ideal.

path 620:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq2_rptr_reg[1]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq2_rptr_reg[1]/CK

(i) : Net is ideal.

path 621:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq2_rptr_reg[3]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq2_rptr_reg[3]/CK

(i) : Net is ideal.

path 622:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                               5000 F 
                                            latency                      +100    5100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0    5100 F 
wclk                                   (i)  in port       148  0.0    0    +0    5100 F 
sync_r2w/wclk (i)
  wq2_rptr_reg[4]/CK                        DFQRM2RA                       +0    5100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w/wq2_rptr_reg[4]/CK

(i) : Net is ideal.

path 623:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rbin_reg[1]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rbin_reg[1]/CK

(i) : Net is ideal.

path 624:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rbin_reg[0]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rbin_reg[0]/CK

(i) : Net is ideal.

path 625:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rbin_reg[3]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rbin_reg[3]/CK

(i) : Net is ideal.

path 626:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rptr_reg[4]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rptr_reg[4]/CK

(i) : Net is ideal.

path 627:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rbin_reg[2]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rbin_reg[2]/CK

(i) : Net is ideal.

path 628:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rempty_reg/CK                             DFQSM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rempty_reg/CK

(i) : Net is ideal.

path 629:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rptr_reg[0]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rptr_reg[0]/CK

(i) : Net is ideal.

path 630:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rptr_reg[1]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rptr_reg[1]/CK

(i) : Net is ideal.

path 631:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rptr_reg[2]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rptr_reg[2]/CK

(i) : Net is ideal.

path 632:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty/rclk (i)
  rptr_reg[3]/CK                            DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty/rptr_reg[3]/CK

(i) : Net is ideal.

path 633:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq1_wptr_reg[0]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq1_wptr_reg[0]/CK

(i) : Net is ideal.

path 634:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq1_wptr_reg[1]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq1_wptr_reg[1]/CK

(i) : Net is ideal.

path 635:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq1_wptr_reg[4]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq1_wptr_reg[4]/CK

(i) : Net is ideal.

path 636:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq1_wptr_reg[3]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq1_wptr_reg[3]/CK

(i) : Net is ideal.

path 637:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq1_wptr_reg[2]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq1_wptr_reg[2]/CK

(i) : Net is ideal.

path 638:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq2_wptr_reg[2]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq2_wptr_reg[2]/CK

(i) : Net is ideal.

path 639:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq2_wptr_reg[0]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq2_wptr_reg[0]/CK

(i) : Net is ideal.

path 640:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq2_wptr_reg[1]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq2_wptr_reg[1]/CK

(i) : Net is ideal.

path 641:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq2_wptr_reg[3]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq2_wptr_reg[3]/CK

(i) : Net is ideal.

path 642:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r/rclk (i)
  rq2_wptr_reg[4]/CK                        DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r/rq2_wptr_reg[4]/CK

(i) : Net is ideal.

