
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
     2    2.86    0.01    0.08    0.08 v y[6]$_SDFFE_PP0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.08 v _227_/A (INV_X1)
     1    1.95    0.01    0.01    0.09 ^ _227_/ZN (INV_X1)
                                         _035_ (net)
                  0.01    0.00    0.09 ^ _238_/A2 (OAI33_X1)
     1    1.19    0.01    0.01    0.10 v _238_/ZN (OAI33_X1)
                                         _005_ (net)
                  0.01    0.00    0.10 v y[6]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.99    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X2)
     4   10.69    0.01    0.03    0.23 v input2/Z (CLKBUF_X2)
                                         net2 (net)
                  0.01    0.00    0.23 v _142_/A4 (NOR4_X4)
     5    9.51    0.05    0.09    0.33 ^ _142_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.05    0.00    0.33 ^ _162_/A3 (AND3_X2)
     4   11.60    0.02    0.06    0.39 ^ _162_/ZN (AND3_X2)
                                         _092_ (net)
                  0.02    0.00    0.39 ^ _184_/A3 (NAND3_X2)
     4   11.37    0.02    0.03    0.42 v _184_/ZN (NAND3_X2)
                                         _112_ (net)
                  0.02    0.00    0.42 v _185_/A3 (NOR3_X4)
     4   10.24    0.03    0.06    0.49 ^ _185_/ZN (NOR3_X4)
                                         _113_ (net)
                  0.03    0.00    0.49 ^ _236_/C2 (AOI211_X2)
     3    8.31    0.01    0.03    0.51 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.51 v _262_/B1 (AOI221_X2)
     1    2.71    0.04    0.07    0.58 ^ _262_/ZN (AOI221_X2)
                                         _067_ (net)
                  0.04    0.00    0.58 ^ _263_/B1 (OAI21_X1)
     1    1.19    0.01    0.02    0.60 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.60 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.99    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X2)
     4   10.69    0.01    0.03    0.23 v input2/Z (CLKBUF_X2)
                                         net2 (net)
                  0.01    0.00    0.23 v _142_/A4 (NOR4_X4)
     5    9.51    0.05    0.09    0.33 ^ _142_/ZN (NOR4_X4)
                                         _073_ (net)
                  0.05    0.00    0.33 ^ _162_/A3 (AND3_X2)
     4   11.60    0.02    0.06    0.39 ^ _162_/ZN (AND3_X2)
                                         _092_ (net)
                  0.02    0.00    0.39 ^ _184_/A3 (NAND3_X2)
     4   11.37    0.02    0.03    0.42 v _184_/ZN (NAND3_X2)
                                         _112_ (net)
                  0.02    0.00    0.42 v _185_/A3 (NOR3_X4)
     4   10.24    0.03    0.06    0.49 ^ _185_/ZN (NOR3_X4)
                                         _113_ (net)
                  0.03    0.00    0.49 ^ _236_/C2 (AOI211_X2)
     3    8.31    0.01    0.03    0.51 v _236_/ZN (AOI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.51 v _262_/B1 (AOI221_X2)
     1    2.71    0.04    0.07    0.58 ^ _262_/ZN (AOI221_X2)
                                         _067_ (net)
                  0.04    0.00    0.58 ^ _263_/B1 (OAI21_X1)
     1    1.19    0.01    0.02    0.60 v _263_/ZN (OAI21_X1)
                                         _008_ (net)
                  0.01    0.00    0.60 v y[9]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ y[9]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.1290581375360489

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6501

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.526694297790527

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8143

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.09 ^ y[6]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.10 v _227_/ZN (INV_X1)
   0.05    0.14 ^ _238_/ZN (OAI33_X1)
   0.00    0.14 ^ y[6]$_SDFFE_PP0P_/D (DFF_X1)
           0.14   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.14   data arrival time
---------------------------------------------------------
           0.81   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.08 v y[6]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.09 ^ _227_/ZN (INV_X1)
   0.01    0.10 v _238_/ZN (OAI33_X1)
   0.00    0.10 v y[6]$_SDFFE_PP0P_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ y[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.6000

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.3580

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
59.666667

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.93e-05   9.05e-07   6.93e-07   6.09e-05  48.0%
Combinational          2.59e-05   3.54e-05   4.80e-06   6.61e-05  52.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.52e-05   3.63e-05   5.49e-06   1.27e-04 100.0%
                          67.1%      28.6%       4.3%
