// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Bert_layer_init_block_AB_proc487.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Bert_layer_init_block_AB_proc487::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Bert_layer_init_block_AB_proc487::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_ST_fsm_state1 = "1";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_ST_fsm_state5 = "1000";
const bool Bert_layer_init_block_AB_proc487::ap_const_boolean_1 = true;
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_1 = "1";
const bool Bert_layer_init_block_AB_proc487::ap_const_boolean_0 = false;
const sc_lv<1> Bert_layer_init_block_AB_proc487::ap_const_lv1_0 = "0";
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_2 = "10";
const sc_lv<1> Bert_layer_init_block_AB_proc487::ap_const_lv1_1 = "1";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_const_lv4_0 = "0000";
const sc_lv<2> Bert_layer_init_block_AB_proc487::ap_const_lv2_0 = "00";
const sc_lv<6> Bert_layer_init_block_AB_proc487::ap_const_lv6_0 = "000000";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_const_lv4_1 = "1";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_const_lv4_2 = "10";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_const_lv4_3 = "11";
const sc_lv<6> Bert_layer_init_block_AB_proc487::ap_const_lv6_1 = "1";
const sc_lv<6> Bert_layer_init_block_AB_proc487::ap_const_lv6_2 = "10";
const sc_lv<6> Bert_layer_init_block_AB_proc487::ap_const_lv6_3 = "11";
const sc_lv<4> Bert_layer_init_block_AB_proc487::ap_const_lv4_C = "1100";
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_4 = "100";
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_8 = "1000";
const sc_lv<32> Bert_layer_init_block_AB_proc487::ap_const_lv32_3 = "11";

Bert_layer_init_block_AB_proc487::Bert_layer_init_block_AB_proc487(sc_module_name name) : sc_module(name), mVcdFile(0) {
    Bert_layer_sub_9ns_9ns_9_1_1_U2597 = new Bert_layer_Bert_layer_sub_9ns_9ns_9_1_1<1,1,9,9,9>("Bert_layer_sub_9ns_9ns_9_1_1_U2597");
    Bert_layer_sub_9ns_9ns_9_1_1_U2597->din0(sub_ln120_fu_328_p0);
    Bert_layer_sub_9ns_9ns_9_1_1_U2597->din1(sub_ln120_fu_328_p1);
    Bert_layer_sub_9ns_9ns_9_1_1_U2597->dout(sub_ln120_fu_328_p2);
    Bert_layer_sub_8ns_8ns_8_1_1_U2598 = new Bert_layer_Bert_layer_sub_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_sub_8ns_8ns_8_1_1_U2598");
    Bert_layer_sub_8ns_8ns_8_1_1_U2598->din0(sub_ln120_1_fu_368_p0);
    Bert_layer_sub_8ns_8ns_8_1_1_U2598->din1(sub_ln120_1_fu_368_p1);
    Bert_layer_sub_8ns_8ns_8_1_1_U2598->dout(sub_ln120_1_fu_368_p2);
    Bert_layer_sub_8ns_8ns_8_1_1_U2599 = new Bert_layer_Bert_layer_sub_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_sub_8ns_8ns_8_1_1_U2599");
    Bert_layer_sub_8ns_8ns_8_1_1_U2599->din0(sub_ln120_2_fu_400_p0);
    Bert_layer_sub_8ns_8ns_8_1_1_U2599->din1(sub_ln120_2_fu_400_p1);
    Bert_layer_sub_8ns_8ns_8_1_1_U2599->dout(sub_ln120_2_fu_400_p2);
    Bert_layer_sub_8ns_8ns_8_1_1_U2600 = new Bert_layer_Bert_layer_sub_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_sub_8ns_8ns_8_1_1_U2600");
    Bert_layer_sub_8ns_8ns_8_1_1_U2600->din0(sub_ln120_3_fu_432_p0);
    Bert_layer_sub_8ns_8ns_8_1_1_U2600->din1(sub_ln120_3_fu_432_p1);
    Bert_layer_sub_8ns_8ns_8_1_1_U2600->dout(sub_ln120_3_fu_432_p2);
    Bert_layer_add_4ns_4ns_4_1_1_U2601 = new Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>("Bert_layer_add_4ns_4ns_4_1_1_U2601");
    Bert_layer_add_4ns_4ns_4_1_1_U2601->din0(ap_phi_mux_k_phi_fu_283_p4);
    Bert_layer_add_4ns_4ns_4_1_1_U2601->din1(ap_var_for_const0);
    Bert_layer_add_4ns_4ns_4_1_1_U2601->dout(add_ln117_fu_462_p2);
    Bert_layer_add_8ns_8ns_8_1_1_U2602 = new Bert_layer_Bert_layer_add_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_add_8ns_8ns_8_1_1_U2602");
    Bert_layer_add_8ns_8ns_8_1_1_U2602->din0(sub_ln120_1_reg_592);
    Bert_layer_add_8ns_8ns_8_1_1_U2602->din1(add_ln120_fu_503_p1);
    Bert_layer_add_8ns_8ns_8_1_1_U2602->dout(add_ln120_fu_503_p2);
    Bert_layer_add_8ns_8ns_8_1_1_U2603 = new Bert_layer_Bert_layer_add_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_add_8ns_8ns_8_1_1_U2603");
    Bert_layer_add_8ns_8ns_8_1_1_U2603->din0(sub_ln120_2_reg_597);
    Bert_layer_add_8ns_8ns_8_1_1_U2603->din1(zext_ln120_5_reg_631);
    Bert_layer_add_8ns_8ns_8_1_1_U2603->dout(add_ln120_1_fu_539_p2);
    Bert_layer_add_8ns_8ns_8_1_1_U2604 = new Bert_layer_Bert_layer_add_8ns_8ns_8_1_1<1,1,8,8,8>("Bert_layer_add_8ns_8ns_8_1_1_U2604");
    Bert_layer_add_8ns_8ns_8_1_1_U2604->din0(sub_ln120_3_reg_602);
    Bert_layer_add_8ns_8ns_8_1_1_U2604->din1(zext_ln120_5_reg_631);
    Bert_layer_add_8ns_8ns_8_1_1_U2604->dout(add_ln120_2_fu_548_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln120_fu_503_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln117_fu_456_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_k_phi_fu_283_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( k_reg_279 );
    sensitive << ( add_ln117_reg_626 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_block_A_loader_0_V_V_blk_n);
    sensitive << ( block_A_loader_0_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_A_loader_0_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( v66_V_load_reg_677 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_0_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_1_V_V_blk_n);
    sensitive << ( block_A_loader_1_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_A_loader_1_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( v66_V_load_1_reg_682 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_1_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_2_V_V_blk_n);
    sensitive << ( block_A_loader_2_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_A_loader_2_V_V_din);
    sensitive << ( v66_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_2_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_A_loader_3_V_V_blk_n);
    sensitive << ( block_A_loader_3_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_A_loader_3_V_V_din);
    sensitive << ( v66_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_A_loader_3_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_0_V_V_blk_n);
    sensitive << ( block_B_loader_0_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_B_loader_0_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( v67_V_load_reg_687 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_0_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_1_V_V_blk_n);
    sensitive << ( block_B_loader_1_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_B_loader_1_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( v67_V_load_1_reg_692 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_1_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_2_V_V_blk_n);
    sensitive << ( block_B_loader_2_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_B_loader_2_V_V_din);
    sensitive << ( v67_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_2_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_block_B_loader_3_V_V_blk_n);
    sensitive << ( block_B_loader_3_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln117_reg_622 );

    SC_METHOD(thread_block_B_loader_3_V_V_din);
    sensitive << ( v67_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_block_B_loader_3_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln117_reg_622 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_fu_291_p1);
    sensitive << ( jj );

    SC_METHOD(thread_icmp_ln117_fu_456_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );

    SC_METHOD(thread_ii_c_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii_c_full_n );

    SC_METHOD(thread_ii_c_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );

    SC_METHOD(thread_ii_c_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_jj_c_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( jj_c_full_n );

    SC_METHOD(thread_jj_c_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );
    sensitive << ( empty_fu_291_p1 );

    SC_METHOD(thread_jj_c_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );

    SC_METHOD(thread_or_ln120_1_fu_374_p2);
    sensitive << ( tmp_i_fu_296_p3 );

    SC_METHOD(thread_or_ln120_2_fu_406_p2);
    sensitive << ( tmp_i_fu_296_p3 );

    SC_METHOD(thread_or_ln120_3_fu_475_p2);
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );
    sensitive << ( trunc_ln120_fu_472_p1 );

    SC_METHOD(thread_or_ln120_fu_342_p2);
    sensitive << ( tmp_i_fu_296_p3 );

    SC_METHOD(thread_or_ln123_1_fu_444_p2);
    sensitive << ( tmp_35_i_fu_334_p3 );

    SC_METHOD(thread_or_ln123_2_fu_450_p2);
    sensitive << ( tmp_35_i_fu_334_p3 );

    SC_METHOD(thread_or_ln123_fu_438_p2);
    sensitive << ( tmp_35_i_fu_334_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sext_ln120_fu_498_p1);
    sensitive << ( tmp_9_fu_490_p3 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sub_ln120_1_fu_368_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( or_ln120_fu_342_p2 );

    SC_METHOD(thread_sub_ln120_1_fu_368_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_37_i_fu_356_p3 );

    SC_METHOD(thread_sub_ln120_2_fu_400_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( or_ln120_1_fu_374_p2 );

    SC_METHOD(thread_sub_ln120_2_fu_400_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_39_i_fu_388_p3 );

    SC_METHOD(thread_sub_ln120_3_fu_432_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( or_ln120_2_fu_406_p2 );

    SC_METHOD(thread_sub_ln120_3_fu_432_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_41_i_fu_420_p3 );

    SC_METHOD(thread_sub_ln120_fu_328_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_33_i_fu_304_p3 );

    SC_METHOD(thread_sub_ln120_fu_328_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_34_i_fu_316_p3 );

    SC_METHOD(thread_tmp_33_i_fu_304_p3);
    sensitive << ( ii );

    SC_METHOD(thread_tmp_34_i_fu_316_p3);
    sensitive << ( ii );

    SC_METHOD(thread_tmp_35_i_fu_334_p3);
    sensitive << ( empty_fu_291_p1 );

    SC_METHOD(thread_tmp_37_i_fu_356_p3);
    sensitive << ( or_ln120_fu_342_p2 );

    SC_METHOD(thread_tmp_39_i_fu_388_p3);
    sensitive << ( or_ln120_1_fu_374_p2 );

    SC_METHOD(thread_tmp_41_i_fu_420_p3);
    sensitive << ( or_ln120_2_fu_406_p2 );

    SC_METHOD(thread_tmp_45_i_fu_513_p4);
    sensitive << ( empty_reg_581 );
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );

    SC_METHOD(thread_tmp_46_i_fu_527_p3);
    sensitive << ( or_ln123_reg_607 );
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );

    SC_METHOD(thread_tmp_47_i_fu_557_p3);
    sensitive << ( k_reg_279 );
    sensitive << ( or_ln123_1_reg_612 );

    SC_METHOD(thread_tmp_48_i_fu_569_p3);
    sensitive << ( k_reg_279 );
    sensitive << ( or_ln123_2_reg_617 );

    SC_METHOD(thread_tmp_9_fu_490_p3);
    sensitive << ( tmp_fu_481_p4 );
    sensitive << ( or_ln120_3_fu_475_p2 );

    SC_METHOD(thread_tmp_fu_481_p4);
    sensitive << ( sub_ln120_reg_586 );

    SC_METHOD(thread_tmp_i_fu_296_p3);
    sensitive << ( ii );

    SC_METHOD(thread_trunc_ln120_fu_472_p1);
    sensitive << ( sub_ln120_reg_586 );

    SC_METHOD(thread_v66_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln120_fu_498_p1 );
    sensitive << ( zext_ln120_7_fu_543_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_v66_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln120_6_fu_508_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln120_8_fu_552_p1 );

    SC_METHOD(thread_v66_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_v66_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_v67_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln123_fu_522_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln123_2_fu_564_p1 );

    SC_METHOD(thread_v67_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln123_1_fu_534_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln123_3_fu_576_p1 );

    SC_METHOD(thread_v67_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_v67_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_zext_ln120_5_fu_468_p1);
    sensitive << ( ap_phi_mux_k_phi_fu_283_p4 );

    SC_METHOD(thread_zext_ln120_6_fu_508_p1);
    sensitive << ( add_ln120_fu_503_p2 );

    SC_METHOD(thread_zext_ln120_7_fu_543_p1);
    sensitive << ( add_ln120_1_fu_539_p2 );

    SC_METHOD(thread_zext_ln120_8_fu_552_p1);
    sensitive << ( add_ln120_2_fu_548_p2 );

    SC_METHOD(thread_zext_ln123_1_fu_534_p1);
    sensitive << ( tmp_46_i_fu_527_p3 );

    SC_METHOD(thread_zext_ln123_2_fu_564_p1);
    sensitive << ( tmp_47_i_fu_557_p3 );

    SC_METHOD(thread_zext_ln123_3_fu_576_p1);
    sensitive << ( tmp_48_i_fu_569_p3 );

    SC_METHOD(thread_zext_ln123_fu_522_p1);
    sensitive << ( tmp_45_i_fu_513_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ii_c_full_n );
    sensitive << ( jj_c_full_n );
    sensitive << ( icmp_ln117_fu_456_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Bert_layer_init_block_AB_proc487_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, v66_V_address0, "(port)v66_V_address0");
    sc_trace(mVcdFile, v66_V_ce0, "(port)v66_V_ce0");
    sc_trace(mVcdFile, v66_V_q0, "(port)v66_V_q0");
    sc_trace(mVcdFile, v66_V_address1, "(port)v66_V_address1");
    sc_trace(mVcdFile, v66_V_ce1, "(port)v66_V_ce1");
    sc_trace(mVcdFile, v66_V_q1, "(port)v66_V_q1");
    sc_trace(mVcdFile, ii, "(port)ii");
    sc_trace(mVcdFile, block_A_loader_0_V_V_din, "(port)block_A_loader_0_V_V_din");
    sc_trace(mVcdFile, block_A_loader_0_V_V_full_n, "(port)block_A_loader_0_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_0_V_V_write, "(port)block_A_loader_0_V_V_write");
    sc_trace(mVcdFile, block_A_loader_1_V_V_din, "(port)block_A_loader_1_V_V_din");
    sc_trace(mVcdFile, block_A_loader_1_V_V_full_n, "(port)block_A_loader_1_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_1_V_V_write, "(port)block_A_loader_1_V_V_write");
    sc_trace(mVcdFile, block_A_loader_2_V_V_din, "(port)block_A_loader_2_V_V_din");
    sc_trace(mVcdFile, block_A_loader_2_V_V_full_n, "(port)block_A_loader_2_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_2_V_V_write, "(port)block_A_loader_2_V_V_write");
    sc_trace(mVcdFile, block_A_loader_3_V_V_din, "(port)block_A_loader_3_V_V_din");
    sc_trace(mVcdFile, block_A_loader_3_V_V_full_n, "(port)block_A_loader_3_V_V_full_n");
    sc_trace(mVcdFile, block_A_loader_3_V_V_write, "(port)block_A_loader_3_V_V_write");
    sc_trace(mVcdFile, v67_V_address0, "(port)v67_V_address0");
    sc_trace(mVcdFile, v67_V_ce0, "(port)v67_V_ce0");
    sc_trace(mVcdFile, v67_V_q0, "(port)v67_V_q0");
    sc_trace(mVcdFile, v67_V_address1, "(port)v67_V_address1");
    sc_trace(mVcdFile, v67_V_ce1, "(port)v67_V_ce1");
    sc_trace(mVcdFile, v67_V_q1, "(port)v67_V_q1");
    sc_trace(mVcdFile, jj, "(port)jj");
    sc_trace(mVcdFile, block_B_loader_0_V_V_din, "(port)block_B_loader_0_V_V_din");
    sc_trace(mVcdFile, block_B_loader_0_V_V_full_n, "(port)block_B_loader_0_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_0_V_V_write, "(port)block_B_loader_0_V_V_write");
    sc_trace(mVcdFile, block_B_loader_1_V_V_din, "(port)block_B_loader_1_V_V_din");
    sc_trace(mVcdFile, block_B_loader_1_V_V_full_n, "(port)block_B_loader_1_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_1_V_V_write, "(port)block_B_loader_1_V_V_write");
    sc_trace(mVcdFile, block_B_loader_2_V_V_din, "(port)block_B_loader_2_V_V_din");
    sc_trace(mVcdFile, block_B_loader_2_V_V_full_n, "(port)block_B_loader_2_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_2_V_V_write, "(port)block_B_loader_2_V_V_write");
    sc_trace(mVcdFile, block_B_loader_3_V_V_din, "(port)block_B_loader_3_V_V_din");
    sc_trace(mVcdFile, block_B_loader_3_V_V_full_n, "(port)block_B_loader_3_V_V_full_n");
    sc_trace(mVcdFile, block_B_loader_3_V_V_write, "(port)block_B_loader_3_V_V_write");
    sc_trace(mVcdFile, ii_c_din, "(port)ii_c_din");
    sc_trace(mVcdFile, ii_c_full_n, "(port)ii_c_full_n");
    sc_trace(mVcdFile, ii_c_write, "(port)ii_c_write");
    sc_trace(mVcdFile, jj_c_din, "(port)jj_c_din");
    sc_trace(mVcdFile, jj_c_full_n, "(port)jj_c_full_n");
    sc_trace(mVcdFile, jj_c_write, "(port)jj_c_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, block_A_loader_0_V_V_blk_n, "block_A_loader_0_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln117_reg_622, "icmp_ln117_reg_622");
    sc_trace(mVcdFile, block_A_loader_1_V_V_blk_n, "block_A_loader_1_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_2_V_V_blk_n, "block_A_loader_2_V_V_blk_n");
    sc_trace(mVcdFile, block_A_loader_3_V_V_blk_n, "block_A_loader_3_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_0_V_V_blk_n, "block_B_loader_0_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_1_V_V_blk_n, "block_B_loader_1_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_2_V_V_blk_n, "block_B_loader_2_V_V_blk_n");
    sc_trace(mVcdFile, block_B_loader_3_V_V_blk_n, "block_B_loader_3_V_V_blk_n");
    sc_trace(mVcdFile, ii_c_blk_n, "ii_c_blk_n");
    sc_trace(mVcdFile, jj_c_blk_n, "jj_c_blk_n");
    sc_trace(mVcdFile, k_reg_279, "k_reg_279");
    sc_trace(mVcdFile, empty_fu_291_p1, "empty_fu_291_p1");
    sc_trace(mVcdFile, empty_reg_581, "empty_reg_581");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, sub_ln120_fu_328_p2, "sub_ln120_fu_328_p2");
    sc_trace(mVcdFile, sub_ln120_reg_586, "sub_ln120_reg_586");
    sc_trace(mVcdFile, sub_ln120_1_fu_368_p2, "sub_ln120_1_fu_368_p2");
    sc_trace(mVcdFile, sub_ln120_1_reg_592, "sub_ln120_1_reg_592");
    sc_trace(mVcdFile, sub_ln120_2_fu_400_p2, "sub_ln120_2_fu_400_p2");
    sc_trace(mVcdFile, sub_ln120_2_reg_597, "sub_ln120_2_reg_597");
    sc_trace(mVcdFile, sub_ln120_3_fu_432_p2, "sub_ln120_3_fu_432_p2");
    sc_trace(mVcdFile, sub_ln120_3_reg_602, "sub_ln120_3_reg_602");
    sc_trace(mVcdFile, or_ln123_fu_438_p2, "or_ln123_fu_438_p2");
    sc_trace(mVcdFile, or_ln123_reg_607, "or_ln123_reg_607");
    sc_trace(mVcdFile, or_ln123_1_fu_444_p2, "or_ln123_1_fu_444_p2");
    sc_trace(mVcdFile, or_ln123_1_reg_612, "or_ln123_1_reg_612");
    sc_trace(mVcdFile, or_ln123_2_fu_450_p2, "or_ln123_2_fu_450_p2");
    sc_trace(mVcdFile, or_ln123_2_reg_617, "or_ln123_2_reg_617");
    sc_trace(mVcdFile, icmp_ln117_fu_456_p2, "icmp_ln117_fu_456_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln117_fu_462_p2, "add_ln117_fu_462_p2");
    sc_trace(mVcdFile, add_ln117_reg_626, "add_ln117_reg_626");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln120_5_fu_468_p1, "zext_ln120_5_fu_468_p1");
    sc_trace(mVcdFile, zext_ln120_5_reg_631, "zext_ln120_5_reg_631");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, v66_V_load_reg_677, "v66_V_load_reg_677");
    sc_trace(mVcdFile, v66_V_load_1_reg_682, "v66_V_load_1_reg_682");
    sc_trace(mVcdFile, v67_V_load_reg_687, "v67_V_load_reg_687");
    sc_trace(mVcdFile, v67_V_load_1_reg_692, "v67_V_load_1_reg_692");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_phi_mux_k_phi_fu_283_p4, "ap_phi_mux_k_phi_fu_283_p4");
    sc_trace(mVcdFile, sext_ln120_fu_498_p1, "sext_ln120_fu_498_p1");
    sc_trace(mVcdFile, zext_ln120_6_fu_508_p1, "zext_ln120_6_fu_508_p1");
    sc_trace(mVcdFile, zext_ln123_fu_522_p1, "zext_ln123_fu_522_p1");
    sc_trace(mVcdFile, zext_ln123_1_fu_534_p1, "zext_ln123_1_fu_534_p1");
    sc_trace(mVcdFile, zext_ln120_7_fu_543_p1, "zext_ln120_7_fu_543_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln120_8_fu_552_p1, "zext_ln120_8_fu_552_p1");
    sc_trace(mVcdFile, zext_ln123_2_fu_564_p1, "zext_ln123_2_fu_564_p1");
    sc_trace(mVcdFile, zext_ln123_3_fu_576_p1, "zext_ln123_3_fu_576_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_33_i_fu_304_p3, "tmp_33_i_fu_304_p3");
    sc_trace(mVcdFile, tmp_34_i_fu_316_p3, "tmp_34_i_fu_316_p3");
    sc_trace(mVcdFile, sub_ln120_fu_328_p0, "sub_ln120_fu_328_p0");
    sc_trace(mVcdFile, sub_ln120_fu_328_p1, "sub_ln120_fu_328_p1");
    sc_trace(mVcdFile, tmp_i_fu_296_p3, "tmp_i_fu_296_p3");
    sc_trace(mVcdFile, or_ln120_fu_342_p2, "or_ln120_fu_342_p2");
    sc_trace(mVcdFile, tmp_37_i_fu_356_p3, "tmp_37_i_fu_356_p3");
    sc_trace(mVcdFile, sub_ln120_1_fu_368_p0, "sub_ln120_1_fu_368_p0");
    sc_trace(mVcdFile, sub_ln120_1_fu_368_p1, "sub_ln120_1_fu_368_p1");
    sc_trace(mVcdFile, or_ln120_1_fu_374_p2, "or_ln120_1_fu_374_p2");
    sc_trace(mVcdFile, tmp_39_i_fu_388_p3, "tmp_39_i_fu_388_p3");
    sc_trace(mVcdFile, sub_ln120_2_fu_400_p0, "sub_ln120_2_fu_400_p0");
    sc_trace(mVcdFile, sub_ln120_2_fu_400_p1, "sub_ln120_2_fu_400_p1");
    sc_trace(mVcdFile, or_ln120_2_fu_406_p2, "or_ln120_2_fu_406_p2");
    sc_trace(mVcdFile, tmp_41_i_fu_420_p3, "tmp_41_i_fu_420_p3");
    sc_trace(mVcdFile, sub_ln120_3_fu_432_p0, "sub_ln120_3_fu_432_p0");
    sc_trace(mVcdFile, sub_ln120_3_fu_432_p1, "sub_ln120_3_fu_432_p1");
    sc_trace(mVcdFile, tmp_35_i_fu_334_p3, "tmp_35_i_fu_334_p3");
    sc_trace(mVcdFile, trunc_ln120_fu_472_p1, "trunc_ln120_fu_472_p1");
    sc_trace(mVcdFile, tmp_fu_481_p4, "tmp_fu_481_p4");
    sc_trace(mVcdFile, or_ln120_3_fu_475_p2, "or_ln120_3_fu_475_p2");
    sc_trace(mVcdFile, tmp_9_fu_490_p3, "tmp_9_fu_490_p3");
    sc_trace(mVcdFile, add_ln120_fu_503_p1, "add_ln120_fu_503_p1");
    sc_trace(mVcdFile, add_ln120_fu_503_p2, "add_ln120_fu_503_p2");
    sc_trace(mVcdFile, tmp_45_i_fu_513_p4, "tmp_45_i_fu_513_p4");
    sc_trace(mVcdFile, tmp_46_i_fu_527_p3, "tmp_46_i_fu_527_p3");
    sc_trace(mVcdFile, add_ln120_1_fu_539_p2, "add_ln120_1_fu_539_p2");
    sc_trace(mVcdFile, add_ln120_2_fu_548_p2, "add_ln120_2_fu_548_p2");
    sc_trace(mVcdFile, tmp_47_i_fu_557_p3, "tmp_47_i_fu_557_p3");
    sc_trace(mVcdFile, tmp_48_i_fu_569_p3, "tmp_48_i_fu_569_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Bert_layer_init_block_AB_proc487::~Bert_layer_init_block_AB_proc487() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete Bert_layer_sub_9ns_9ns_9_1_1_U2597;
    delete Bert_layer_sub_8ns_8ns_8_1_1_U2598;
    delete Bert_layer_sub_8ns_8ns_8_1_1_U2599;
    delete Bert_layer_sub_8ns_8ns_8_1_1_U2600;
    delete Bert_layer_add_4ns_4ns_4_1_1_U2601;
    delete Bert_layer_add_8ns_8ns_8_1_1_U2602;
    delete Bert_layer_add_8ns_8ns_8_1_1_U2603;
    delete Bert_layer_add_8ns_8ns_8_1_1_U2604;
}

void Bert_layer_init_block_AB_proc487::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv4_1;
}

void Bert_layer_init_block_AB_proc487::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
        k_reg_279 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        k_reg_279 = add_ln117_reg_626.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln117_reg_626 = add_ln117_fu_462_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
        empty_reg_581 = empty_fu_291_p1.read();
        or_ln123_1_reg_612 = or_ln123_1_fu_444_p2.read();
        or_ln123_2_reg_617 = or_ln123_2_fu_450_p2.read();
        or_ln123_reg_607 = or_ln123_fu_438_p2.read();
        sub_ln120_1_reg_592 = sub_ln120_1_fu_368_p2.read();
        sub_ln120_2_reg_597 = sub_ln120_2_fu_400_p2.read();
        sub_ln120_3_reg_602 = sub_ln120_3_fu_432_p2.read();
        sub_ln120_reg_586 = sub_ln120_fu_328_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln117_reg_622 = icmp_ln117_fu_456_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        v66_V_load_1_reg_682 = v66_V_q1.read();
        v66_V_load_reg_677 = v66_V_q0.read();
        v67_V_load_1_reg_692 = v67_V_q1.read();
        v67_V_load_reg_687 = v67_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln117_fu_456_p2.read()))) {
        zext_ln120_5_reg_631 = zext_ln120_5_fu_468_p1.read();
    }
}

void Bert_layer_init_block_AB_proc487::thread_add_ln120_fu_503_p1() {
    add_ln120_fu_503_p1 = esl_zext<8,4>(ap_phi_mux_k_phi_fu_283_p4.read());
}

void Bert_layer_init_block_AB_proc487::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Bert_layer_init_block_AB_proc487::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void Bert_layer_init_block_AB_proc487::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Bert_layer_init_block_AB_proc487::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read()))));
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read()));
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = ((esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_0_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_A_loader_3_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_0_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_1_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_2_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, block_B_loader_3_V_V_full_n.read())));
}

void Bert_layer_init_block_AB_proc487::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln117_fu_456_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Bert_layer_init_block_AB_proc487::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Bert_layer_init_block_AB_proc487::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_ap_phi_mux_k_phi_fu_283_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        ap_phi_mux_k_phi_fu_283_p4 = add_ln117_reg_626.read();
    } else {
        ap_phi_mux_k_phi_fu_283_p4 = k_reg_279.read();
    }
}

void Bert_layer_init_block_AB_proc487::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_0_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_A_loader_0_V_V_blk_n = block_A_loader_0_V_V_full_n.read();
    } else {
        block_A_loader_0_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_0_V_V_din() {
    block_A_loader_0_V_V_din = v66_V_load_reg_677.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_0_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_0_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_0_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_1_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_A_loader_1_V_V_blk_n = block_A_loader_1_V_V_full_n.read();
    } else {
        block_A_loader_1_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_1_V_V_din() {
    block_A_loader_1_V_V_din = v66_V_load_1_reg_682.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_1_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_1_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_1_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_2_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_A_loader_2_V_V_blk_n = block_A_loader_2_V_V_full_n.read();
    } else {
        block_A_loader_2_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_2_V_V_din() {
    block_A_loader_2_V_V_din = v66_V_q0.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_2_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_2_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_2_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_3_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_A_loader_3_V_V_blk_n = block_A_loader_3_V_V_full_n.read();
    } else {
        block_A_loader_3_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_3_V_V_din() {
    block_A_loader_3_V_V_din = v66_V_q1.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_A_loader_3_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_A_loader_3_V_V_write = ap_const_logic_1;
    } else {
        block_A_loader_3_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_0_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_B_loader_0_V_V_blk_n = block_B_loader_0_V_V_full_n.read();
    } else {
        block_B_loader_0_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_0_V_V_din() {
    block_B_loader_0_V_V_din = v67_V_load_reg_687.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_0_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_0_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_0_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_1_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_B_loader_1_V_V_blk_n = block_B_loader_1_V_V_full_n.read();
    } else {
        block_B_loader_1_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_1_V_V_din() {
    block_B_loader_1_V_V_din = v67_V_load_1_reg_692.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_1_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_1_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_1_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_2_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_B_loader_2_V_V_blk_n = block_B_loader_2_V_V_full_n.read();
    } else {
        block_B_loader_2_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_2_V_V_din() {
    block_B_loader_2_V_V_din = v67_V_q0.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_2_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_2_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_2_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_3_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0))) {
        block_B_loader_3_V_V_blk_n = block_B_loader_3_V_V_full_n.read();
    } else {
        block_B_loader_3_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_3_V_V_din() {
    block_B_loader_3_V_V_din = v67_V_q1.read();
}

void Bert_layer_init_block_AB_proc487::thread_block_B_loader_3_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln117_reg_622.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        block_B_loader_3_V_V_write = ap_const_logic_1;
    } else {
        block_B_loader_3_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_empty_fu_291_p1() {
    empty_fu_291_p1 = jj.read().range(4-1, 0);
}

void Bert_layer_init_block_AB_proc487::thread_icmp_ln117_fu_456_p2() {
    icmp_ln117_fu_456_p2 = (!ap_phi_mux_k_phi_fu_283_p4.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_k_phi_fu_283_p4.read() == ap_const_lv4_C);
}

void Bert_layer_init_block_AB_proc487::thread_ii_c_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        ii_c_blk_n = ii_c_full_n.read();
    } else {
        ii_c_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_ii_c_din() {
    ii_c_din = ii.read();
}

void Bert_layer_init_block_AB_proc487::thread_ii_c_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
        ii_c_write = ap_const_logic_1;
    } else {
        ii_c_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_jj_c_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        jj_c_blk_n = jj_c_full_n.read();
    } else {
        jj_c_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_init_block_AB_proc487::thread_jj_c_din() {
    jj_c_din = empty_fu_291_p1.read();
}

void Bert_layer_init_block_AB_proc487::thread_jj_c_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
        jj_c_write = ap_const_logic_1;
    } else {
        jj_c_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_or_ln120_1_fu_374_p2() {
    or_ln120_1_fu_374_p2 = (tmp_i_fu_296_p3.read() | ap_const_lv4_2);
}

void Bert_layer_init_block_AB_proc487::thread_or_ln120_2_fu_406_p2() {
    or_ln120_2_fu_406_p2 = (tmp_i_fu_296_p3.read() | ap_const_lv4_3);
}

void Bert_layer_init_block_AB_proc487::thread_or_ln120_3_fu_475_p2() {
    or_ln120_3_fu_475_p2 = (trunc_ln120_fu_472_p1.read() | ap_phi_mux_k_phi_fu_283_p4.read());
}

void Bert_layer_init_block_AB_proc487::thread_or_ln120_fu_342_p2() {
    or_ln120_fu_342_p2 = (tmp_i_fu_296_p3.read() | ap_const_lv4_1);
}

void Bert_layer_init_block_AB_proc487::thread_or_ln123_1_fu_444_p2() {
    or_ln123_1_fu_444_p2 = (tmp_35_i_fu_334_p3.read() | ap_const_lv6_2);
}

void Bert_layer_init_block_AB_proc487::thread_or_ln123_2_fu_450_p2() {
    or_ln123_2_fu_450_p2 = (tmp_35_i_fu_334_p3.read() | ap_const_lv6_3);
}

void Bert_layer_init_block_AB_proc487::thread_or_ln123_fu_438_p2() {
    or_ln123_fu_438_p2 = (tmp_35_i_fu_334_p3.read() | ap_const_lv6_1);
}

void Bert_layer_init_block_AB_proc487::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Bert_layer_init_block_AB_proc487::thread_sext_ln120_fu_498_p1() {
    sext_ln120_fu_498_p1 = esl_sext<64,9>(tmp_9_fu_490_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_start_out() {
    start_out = real_start.read();
}

void Bert_layer_init_block_AB_proc487::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_1_fu_368_p0() {
    sub_ln120_1_fu_368_p0 = esl_concat<4,4>(or_ln120_fu_342_p2.read(), ap_const_lv4_0);
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_1_fu_368_p1() {
    sub_ln120_1_fu_368_p1 = esl_zext<8,6>(tmp_37_i_fu_356_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_2_fu_400_p0() {
    sub_ln120_2_fu_400_p0 = esl_concat<4,4>(or_ln120_1_fu_374_p2.read(), ap_const_lv4_0);
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_2_fu_400_p1() {
    sub_ln120_2_fu_400_p1 = esl_zext<8,6>(tmp_39_i_fu_388_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_3_fu_432_p0() {
    sub_ln120_3_fu_432_p0 = esl_concat<4,4>(or_ln120_2_fu_406_p2.read(), ap_const_lv4_0);
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_3_fu_432_p1() {
    sub_ln120_3_fu_432_p1 = esl_zext<8,6>(tmp_41_i_fu_420_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_fu_328_p0() {
    sub_ln120_fu_328_p0 = esl_zext<9,8>(tmp_33_i_fu_304_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_sub_ln120_fu_328_p1() {
    sub_ln120_fu_328_p1 = esl_zext<9,6>(tmp_34_i_fu_316_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_tmp_33_i_fu_304_p3() {
    tmp_33_i_fu_304_p3 = esl_concat<2,6>(ii.read(), ap_const_lv6_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_34_i_fu_316_p3() {
    tmp_34_i_fu_316_p3 = esl_concat<2,4>(ii.read(), ap_const_lv4_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_35_i_fu_334_p3() {
    tmp_35_i_fu_334_p3 = esl_concat<4,2>(empty_fu_291_p1.read(), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_37_i_fu_356_p3() {
    tmp_37_i_fu_356_p3 = esl_concat<4,2>(or_ln120_fu_342_p2.read(), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_39_i_fu_388_p3() {
    tmp_39_i_fu_388_p3 = esl_concat<4,2>(or_ln120_1_fu_374_p2.read(), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_41_i_fu_420_p3() {
    tmp_41_i_fu_420_p3 = esl_concat<4,2>(or_ln120_2_fu_406_p2.read(), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_45_i_fu_513_p4() {
    tmp_45_i_fu_513_p4 = esl_concat<8,2>(esl_concat<4,4>(ap_phi_mux_k_phi_fu_283_p4.read(), empty_reg_581.read()), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_46_i_fu_527_p3() {
    tmp_46_i_fu_527_p3 = esl_concat<4,6>(ap_phi_mux_k_phi_fu_283_p4.read(), or_ln123_reg_607.read());
}

void Bert_layer_init_block_AB_proc487::thread_tmp_47_i_fu_557_p3() {
    tmp_47_i_fu_557_p3 = esl_concat<4,6>(k_reg_279.read(), or_ln123_1_reg_612.read());
}

void Bert_layer_init_block_AB_proc487::thread_tmp_48_i_fu_569_p3() {
    tmp_48_i_fu_569_p3 = esl_concat<4,6>(k_reg_279.read(), or_ln123_2_reg_617.read());
}

void Bert_layer_init_block_AB_proc487::thread_tmp_9_fu_490_p3() {
    tmp_9_fu_490_p3 = esl_concat<5,4>(tmp_fu_481_p4.read(), or_ln120_3_fu_475_p2.read());
}

void Bert_layer_init_block_AB_proc487::thread_tmp_fu_481_p4() {
    tmp_fu_481_p4 = sub_ln120_reg_586.read().range(8, 4);
}

void Bert_layer_init_block_AB_proc487::thread_tmp_i_fu_296_p3() {
    tmp_i_fu_296_p3 = esl_concat<2,2>(ii.read(), ap_const_lv2_0);
}

void Bert_layer_init_block_AB_proc487::thread_trunc_ln120_fu_472_p1() {
    trunc_ln120_fu_472_p1 = sub_ln120_reg_586.read().range(4-1, 0);
}

void Bert_layer_init_block_AB_proc487::thread_v66_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v66_V_address0 =  (sc_lv<8>) (zext_ln120_7_fu_543_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v66_V_address0 =  (sc_lv<8>) (sext_ln120_fu_498_p1.read());
        } else {
            v66_V_address0 = "XXXXXXXX";
        }
    } else {
        v66_V_address0 = "XXXXXXXX";
    }
}

void Bert_layer_init_block_AB_proc487::thread_v66_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v66_V_address1 =  (sc_lv<8>) (zext_ln120_8_fu_552_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v66_V_address1 =  (sc_lv<8>) (zext_ln120_6_fu_508_p1.read());
        } else {
            v66_V_address1 = "XXXXXXXX";
        }
    } else {
        v66_V_address1 = "XXXXXXXX";
    }
}

void Bert_layer_init_block_AB_proc487::thread_v66_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        v66_V_ce0 = ap_const_logic_1;
    } else {
        v66_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_v66_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        v66_V_ce1 = ap_const_logic_1;
    } else {
        v66_V_ce1 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_v67_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v67_V_address0 =  (sc_lv<10>) (zext_ln123_2_fu_564_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v67_V_address0 =  (sc_lv<10>) (zext_ln123_fu_522_p1.read());
        } else {
            v67_V_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        v67_V_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Bert_layer_init_block_AB_proc487::thread_v67_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            v67_V_address1 =  (sc_lv<10>) (zext_ln123_3_fu_576_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            v67_V_address1 =  (sc_lv<10>) (zext_ln123_1_fu_534_p1.read());
        } else {
            v67_V_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        v67_V_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Bert_layer_init_block_AB_proc487::thread_v67_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        v67_V_ce0 = ap_const_logic_1;
    } else {
        v67_V_ce0 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_v67_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        v67_V_ce1 = ap_const_logic_1;
    } else {
        v67_V_ce1 = ap_const_logic_0;
    }
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln120_5_fu_468_p1() {
    zext_ln120_5_fu_468_p1 = esl_zext<8,4>(ap_phi_mux_k_phi_fu_283_p4.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln120_6_fu_508_p1() {
    zext_ln120_6_fu_508_p1 = esl_zext<64,8>(add_ln120_fu_503_p2.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln120_7_fu_543_p1() {
    zext_ln120_7_fu_543_p1 = esl_zext<64,8>(add_ln120_1_fu_539_p2.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln120_8_fu_552_p1() {
    zext_ln120_8_fu_552_p1 = esl_zext<64,8>(add_ln120_2_fu_548_p2.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln123_1_fu_534_p1() {
    zext_ln123_1_fu_534_p1 = esl_zext<64,10>(tmp_46_i_fu_527_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln123_2_fu_564_p1() {
    zext_ln123_2_fu_564_p1 = esl_zext<64,10>(tmp_47_i_fu_557_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln123_3_fu_576_p1() {
    zext_ln123_3_fu_576_p1 = esl_zext<64,10>(tmp_48_i_fu_569_p3.read());
}

void Bert_layer_init_block_AB_proc487::thread_zext_ln123_fu_522_p1() {
    zext_ln123_fu_522_p1 = esl_zext<64,10>(tmp_45_i_fu_513_p4.read());
}

void Bert_layer_init_block_AB_proc487::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, ii_c_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, jj_c_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln117_fu_456_p2.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln117_fu_456_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<4>) ("XXXX");
            break;
    }
}

}

