library ieee;
use ieee.std_logic_1164.all;

entity Padder is
    port (
        data_in : in std_logic_vector(8 downto 0);
        data_out : out std_logic_vector(15 downto 0)
    );
end entity;

architecture WhatDoYouCare of Padder is
begin
    data_out(15) <= data_in(8);
    data_out(14) <= data_in(7);
    data_out(13) <= data_in(6);
    data_out(12) <= data_in(5);
    data_out(11) <= data_in(4);
    data_out(10) <= data_in(3);
    data_out(9) <= data_in(2);
    data_out(8) <= data_in(1);
    data_out(7) <= data_in(0);
    data_out(6) <= '0';
    data_out(5) <= '0';
    data_out(4) <= '0';
    data_out(3) <= '0';
    data_out(2) <= '0';
    data_out(1) <= '0';
    data_out(0) <= '0';

end WhatDoYouCare;