Classic Timing Analyzer report for SHR_8ASR
Fri Apr 12 22:49:33 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.491 ns   ; A7   ; Q6 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.491 ns       ; A7   ; Q6 ;
; N/A   ; None              ; 14.484 ns       ; RM   ; Q7 ;
; N/A   ; None              ; 14.435 ns       ; DM   ; Q4 ;
; N/A   ; None              ; 14.414 ns       ; A6   ; Q6 ;
; N/A   ; None              ; 14.382 ns       ; DM   ; Q3 ;
; N/A   ; None              ; 14.305 ns       ; RM   ; Q6 ;
; N/A   ; None              ; 14.303 ns       ; DM   ; Q6 ;
; N/A   ; None              ; 14.279 ns       ; DM   ; Q7 ;
; N/A   ; None              ; 14.168 ns       ; DM   ; Q5 ;
; N/A   ; None              ; 14.131 ns       ; DM   ; Q1 ;
; N/A   ; None              ; 14.130 ns       ; DM   ; Q2 ;
; N/A   ; None              ; 14.068 ns       ; LM   ; Q4 ;
; N/A   ; None              ; 14.015 ns       ; LM   ; Q3 ;
; N/A   ; None              ; 14.013 ns       ; A2   ; Q2 ;
; N/A   ; None              ; 13.973 ns       ; A5   ; Q5 ;
; N/A   ; None              ; 13.959 ns       ; A7   ; Q7 ;
; N/A   ; None              ; 13.877 ns       ; A6   ; Q7 ;
; N/A   ; None              ; 13.845 ns       ; A5   ; Q6 ;
; N/A   ; None              ; 13.789 ns       ; A0   ; Q1 ;
; N/A   ; None              ; 13.732 ns       ; LM   ; Q5 ;
; N/A   ; None              ; 13.699 ns       ; LM   ; Q1 ;
; N/A   ; None              ; 13.696 ns       ; LM   ; Q2 ;
; N/A   ; None              ; 13.665 ns       ; A3   ; Q4 ;
; N/A   ; None              ; 13.636 ns       ; LM   ; Q7 ;
; N/A   ; None              ; 13.615 ns       ; A3   ; Q3 ;
; N/A   ; None              ; 13.599 ns       ; LM   ; Q6 ;
; N/A   ; None              ; 13.599 ns       ; A2   ; Q3 ;
; N/A   ; None              ; 13.559 ns       ; A4   ; Q4 ;
; N/A   ; None              ; 13.528 ns       ; A4   ; Q5 ;
; N/A   ; None              ; 13.526 ns       ; A1   ; Q2 ;
; N/A   ; None              ; 13.525 ns       ; A1   ; Q1 ;
; N/A   ; None              ; 13.443 ns       ; A2   ; Q1 ;
; N/A   ; None              ; 13.437 ns       ; A5   ; Q4 ;
; N/A   ; None              ; 13.418 ns       ; A4   ; Q3 ;
; N/A   ; None              ; 13.406 ns       ; A6   ; Q5 ;
; N/A   ; None              ; 13.334 ns       ; A3   ; Q2 ;
; N/A   ; None              ; 13.224 ns       ; RM   ; Q4 ;
; N/A   ; None              ; 13.198 ns       ; DM   ; Q0 ;
; N/A   ; None              ; 13.191 ns       ; RM   ; Q5 ;
; N/A   ; None              ; 13.175 ns       ; RM   ; Q3 ;
; N/A   ; None              ; 13.162 ns       ; RM   ; Q2 ;
; N/A   ; None              ; 13.161 ns       ; RM   ; Q1 ;
; N/A   ; None              ; 13.045 ns       ; RM   ; Q0 ;
; N/A   ; None              ; 12.595 ns       ; A0   ; Q0 ;
; N/A   ; None              ; 12.589 ns       ; A1   ; Q0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 12 22:49:33 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SHR_8ASR -c SHR_8ASR --timing_analysis_only
Info: Longest tpd from source pin "A7" to destination pin "Q6" is 14.491 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 2; PIN Node = 'A7'
    Info: 2: + IC(6.957 ns) + CELL(0.650 ns) = 8.581 ns; Loc. = LCCOMB_X31_Y7_N6; Fanout = 1; COMB Node = 'inst10~8'
    Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 9.149 ns; Loc. = LCCOMB_X31_Y7_N24; Fanout = 1; COMB Node = 'inst10'
    Info: 4: + IC(2.226 ns) + CELL(3.116 ns) = 14.491 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'
    Info: Total cell delay = 4.946 ns ( 34.13 % )
    Info: Total interconnect delay = 9.545 ns ( 65.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Fri Apr 12 22:49:33 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


