-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sat Mar  1 15:47:24 2025
-- Host        : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.vhdl
-- Design      : u_ila_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe10 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe14 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe15 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe17 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    probe18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe19 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe21 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe22 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe23 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe24 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe25 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe26 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe27 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe28 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe30 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe31 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe32 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe33 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    probe34 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    probe35 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    probe36 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe37 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    probe38 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    probe39 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe40 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe41 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe44 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe45 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe46 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe47 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe48 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,probe0[15:0],probe1[15:0],probe2[7:0],probe3[15:0],probe4[15:0],probe5[15:0],probe6[15:0],probe7[15:0],probe8[15:0],probe9[15:0],probe10[15:0],probe11[15:0],probe12[7:0],probe13[7:0],probe14[23:0],probe15[23:0],probe16[8:0],probe17[25:0],probe18[7:0],probe19[23:0],probe20[8:0],probe21[23:0],probe22[23:0],probe23[23:0],probe24[23:0],probe25[11:0],probe26[23:0],probe27[23:0],probe28[11:0],probe29[31:0],probe30[23:0],probe31[23:0],probe32[23:0],probe33[25:0],probe34[2:0],probe35[23:0],probe36[11:0],probe37[5:0],probe38[5:0],probe39[0:0],probe40[0:0],probe41[0:0],probe42[0:0],probe43[0:0],probe44[0:0],probe45[0:0],probe46[0:0],probe47[0:0],probe48[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "ila,Vivado 2020.2";
begin
end;
