Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:57:06 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div5_timing_summary_routed.rpt -pb operator_float_div5_timing_summary_routed.pb -rpx operator_float_div5_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  509        0.081        0.000                      0                  509        0.850        0.000                       0                   356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.168        0.000                      0                  509        0.081        0.000                      0                  509        0.850        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 d_chunk_V_1_reg_613_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.467ns (20.318%)  route 1.831ns (79.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X14Y128        FDRE                                         r  d_chunk_V_1_reg_613_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  d_chunk_V_1_reg_613_reg[2]/Q
                         net (fo=1, routed)           0.692     1.672    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/d_chunk_V_1_reg_613_reg[2][0]
    SLICE_X18Y128        LUT6 (Prop_lut6_I0_O)        0.053     1.725 f  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.543     2.268    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X16Y126        LUT6 (Prop_lut6_I4_O)        0.053     2.321 r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.596     2.917    grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/sel[2]
    SLICE_X19Y126        LUT6 (Prop_lut6_I2_O)        0.053     2.970 r  grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.970    grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X19Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X19Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y126        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_106/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 d_chunk_V_1_reg_613_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.467ns (20.452%)  route 1.816ns (79.548%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X14Y128        FDRE                                         r  d_chunk_V_1_reg_613_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  d_chunk_V_1_reg_613_reg[2]/Q
                         net (fo=1, routed)           0.692     1.672    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/d_chunk_V_1_reg_613_reg[2][0]
    SLICE_X18Y128        LUT6 (Prop_lut6_I0_O)        0.053     1.725 f  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.543     2.268    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X16Y126        LUT6 (Prop_lut6_I4_O)        0.053     2.321 r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.581     2.902    grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_5_reg_633_reg[2][0]
    SLICE_X19Y126        LUT5 (Prop_lut5_I1_O)        0.053     2.955 r  grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.955    grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X19Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X19Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y126        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div5_chunk_fu_106/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.467ns (20.696%)  route 1.789ns (79.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X16Y126        FDRE                                         r  ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[26]/Q
                         net (fo=7, routed)           0.749     1.729    grp_lut_div5_chunk_fu_106/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[26][7]
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.782 r  grp_lut_div5_chunk_fu_106/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.455     2.236    grp_lut_div5_chunk_fu_106/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y126        LUT6 (Prop_lut6_I0_O)        0.053     2.289 r  grp_lut_div5_chunk_fu_106/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.586     2.875    grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/sel[0]
    SLICE_X19Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.928 r  grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.928    grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X19Y127        FDRE                                         r  grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X19Y127        FDRE                                         r  grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y127        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_106/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.402ns (17.877%)  route 1.847ns (82.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.847     2.765    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[0]
    SLICE_X11Y121        LUT5 (Prop_lut5_I1_O)        0.156     2.921 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][8]_i_1/O
                         net (fo=1, routed)           0.000     2.921    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][8]_i_1_n_0
    SLICE_X11Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X11Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y121        FDRE (Setup_fdre_C_D)        0.034     3.137    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][8]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.402ns (17.932%)  route 1.840ns (82.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.246     0.918 f  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.840     2.758    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I2_O)        0.156     2.914 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.914    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3][0]
    SLICE_X11Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X11Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y121        FDRE (Setup_fdre_C_D)        0.035     3.138    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.402ns (18.000%)  route 1.831ns (82.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.831     2.749    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[0]
    SLICE_X12Y120        LUT6 (Prop_lut6_I2_O)        0.156     2.905 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][7]_i_1/O
                         net (fo=1, routed)           0.000     2.905    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][7]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y120        FDRE (Setup_fdre_C_D)        0.071     3.174    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.402ns (18.025%)  route 1.828ns (81.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.828     2.746    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[0]
    SLICE_X12Y120        LUT6 (Prop_lut6_I2_O)        0.156     2.902 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][15]_i_1/O
                         net (fo=1, routed)           0.000     2.902    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][15]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X12Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y120        FDRE (Setup_fdre_C_D)        0.072     3.175    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.402ns (18.435%)  route 1.779ns (81.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.779     2.697    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[0]
    SLICE_X13Y120        LUT5 (Prop_lut5_I1_O)        0.156     2.853 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][11]_i_1/O
                         net (fo=1, routed)           0.000     2.853    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][11]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X13Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.034     3.137    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 d_chunk_V_1_reg_613_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.467ns (21.666%)  route 1.688ns (78.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X14Y128        FDRE                                         r  d_chunk_V_1_reg_613_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  d_chunk_V_1_reg_613_reg[2]/Q
                         net (fo=1, routed)           0.692     1.672    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/d_chunk_V_1_reg_613_reg[2][0]
    SLICE_X18Y128        LUT6 (Prop_lut6_I0_O)        0.053     1.725 f  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.543     2.268    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X16Y126        LUT6 (Prop_lut6_I4_O)        0.053     2.321 r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.453     2.774    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_0[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I0_O)        0.053     2.827 r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.827    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X18Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X18Y126        FDRE                                         r  grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y126        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div5_chunk_fu_106/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.361ns (17.150%)  route 1.744ns (82.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y130        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=50, routed)          1.744     2.724    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[1]
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.053     2.777 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1/O
                         net (fo=1, routed)           0.000     2.777    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1_n_0
    SLICE_X13Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X13Y121        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y121        FDRE (Setup_fdre_C_D)        0.035     3.138    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tmp_2_reg_592_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_602_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X13Y128        FDRE                                         r  tmp_2_reg_592_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_592_reg[20]/Q
                         net (fo=1, routed)           0.055     0.439    tmp_2_reg_592[20]
    SLICE_X12Y128        LUT3 (Prop_lut3_I0_O)        0.028     0.467 r  xf_V_reg_602[20]_i_1/O
                         net (fo=1, routed)           0.000     0.467    xf_V_fu_330_p3[20]
    SLICE_X12Y128        FDRE                                         r  xf_V_reg_602_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X12Y128        FDRE                                         r  xf_V_reg_602_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_602_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_12_reg_597_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X11Y123        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][9]/Q
                         net (fo=4, routed)           0.067     0.450    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg_n_0_[2][9]
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.028     0.478 r  operator_float_dicud_U10/tmp_12_reg_597[9]_i_1/O
                         net (fo=1, routed)           0.000     0.478    tmp_12_fu_323_p1[9]
    SLICE_X10Y123        FDRE                                         r  tmp_12_reg_597_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X10Y123        FDRE                                         r  tmp_12_reg_597_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_12_reg_597_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.558%)  route 0.077ns (37.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X17Y125        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_reg[0][2]/Q
                         net (fo=3, routed)           0.077     0.460    operator_float_dibkb_U9/dout_array_reg[0][2]
    SLICE_X16Y125        LUT4 (Prop_lut4_I0_O)        0.028     0.488 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][2]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tmp_2_reg_592_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_602_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X11Y124        FDRE                                         r  tmp_2_reg_592_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_592_reg[10]/Q
                         net (fo=1, routed)           0.081     0.465    tmp_2_reg_592[10]
    SLICE_X10Y124        LUT3 (Prop_lut3_I0_O)        0.028     0.493 r  xf_V_reg_602[10]_i_1/O
                         net (fo=1, routed)           0.000     0.493    xf_V_fu_330_p3[10]
    SLICE_X10Y124        FDRE                                         r  xf_V_reg_602_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X10Y124        FDRE                                         r  xf_V_reg_602_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_602_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tmp_2_reg_592_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_602_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.871%)  route 0.082ns (39.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X11Y124        FDRE                                         r  tmp_2_reg_592_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_592_reg[9]/Q
                         net (fo=1, routed)           0.082     0.466    tmp_2_reg_592[9]
    SLICE_X10Y124        LUT3 (Prop_lut3_I0_O)        0.028     0.494 r  xf_V_reg_602[9]_i_1/O
                         net (fo=1, routed)           0.000     0.494    xf_V_fu_330_p3[9]
    SLICE_X10Y124        FDRE                                         r  xf_V_reg_602_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X10Y124        FDRE                                         r  xf_V_reg_602_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_602_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tmp_2_reg_592_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_602_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X13Y128        FDRE                                         r  tmp_2_reg_592_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_592_reg[21]/Q
                         net (fo=1, routed)           0.083     0.467    tmp_2_reg_592[21]
    SLICE_X12Y128        LUT3 (Prop_lut3_I0_O)        0.028     0.495 r  xf_V_reg_602[21]_i_1/O
                         net (fo=1, routed)           0.000     0.495    xf_V_fu_330_p3[21]
    SLICE_X12Y128        FDRE                                         r  xf_V_reg_602_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X12Y128        FDRE                                         r  xf_V_reg_602_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_602_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_592_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.542%)  route 0.087ns (40.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y122        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/Q
                         net (fo=4, routed)           0.087     0.470    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]
    SLICE_X14Y122        LUT6 (Prop_lut6_I1_O)        0.028     0.498 r  operator_float_dibkb_U9/tmp_2_reg_592[3]_i_1/O
                         net (fo=1, routed)           0.000     0.498    grp_fu_312_p2[3]
    SLICE_X14Y122        FDRE                                         r  tmp_2_reg_592_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X14Y122        FDRE                                         r  tmp_2_reg_592_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_2_reg_592_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X17Y126        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_reg[0][9]/Q
                         net (fo=2, routed)           0.093     0.476    operator_float_dibkb_U9/dout_array_reg[0][9]
    SLICE_X16Y126        LUT3 (Prop_lut3_I0_O)        0.028     0.504 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][25]_i_1/O
                         net (fo=1, routed)           0.000     0.504    operator_float_dicud_U10/D[16]
    SLICE_X16Y126        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X16Y126        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y126        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.689%)  route 0.102ns (44.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X17Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_reg[0][18]/Q
                         net (fo=3, routed)           0.102     0.485    operator_float_dibkb_U9/dout_array_reg[0][18]
    SLICE_X16Y125        LUT3 (Prop_lut3_I1_O)        0.028     0.513 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][18]_i_1__0/O
                         net (fo=1, routed)           0.000     0.513    operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][18]_i_1__0_n_0
    SLICE_X16Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.038%)  route 0.105ns (44.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X13Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][3]/Q
                         net (fo=4, routed)           0.105     0.488    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]_2[3]
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.516 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][15]_i_1/O
                         net (fo=1, routed)           0.000     0.516    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][15]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X12Y120        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y129  operator_float_dibkb_U9/din1_cast_array_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y129  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y130  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y129  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y130  shift_V_4_reg_561_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y130  ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y130  ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y129  ap_CS_fsm_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y128  ap_CS_fsm_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y123  new_mant_V_1_reg_524_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y129  operator_float_dibkb_U9/din1_cast_array_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y129  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y130  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y129  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y130  shift_V_4_reg_561_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y130  ap_CS_fsm_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y130  ap_CS_fsm_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y129  ap_CS_fsm_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y128  ap_CS_fsm_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y123  new_mant_V_1_reg_524_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X16Y129  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y128  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y129  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y129  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y129  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y129  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y128  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y128  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y129  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y128  ap_CS_fsm_reg[18]/C



