// Seed: 1675100056
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8
    , id_13,
    input supply0 id_9,
    output tri1 id_10,
    input wand id_11
);
  uwire id_14 = 1;
  wire id_15, id_16;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input wand id_9,
    output tri1 id_10,
    input supply0 id_11,
    output wire id_12,
    output tri0 id_13,
    output tri1 id_14,
    input tri0 id_15
);
  wor id_17;
  assign id_14 = id_17;
  assign id_14 = id_15;
  module_0(
      id_6, id_5, id_2, id_17, id_4, id_5, id_0, id_12, id_17, id_7, id_17, id_9
  );
  assign id_4 = 1;
endmodule
