{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557149107529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557149107581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 15:25:07 2019 " "Processing started: Mon May  6 15:25:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557149107581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149107581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off movmentTest2 -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off movmentTest2 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149107582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557149107947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557149107948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "vhdl/direction-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-behavior.vhdl " "Can't analyze file -- file vhdl/divider-behavior.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557149127183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "vhdl/movement-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "vhdl/movement_full-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "vhdl/direction-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127188 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-entity.vhdl " "Can't analyze file -- file vhdl/divider-entity.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557149127189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "vhdl/movement-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "vhdl/movement_full-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557149127192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557149127266 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "user pong-entity.vhd(10) " "VHDL Signal Declaration warning at pong-entity.vhd(10): used implicit default value for signal \"user\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557149127272 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sys pong-entity.vhd(11) " "VHDL Signal Declaration warning at pong-entity.vhd(11): used implicit default value for signal \"sys\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557149127272 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ext_change pong-rtl.vhd(23) " "VHDL Signal Declaration warning at pong-rtl.vhd(23): used implicit default value for signal \"s_ext_change\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557149127272 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_o1 pong-rtl.vhd(24) " "Verilog HDL or VHDL warning at pong-rtl.vhd(24): object \"s_dir_o1\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557149127272 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_o2 pong-rtl.vhd(24) " "Verilog HDL or VHDL warning at pong-rtl.vhd(24): object \"s_dir_o2\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557149127273 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullY " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullY\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullY" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557149127289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullY\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullY\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557149127290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movementFullY\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movementFullY\|direction:dir\"" {  } { { "vhdl/movement_full-rtl.vhd" "dir" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557149127292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullX " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullX\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullX" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557149127294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullX\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullX\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557149127295 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clockDivider clock_divider " "Node instance \"clockDivider\" instantiates undefined entity \"clock_divider\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vhdl/pong-rtl.vhd" "clockDivider" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1557149127299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557149127460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  6 15:25:27 2019 " "Processing ended: Mon May  6 15:25:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557149127460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557149127460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557149127460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127460 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557149127697 ""}
