// Seed: 1918512335
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  not primCall (id_2, id_3);
  module_2 modCall_1 ();
  id_4(
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_4;
endmodule
module module_2;
  bit id_1 = id_1;
  assign id_2 = id_1;
  always
    if (id_2)
      if (1);
      else if (id_2) $display(-1, -1 == -1);
      else begin : LABEL_0
        @(posedge id_2 or 1 or negedge 1'h0 ? -1 - id_2 : 1) id_1 <= id_1 - -1;
      end
  assign id_1 = 1'b0;
  wire id_3, id_4, id_5, id_6;
endmodule
