PPA Report for range_detector_pipeline.v (Module: range_detector_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 29
IO Count: 28
Cell Count: 134

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 938.97 MHz
Reg-to-Reg Critical Path Delay: 0.916 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
