// Seed: 878105269
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
  xor primCall (id_3, id_1, id_4, id_2);
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    output wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10
);
  wire id_12;
  id_13(
      .id_0(id_7), .id_1(1)
  );
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12
  );
endmodule
