# 3-stage-riscv-cpu
three stage pipeline structure: instruction fetch (if), instruction decode (id), and execution (ex)
