set_family {SmartFusion2}
set_top_level {XTLOSC_FAB}
map_netlist
check_constraints {/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint/synthesis_sdc_errors.log}
write_fdc {/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/XTLOSC_FAB/synthesis.fdc}
