0.6
2018.3
Dec  7 2018
00:33:28
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/ALUCtr_tb.v,1590116615,verilog,,,,ALUCtr_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/ALU_tb.v,1590115588,verilog,,,,ALU_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/Ctr_tb.v,1590111882,verilog,,,,Ctr_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALU.v,1591364445,verilog,,C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/ALU_tb.v,,ALU,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1590116844,verilog,,C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/ALUCtr_tb.v,,ALUCtr,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1590111388,verilog,,C:/ArchLabs/CS145-ArchLabs/lab03/lab03.srcs/sim_1/new/Ctr_tb.v,,Ctr,,,,,,,,
