// Seed: 755770177
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  assign id_3 = id_3;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  always
    if (id_3) begin : LABEL_0
      if (1)
        @(posedge id_0 == 1'b0, posedge 1) begin : LABEL_0
          id_1 <= id_0;
          id_1 <= 1;
          id_1 = id_0;
        end
    end else $display;
  wire id_5;
  supply0 id_6 = 1'h0 - 1 * id_3;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  tran (1'b0, id_6);
  always id_1 <= 1'd0;
endmodule
