`timescale 1 ns / 1 ns

module imm_PC_test;
   reg CLK, reset, Jump, Bzero;
	reg [31:0] Instr, imm;
	
	wire [31:0] PC;
	
	imm_PC immpc(CLK, reset, Instr, Jump, Bzero, imm, PC);
	
	always #1
	   CLK =~CLK;
		
	initial begin
	   CLK = 0;
		reset = 1;
		Instr = 32'h12345678;
		Jump = 0;
		Bzero = 0;
		imm = 32'h00009876;
		#10 Jump = 1;
		#10 Jump = 0;
		Bzero = 1;
		#10;
	end
	
	initial begin
	   $monitor("Instr = %h Jump = %b Bzero = %b imm = %h PC = %h", Instr, Jump, Bzero, imm, PC);
		#40;
		$finish;
	end
endmodule
