-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sun Jan 23 15:13:44 EST 2022                        

Solution Settings: axi_test.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/axI_test_tb.cpp
    $PROJECT_HOME/src/axi_test.cpp
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /axi_test/core                       7      46         51            1  0          
    Design Total:                        7      46         51            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /axi_test/core           
    
  I/O Data Ranges
    Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------- ---- -------- --------- --------- ------- -------- --------
    clk              IN   Unsigned         1                                     
    rst              IN   Unsigned         1                                     
    run:rsc.vld      IN   Unsigned         1                                     
    a:rsc.qa         IN   Unsigned        32                                     
    a:rsc.qb         IN   Unsigned        32                                     
    complete:rsc.rdy IN   Unsigned         1                                     
    run:rsc.rdy      OUT  Unsigned         1                                     
    a:rsc.adra       OUT  Unsigned         4                                     
    a:rsc.da         OUT  Unsigned        32                                     
    a:rsc.wea        OUT  Unsigned         1                                     
    a:rsc.adrb       OUT  Unsigned         4                                     
    a:rsc.db         OUT  Unsigned        32                                     
    a:rsc.web        OUT  Unsigned         1                                     
    a:rsc.triosy.lz  OUT  Unsigned         1                                     
    complete:rsc.vld OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /axi_test/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /axi_test/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /axi_test/a:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         16 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable    Indices Phys Memory Address      
      ----------- ------- ------------------------
      /axi_test/a    0:31 0000000f-00000000 (15-0) 
      
    Resource Name: /axi_test/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /axi_test/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /axi_test/core core:rlp           Infinite       1           52  520.00 ns                       
    /axi_test/core  main              Infinite       3           51  510.00 ns                       
    /axi_test/core   ADD_LOOP               16       3           48  480.00 ns                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /axi_test/core core:rlp                   1                        1.92               51           
    /axi_test/core  main                      3                        5.77               51           
    /axi_test/core   ADD_LOOP                48                       92.31               48           
    
  End of Report
