
KeytestBoxProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000208dc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004240  08020ae0  08020ae0  00030ae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024d20  08024d20  00040638  2**0
                  CONTENTS
  4 .ARM          00000008  08024d20  08024d20  00034d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024d28  08024d28  00040638  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024d28  08024d28  00034d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024d2c  08024d2c  00034d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004f8  20000000  08024d30  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200004f8  08025228  000404f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000598  080252c8  00040598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00078c58  20000638  08025368  00040638  2**2
                  ALLOC
 12 ._user_heap_stack 00002400  20079290  08025368  00049290  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00040638  2**0
                  CONTENTS, READONLY
 14 .debug_info   00049a96  00000000  00000000  00040666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000abbf  00000000  00000000  0008a0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002e68  00000000  00000000  00094cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002bd8  00000000  00000000  00097b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000424cb  00000000  00000000  0009a700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0005006c  00000000  00000000  000dcbcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00137505  00000000  00000000  0012cc37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0026413c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000cda0  00000000  00000000  0026418c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000638 	.word	0x20000638
 800021c:	00000000 	.word	0x00000000
 8000220:	08020ac4 	.word	0x08020ac4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000063c 	.word	0x2000063c
 800023c:	08020ac4 	.word	0x08020ac4

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b974 	b.w	8000610 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468e      	mov	lr, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14d      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034e:	428a      	cmp	r2, r1
 8000350:	4694      	mov	ip, r2
 8000352:	d969      	bls.n	8000428 <__udivmoddi4+0xe8>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b152      	cbz	r2, 8000370 <__udivmoddi4+0x30>
 800035a:	fa01 f302 	lsl.w	r3, r1, r2
 800035e:	f1c2 0120 	rsb	r1, r2, #32
 8000362:	fa20 f101 	lsr.w	r1, r0, r1
 8000366:	fa0c fc02 	lsl.w	ip, ip, r2
 800036a:	ea41 0e03 	orr.w	lr, r1, r3
 800036e:	4094      	lsls	r4, r2
 8000370:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000374:	0c21      	lsrs	r1, r4, #16
 8000376:	fbbe f6f8 	udiv	r6, lr, r8
 800037a:	fa1f f78c 	uxth.w	r7, ip
 800037e:	fb08 e316 	mls	r3, r8, r6, lr
 8000382:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000386:	fb06 f107 	mul.w	r1, r6, r7
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f106 30ff 	add.w	r0, r6, #4294967295
 8000396:	f080 811f 	bcs.w	80005d8 <__udivmoddi4+0x298>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 811c 	bls.w	80005d8 <__udivmoddi4+0x298>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ac:	fb08 3310 	mls	r3, r8, r0, r3
 80003b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b4:	fb00 f707 	mul.w	r7, r0, r7
 80003b8:	42a7      	cmp	r7, r4
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x92>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x29c>
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x29c>
 80003ce:	4464      	add	r4, ip
 80003d0:	3802      	subs	r0, #2
 80003d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d6:	1be4      	subs	r4, r4, r7
 80003d8:	2600      	movs	r6, #0
 80003da:	b11d      	cbz	r5, 80003e4 <__udivmoddi4+0xa4>
 80003dc:	40d4      	lsrs	r4, r2
 80003de:	2300      	movs	r3, #0
 80003e0:	e9c5 4300 	strd	r4, r3, [r5]
 80003e4:	4631      	mov	r1, r6
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d909      	bls.n	8000402 <__udivmoddi4+0xc2>
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	f000 80ef 	beq.w	80005d2 <__udivmoddi4+0x292>
 80003f4:	2600      	movs	r6, #0
 80003f6:	e9c5 0100 	strd	r0, r1, [r5]
 80003fa:	4630      	mov	r0, r6
 80003fc:	4631      	mov	r1, r6
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f683 	clz	r6, r3
 8000406:	2e00      	cmp	r6, #0
 8000408:	d14a      	bne.n	80004a0 <__udivmoddi4+0x160>
 800040a:	428b      	cmp	r3, r1
 800040c:	d302      	bcc.n	8000414 <__udivmoddi4+0xd4>
 800040e:	4282      	cmp	r2, r0
 8000410:	f200 80f9 	bhi.w	8000606 <__udivmoddi4+0x2c6>
 8000414:	1a84      	subs	r4, r0, r2
 8000416:	eb61 0303 	sbc.w	r3, r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	469e      	mov	lr, r3
 800041e:	2d00      	cmp	r5, #0
 8000420:	d0e0      	beq.n	80003e4 <__udivmoddi4+0xa4>
 8000422:	e9c5 4e00 	strd	r4, lr, [r5]
 8000426:	e7dd      	b.n	80003e4 <__udivmoddi4+0xa4>
 8000428:	b902      	cbnz	r2, 800042c <__udivmoddi4+0xec>
 800042a:	deff      	udf	#255	; 0xff
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	f040 8092 	bne.w	800055a <__udivmoddi4+0x21a>
 8000436:	eba1 010c 	sub.w	r1, r1, ip
 800043a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043e:	fa1f fe8c 	uxth.w	lr, ip
 8000442:	2601      	movs	r6, #1
 8000444:	0c20      	lsrs	r0, r4, #16
 8000446:	fbb1 f3f7 	udiv	r3, r1, r7
 800044a:	fb07 1113 	mls	r1, r7, r3, r1
 800044e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000452:	fb0e f003 	mul.w	r0, lr, r3
 8000456:	4288      	cmp	r0, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x12c>
 800045a:	eb1c 0101 	adds.w	r1, ip, r1
 800045e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x12a>
 8000464:	4288      	cmp	r0, r1
 8000466:	f200 80cb 	bhi.w	8000600 <__udivmoddi4+0x2c0>
 800046a:	4643      	mov	r3, r8
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f7 	udiv	r0, r1, r7
 8000474:	fb07 1110 	mls	r1, r7, r0, r1
 8000478:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800047c:	fb0e fe00 	mul.w	lr, lr, r0
 8000480:	45a6      	cmp	lr, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x156>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f100 31ff 	add.w	r1, r0, #4294967295
 800048c:	d202      	bcs.n	8000494 <__udivmoddi4+0x154>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f200 80bb 	bhi.w	800060a <__udivmoddi4+0x2ca>
 8000494:	4608      	mov	r0, r1
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x9a>
 80004a0:	f1c6 0720 	rsb	r7, r6, #32
 80004a4:	40b3      	lsls	r3, r6
 80004a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ae:	fa20 f407 	lsr.w	r4, r0, r7
 80004b2:	fa01 f306 	lsl.w	r3, r1, r6
 80004b6:	431c      	orrs	r4, r3
 80004b8:	40f9      	lsrs	r1, r7
 80004ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004be:	fa00 f306 	lsl.w	r3, r0, r6
 80004c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004c6:	0c20      	lsrs	r0, r4, #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fb09 1118 	mls	r1, r9, r8, r1
 80004d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d4:	fb08 f00e 	mul.w	r0, r8, lr
 80004d8:	4288      	cmp	r0, r1
 80004da:	fa02 f206 	lsl.w	r2, r2, r6
 80004de:	d90b      	bls.n	80004f8 <__udivmoddi4+0x1b8>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e8:	f080 8088 	bcs.w	80005fc <__udivmoddi4+0x2bc>
 80004ec:	4288      	cmp	r0, r1
 80004ee:	f240 8085 	bls.w	80005fc <__udivmoddi4+0x2bc>
 80004f2:	f1a8 0802 	sub.w	r8, r8, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1a09      	subs	r1, r1, r0
 80004fa:	b2a4      	uxth	r4, r4
 80004fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000500:	fb09 1110 	mls	r1, r9, r0, r1
 8000504:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000508:	fb00 fe0e 	mul.w	lr, r0, lr
 800050c:	458e      	cmp	lr, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x1e2>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f100 34ff 	add.w	r4, r0, #4294967295
 8000518:	d26c      	bcs.n	80005f4 <__udivmoddi4+0x2b4>
 800051a:	458e      	cmp	lr, r1
 800051c:	d96a      	bls.n	80005f4 <__udivmoddi4+0x2b4>
 800051e:	3802      	subs	r0, #2
 8000520:	4461      	add	r1, ip
 8000522:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000526:	fba0 9402 	umull	r9, r4, r0, r2
 800052a:	eba1 010e 	sub.w	r1, r1, lr
 800052e:	42a1      	cmp	r1, r4
 8000530:	46c8      	mov	r8, r9
 8000532:	46a6      	mov	lr, r4
 8000534:	d356      	bcc.n	80005e4 <__udivmoddi4+0x2a4>
 8000536:	d053      	beq.n	80005e0 <__udivmoddi4+0x2a0>
 8000538:	b15d      	cbz	r5, 8000552 <__udivmoddi4+0x212>
 800053a:	ebb3 0208 	subs.w	r2, r3, r8
 800053e:	eb61 010e 	sbc.w	r1, r1, lr
 8000542:	fa01 f707 	lsl.w	r7, r1, r7
 8000546:	fa22 f306 	lsr.w	r3, r2, r6
 800054a:	40f1      	lsrs	r1, r6
 800054c:	431f      	orrs	r7, r3
 800054e:	e9c5 7100 	strd	r7, r1, [r5]
 8000552:	2600      	movs	r6, #0
 8000554:	4631      	mov	r1, r6
 8000556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	40d8      	lsrs	r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	fa21 f303 	lsr.w	r3, r1, r3
 8000568:	4091      	lsls	r1, r2
 800056a:	4301      	orrs	r1, r0
 800056c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000570:	fa1f fe8c 	uxth.w	lr, ip
 8000574:	fbb3 f0f7 	udiv	r0, r3, r7
 8000578:	fb07 3610 	mls	r6, r7, r0, r3
 800057c:	0c0b      	lsrs	r3, r1, #16
 800057e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000582:	fb00 f60e 	mul.w	r6, r0, lr
 8000586:	429e      	cmp	r6, r3
 8000588:	fa04 f402 	lsl.w	r4, r4, r2
 800058c:	d908      	bls.n	80005a0 <__udivmoddi4+0x260>
 800058e:	eb1c 0303 	adds.w	r3, ip, r3
 8000592:	f100 38ff 	add.w	r8, r0, #4294967295
 8000596:	d22f      	bcs.n	80005f8 <__udivmoddi4+0x2b8>
 8000598:	429e      	cmp	r6, r3
 800059a:	d92d      	bls.n	80005f8 <__udivmoddi4+0x2b8>
 800059c:	3802      	subs	r0, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1b9b      	subs	r3, r3, r6
 80005a2:	b289      	uxth	r1, r1
 80005a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005a8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b0:	fb06 f30e 	mul.w	r3, r6, lr
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x28a>
 80005b8:	eb1c 0101 	adds.w	r1, ip, r1
 80005bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005c0:	d216      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d914      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 80005c6:	3e02      	subs	r6, #2
 80005c8:	4461      	add	r1, ip
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005d0:	e738      	b.n	8000444 <__udivmoddi4+0x104>
 80005d2:	462e      	mov	r6, r5
 80005d4:	4628      	mov	r0, r5
 80005d6:	e705      	b.n	80003e4 <__udivmoddi4+0xa4>
 80005d8:	4606      	mov	r6, r0
 80005da:	e6e3      	b.n	80003a4 <__udivmoddi4+0x64>
 80005dc:	4618      	mov	r0, r3
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x92>
 80005e0:	454b      	cmp	r3, r9
 80005e2:	d2a9      	bcs.n	8000538 <__udivmoddi4+0x1f8>
 80005e4:	ebb9 0802 	subs.w	r8, r9, r2
 80005e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7a3      	b.n	8000538 <__udivmoddi4+0x1f8>
 80005f0:	4646      	mov	r6, r8
 80005f2:	e7ea      	b.n	80005ca <__udivmoddi4+0x28a>
 80005f4:	4620      	mov	r0, r4
 80005f6:	e794      	b.n	8000522 <__udivmoddi4+0x1e2>
 80005f8:	4640      	mov	r0, r8
 80005fa:	e7d1      	b.n	80005a0 <__udivmoddi4+0x260>
 80005fc:	46d0      	mov	r8, sl
 80005fe:	e77b      	b.n	80004f8 <__udivmoddi4+0x1b8>
 8000600:	3b02      	subs	r3, #2
 8000602:	4461      	add	r1, ip
 8000604:	e732      	b.n	800046c <__udivmoddi4+0x12c>
 8000606:	4630      	mov	r0, r6
 8000608:	e709      	b.n	800041e <__udivmoddi4+0xde>
 800060a:	4464      	add	r4, ip
 800060c:	3802      	subs	r0, #2
 800060e:	e742      	b.n	8000496 <__udivmoddi4+0x156>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <MAX1032_Init>:

uint8_t SPI_Transfer_Tx[4] = {};
uint8_t SPI_Transfer_Rx[5] = {};

uint8_t MAX1032_Init(s_MAX1032 *adc_ptr, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPort, uint16_t csPin, uint8_t channel)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	60b9      	str	r1, [r7, #8]
 800061e:	607a      	str	r2, [r7, #4]
 8000620:	807b      	strh	r3, [r7, #2]
	uint8_t aux = 0;
 8000622:	2300      	movs	r3, #0
 8000624:	75fb      	strb	r3, [r7, #23]

	/* Store interface parameters in struct */
	adc_ptr->spiHandle 		= spiHandle;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	601a      	str	r2, [r3, #0]
	adc_ptr->csPort			= csPort;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	605a      	str	r2, [r3, #4]
	adc_ptr->csPin 			= csPin;
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	887a      	ldrh	r2, [r7, #2]
 8000636:	811a      	strh	r2, [r3, #8]
	//uint8_t Tx_AnalogInputConfig = 0b10001001;  //Differential CH0+ CH1-    (-6V to 6V)

	//If channel = 0 -> aux = 0000
	//If channel = 1 -> aux = 0010
	//If channel = 2 -> aux = 0100
	aux = channel << 1;
 8000638:	f897 3020 	ldrb.w	r3, [r7, #32]
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	75fb      	strb	r3, [r7, #23]

	//Put channel selection in highest Nibble and activate Start bit
	aux = (aux << 4) | 0x80;
 8000640:	7dfb      	ldrb	r3, [r7, #23]
 8000642:	011b      	lsls	r3, r3, #4
 8000644:	b25b      	sxtb	r3, r3
 8000646:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800064a:	b25b      	sxtb	r3, r3
 800064c:	75fb      	strb	r3, [r7, #23]

	uint8_t Tx_AnalogInputConfig = 0b00001100 | aux;  //(Diferential -12,288 V  to  12,288 V)
 800064e:	7dfb      	ldrb	r3, [r7, #23]
 8000650:	f043 030c 	orr.w	r3, r3, #12
 8000654:	b2db      	uxtb	r3, r3
 8000656:	75bb      	strb	r3, [r7, #22]

	uint8_t Tx_ModeControl = 0b10001000;  //External Clock mode 0
 8000658:	2388      	movs	r3, #136	; 0x88
 800065a:	757b      	strb	r3, [r7, #21]


	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_RESET);
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	6858      	ldr	r0, [r3, #4]
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	891b      	ldrh	r3, [r3, #8]
 8000664:	2200      	movs	r2, #0
 8000666:	4619      	mov	r1, r3
 8000668:	f006 fff6 	bl	8007658 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(adc_ptr->spiHandle, &Tx_AnalogInputConfig, 1, 1000); // Analog Input Config Byte
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	6818      	ldr	r0, [r3, #0]
 8000670:	f107 0116 	add.w	r1, r7, #22
 8000674:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000678:	2201      	movs	r2, #1
 800067a:	f008 fa2e 	bl	8008ada <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_SET);
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	6858      	ldr	r0, [r3, #4]
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	891b      	ldrh	r3, [r3, #8]
 8000686:	2201      	movs	r2, #1
 8000688:	4619      	mov	r1, r3
 800068a:	f006 ffe5 	bl	8007658 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_RESET);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6858      	ldr	r0, [r3, #4]
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	891b      	ldrh	r3, [r3, #8]
 8000696:	2200      	movs	r2, #0
 8000698:	4619      	mov	r1, r3
 800069a:	f006 ffdd 	bl	8007658 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(adc_ptr->spiHandle, &Tx_ModeControl, 1, 1000);  	//Mode Control Byte
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6818      	ldr	r0, [r3, #0]
 80006a2:	f107 0115 	add.w	r1, r7, #21
 80006a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006aa:	2201      	movs	r2, #1
 80006ac:	f008 fa15 	bl	8008ada <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_SET);
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	6858      	ldr	r0, [r3, #4]
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	891b      	ldrh	r3, [r3, #8]
 80006b8:	2201      	movs	r2, #1
 80006ba:	4619      	mov	r1, r3
 80006bc:	f006 ffcc 	bl	8007658 <HAL_GPIO_WritePin>



	return 1;
 80006c0:	2301      	movs	r3, #1
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	0000      	movs	r0, r0
 80006cc:	0000      	movs	r0, r0
	...

080006d0 <ReadADC_Polling>:


float ReadADC_Polling(s_MAX1032 *adc_ptr, uint8_t channel)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08c      	sub	sp, #48	; 0x30
 80006d4:	af02      	add	r7, sp, #8
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	70fb      	strb	r3, [r7, #3]
	uint8_t Rx[5];
	uint16_t aux = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	84fb      	strh	r3, [r7, #38]	; 0x26
	float result;

	uint8_t Tx_StartConversion[4] = {(channel << 5 | 0x80), 0x00, 0x00, 0x00};
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	015b      	lsls	r3, r3, #5
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006ea:	b25b      	sxtb	r3, r3
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	733b      	strb	r3, [r7, #12]
 80006f0:	2300      	movs	r3, #0
 80006f2:	737b      	strb	r3, [r7, #13]
 80006f4:	2300      	movs	r3, #0
 80006f6:	73bb      	strb	r3, [r7, #14]
 80006f8:	2300      	movs	r3, #0
 80006fa:	73fb      	strb	r3, [r7, #15]
	//uint8_t Tx_StartConversion[4] = {0x80, 0x00, 0x00, 0x00};

	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_RESET);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	6858      	ldr	r0, [r3, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	891b      	ldrh	r3, [r3, #8]
 8000704:	2200      	movs	r2, #0
 8000706:	4619      	mov	r1, r3
 8000708:	f006 ffa6 	bl	8007658 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(adc_ptr->spiHandle, Tx_StartConversion, Rx , 4, HAL_MAX_DELAY);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6818      	ldr	r0, [r3, #0]
 8000710:	f107 0210 	add.w	r2, r7, #16
 8000714:	f107 010c 	add.w	r1, r7, #12
 8000718:	f04f 33ff 	mov.w	r3, #4294967295
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2304      	movs	r3, #4
 8000720:	f008 fb49 	bl	8008db6 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(adc_ptr->csPort, adc_ptr->csPin, GPIO_PIN_SET);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	6858      	ldr	r0, [r3, #4]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	891b      	ldrh	r3, [r3, #8]
 800072c:	2201      	movs	r2, #1
 800072e:	4619      	mov	r1, r3
 8000730:	f006 ff92 	bl	8007658 <HAL_GPIO_WritePin>

	aux = (Rx[2] << 8) | Rx[3];
 8000734:	7cbb      	ldrb	r3, [r7, #18]
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b21a      	sxth	r2, r3
 800073a:	7cfb      	ldrb	r3, [r7, #19]
 800073c:	b21b      	sxth	r3, r3
 800073e:	4313      	orrs	r3, r2
 8000740:	b21b      	sxth	r3, r3
 8000742:	84fb      	strh	r3, [r7, #38]	; 0x26
	aux >>= 2;
 8000744:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000746:	089b      	lsrs	r3, r3, #2
 8000748:	84fb      	strh	r3, [r7, #38]	; 0x26


	const int scale_factor = 16383;
 800074a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800074e:	623b      	str	r3, [r7, #32]
	const float conversion_factor = 24.576 / scale_factor;
 8000750:	6a3b      	ldr	r3, [r7, #32]
 8000752:	ee07 3a90 	vmov	s15, r3
 8000756:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800075a:	ed9f 5b11 	vldr	d5, [pc, #68]	; 80007a0 <ReadADC_Polling+0xd0>
 800075e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000762:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000766:	edc7 7a07 	vstr	s15, [r7, #28]
    result = (float)aux * conversion_factor - 12.288;
 800076a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800076c:	ee07 3a90 	vmov	s15, r3
 8000770:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000774:	edd7 7a07 	vldr	s15, [r7, #28]
 8000778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800077c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000780:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80007a8 <ReadADC_Polling+0xd8>
 8000784:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000788:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800078c:	edc7 7a06 	vstr	s15, [r7, #24]

    return result;
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	ee07 3a90 	vmov	s15, r3
	//adc_ptr->adcValue = ((float)aux/16383.0) * (4.096 * 3); //SINGLE ENDED
	//HAL_UART_Transmit(&huart3, adcval, , Timeout)

	//return 1;

}
 8000796:	eeb0 0a67 	vmov.f32	s0, s15
 800079a:	3728      	adds	r7, #40	; 0x28
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	bc6a7efa 	.word	0xbc6a7efa
 80007a4:	40389374 	.word	0x40389374
 80007a8:	bc6a7efa 	.word	0xbc6a7efa
 80007ac:	40289374 	.word	0x40289374

080007b0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007b4:	4b17      	ldr	r3, [pc, #92]	; (8000814 <MX_CAN1_Init+0x64>)
 80007b6:	4a18      	ldr	r2, [pc, #96]	; (8000818 <MX_CAN1_Init+0x68>)
 80007b8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80007ba:	4b16      	ldr	r3, [pc, #88]	; (8000814 <MX_CAN1_Init+0x64>)
 80007bc:	2206      	movs	r2, #6
 80007be:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007c0:	4b14      	ldr	r3, [pc, #80]	; (8000814 <MX_CAN1_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007c6:	4b13      	ldr	r3, [pc, #76]	; (8000814 <MX_CAN1_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_16TQ;
 80007cc:	4b11      	ldr	r3, [pc, #68]	; (8000814 <MX_CAN1_Init+0x64>)
 80007ce:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 80007d2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_CAN1_Init+0x64>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007da:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <MX_CAN1_Init+0x64>)
 80007dc:	2200      	movs	r2, #0
 80007de:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <MX_CAN1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <MX_CAN1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <MX_CAN1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <MX_CAN1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <MX_CAN1_Init+0x64>)
 8000800:	f004 fb90 	bl	8004f24 <HAL_CAN_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800080a:	f003 f88b 	bl	8003924 <Error_Handler>
//  canfilterconfig0.FilterScale = CAN_FILTERSCALE_32BIT;
//  canfilterconfig0.SlaveStartFilterBank = 0;  // Not used for the first filter
//  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig0);
  /* USER CODE END CAN1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000654 	.word	0x20000654
 8000818:	40006400 	.word	0x40006400

0800081c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	; 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a1f      	ldr	r2, [pc, #124]	; (80008b8 <HAL_CAN_MspInit+0x9c>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d138      	bne.n	80008b0 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800083e:	4b1f      	ldr	r3, [pc, #124]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000842:	4a1e      	ldr	r2, [pc, #120]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 8000844:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000848:	6413      	str	r3, [r2, #64]	; 0x40
 800084a:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000856:	4b19      	ldr	r3, [pc, #100]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a18      	ldr	r2, [pc, #96]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b16      	ldr	r3, [pc, #88]	; (80008bc <HAL_CAN_MspInit+0xa0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800086e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087c:	2303      	movs	r3, #3
 800087e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000880:	2309      	movs	r3, #9
 8000882:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	4619      	mov	r1, r3
 800088a:	480d      	ldr	r0, [pc, #52]	; (80008c0 <HAL_CAN_MspInit+0xa4>)
 800088c:	f006 fd38 	bl	8007300 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2105      	movs	r1, #5
 8000894:	2014      	movs	r0, #20
 8000896:	f005 f9ad 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800089a:	2014      	movs	r0, #20
 800089c:	f005 f9c6 	bl	8005c2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2105      	movs	r1, #5
 80008a4:	2015      	movs	r0, #21
 80008a6:	f005 f9a5 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80008aa:	2015      	movs	r0, #21
 80008ac:	f005 f9be 	bl	8005c2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80008b0:	bf00      	nop
 80008b2:	3728      	adds	r7, #40	; 0x28
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40006400 	.word	0x40006400
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020400 	.word	0x40020400

080008c4 <ucmd_parse>:

extern Command KeytestBox_cmd_list[NUM_CMDS];


int ucmd_parse(Command cmd_list[], const char* delim, const char* in)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	; 0x30
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
    if (!in || strlen(in) == 0) return 0;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d003      	beq.n	80008de <ucmd_parse+0x1a>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d101      	bne.n	80008e2 <ucmd_parse+0x1e>
 80008de:	2300      	movs	r3, #0
 80008e0:	e092      	b.n	8000a08 <ucmd_parse+0x144>
    if (!cmd_list) return UCMD_CMD_NOT_FOUND;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d102      	bne.n	80008ee <ucmd_parse+0x2a>
 80008e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80008ec:	e08c      	b.n	8000a08 <ucmd_parse+0x144>

    delim = (delim) ? delim : UCMD_DEFAULT_DELIMETER; //if delim is defined -> keep it, if not define as default
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <ucmd_parse+0x34>
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	e000      	b.n	80008fa <ucmd_parse+0x36>
 80008f8:	4b45      	ldr	r3, [pc, #276]	; (8000a10 <ucmd_parse+0x14c>)
 80008fa:	60bb      	str	r3, [r7, #8]

    int retval = 0;     //return value
 80008fc:	2300      	movs	r3, #0
 80008fe:	62fb      	str	r3, [r7, #44]	; 0x2c

    char* s = (char*)malloc(strlen(in) + 1);    //alocates and copies input string
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff fca7 	bl	8000254 <strlen>
 8000906:	4603      	mov	r3, r0
 8000908:	3301      	adds	r3, #1
 800090a:	4618      	mov	r0, r3
 800090c:	f01d f9a8 	bl	801dc60 <malloc>
 8000910:	4603      	mov	r3, r0
 8000912:	617b      	str	r3, [r7, #20]
    strcpy(s, in);
 8000914:	6879      	ldr	r1, [r7, #4]
 8000916:	6978      	ldr	r0, [r7, #20]
 8000918:	f01e f8aa 	bl	801ea70 <strcpy>

    int argc = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	62bb      	str	r3, [r7, #40]	; 0x28
    char** argv = NULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	; 0x24

    char* last;
    char* arg = strtok_r(s, delim, &last);
 8000924:	f107 0310 	add.w	r3, r7, #16
 8000928:	461a      	mov	r2, r3
 800092a:	68b9      	ldr	r1, [r7, #8]
 800092c:	6978      	ldr	r0, [r7, #20]
 800092e:	f01e f8cf 	bl	801ead0 <strtok_r>
 8000932:	6238      	str	r0, [r7, #32]

    while (arg) {
 8000934:	e01a      	b.n	800096c <ucmd_parse+0xa8>
        argc++;
 8000936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000938:	3301      	adds	r3, #1
 800093a:	62bb      	str	r3, [r7, #40]	; 0x28
        argv = (char**)realloc(argv, argc * sizeof(*argv));
 800093c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	4619      	mov	r1, r3
 8000942:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000944:	f01d ff6c 	bl	801e820 <realloc>
 8000948:	6278      	str	r0, [r7, #36]	; 0x24
        argv[argc - 1] = arg;
 800094a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800094c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000956:	4413      	add	r3, r2
 8000958:	6a3a      	ldr	r2, [r7, #32]
 800095a:	601a      	str	r2, [r3, #0]
        arg = strtok_r(NULL, delim, &last);
 800095c:	f107 0310 	add.w	r3, r7, #16
 8000960:	461a      	mov	r2, r3
 8000962:	68b9      	ldr	r1, [r7, #8]
 8000964:	2000      	movs	r0, #0
 8000966:	f01e f8b3 	bl	801ead0 <strtok_r>
 800096a:	6238      	str	r0, [r7, #32]
    while (arg) {
 800096c:	6a3b      	ldr	r3, [r7, #32]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1e1      	bne.n	8000936 <ucmd_parse+0x72>
    }

    if (argc) {
 8000972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000974:	2b00      	cmp	r3, #0
 8000976:	d03d      	beq.n	80009f4 <ucmd_parse+0x130>
        Command* c = NULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
        for (Command* p = cmd_list; p->cmd; p++) {
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	61bb      	str	r3, [r7, #24]
 8000980:	e014      	b.n	80009ac <ucmd_parse+0xe8>
            if (strcmp(p->cmd, argv[0]) == 0)
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4619      	mov	r1, r3
 800098c:	4610      	mov	r0, r2
 800098e:	f7ff fc57 	bl	8000240 <strcmp>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d102      	bne.n	800099e <ucmd_parse+0xda>
            {
                c = p;
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	61fb      	str	r3, [r7, #28]
                break;
 800099c:	e00c      	b.n	80009b8 <ucmd_parse+0xf4>
            }
            if(p->fn == NULL)
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d007      	beq.n	80009b6 <ucmd_parse+0xf2>
        for (Command* p = cmd_list; p->cmd; p++) {
 80009a6:	69bb      	ldr	r3, [r7, #24]
 80009a8:	330c      	adds	r3, #12
 80009aa:	61bb      	str	r3, [r7, #24]
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d1e6      	bne.n	8000982 <ucmd_parse+0xbe>
 80009b4:	e000      	b.n	80009b8 <ucmd_parse+0xf4>
                break;
 80009b6:	bf00      	nop
        }
        if (c)
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d017      	beq.n	80009ee <ucmd_parse+0x12a>
        {
            retval = c->fn(argc, argv);
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80009c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80009c6:	4798      	blx	r3
 80009c8:	62f8      	str	r0, [r7, #44]	; 0x2c
            if(strcmp(c->cmd, "$" ) || last_cmd_used != 0)
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4911      	ldr	r1, [pc, #68]	; (8000a14 <ucmd_parse+0x150>)
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff fc35 	bl	8000240 <strcmp>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d103      	bne.n	80009e4 <ucmd_parse+0x120>
 80009dc:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <ucmd_parse+0x154>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d007      	beq.n	80009f4 <ucmd_parse+0x130>
            {
                strcpy(last_in, in);
 80009e4:	6879      	ldr	r1, [r7, #4]
 80009e6:	480d      	ldr	r0, [pc, #52]	; (8000a1c <ucmd_parse+0x158>)
 80009e8:	f01e f842 	bl	801ea70 <strcpy>
 80009ec:	e002      	b.n	80009f4 <ucmd_parse+0x130>
            }
        }
        else {
            retval = UCMD_CMD_NOT_FOUND;
 80009ee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80009f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }
    last_cmd_used = 0;
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <ucmd_parse+0x154>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
    free(argv);
 80009fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80009fc:	f01d f938 	bl	801dc70 <free>
    free(s);
 8000a00:	6978      	ldr	r0, [r7, #20]
 8000a02:	f01d f935 	bl	801dc70 <free>

    return retval;
 8000a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3730      	adds	r7, #48	; 0x30
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	08020ae0 	.word	0x08020ae0
 8000a14:	08020ae4 	.word	0x08020ae4
 8000a18:	200006bc 	.word	0x200006bc
 8000a1c:	2000067c 	.word	0x2000067c

08000a20 <fifo_init>:


//init an empty stfifo
//
int8_t fifo_init(ST_FIFO *stfifo)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

	stfifo->index_write = 0;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	711a      	strb	r2, [r3, #4]
	stfifo->index_read = 0;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2200      	movs	r2, #0
 8000a32:	715a      	strb	r2, [r3, #5]
	stfifo->fifo_dead = 0;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	71da      	strb	r2, [r3, #7]
	stfifo->fifo_len = BUFFER_SIZE;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2220      	movs	r2, #32
 8000a3e:	719a      	strb	r2, [r3, #6]

	return EXIT_SUCESS;
 8000a40:	f06f 037f 	mvn.w	r3, #127	; 0x7f
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <fifo_push>:
}

//insert element on our fifo
//
int8_t fifo_push(ST_FIFO *stfifo,uint8_t c)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	70fb      	strb	r3, [r7, #3]

	if(stfifo->fifo_dead)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	79db      	ldrb	r3, [r3, #7]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d002      	beq.n	8000a6a <fifo_push+0x1a>
	{
		return EPERM;
 8000a64:	f06f 037b 	mvn.w	r3, #123	; 0x7b
 8000a68:	e020      	b.n	8000aac <fifo_push+0x5c>
	}

	//is stfifo full?
	if((stfifo->index_write-stfifo->index_read)>=stfifo->fifo_len)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	791b      	ldrb	r3, [r3, #4]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	795b      	ldrb	r3, [r3, #5]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	7992      	ldrb	r2, [r2, #6]
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	db02      	blt.n	8000a84 <fifo_push+0x34>
	{
		return ENOBUFS;				//error stfifo full
 8000a7e:	f06f 037c 	mvn.w	r3, #124	; 0x7c
 8000a82:	e013      	b.n	8000aac <fifo_push+0x5c>
	}

	stfifo->fifo[stfifo->index_write & (stfifo->fifo_len-1)]=c;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	687a      	ldr	r2, [r7, #4]
 8000a8a:	7912      	ldrb	r2, [r2, #4]
 8000a8c:	4611      	mov	r1, r2
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	7992      	ldrb	r2, [r2, #6]
 8000a92:	3a01      	subs	r2, #1
 8000a94:	400a      	ands	r2, r1
 8000a96:	4413      	add	r3, r2
 8000a98:	78fa      	ldrb	r2, [r7, #3]
 8000a9a:	701a      	strb	r2, [r3, #0]
	stfifo->index_write++;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	791b      	ldrb	r3, [r3, #4]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	711a      	strb	r2, [r3, #4]

	return EXIT_SUCESS;
 8000aa8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <fifo_pop>:

//remove first element from fifo
//

int8_t fifo_pop(ST_FIFO *stfifo)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

	uint8_t c;

	if(stfifo->fifo_dead)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	79db      	ldrb	r3, [r3, #7]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d002      	beq.n	8000ace <fifo_pop+0x16>
	{
		return EPERM;
 8000ac8:	f06f 037b 	mvn.w	r3, #123	; 0x7b
 8000acc:	e01c      	b.n	8000b08 <fifo_pop+0x50>
	}

	if(!(stfifo->index_write^stfifo->index_read))
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	791a      	ldrb	r2, [r3, #4]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	795b      	ldrb	r3, [r3, #5]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d102      	bne.n	8000ae0 <fifo_pop+0x28>
	{
		return ENODATA;
 8000ada:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000ade:	e013      	b.n	8000b08 <fifo_pop+0x50>
	}

	c=stfifo->fifo[stfifo->index_read & (stfifo->fifo_len-1)];
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	7952      	ldrb	r2, [r2, #5]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	7992      	ldrb	r2, [r2, #6]
 8000aee:	3a01      	subs	r2, #1
 8000af0:	400a      	ands	r2, r1
 8000af2:	4413      	add	r3, r2
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	73fb      	strb	r3, [r7, #15]
	stfifo->index_read++;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	795b      	ldrb	r3, [r3, #5]
 8000afc:	3301      	adds	r3, #1
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	715a      	strb	r2, [r3, #5]

	return c;
 8000b04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3714      	adds	r7, #20
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <fifo_pop_last>:

//remove last element from fifo
//
int8_t fifo_pop_last(ST_FIFO *stfifo)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b085      	sub	sp, #20
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

	uint8_t c;

	if(stfifo->fifo_dead)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	79db      	ldrb	r3, [r3, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <fifo_pop_last+0x16>
	{
		return EPERM;
 8000b24:	f06f 037b 	mvn.w	r3, #123	; 0x7b
 8000b28:	e017      	b.n	8000b5a <fifo_pop_last+0x46>
	}

	if(!(stfifo->index_write^stfifo->index_read))
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	791a      	ldrb	r2, [r3, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	795b      	ldrb	r3, [r3, #5]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d102      	bne.n	8000b3c <fifo_pop_last+0x28>
	{
		return ENODATA;
 8000b36:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000b3a:	e00e      	b.n	8000b5a <fifo_pop_last+0x46>
	}

	c=stfifo->fifo[stfifo->index_write];
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	7912      	ldrb	r2, [r2, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	73fb      	strb	r3, [r7, #15]
	stfifo->index_write--;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	791b      	ldrb	r3, [r3, #4]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	711a      	strb	r2, [r3, #4]

	return c;
 8000b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <fifo_get_message>:

int8_t fifo_get_message(ST_FIFO *stfifo, char* out)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b084      	sub	sp, #16
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
 8000b6e:	6039      	str	r1, [r7, #0]
    // Initialize the output buffer as an empty string
    out[0] = '\0';
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]

    char c;
    uint16_t size = fifo_size(stfifo);
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 f821 	bl	8000bbe <fifo_size>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	817b      	strh	r3, [r7, #10]

    for (int i = 0; i < size; i++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	e00c      	b.n	8000ba0 <fifo_get_message+0x3a>
    {
        c = fifo_pop(stfifo);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ff96 	bl	8000ab8 <fifo_pop>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	727b      	strb	r3, [r7, #9]
        out[i] = c;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	683a      	ldr	r2, [r7, #0]
 8000b94:	4413      	add	r3, r2
 8000b96:	7a7a      	ldrb	r2, [r7, #9]
 8000b98:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	897b      	ldrh	r3, [r7, #10]
 8000ba2:	68fa      	ldr	r2, [r7, #12]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dbee      	blt.n	8000b86 <fifo_get_message+0x20>
    }

    // Add null-terminator at the end
    out[size] = '\0';
 8000ba8:	897b      	ldrh	r3, [r7, #10]
 8000baa:	683a      	ldr	r2, [r7, #0]
 8000bac:	4413      	add	r3, r2
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]

    return EXIT_SUCESS;
 8000bb2:	f06f 037f 	mvn.w	r3, #127	; 0x7f
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <fifo_size>:
//number of elements in our fifo
//
uint8_t fifo_size(ST_FIFO *stfifo)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b083      	sub	sp, #12
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]

	if(stfifo->fifo_dead)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	79db      	ldrb	r3, [r3, #7]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <fifo_size+0x14>
	{
		return EPERM;
 8000bce:	2384      	movs	r3, #132	; 0x84
 8000bd0:	e005      	b.n	8000bde <fifo_size+0x20>
	}

	return (stfifo->index_write-stfifo->index_read);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	791a      	ldrb	r2, [r3, #4]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	795b      	ldrb	r3, [r3, #5]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	b2db      	uxtb	r3, r3
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4a07      	ldr	r2, [pc, #28]	; (8000c18 <vApplicationGetIdleTaskMemory+0x2c>)
 8000bfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	4a06      	ldr	r2, [pc, #24]	; (8000c1c <vApplicationGetIdleTaskMemory+0x30>)
 8000c02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2280      	movs	r2, #128	; 0x80
 8000c08:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c0a:	bf00      	nop
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	200425d4 	.word	0x200425d4
 8000c1c:	20042690 	.word	0x20042690

08000c20 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c20:	b5b0      	push	{r4, r5, r7, lr}
 8000c22:	b096      	sub	sp, #88	; 0x58
 8000c24:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  st_Keytest = (s_KeyTest*)calloc(1, sizeof(s_KeyTest));
 8000c26:	2174      	movs	r1, #116	; 0x74
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f01c fef3 	bl	801da14 <calloc>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b1f      	ldr	r3, [pc, #124]	; (8000cb0 <MX_FREERTOS_Init+0x90>)
 8000c34:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityLow, 0, 128);
 8000c36:	4b1f      	ldr	r3, [pc, #124]	; (8000cb4 <MX_FREERTOS_Init+0x94>)
 8000c38:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000c3c:	461d      	mov	r5, r3
 8000c3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000c4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f00b fd3f 	bl	800c6d4 <osThreadCreate>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <MX_FREERTOS_Init+0x98>)
 8000c5a:	6013      	str	r3, [r2, #0]

  /* definition and creation of KeyTestTask */
  osThreadDef(KeyTestTask, KeytestTask, osPriorityRealtime, 0, 2048);
 8000c5c:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <MX_FREERTOS_Init+0x9c>)
 8000c5e:	f107 0420 	add.w	r4, r7, #32
 8000c62:	461d      	mov	r5, r3
 8000c64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KeyTestTaskHandle = osThreadCreate(osThread(KeyTestTask), (void*)st_Keytest);
 8000c70:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <MX_FREERTOS_Init+0x90>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	f107 0320 	add.w	r3, r7, #32
 8000c78:	4611      	mov	r1, r2
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00b fd2a 	bl	800c6d4 <osThreadCreate>
 8000c80:	4603      	mov	r3, r0
 8000c82:	4a0f      	ldr	r2, [pc, #60]	; (8000cc0 <MX_FREERTOS_Init+0xa0>)
 8000c84:	6013      	str	r3, [r2, #0]

  /* definition and creation of MqttTask */
  osThreadDef(MqttTask, MqttTaskFunction, osPriorityLow, 0, 4096);
 8000c86:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <MX_FREERTOS_Init+0xa4>)
 8000c88:	1d3c      	adds	r4, r7, #4
 8000c8a:	461d      	mov	r5, r3
 8000c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MqttTaskHandle = osThreadCreate(osThread(MqttTask), NULL);
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f00b fd19 	bl	800c6d4 <osThreadCreate>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4a08      	ldr	r2, [pc, #32]	; (8000cc8 <MX_FREERTOS_Init+0xa8>)
 8000ca6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000ca8:	bf00      	nop
 8000caa:	3758      	adds	r7, #88	; 0x58
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bdb0      	pop	{r4, r5, r7, pc}
 8000cb0:	200425bc 	.word	0x200425bc
 8000cb4:	08020e88 	.word	0x08020e88
 8000cb8:	200425c8 	.word	0x200425c8
 8000cbc:	08020ea4 	.word	0x08020ea4
 8000cc0:	200425cc 	.word	0x200425cc
 8000cc4:	08020ec0 	.word	0x08020ec0
 8000cc8:	200425d0 	.word	0x200425d0

08000ccc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(portMAX_DELAY);
 8000cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd8:	f00b fd48 	bl	800c76c <osDelay>
 8000cdc:	e7fa      	b.n	8000cd4 <StartDefaultTask+0x8>
	...

08000ce0 <KeytestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_KeytestTask */
void KeytestTask(void const * argument)
{
 8000ce0:	b5b0      	push	{r4, r5, r7, lr}
 8000ce2:	b08a      	sub	sp, #40	; 0x28
 8000ce4:	af02      	add	r7, sp, #8
 8000ce6:	6078      	str	r0, [r7, #4]
  float sampleADC;
  int16_t sampleEncoder;
  uint8_t eOperation;

  //Typecast argument to receive keytest instance
  s_KeyTest* keytest_h = (s_KeyTest*) argument;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	617b      	str	r3, [r7, #20]


  if(xTaskGetCurrentTaskHandle() == KeyTestTaskHandle)
 8000cec:	f00e f986 	bl	800effc <xTaskGetCurrentTaskHandle>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	4baf      	ldr	r3, [pc, #700]	; (8000fb0 <KeytestTask+0x2d0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d118      	bne.n	8000d2c <KeytestTask+0x4c>
  {
	  KeyTestInit(keytest_h, TestParamsSmac, DEFAULT_KEYTEST_FREQ, outputTestData);
 8000cfa:	4bae      	ldr	r3, [pc, #696]	; (8000fb4 <KeytestTask+0x2d4>)
 8000cfc:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8000d00:	49ad      	ldr	r1, [pc, #692]	; (8000fb8 <KeytestTask+0x2d8>)
 8000d02:	6978      	ldr	r0, [r7, #20]
 8000d04:	f000 ff74 	bl	8001bf0 <KeyTestInit>
	  SmacOperationsQueue = xQueueCreate(64, sizeof(uint8_t));
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	2040      	movs	r0, #64	; 0x40
 8000d0e:	f00c f8dd 	bl	800cecc <xQueueGenericCreate>
 8000d12:	4603      	mov	r3, r0
 8000d14:	4aa9      	ldr	r2, [pc, #676]	; (8000fbc <KeytestTask+0x2dc>)
 8000d16:	6013      	str	r3, [r2, #0]
	  HAL_UART_Receive_IT(&huart4,&idlebyte, 1);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	49a9      	ldr	r1, [pc, #676]	; (8000fc0 <KeytestTask+0x2e0>)
 8000d1c:	48a9      	ldr	r0, [pc, #676]	; (8000fc4 <KeytestTask+0x2e4>)
 8000d1e:	f009 fb32 	bl	800a386 <HAL_UART_Receive_IT>
	  HAL_UART_Receive_IT(&huart5,&idlebyte, 1);
 8000d22:	2201      	movs	r2, #1
 8000d24:	49a6      	ldr	r1, [pc, #664]	; (8000fc0 <KeytestTask+0x2e0>)
 8000d26:	48a8      	ldr	r0, [pc, #672]	; (8000fc8 <KeytestTask+0x2e8>)
 8000d28:	f009 fb2d 	bl	800a386 <HAL_UART_Receive_IT>
  }

  memset(outputTestData, '\0', sizeof(outputTestData));
 8000d2c:	4aa7      	ldr	r2, [pc, #668]	; (8000fcc <KeytestTask+0x2ec>)
 8000d2e:	2100      	movs	r1, #0
 8000d30:	48a0      	ldr	r0, [pc, #640]	; (8000fb4 <KeytestTask+0x2d4>)
 8000d32:	f01c ffdd 	bl	801dcf0 <memset>
  /* Infinite loop */
  for(;;)
  {

	//WAIT TASKNOTIFICATION
	xQueueReceive(SmacOperationsQueue, &eOperation, pdMS_TO_TICKS(5));
 8000d36:	4ba1      	ldr	r3, [pc, #644]	; (8000fbc <KeytestTask+0x2dc>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f107 010d 	add.w	r1, r7, #13
 8000d3e:	2205      	movs	r2, #5
 8000d40:	4618      	mov	r0, r3
 8000d42:	f00c fd5f 	bl	800d804 <xQueueReceive>

	switch (eOperation)
 8000d46:	7b7b      	ldrb	r3, [r7, #13]
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	2b1f      	cmp	r3, #31
 8000d4c:	f200 81f3 	bhi.w	8001136 <KeytestTask+0x456>
 8000d50:	a201      	add	r2, pc, #4	; (adr r2, 8000d58 <KeytestTask+0x78>)
 8000d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d56:	bf00      	nop
 8000d58:	08000ee7 	.word	0x08000ee7
 8000d5c:	08001137 	.word	0x08001137
 8000d60:	08001137 	.word	0x08001137
 8000d64:	08000dd9 	.word	0x08000dd9
 8000d68:	08001137 	.word	0x08001137
 8000d6c:	08001137 	.word	0x08001137
 8000d70:	08001137 	.word	0x08001137
 8000d74:	0800112b 	.word	0x0800112b
 8000d78:	08001137 	.word	0x08001137
 8000d7c:	08001137 	.word	0x08001137
 8000d80:	08001137 	.word	0x08001137
 8000d84:	08001137 	.word	0x08001137
 8000d88:	08001137 	.word	0x08001137
 8000d8c:	08001137 	.word	0x08001137
 8000d90:	08001137 	.word	0x08001137
 8000d94:	08001055 	.word	0x08001055
 8000d98:	08001137 	.word	0x08001137
 8000d9c:	08001137 	.word	0x08001137
 8000da0:	08001137 	.word	0x08001137
 8000da4:	08001137 	.word	0x08001137
 8000da8:	08001137 	.word	0x08001137
 8000dac:	08001137 	.word	0x08001137
 8000db0:	08001137 	.word	0x08001137
 8000db4:	08001137 	.word	0x08001137
 8000db8:	08001137 	.word	0x08001137
 8000dbc:	08001137 	.word	0x08001137
 8000dc0:	08001137 	.word	0x08001137
 8000dc4:	08001137 	.word	0x08001137
 8000dc8:	08001137 	.word	0x08001137
 8000dcc:	08001137 	.word	0x08001137
 8000dd0:	08001137 	.word	0x08001137
 8000dd4:	080010c7 	.word	0x080010c7
	{

	case OP_TEST_SAMPLE:
	    eOperation = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	737b      	strb	r3, [r7, #13]
	    // Value sent from piece is Read and updated outside by ISR

	   // HAL_TIM_Base_Stop(&htim14);
	   // htim14.Instance->CNT = 0;
	    //HAL_TIM_Base_Start(&htim14);
	    sampleADC = ReadADC_Polling(keytest_h->p_adc, keytest_h->adcChannel);
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	695a      	ldr	r2, [r3, #20]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	7e1b      	ldrb	r3, [r3, #24]
 8000de4:	4619      	mov	r1, r3
 8000de6:	4610      	mov	r0, r2
 8000de8:	f7ff fc72 	bl	80006d0 <ReadADC_Polling>
 8000dec:	ed87 0a04 	vstr	s0, [r7, #16]
	    sampleEncoder = ReadEncoder(keytest_h);
 8000df0:	6978      	ldr	r0, [r7, #20]
 8000df2:	f002 fb6e 	bl	80034d2 <ReadEncoder>
 8000df6:	4603      	mov	r3, r0
 8000df8:	81fb      	strh	r3, [r7, #14]
   	   // sampleKey = (int16_t)(keytest_h->UUT_ReadValue);


   	    index_output += snprintf(outputTestData + index_output, sizeof(outputTestData) - index_output, "%d %.3f", sampleEncoder, sampleADC);
 8000dfa:	4b75      	ldr	r3, [pc, #468]	; (8000fd0 <KeytestTask+0x2f0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a6d      	ldr	r2, [pc, #436]	; (8000fb4 <KeytestTask+0x2d4>)
 8000e00:	1898      	adds	r0, r3, r2
 8000e02:	4b73      	ldr	r3, [pc, #460]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4971      	ldr	r1, [pc, #452]	; (8000fcc <KeytestTask+0x2ec>)
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e16:	ed8d 7b00 	vstr	d7, [sp]
 8000e1a:	4a6e      	ldr	r2, [pc, #440]	; (8000fd4 <KeytestTask+0x2f4>)
 8000e1c:	f01d fd82 	bl	801e924 <sniprintf>
 8000e20:	4603      	mov	r3, r0
 8000e22:	461a      	mov	r2, r3
 8000e24:	4b6a      	ldr	r3, [pc, #424]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a69      	ldr	r2, [pc, #420]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e2c:	6013      	str	r3, [r2, #0]

   	    for(int i = 0; i<st_Keytest->numInterestIDs; i++)
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	e01a      	b.n	8000e6a <KeytestTask+0x18a>
   	    	index_output += snprintf(outputTestData + index_output, sizeof(outputTestData) - index_output, " %lX", st_Keytest->UUT_ReadValues[i]);
 8000e34:	4b66      	ldr	r3, [pc, #408]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a5e      	ldr	r2, [pc, #376]	; (8000fb4 <KeytestTask+0x2d4>)
 8000e3a:	1898      	adds	r0, r3, r2
 8000e3c:	4b64      	ldr	r3, [pc, #400]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4962      	ldr	r1, [pc, #392]	; (8000fcc <KeytestTask+0x2ec>)
 8000e42:	1ac9      	subs	r1, r1, r3
 8000e44:	4b64      	ldr	r3, [pc, #400]	; (8000fd8 <KeytestTask+0x2f8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	69fa      	ldr	r2, [r7, #28]
 8000e4a:	320c      	adds	r2, #12
 8000e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e50:	4a62      	ldr	r2, [pc, #392]	; (8000fdc <KeytestTask+0x2fc>)
 8000e52:	f01d fd67 	bl	801e924 <sniprintf>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b5d      	ldr	r3, [pc, #372]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4413      	add	r3, r2
 8000e60:	4a5b      	ldr	r2, [pc, #364]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e62:	6013      	str	r3, [r2, #0]
   	    for(int i = 0; i<st_Keytest->numInterestIDs; i++)
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	3301      	adds	r3, #1
 8000e68:	61fb      	str	r3, [r7, #28]
 8000e6a:	4b5b      	ldr	r3, [pc, #364]	; (8000fd8 <KeytestTask+0x2f8>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8000e72:	461a      	mov	r2, r3
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	4293      	cmp	r3, r2
 8000e78:	dbdc      	blt.n	8000e34 <KeytestTask+0x154>



   	   // HAL_TIM_Base_Stop(&htim14);
   	    //index_output += snprintf(outputTestData + index_output, sizeof(outputTestData) - index_output, "%ld", htim14.Instance->CNT);
   	    index_output += snprintf(outputTestData + index_output, sizeof(outputTestData) - index_output, "\r");
 8000e7a:	4b55      	ldr	r3, [pc, #340]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a4d      	ldr	r2, [pc, #308]	; (8000fb4 <KeytestTask+0x2d4>)
 8000e80:	1898      	adds	r0, r3, r2
 8000e82:	4b53      	ldr	r3, [pc, #332]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	4b51      	ldr	r3, [pc, #324]	; (8000fcc <KeytestTask+0x2ec>)
 8000e88:	1a9b      	subs	r3, r3, r2
 8000e8a:	4a55      	ldr	r2, [pc, #340]	; (8000fe0 <KeytestTask+0x300>)
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f01d fd49 	bl	801e924 <sniprintf>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b4e      	ldr	r3, [pc, #312]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a4c      	ldr	r2, [pc, #304]	; (8000fd0 <KeytestTask+0x2f0>)
 8000e9e:	6013      	str	r3, [r2, #0]

   	    //sampleADC = 0;
   	    //htim14.Instance->CNT = 0;

   	    // Reactivate CAN ISR
   	    if (st_Keytest->UUT_Protocol == CAN_PROTOCOL)
 8000ea0:	4b4d      	ldr	r3, [pc, #308]	; (8000fd8 <KeytestTask+0x2f8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f040 8147 	bne.w	800113c <KeytestTask+0x45c>
   	    {
   	    	if(st_Keytest->isCanFIFO0_Active)
 8000eae:	4b4a      	ldr	r3, [pc, #296]	; (8000fd8 <KeytestTask+0x2f8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d006      	beq.n	8000ec8 <KeytestTask+0x1e8>
   	    		HAL_CAN_ActivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000eba:	4b47      	ldr	r3, [pc, #284]	; (8000fd8 <KeytestTask+0x2f8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	691b      	ldr	r3, [r3, #16]
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f004 fb6c 	bl	80055a0 <HAL_CAN_ActivateNotification>

   	    	if(st_Keytest->isCanFIFO1_Active)
 8000ec8:	4b43      	ldr	r3, [pc, #268]	; (8000fd8 <KeytestTask+0x2f8>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	f000 8133 	beq.w	800113c <KeytestTask+0x45c>
   	    		HAL_CAN_ActivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000ed6:	4b40      	ldr	r3, [pc, #256]	; (8000fd8 <KeytestTask+0x2f8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	2110      	movs	r1, #16
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f004 fb5e 	bl	80055a0 <HAL_CAN_ActivateNotification>
   	    }
   	    break;
 8000ee4:	e12a      	b.n	800113c <KeytestTask+0x45c>
    #endif

		case OP_START_TEST:
			eOperation = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	737b      	strb	r3, [r7, #13]
			ClearTestTimer(keytest_h);
 8000eea:	6978      	ldr	r0, [r7, #20]
 8000eec:	f002 fae2 	bl	80034b4 <ClearTestTimer>
			sampleNUM = 0;
 8000ef0:	4b3c      	ldr	r3, [pc, #240]	; (8000fe4 <KeytestTask+0x304>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
			memset(outputTestData, '\0', sizeof(outputTestData));
 8000ef6:	4a35      	ldr	r2, [pc, #212]	; (8000fcc <KeytestTask+0x2ec>)
 8000ef8:	2100      	movs	r1, #0
 8000efa:	482e      	ldr	r0, [pc, #184]	; (8000fb4 <KeytestTask+0x2d4>)
 8000efc:	f01c fef8 	bl	801dcf0 <memset>
			if(keytest_h->UUT_Protocol == CAN_PROTOCOL)
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d118      	bne.n	8000f3c <KeytestTask+0x25c>
			{
				//Activate CAN Notifications for when a message with target ID arrives at the corresponding FIFO
				if(st_Keytest->isCanFIFO0_Active)
 8000f0a:	4b33      	ldr	r3, [pc, #204]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d005      	beq.n	8000f22 <KeytestTask+0x242>
					HAL_CAN_ActivateNotification(keytest_h->CanPort, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	2102      	movs	r1, #2
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f004 fb3f 	bl	80055a0 <HAL_CAN_ActivateNotification>
				if(st_Keytest->isCanFIFO1_Active)
 8000f22:	4b2d      	ldr	r3, [pc, #180]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d068      	beq.n	8001000 <KeytestTask+0x320>
					HAL_CAN_ActivateNotification(keytest_h->CanPort, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	2110      	movs	r1, #16
 8000f34:	4618      	mov	r0, r3
 8000f36:	f004 fb33 	bl	80055a0 <HAL_CAN_ActivateNotification>
 8000f3a:	e061      	b.n	8001000 <KeytestTask+0x320>
			}
			else
			if(st_Keytest->UUT_Protocol == LIN_PROTOCOL)
 8000f3c:	4b26      	ldr	r3, [pc, #152]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d10c      	bne.n	8000f62 <KeytestTask+0x282>
			{
				//Start Listening to LIN BUS -> ISR occurs when (UUT_NumDataBytes + Header) Bytes are received
				HAL_UART_Receive_IT(keytest_h->LinPort, UUT_LIN_RxData, keytest_h->UUT_InterestIDsInfo[0].NumDataBytes + LIN_HEADER_BYTES);
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	68d8      	ldr	r0, [r3, #12]
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	3304      	adds	r3, #4
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4923      	ldr	r1, [pc, #140]	; (8000fe8 <KeytestTask+0x308>)
 8000f5c:	f009 fa13 	bl	800a386 <HAL_UART_Receive_IT>
 8000f60:	e04e      	b.n	8001000 <KeytestTask+0x320>
			}
			else
			{
				//If LIN/CAN are not setup and the command sent is Start Test, Warn about the Error
				if(keytest_h->enabled)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00d      	beq.n	8000f88 <KeytestTask+0x2a8>
				{
					Mqtt_AddSendOperation(ERROR_TOPIC, "CAN/LIN are not setup\n");
 8000f6c:	491f      	ldr	r1, [pc, #124]	; (8000fec <KeytestTask+0x30c>)
 8000f6e:	4820      	ldr	r0, [pc, #128]	; (8000ff0 <KeytestTask+0x310>)
 8000f70:	f002 fec0 	bl	8003cf4 <Mqtt_AddSendOperation>
					keytest_h->enabled = 0;
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	2200      	movs	r2, #0
 8000f78:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
					st_Keytest->status = S_READY;
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2202      	movs	r2, #2
 8000f82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					//The command sent was resetsmac or ms0 while a test was not running
					HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"ms0\r", strlen("ms0\r"), HAL_MAX_DELAY);
					st_Keytest->status = S_READY;
					Mqtt_AddSendOperation(LOG_TOPIC, "ms0 Sent\n");
				}
				break;
 8000f86:	e0da      	b.n	800113e <KeytestTask+0x45e>
					HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"ms0\r", strlen("ms0\r"), HAL_MAX_DELAY);
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6818      	ldr	r0, [r3, #0]
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f92:	2204      	movs	r2, #4
 8000f94:	4917      	ldr	r1, [pc, #92]	; (8000ff4 <KeytestTask+0x314>)
 8000f96:	f009 f973 	bl	800a280 <HAL_UART_Transmit>
					st_Keytest->status = S_READY;
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <KeytestTask+0x2f8>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					Mqtt_AddSendOperation(LOG_TOPIC, "ms0 Sent\n");
 8000fa4:	4914      	ldr	r1, [pc, #80]	; (8000ff8 <KeytestTask+0x318>)
 8000fa6:	4815      	ldr	r0, [pc, #84]	; (8000ffc <KeytestTask+0x31c>)
 8000fa8:	f002 fea4 	bl	8003cf4 <Mqtt_AddSendOperation>
				break;
 8000fac:	e0c7      	b.n	800113e <KeytestTask+0x45e>
 8000fae:	bf00      	nop
 8000fb0:	200425cc 	.word	0x200425cc
 8000fb4:	200006f0 	.word	0x200006f0
 8000fb8:	20000168 	.word	0x20000168
 8000fbc:	200425b8 	.word	0x200425b8
 8000fc0:	200425c4 	.word	0x200425c4
 8000fc4:	20042fcc 	.word	0x20042fcc
 8000fc8:	20043054 	.word	0x20043054
 8000fcc:	00041eb0 	.word	0x00041eb0
 8000fd0:	200425b0 	.word	0x200425b0
 8000fd4:	08020edc 	.word	0x08020edc
 8000fd8:	200425bc 	.word	0x200425bc
 8000fdc:	08020ee4 	.word	0x08020ee4
 8000fe0:	08020eec 	.word	0x08020eec
 8000fe4:	200425c0 	.word	0x200425c0
 8000fe8:	200428b0 	.word	0x200428b0
 8000fec:	08020ef0 	.word	0x08020ef0
 8000ff0:	08020f08 	.word	0x08020f08
 8000ff4:	08020f1c 	.word	0x08020f1c
 8000ff8:	08020f24 	.word	0x08020f24
 8000ffc:	08020f30 	.word	0x08020f30
			}


			if(st_Keytest->enabled)
 8001000:	4b4f      	ldr	r3, [pc, #316]	; (8001140 <KeytestTask+0x460>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001008:	2b00      	cmp	r3, #0
 800100a:	d010      	beq.n	800102e <KeytestTask+0x34e>
			{
				//The command sent was ms0 and the CAN/LIN is correctly setup
				//Run Test
				st_Keytest->status = S_BUSY;
 800100c:	4b4c      	ldr	r3, [pc, #304]	; (8001140 <KeytestTask+0x460>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2201      	movs	r2, #1
 8001012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				index_output = 0;
 8001016:	4b4b      	ldr	r3, [pc, #300]	; (8001144 <KeytestTask+0x464>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
				HAL_UART_Transmit(keytest_h->SmacPort, (uint8_t*)"ms38\r", strlen("ms38\r"), HAL_MAX_DELAY);
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	2205      	movs	r2, #5
 8001026:	4948      	ldr	r1, [pc, #288]	; (8001148 <KeytestTask+0x468>)
 8001028:	f009 f92a 	bl	800a280 <HAL_UART_Transmit>
				st_Keytest->status = S_READY;
				HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"ms0\r", strlen("ms0\r"), HAL_MAX_DELAY);
				Mqtt_AddSendOperation(LOG_TOPIC, "ms0 Sent\r\n");
			}

			break;
 800102c:	e087      	b.n	800113e <KeytestTask+0x45e>
				st_Keytest->status = S_READY;
 800102e:	4b44      	ldr	r3, [pc, #272]	; (8001140 <KeytestTask+0x460>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2202      	movs	r2, #2
 8001034:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"ms0\r", strlen("ms0\r"), HAL_MAX_DELAY);
 8001038:	4b41      	ldr	r3, [pc, #260]	; (8001140 <KeytestTask+0x460>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	2204      	movs	r2, #4
 8001044:	4941      	ldr	r1, [pc, #260]	; (800114c <KeytestTask+0x46c>)
 8001046:	f009 f91b 	bl	800a280 <HAL_UART_Transmit>
				Mqtt_AddSendOperation(LOG_TOPIC, "ms0 Sent\r\n");
 800104a:	4941      	ldr	r1, [pc, #260]	; (8001150 <KeytestTask+0x470>)
 800104c:	4841      	ldr	r0, [pc, #260]	; (8001154 <KeytestTask+0x474>)
 800104e:	f002 fe51 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8001052:	e074      	b.n	800113e <KeytestTask+0x45e>

		case OP_UPDATE_CAN_VALUE:
			//CAN is being updated directly in the FIFO ISR but it can be updated here
			eOperation = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	737b      	strb	r3, [r7, #13]
			for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]
 800105c:	e02a      	b.n	80010b4 <KeytestTask+0x3d4>
			{
				if(!CAN_MessageProcessed[i])
 800105e:	4a3e      	ldr	r2, [pc, #248]	; (8001158 <KeytestTask+0x478>)
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	4413      	add	r3, r2
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	f083 0301 	eor.w	r3, r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d01e      	beq.n	80010ae <KeytestTask+0x3ce>
				{
					st_Keytest->UUT_ReadValues[i] = readBits(CAN_RxData[i], keytest_h->UUT_InterestIDsInfo[i].startBit, keytest_h->UUT_InterestIDsInfo[i].numBits);
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	4a39      	ldr	r2, [pc, #228]	; (800115c <KeytestTask+0x47c>)
 8001076:	1898      	adds	r0, r3, r2
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	3308      	adds	r3, #8
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	4413      	add	r3, r2
 8001082:	7a59      	ldrb	r1, [r3, #9]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	3308      	adds	r3, #8
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	4413      	add	r3, r2
 800108e:	7a9b      	ldrb	r3, [r3, #10]
 8001090:	4a2b      	ldr	r2, [pc, #172]	; (8001140 <KeytestTask+0x460>)
 8001092:	6814      	ldr	r4, [r2, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	f002 fac9 	bl	800362c <readBits>
 800109a:	4602      	mov	r2, r0
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	330c      	adds	r3, #12
 80010a0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
					CAN_MessageProcessed[i] = 1;
 80010a4:	4a2c      	ldr	r2, [pc, #176]	; (8001158 <KeytestTask+0x478>)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	4413      	add	r3, r2
 80010aa:	2201      	movs	r2, #1
 80010ac:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	3301      	adds	r3, #1
 80010b2:	61bb      	str	r3, [r7, #24]
 80010b4:	4b22      	ldr	r3, [pc, #136]	; (8001140 <KeytestTask+0x460>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80010bc:	461a      	mov	r2, r3
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	4293      	cmp	r3, r2
 80010c2:	dbcc      	blt.n	800105e <KeytestTask+0x37e>
				}
			}
			//st_Keytest->UUT_ReadValue = readBits(CAN_RxData, keytest_h->.startBit, keytest_h->UUT_ReadInfo.numBits);

			break;
 80010c4:	e03b      	b.n	800113e <KeytestTask+0x45e>

		case OP_UPDATE_LIN_VALUE:
			eOperation = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	737b      	strb	r3, [r7, #13]
			//Read Lin Value
			st_Keytest->UUT_ReadValues[st_Keytest->numInterestIDs - 1] = readBits(UUT_LIN_RxData,keytest_h->UUT_InterestIDsInfo[st_Keytest->numInterestIDs -1].startBit, keytest_h->UUT_InterestIDsInfo[st_Keytest->numInterestIDs -1].numBits);
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <KeytestTask+0x460>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80010d2:	3b01      	subs	r3, #1
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	3308      	adds	r3, #8
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	4413      	add	r3, r2
 80010dc:	7a59      	ldrb	r1, [r3, #9]
 80010de:	4b18      	ldr	r3, [pc, #96]	; (8001140 <KeytestTask+0x460>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80010e6:	3b01      	subs	r3, #1
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	3308      	adds	r3, #8
 80010ec:	00db      	lsls	r3, r3, #3
 80010ee:	4413      	add	r3, r2
 80010f0:	7a9a      	ldrb	r2, [r3, #10]
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <KeytestTask+0x460>)
 80010f4:	681c      	ldr	r4, [r3, #0]
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <KeytestTask+0x460>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80010fe:	1e5d      	subs	r5, r3, #1
 8001100:	4817      	ldr	r0, [pc, #92]	; (8001160 <KeytestTask+0x480>)
 8001102:	f002 fa93 	bl	800362c <readBits>
 8001106:	4602      	mov	r2, r0
 8001108:	f105 030c 	add.w	r3, r5, #12
 800110c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
			HAL_UART_Receive_IT(keytest_h->LinPort, UUT_LIN_RxData, keytest_h->UUT_InterestIDsInfo[0].NumDataBytes + LIN_HEADER_BYTES);
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	68d8      	ldr	r0, [r3, #12]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800111a:	b29b      	uxth	r3, r3
 800111c:	3304      	adds	r3, #4
 800111e:	b29b      	uxth	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	490f      	ldr	r1, [pc, #60]	; (8001160 <KeytestTask+0x480>)
 8001124:	f009 f92f 	bl	800a386 <HAL_UART_Receive_IT>
			break;
 8001128:	e009      	b.n	800113e <KeytestTask+0x45e>

		case OP_SMAC_MSG:
			eOperation = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	737b      	strb	r3, [r7, #13]
			ProcessSmacMessage(keytest_h);
 800112e:	6978      	ldr	r0, [r7, #20]
 8001130:	f000 fbca 	bl	80018c8 <ProcessSmacMessage>
			break;
 8001134:	e003      	b.n	800113e <KeytestTask+0x45e>

		default:
			eOperation = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	737b      	strb	r3, [r7, #13]
			break;
 800113a:	e000      	b.n	800113e <KeytestTask+0x45e>
   	    break;
 800113c:	bf00      	nop
	xQueueReceive(SmacOperationsQueue, &eOperation, pdMS_TO_TICKS(5));
 800113e:	e5fa      	b.n	8000d36 <KeytestTask+0x56>
 8001140:	200425bc 	.word	0x200425bc
 8001144:	200425b0 	.word	0x200425b0
 8001148:	08020f40 	.word	0x08020f40
 800114c:	08020f1c 	.word	0x08020f1c
 8001150:	08020f48 	.word	0x08020f48
 8001154:	08020f30 	.word	0x08020f30
 8001158:	200006e8 	.word	0x200006e8
 800115c:	200006c0 	.word	0x200006c0
 8001160:	200428b0 	.word	0x200428b0

08001164 <MqttTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MqttTaskFunction */
void MqttTaskFunction(void const * argument)
{
 8001164:	b5b0      	push	{r4, r5, r7, lr}
 8001166:	b0b6      	sub	sp, #216	; 0xd8
 8001168:	af02      	add	r7, sp, #8
 800116a:	6078      	str	r0, [r7, #4]
	err_t mqtt_err;
	int keytestbox_err;
	BaseType_t xRet;
	MqttRequest_t MqttRequest;

	MX_LWIP_Init();
 800116c:	f00a fc44 	bl	800b9f8 <MX_LWIP_Init>

	MqttRequestQueue = xQueueCreate(16, sizeof(MqttRequest));
 8001170:	2200      	movs	r2, #0
 8001172:	216c      	movs	r1, #108	; 0x6c
 8001174:	2010      	movs	r0, #16
 8001176:	f00b fea9 	bl	800cecc <xQueueGenericCreate>
 800117a:	4603      	mov	r3, r0
 800117c:	4aa6      	ldr	r2, [pc, #664]	; (8001418 <MqttTaskFunction+0x2b4>)
 800117e:	6013      	str	r3, [r2, #0]

	Mqtt_AddConnectOperation();
 8001180:	f002 fda4 	bl	8003ccc <Mqtt_AddConnectOperation>

//  /* Infinite loop */
  for(;;)
  {

	  xQueueReceive(MqttRequestQueue, &MqttRequest, portMAX_DELAY);
 8001184:	4ba4      	ldr	r3, [pc, #656]	; (8001418 <MqttTaskFunction+0x2b4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800118c:	f04f 32ff 	mov.w	r2, #4294967295
 8001190:	4618      	mov	r0, r3
 8001192:	f00c fb37 	bl	800d804 <xQueueReceive>

	  switch(MqttRequest.eOperation)
 8001196:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800119a:	2b04      	cmp	r3, #4
 800119c:	f200 81e5 	bhi.w	800156a <MqttTaskFunction+0x406>
 80011a0:	a201      	add	r2, pc, #4	; (adr r2, 80011a8 <MqttTaskFunction+0x44>)
 80011a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a6:	bf00      	nop
 80011a8:	08001243 	.word	0x08001243
 80011ac:	0800121b 	.word	0x0800121b
 80011b0:	080011bd 	.word	0x080011bd
 80011b4:	080012a7 	.word	0x080012a7
 80011b8:	08001555 	.word	0x08001555
	  {

	  case eConnect:

		  if(!mqtt_client_is_connected(mqtt_client_instance))
 80011bc:	4b97      	ldr	r3, [pc, #604]	; (800141c <MqttTaskFunction+0x2b8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f010 fde3 	bl	8011d8c <mqtt_client_is_connected>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d121      	bne.n	8001210 <MqttTaskFunction+0xac>
		  {
			  xRet = bsp_mqtt_connect();       //Connect to broker
 80011cc:	f002 fc84 	bl	8003ad8 <bsp_mqtt_connect>
 80011d0:	4603      	mov	r3, r0
 80011d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			  if(xRet != ERR_OK && xRet != ERR_ALREADY && xRet != ERR_ISCONN)
 80011d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f000 81c0 	beq.w	8001560 <MqttTaskFunction+0x3fc>
 80011e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80011e4:	f113 0f09 	cmn.w	r3, #9
 80011e8:	f000 81ba 	beq.w	8001560 <MqttTaskFunction+0x3fc>
 80011ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80011f0:	f113 0f0a 	cmn.w	r3, #10
 80011f4:	f000 81b4 	beq.w	8001560 <MqttTaskFunction+0x3fc>
			  {
				  osDelay(500);
 80011f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011fc:	f00b fab6 	bl	800c76c <osDelay>
				  mqtt_disconnect(mqtt_client_instance);
 8001200:	4b86      	ldr	r3, [pc, #536]	; (800141c <MqttTaskFunction+0x2b8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f010 fd9d 	bl	8011d44 <mqtt_disconnect>
				  Mqtt_AddConnectOperation();
 800120a:	f002 fd5f 	bl	8003ccc <Mqtt_AddConnectOperation>

		  }
		  else
			  Mqtt_AddSendOperation(LOG_TOPIC, "Already Connected!\r\n");

		  break;
 800120e:	e1a7      	b.n	8001560 <MqttTaskFunction+0x3fc>
			  Mqtt_AddSendOperation(LOG_TOPIC, "Already Connected!\r\n");
 8001210:	4983      	ldr	r1, [pc, #524]	; (8001420 <MqttTaskFunction+0x2bc>)
 8001212:	4884      	ldr	r0, [pc, #528]	; (8001424 <MqttTaskFunction+0x2c0>)
 8001214:	f002 fd6e 	bl	8003cf4 <Mqtt_AddSendOperation>
		  break;
 8001218:	e1a2      	b.n	8001560 <MqttTaskFunction+0x3fc>

	  case eReceive:
		  //Ver se precisa de setup
		  keytestbox_err = ucmd_parse(KeytestBox_cmd_list, UCMD_DEFAULT_DELIMETER, (const char*)MqttRequest.data);
 800121a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800121e:	3321      	adds	r3, #33	; 0x21
 8001220:	461a      	mov	r2, r3
 8001222:	4981      	ldr	r1, [pc, #516]	; (8001428 <MqttTaskFunction+0x2c4>)
 8001224:	4881      	ldr	r0, [pc, #516]	; (800142c <MqttTaskFunction+0x2c8>)
 8001226:	f7ff fb4d 	bl	80008c4 <ucmd_parse>
 800122a:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8

		  if(keytestbox_err)
 800122e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8196 	beq.w	8001564 <MqttTaskFunction+0x400>
			  Mqtt_AddErrorHandleOperation(keytestbox_err);
 8001238:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800123c:	f002 fdbe 	bl	8003dbc <Mqtt_AddErrorHandleOperation>

		  break;
 8001240:	e190      	b.n	8001564 <MqttTaskFunction+0x400>

	  case eSend:
		  mqtt_err = bsp_mqtt_publish(mqtt_client_instance, MqttRequest.topic, MqttRequest.data, strlen(MqttRequest.data), 0, 0);
 8001242:	4b76      	ldr	r3, [pc, #472]	; (800141c <MqttTaskFunction+0x2b8>)
 8001244:	681c      	ldr	r4, [r3, #0]
 8001246:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800124a:	3321      	adds	r3, #33	; 0x21
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f801 	bl	8000254 <strlen>
 8001252:	4603      	mov	r3, r0
 8001254:	b298      	uxth	r0, r3
 8001256:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800125a:	f103 0221 	add.w	r2, r3, #33	; 0x21
 800125e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001262:	1c59      	adds	r1, r3, #1
 8001264:	2300      	movs	r3, #0
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	2300      	movs	r3, #0
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	4603      	mov	r3, r0
 800126e:	4620      	mov	r0, r4
 8001270:	f002 fcac 	bl	8003bcc <bsp_mqtt_publish>
 8001274:	4603      	mov	r3, r0
 8001276:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

		  if(mqtt_err != ERR_OK)
 800127a:	f997 30b7 	ldrsb.w	r3, [r7, #183]	; 0xb7
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 8172 	beq.w	8001568 <MqttTaskFunction+0x404>
		  {
			  Mqtt_AddErrorHandleOperation(mqtt_err);
 8001284:	f997 30b7 	ldrsb.w	r3, [r7, #183]	; 0xb7
 8001288:	4618      	mov	r0, r3
 800128a:	f002 fd97 	bl	8003dbc <Mqtt_AddErrorHandleOperation>
			  //Retry Same operation, add it to queue
			  Mqtt_AddSendOperation(MqttRequest.topic, MqttRequest.data);
 800128e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001292:	f103 0221 	add.w	r2, r3, #33	; 0x21
 8001296:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800129a:	3301      	adds	r3, #1
 800129c:	4611      	mov	r1, r2
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 fd28 	bl	8003cf4 <Mqtt_AddSendOperation>
		  }

		  break;
 80012a4:	e160      	b.n	8001568 <MqttTaskFunction+0x404>
	  case eOutputTestData:

		  //printf("%d\n", sampleNUM);
		  //printf("%s", outputTestData);

		  st_Keytest->status = S_OUTPUT;
 80012a6:	4b62      	ldr	r3, [pc, #392]	; (8001430 <MqttTaskFunction+0x2cc>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2203      	movs	r2, #3
 80012ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

		  char mqttmsg1[32] = "";
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
 80012c4:	615a      	str	r2, [r3, #20]
 80012c6:	619a      	str	r2, [r3, #24]
		  char mqttmsg2[32] = "";
 80012c8:	2300      	movs	r3, #0
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80012cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
 80012dc:	615a      	str	r2, [r3, #20]
 80012de:	619a      	str	r2, [r3, #24]
		  int32_t testFrequency = (int32_t) st_Keytest->TestFrequency_Hz;
 80012e0:	4b53      	ldr	r3, [pc, #332]	; (8001430 <MqttTaskFunction+0x2cc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

		  float testTime =(float)(1.0f/testFrequency);
 80012ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80012fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012fe:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
		  testTime *= (float)sampleNUM;
 8001302:	4b4c      	ldr	r3, [pc, #304]	; (8001434 <MqttTaskFunction+0x2d0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800130e:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8001312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001316:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4

		  sprintf(mqttmsg1, "Test time %.3f s\r\n", testTime);
 800131a:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 800131e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001322:	f107 0008 	add.w	r0, r7, #8
 8001326:	ec53 2b17 	vmov	r2, r3, d7
 800132a:	4943      	ldr	r1, [pc, #268]	; (8001438 <MqttTaskFunction+0x2d4>)
 800132c:	f01d fb2e 	bl	801e98c <siprintf>
		  sprintf(mqttmsg2, "outputting %ld samples\r\n", sampleNUM);
 8001330:	4b40      	ldr	r3, [pc, #256]	; (8001434 <MqttTaskFunction+0x2d0>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001338:	4940      	ldr	r1, [pc, #256]	; (800143c <MqttTaskFunction+0x2d8>)
 800133a:	4618      	mov	r0, r3
 800133c:	f01d fb26 	bl	801e98c <siprintf>

		  //Send Test Time Wait for publish to finish
		  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, mqttmsg1, strlen(mqttmsg1), 2, 0);
 8001340:	4b36      	ldr	r3, [pc, #216]	; (800141c <MqttTaskFunction+0x2b8>)
 8001342:	681c      	ldr	r4, [r3, #0]
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	4618      	mov	r0, r3
 800134a:	f7fe ff83 	bl	8000254 <strlen>
 800134e:	4603      	mov	r3, r0
 8001350:	b29b      	uxth	r3, r3
 8001352:	f107 0208 	add.w	r2, r7, #8
 8001356:	2100      	movs	r1, #0
 8001358:	9101      	str	r1, [sp, #4]
 800135a:	2102      	movs	r1, #2
 800135c:	9100      	str	r1, [sp, #0]
 800135e:	4938      	ldr	r1, [pc, #224]	; (8001440 <MqttTaskFunction+0x2dc>)
 8001360:	4620      	mov	r0, r4
 8001362:	f002 fc33 	bl	8003bcc <bsp_mqtt_publish>
		  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	2200      	movs	r2, #0
 800136c:	2100      	movs	r1, #0
 800136e:	2000      	movs	r0, #0
 8001370:	f00e f854 	bl	800f41c <xTaskNotifyWait>
		  //Send Output Start Message Wait for publish to finish
		  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, mqttmsg2, strlen(mqttmsg2), 2, 0);
 8001374:	4b29      	ldr	r3, [pc, #164]	; (800141c <MqttTaskFunction+0x2b8>)
 8001376:	681c      	ldr	r4, [r3, #0]
 8001378:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800137c:	4618      	mov	r0, r3
 800137e:	f7fe ff69 	bl	8000254 <strlen>
 8001382:	4603      	mov	r3, r0
 8001384:	b29b      	uxth	r3, r3
 8001386:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800138a:	2100      	movs	r1, #0
 800138c:	9101      	str	r1, [sp, #4]
 800138e:	2102      	movs	r1, #2
 8001390:	9100      	str	r1, [sp, #0]
 8001392:	492b      	ldr	r1, [pc, #172]	; (8001440 <MqttTaskFunction+0x2dc>)
 8001394:	4620      	mov	r0, r4
 8001396:	f002 fc19 	bl	8003bcc <bsp_mqtt_publish>
		  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	2200      	movs	r2, #0
 80013a0:	2100      	movs	r1, #0
 80013a2:	2000      	movs	r0, #0
 80013a4:	f00e f83a 	bl	800f41c <xTaskNotifyWait>


		  RemainingOutputBytes = getNumOutputBytes();
 80013a8:	f002 f922 	bl	80035f0 <getNumOutputBytes>
 80013ac:	4603      	mov	r3, r0
 80013ae:	4a25      	ldr	r2, [pc, #148]	; (8001444 <MqttTaskFunction+0x2e0>)
 80013b0:	6013      	str	r3, [r2, #0]
		  if (RemainingOutputBytes <= MQTT_SIZE_EACH_PUBLISH)
 80013b2:	4b24      	ldr	r3, [pc, #144]	; (8001444 <MqttTaskFunction+0x2e0>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d81f      	bhi.n	80013fe <MqttTaskFunction+0x29a>
		  {
			  // Publish the entire array if the size is less than MQTT_SIZE_EACH_PUBLISH bytes
			  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, outputTestData, numOutputBytes, 2, 0);
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MqttTaskFunction+0x2b8>)
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	4b21      	ldr	r3, [pc, #132]	; (8001448 <MqttTaskFunction+0x2e4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	2200      	movs	r2, #0
 80013ca:	9201      	str	r2, [sp, #4]
 80013cc:	2202      	movs	r2, #2
 80013ce:	9200      	str	r2, [sp, #0]
 80013d0:	4a1e      	ldr	r2, [pc, #120]	; (800144c <MqttTaskFunction+0x2e8>)
 80013d2:	491b      	ldr	r1, [pc, #108]	; (8001440 <MqttTaskFunction+0x2dc>)
 80013d4:	f002 fbfa 	bl	8003bcc <bsp_mqtt_publish>
			  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	2200      	movs	r2, #0
 80013de:	2100      	movs	r1, #0
 80013e0:	2000      	movs	r0, #0
 80013e2:	f00e f81b 	bl	800f41c <xTaskNotifyWait>
			  index_output = 0;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MqttTaskFunction+0x2ec>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
			  sampleNUM = 0;
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MqttTaskFunction+0x2d0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
			  st_Keytest->status = S_READY;
 80013f2:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MqttTaskFunction+0x2cc>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2202      	movs	r2, #2
 80013f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			  break;
 80013fc:	e0b5      	b.n	800156a <MqttTaskFunction+0x406>
			  //esperar notificao, atualizar SMAC state e fazer break;
		  }
		  else
		  {
			  // If the array size exceeds MQTT_SIZE_EACH_PUBLISH bytes, publish in chunks of MQTT_SIZE_EACH_PUBLISH bytes
			  int chunkCount = (int) (RemainingOutputBytes / MQTT_SIZE_EACH_PUBLISH);
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MqttTaskFunction+0x2e0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a14      	ldr	r2, [pc, #80]	; (8001454 <MqttTaskFunction+0x2f0>)
 8001404:	fba2 2303 	umull	r2, r3, r2, r3
 8001408:	0a9b      	lsrs	r3, r3, #10
 800140a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
			  int currentChunk = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
			  while (currentChunk < chunkCount)
 8001414:	e040      	b.n	8001498 <MqttTaskFunction+0x334>
 8001416:	bf00      	nop
 8001418:	200425b4 	.word	0x200425b4
 800141c:	20042978 	.word	0x20042978
 8001420:	08020f54 	.word	0x08020f54
 8001424:	08020f30 	.word	0x08020f30
 8001428:	08020f6c 	.word	0x08020f6c
 800142c:	20000000 	.word	0x20000000
 8001430:	200425bc 	.word	0x200425bc
 8001434:	200425c0 	.word	0x200425c0
 8001438:	08020f70 	.word	0x08020f70
 800143c:	08020f84 	.word	0x08020f84
 8001440:	08020fa0 	.word	0x08020fa0
 8001444:	200425a0 	.word	0x200425a0
 8001448:	200425a4 	.word	0x200425a4
 800144c:	200006f0 	.word	0x200006f0
 8001450:	200425b0 	.word	0x200425b0
 8001454:	057619f1 	.word	0x057619f1
			  {
				  // Publish the current chunk of MQTT_SIZE_EACH_PUBLISH bytes
				  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, outputTestData + (currentChunk * MQTT_SIZE_EACH_PUBLISH), MQTT_SIZE_EACH_PUBLISH, 2, 0);
 8001458:	4b46      	ldr	r3, [pc, #280]	; (8001574 <MqttTaskFunction+0x410>)
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001460:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001464:	fb02 f303 	mul.w	r3, r2, r3
 8001468:	461a      	mov	r2, r3
 800146a:	4b43      	ldr	r3, [pc, #268]	; (8001578 <MqttTaskFunction+0x414>)
 800146c:	441a      	add	r2, r3
 800146e:	2300      	movs	r3, #0
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	2302      	movs	r3, #2
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800147a:	4940      	ldr	r1, [pc, #256]	; (800157c <MqttTaskFunction+0x418>)
 800147c:	f002 fba6 	bl	8003bcc <bsp_mqtt_publish>
				  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001480:	f04f 33ff 	mov.w	r3, #4294967295
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	2000      	movs	r0, #0
 800148a:	f00d ffc7 	bl	800f41c <xTaskNotifyWait>
				  currentChunk++;
 800148e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001492:	3301      	adds	r3, #1
 8001494:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
			  while (currentChunk < chunkCount)
 8001498:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800149c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80014a0:	429a      	cmp	r2, r3
 80014a2:	dbd9      	blt.n	8001458 <MqttTaskFunction+0x2f4>
			  }
			  // Publish the remaining bytes (less than MQTT_SIZE_EACH_PUBLISH)
			  RemainingOutputBytes = RemainingOutputBytes % MQTT_SIZE_EACH_PUBLISH;
 80014a4:	4b36      	ldr	r3, [pc, #216]	; (8001580 <MqttTaskFunction+0x41c>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b36      	ldr	r3, [pc, #216]	; (8001584 <MqttTaskFunction+0x420>)
 80014aa:	fba3 1302 	umull	r1, r3, r3, r2
 80014ae:	0a9b      	lsrs	r3, r3, #10
 80014b0:	f64b 3180 	movw	r1, #48000	; 0xbb80
 80014b4:	fb01 f303 	mul.w	r3, r1, r3
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	4a31      	ldr	r2, [pc, #196]	; (8001580 <MqttTaskFunction+0x41c>)
 80014bc:	6013      	str	r3, [r2, #0]
			  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, outputTestData + (chunkCount * MQTT_SIZE_EACH_PUBLISH), RemainingOutputBytes, 2, 0);
 80014be:	4b2d      	ldr	r3, [pc, #180]	; (8001574 <MqttTaskFunction+0x410>)
 80014c0:	6818      	ldr	r0, [r3, #0]
 80014c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80014c6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80014ca:	fb02 f303 	mul.w	r3, r2, r3
 80014ce:	461a      	mov	r2, r3
 80014d0:	4b29      	ldr	r3, [pc, #164]	; (8001578 <MqttTaskFunction+0x414>)
 80014d2:	441a      	add	r2, r3
 80014d4:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <MqttTaskFunction+0x41c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	2100      	movs	r1, #0
 80014dc:	9101      	str	r1, [sp, #4]
 80014de:	2102      	movs	r1, #2
 80014e0:	9100      	str	r1, [sp, #0]
 80014e2:	4926      	ldr	r1, [pc, #152]	; (800157c <MqttTaskFunction+0x418>)
 80014e4:	f002 fb72 	bl	8003bcc <bsp_mqtt_publish>
			  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ec:	2200      	movs	r2, #0
 80014ee:	2100      	movs	r1, #0
 80014f0:	2000      	movs	r0, #0
 80014f2:	f00d ff93 	bl	800f41c <xTaskNotifyWait>

			  //Send "OutputFinished" Message
			  strcpy(mqttmsg1, "Output Finished\r\n");
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4a23      	ldr	r2, [pc, #140]	; (8001588 <MqttTaskFunction+0x424>)
 80014fc:	461c      	mov	r4, r3
 80014fe:	4615      	mov	r5, r2
 8001500:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001502:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001504:	682b      	ldr	r3, [r5, #0]
 8001506:	8023      	strh	r3, [r4, #0]
			  bsp_mqtt_publish(mqtt_client_instance, KEYTEST1_TOPIC, mqttmsg1, strlen(mqttmsg1), 2, 0);
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <MqttTaskFunction+0x410>)
 800150a:	681c      	ldr	r4, [r3, #0]
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	4618      	mov	r0, r3
 8001512:	f7fe fe9f 	bl	8000254 <strlen>
 8001516:	4603      	mov	r3, r0
 8001518:	b29b      	uxth	r3, r3
 800151a:	f107 0208 	add.w	r2, r7, #8
 800151e:	2100      	movs	r1, #0
 8001520:	9101      	str	r1, [sp, #4]
 8001522:	2102      	movs	r1, #2
 8001524:	9100      	str	r1, [sp, #0]
 8001526:	4915      	ldr	r1, [pc, #84]	; (800157c <MqttTaskFunction+0x418>)
 8001528:	4620      	mov	r0, r4
 800152a:	f002 fb4f 	bl	8003bcc <bsp_mqtt_publish>
			  xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	2000      	movs	r0, #0
 8001538:	f00d ff70 	bl	800f41c <xTaskNotifyWait>


			  st_Keytest->status = S_READY;
 800153c:	4b13      	ldr	r3, [pc, #76]	; (800158c <MqttTaskFunction+0x428>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2202      	movs	r2, #2
 8001542:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		  }

		  index_output = 0;
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <MqttTaskFunction+0x42c>)
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
		  sampleNUM = 0;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <MqttTaskFunction+0x430>)
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]

		  break;
 8001552:	e00a      	b.n	800156a <MqttTaskFunction+0x406>

	  case eHandleMqttError:
		  Mqtt_Error_Handler(MqttRequest.error);
 8001554:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001558:	4618      	mov	r0, r3
 800155a:	f002 fc47 	bl	8003dec <Mqtt_Error_Handler>

		  break;
 800155e:	e004      	b.n	800156a <MqttTaskFunction+0x406>
		  break;
 8001560:	bf00      	nop
 8001562:	e002      	b.n	800156a <MqttTaskFunction+0x406>
		  break;
 8001564:	bf00      	nop
 8001566:	e000      	b.n	800156a <MqttTaskFunction+0x406>
		  break;
 8001568:	bf00      	nop

	  }
	  osDelay(1);
 800156a:	2001      	movs	r0, #1
 800156c:	f00b f8fe 	bl	800c76c <osDelay>
	  xQueueReceive(MqttRequestQueue, &MqttRequest, portMAX_DELAY);
 8001570:	e608      	b.n	8001184 <MqttTaskFunction+0x20>
 8001572:	bf00      	nop
 8001574:	20042978 	.word	0x20042978
 8001578:	200006f0 	.word	0x200006f0
 800157c:	08020fa0 	.word	0x08020fa0
 8001580:	200425a0 	.word	0x200425a0
 8001584:	057619f1 	.word	0x057619f1
 8001588:	08020fb4 	.word	0x08020fb4
 800158c:	200425bc 	.word	0x200425bc
 8001590:	200425b0 	.word	0x200425b0
 8001594:	200425c0 	.word	0x200425c0

08001598 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b08d      	sub	sp, #52	; 0x34
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
	uint8_t CAN_RxDataLocal[8];
	CAN_RxHeaderTypeDef RxHeaderLocal;
	//uint8_t operation = OP_UPDATE_CAN_VALUE;                   //Used if you want to process CAN Value in a Task and not in the Interrupt
	//BaseType_t pxHigherPriorityTaskWoken = pdFALSE;			 //Used if you want to process CAN Value in a Task and not in the Interrupt

	if(hcan == st_Keytest->CanPort)
 80015a0:	4b34      	ldr	r3, [pc, #208]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d15e      	bne.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0xd2>
	{

		if (HAL_CAN_GetRxMessage(st_Keytest->CanPort, CAN_RX_FIFO0, &RxHeaderLocal, CAN_RxDataLocal) != HAL_OK)
 80015ac:	4b31      	ldr	r3, [pc, #196]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6918      	ldr	r0, [r3, #16]
 80015b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b6:	f107 0208 	add.w	r2, r7, #8
 80015ba:	2100      	movs	r1, #0
 80015bc:	f003 fede 	bl	800537c <HAL_CAN_GetRxMessage>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
		{
			Error_Handler();
 80015c6:	f002 f9ad 	bl	8003924 <Error_Handler>
		}

		for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015ce:	e044      	b.n	800165a <HAL_CAN_RxFifo0MsgPendingCallback+0xc2>
		{

			if (((RxHeaderLocal.ExtId == st_Keytest->UUT_InterestIDsInfo[i].ID) && (RxHeaderLocal.IDE == st_Keytest->UUT_InterestIDsInfo[i].is_extendedID))
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4b28      	ldr	r3, [pc, #160]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80015d4:	6819      	ldr	r1, [r3, #0]
 80015d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d8:	3308      	adds	r3, #8
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	440b      	add	r3, r1
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d109      	bne.n	80015f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4b23      	ldr	r3, [pc, #140]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80015e8:	6819      	ldr	r1, [r3, #0]
 80015ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ec:	3308      	adds	r3, #8
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	440b      	add	r3, r1
 80015f2:	7a1b      	ldrb	r3, [r3, #8]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d013      	beq.n	8001620 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
				|| ((RxHeaderLocal.StdId == st_Keytest->UUT_InterestIDsInfo[i].ID) && (RxHeaderLocal.IDE == st_Keytest->UUT_InterestIDsInfo[i].is_extendedID)))
 80015f8:	68ba      	ldr	r2, [r7, #8]
 80015fa:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80015fc:	6819      	ldr	r1, [r3, #0]
 80015fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001600:	3308      	adds	r3, #8
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	440b      	add	r3, r1
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	d123      	bne.n	8001654 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8001610:	6819      	ldr	r1, [r3, #0]
 8001612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001614:	3308      	adds	r3, #8
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	440b      	add	r3, r1
 800161a:	7a1b      	ldrb	r3, [r3, #8]
 800161c:	429a      	cmp	r2, r3
 800161e:	d119      	bne.n	8001654 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
			{
				//READ DIRECTLY IN INTERRUPT
				st_Keytest->UUT_ReadValues[i] = readBits(CAN_RxDataLocal, st_Keytest->UUT_InterestIDsInfo[i].startBit, st_Keytest->UUT_InterestIDsInfo[i].numBits);
 8001620:	4b14      	ldr	r3, [pc, #80]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001626:	3308      	adds	r3, #8
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	4413      	add	r3, r2
 800162c:	7a59      	ldrb	r1, [r3, #9]
 800162e:	4b11      	ldr	r3, [pc, #68]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001634:	3308      	adds	r3, #8
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	4413      	add	r3, r2
 800163a:	7a9a      	ldrb	r2, [r3, #10]
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 800163e:	681c      	ldr	r4, [r3, #0]
 8001640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001644:	4618      	mov	r0, r3
 8001646:	f001 fff1 	bl	800362c <readBits>
 800164a:	4602      	mov	r2, r0
 800164c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800164e:	330c      	adds	r3, #12
 8001650:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
		for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8001654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001656:	3301      	adds	r3, #1
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8001662:	461a      	mov	r2, r3
 8001664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001666:	4293      	cmp	r3, r2
 8001668:	dbb2      	blt.n	80015d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
				//portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
			}

		}
	}
}
 800166a:	bf00      	nop
 800166c:	3734      	adds	r7, #52	; 0x34
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}
 8001672:	bf00      	nop
 8001674:	200425bc 	.word	0x200425bc

08001678 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b08d      	sub	sp, #52	; 0x34
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	uint8_t CAN_RxDataLocal[8];
	CAN_RxHeaderTypeDef RxHeaderLocal;
	//uint8_t operation = OP_UPDATE_CAN_VALUE;					//Used if you want to process CAN Value in a Task and not in the Interrupt
	//BaseType_t pxHigherPriorityTaskWoken = pdFALSE;			//Used if you want to process CAN Value in a Task and not in the Interrupt

	if(hcan == st_Keytest->CanPort)
 8001680:	4b34      	ldr	r3, [pc, #208]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	429a      	cmp	r2, r3
 800168a:	d15e      	bne.n	800174a <HAL_CAN_RxFifo1MsgPendingCallback+0xd2>
	{
		if (HAL_CAN_GetRxMessage(st_Keytest->CanPort, CAN_RX_FIFO1, &RxHeaderLocal, CAN_RxDataLocal) != HAL_OK)
 800168c:	4b31      	ldr	r3, [pc, #196]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6918      	ldr	r0, [r3, #16]
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	f107 0208 	add.w	r2, r7, #8
 800169a:	2101      	movs	r1, #1
 800169c:	f003 fe6e 	bl	800537c <HAL_CAN_GetRxMessage>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_CAN_RxFifo1MsgPendingCallback+0x32>
		{
			Error_Handler();
 80016a6:	f002 f93d 	bl	8003924 <Error_Handler>
		}

		for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 80016aa:	2300      	movs	r3, #0
 80016ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016ae:	e044      	b.n	800173a <HAL_CAN_RxFifo1MsgPendingCallback+0xc2>
		{
			if (((RxHeaderLocal.ExtId == st_Keytest->UUT_InterestIDsInfo[i].ID) && (RxHeaderLocal.IDE == st_Keytest->UUT_InterestIDsInfo[i].is_extendedID))
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	4b28      	ldr	r3, [pc, #160]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 80016b4:	6819      	ldr	r1, [r3, #0]
 80016b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b8:	3308      	adds	r3, #8
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	440b      	add	r3, r1
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d109      	bne.n	80016d8 <HAL_CAN_RxFifo1MsgPendingCallback+0x60>
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4b23      	ldr	r3, [pc, #140]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 80016c8:	6819      	ldr	r1, [r3, #0]
 80016ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016cc:	3308      	adds	r3, #8
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	440b      	add	r3, r1
 80016d2:	7a1b      	ldrb	r3, [r3, #8]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d013      	beq.n	8001700 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>
				|| ((RxHeaderLocal.StdId == st_Keytest->UUT_InterestIDsInfo[i].ID) && (RxHeaderLocal.IDE == st_Keytest->UUT_InterestIDsInfo[i].is_extendedID)))
 80016d8:	68ba      	ldr	r2, [r7, #8]
 80016da:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 80016dc:	6819      	ldr	r1, [r3, #0]
 80016de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e0:	3308      	adds	r3, #8
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	440b      	add	r3, r1
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d123      	bne.n	8001734 <HAL_CAN_RxFifo1MsgPendingCallback+0xbc>
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4b19      	ldr	r3, [pc, #100]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 80016f0:	6819      	ldr	r1, [r3, #0]
 80016f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f4:	3308      	adds	r3, #8
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	440b      	add	r3, r1
 80016fa:	7a1b      	ldrb	r3, [r3, #8]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d119      	bne.n	8001734 <HAL_CAN_RxFifo1MsgPendingCallback+0xbc>
			{
				//READ DIRECTLY IN INTERRUPT
				st_Keytest->UUT_ReadValues[i] = readBits(CAN_RxDataLocal, st_Keytest->UUT_InterestIDsInfo[i].startBit, st_Keytest->UUT_InterestIDsInfo[i].numBits);
 8001700:	4b14      	ldr	r3, [pc, #80]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001706:	3308      	adds	r3, #8
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4413      	add	r3, r2
 800170c:	7a59      	ldrb	r1, [r3, #9]
 800170e:	4b11      	ldr	r3, [pc, #68]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001714:	3308      	adds	r3, #8
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	4413      	add	r3, r2
 800171a:	7a9a      	ldrb	r2, [r3, #10]
 800171c:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 800171e:	681c      	ldr	r4, [r3, #0]
 8001720:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001724:	4618      	mov	r0, r3
 8001726:	f001 ff81 	bl	800362c <readBits>
 800172a:	4602      	mov	r2, r0
 800172c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800172e:	330c      	adds	r3, #12
 8001730:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
		for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8001734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001736:	3301      	adds	r3, #1
 8001738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800173a:	4b06      	ldr	r3, [pc, #24]	; (8001754 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8001742:	461a      	mov	r2, r3
 8001744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001746:	4293      	cmp	r3, r2
 8001748:	dbb2      	blt.n	80016b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x38>
			}

		}

	}
}
 800174a:	bf00      	nop
 800174c:	3734      	adds	r7, #52	; 0x34
 800174e:	46bd      	mov	sp, r7
 8001750:	bd90      	pop	{r4, r7, pc}
 8001752:	bf00      	nop
 8001754:	200425bc 	.word	0x200425bc

08001758 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	uint8_t operationSMAC = OP_SMAC_MSG;
 8001760:	2308      	movs	r3, #8
 8001762:	75bb      	strb	r3, [r7, #22]
	BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
	uint8_t operationLIN = OP_UPDATE_LIN_VALUE;
 8001768:	2320      	movs	r3, #32
 800176a:	73fb      	strb	r3, [r7, #15]

	if(huart == st_Keytest->SmacPort)
 800176c:	4b50      	ldr	r3, [pc, #320]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	d168      	bne.n	800184a <HAL_UART_RxCpltCallback+0xf2>
	{

		HAL_UART_Receive_IT(st_Keytest->SmacPort, (uint8_t*)&idlebyte, 1);
 8001778:	4b4d      	ldr	r3, [pc, #308]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2201      	movs	r2, #1
 8001780:	494c      	ldr	r1, [pc, #304]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 8001782:	4618      	mov	r0, r3
 8001784:	f008 fdff 	bl	800a386 <HAL_UART_Receive_IT>

		if(idlebyte == '#')
 8001788:	4b4a      	ldr	r3, [pc, #296]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b23      	cmp	r3, #35	; 0x23
 800178e:	d102      	bne.n	8001796 <HAL_UART_RxCpltCallback+0x3e>
			accept_chars_smac = 1;
 8001790:	4b49      	ldr	r3, [pc, #292]	; (80018b8 <HAL_UART_RxCpltCallback+0x160>)
 8001792:	2201      	movs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]

		if(accept_chars_smac)
 8001796:	4b48      	ldr	r3, [pc, #288]	; (80018b8 <HAL_UART_RxCpltCallback+0x160>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d055      	beq.n	800184a <HAL_UART_RxCpltCallback+0xf2>
		{
			fifo_push(st_Keytest->SmacRecvFIFO, idlebyte);
 800179e:	4b44      	ldr	r3, [pc, #272]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	4a43      	ldr	r2, [pc, #268]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 80017a6:	7812      	ldrb	r2, [r2, #0]
 80017a8:	4611      	mov	r1, r2
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff f950 	bl	8000a50 <fifo_push>
			if(idlebyte == '?' || idlebyte == '*')
 80017b0:	4b40      	ldr	r3, [pc, #256]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b3f      	cmp	r3, #63	; 0x3f
 80017b6:	d003      	beq.n	80017c0 <HAL_UART_RxCpltCallback+0x68>
 80017b8:	4b3e      	ldr	r3, [pc, #248]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b2a      	cmp	r3, #42	; 0x2a
 80017be:	d11d      	bne.n	80017fc <HAL_UART_RxCpltCallback+0xa4>
			{

				accept_chars_smac = 0;
 80017c0:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <HAL_UART_RxCpltCallback+0x160>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
				fifo_push(st_Keytest->SmacRecvFIFO, '\n');
 80017c6:	4b3a      	ldr	r3, [pc, #232]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6a1b      	ldr	r3, [r3, #32]
 80017cc:	210a      	movs	r1, #10
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff f93e 	bl	8000a50 <fifo_push>
				xQueueSendFromISR(SmacOperationsQueue, &operationSMAC,&pxHigherPriorityTaskWoken);
 80017d4:	4b39      	ldr	r3, [pc, #228]	; (80018bc <HAL_UART_RxCpltCallback+0x164>)
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	f107 0210 	add.w	r2, r7, #16
 80017dc:	f107 0116 	add.w	r1, r7, #22
 80017e0:	2300      	movs	r3, #0
 80017e2:	f00b fe45 	bl	800d470 <xQueueGenericSendFromISR>
				portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d007      	beq.n	80017fc <HAL_UART_RxCpltCallback+0xa4>
 80017ec:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <HAL_UART_RxCpltCallback+0x168>)
 80017ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	f3bf 8f4f 	dsb	sy
 80017f8:	f3bf 8f6f 	isb	sy
			}

			//It only enters into this IF after the user sent a TP or TQ command from MQTT
			//Otherwise, code should never reach here
			if(idlebyte == '>' && st_Keytest->status == S_READY)
 80017fc:	4b2d      	ldr	r3, [pc, #180]	; (80018b4 <HAL_UART_RxCpltCallback+0x15c>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b3e      	cmp	r3, #62	; 0x3e
 8001802:	d122      	bne.n	800184a <HAL_UART_RxCpltCallback+0xf2>
 8001804:	4b2a      	ldr	r3, [pc, #168]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800180c:	2b02      	cmp	r3, #2
 800180e:	d11c      	bne.n	800184a <HAL_UART_RxCpltCallback+0xf2>
			{
				accept_chars_smac = 0;
 8001810:	4b29      	ldr	r3, [pc, #164]	; (80018b8 <HAL_UART_RxCpltCallback+0x160>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
				//Remove promt character '>' sent by Smac
				fifo_pop_last(st_Keytest->SmacRecvFIFO);
 8001816:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff f979 	bl	8000b14 <fifo_pop_last>
				//After this queue Send, the Keytest task Receives a SMAC Message Operation
				//The task will verify that the Smac message is not one that normally is sent during the test
				//So it can only be a response to commands such as TP or TQ
				xQueueSendFromISR(SmacOperationsQueue, &operationSMAC,&pxHigherPriorityTaskWoken);
 8001822:	4b26      	ldr	r3, [pc, #152]	; (80018bc <HAL_UART_RxCpltCallback+0x164>)
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	f107 0210 	add.w	r2, r7, #16
 800182a:	f107 0116 	add.w	r1, r7, #22
 800182e:	2300      	movs	r3, #0
 8001830:	f00b fe1e 	bl	800d470 <xQueueGenericSendFromISR>
				portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d007      	beq.n	800184a <HAL_UART_RxCpltCallback+0xf2>
 800183a:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <HAL_UART_RxCpltCallback+0x168>)
 800183c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	f3bf 8f4f 	dsb	sy
 8001846:	f3bf 8f6f 	isb	sy
			}
		}
	}

	//If its a LIN Message
	if(huart == st_Keytest->LinPort)
 800184a:	4b19      	ldr	r3, [pc, #100]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	d128      	bne.n	80018a8 <HAL_UART_RxCpltCallback+0x150>
	{
		//Read ID Byte of Lin message
		uint8_t ID_byte = UUT_LIN_RxData[2];
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <HAL_UART_RxCpltCallback+0x16c>)
 8001858:	789b      	ldrb	r3, [r3, #2]
 800185a:	75fb      	strb	r3, [r7, #23]
		//Remove Parity bits of ID
		ID_byte = ID_byte & 0x3F;
 800185c:	7dfb      	ldrb	r3, [r7, #23]
 800185e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001862:	75fb      	strb	r3, [r7, #23]
		//Verify if its an ID of interest Message
		if(ID_byte == st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs - 1].ID)
 8001864:	7dfa      	ldrb	r2, [r7, #23]
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 8001868:	6819      	ldr	r1, [r3, #0]
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <HAL_UART_RxCpltCallback+0x158>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8001872:	3b01      	subs	r3, #1
 8001874:	3308      	adds	r3, #8
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	440b      	add	r3, r1
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	429a      	cmp	r2, r3
 800187e:	d113      	bne.n	80018a8 <HAL_UART_RxCpltCallback+0x150>
		{
			//Notify Keytest Task to Read Message
			xQueueSendToFrontFromISR(SmacOperationsQueue, &operationLIN,&pxHigherPriorityTaskWoken);
 8001880:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_UART_RxCpltCallback+0x164>)
 8001882:	6818      	ldr	r0, [r3, #0]
 8001884:	f107 0210 	add.w	r2, r7, #16
 8001888:	f107 010f 	add.w	r1, r7, #15
 800188c:	2301      	movs	r3, #1
 800188e:	f00b fdef 	bl	800d470 <xQueueGenericSendFromISR>
			//Make another LIN Message Request
			portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d007      	beq.n	80018a8 <HAL_UART_RxCpltCallback+0x150>
 8001898:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_UART_RxCpltCallback+0x168>)
 800189a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	f3bf 8f4f 	dsb	sy
 80018a4:	f3bf 8f6f 	isb	sy
		}

	}

}
 80018a8:	bf00      	nop
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	200425bc 	.word	0x200425bc
 80018b4:	200425c4 	.word	0x200425c4
 80018b8:	200425c5 	.word	0x200425c5
 80018bc:	200425b8 	.word	0x200425b8
 80018c0:	e000ed04 	.word	0xe000ed04
 80018c4:	200428b0 	.word	0x200428b0

080018c8 <ProcessSmacMessage>:
}
#endif


void ProcessSmacMessage(s_KeyTest* keytest_h)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b090      	sub	sp, #64	; 0x40
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	uint8_t esc = 0x1b;
 80018d0:	231b      	movs	r3, #27
 80018d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char msg[20] = "";
 80018d6:	2300      	movs	r3, #0
 80018d8:	623b      	str	r3, [r7, #32]
 80018da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]


	fifo_get_message(keytest_h->SmacRecvFIFO, msg);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	f107 0220 	add.w	r2, r7, #32
 80018f0:	4611      	mov	r1, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f937 	bl	8000b66 <fifo_get_message>



	if(!strcmp(msg, "#START?\n"))
 80018f8:	f107 0320 	add.w	r3, r7, #32
 80018fc:	4973      	ldr	r1, [pc, #460]	; (8001acc <ProcessSmacMessage+0x204>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f7fe fc9e 	bl	8000240 <strcmp>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d12e      	bne.n	8001968 <ProcessSmacMessage+0xa0>
	{
		if(keytest_h->enabled)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001910:	2b00      	cmp	r3, #0
 8001912:	d017      	beq.n	8001944 <ProcessSmacMessage+0x7c>
		{
			st_Keytest->status = S_BUSY;
 8001914:	4b6e      	ldr	r3, [pc, #440]	; (8001ad0 <ProcessSmacMessage+0x208>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			strcpy(keytest_h->p_output, "");
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
			ClearTestTimer(keytest_h);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f001 fdc4 	bl	80034b4 <ClearTestTimer>
			StartTestTimer(keytest_h);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f001 fda7 	bl	8003480 <StartTestTimer>
			HAL_UART_Transmit(keytest_h->SmacPort, (uint8_t*)"\r", 1, HAL_MAX_DELAY);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	f04f 33ff 	mov.w	r3, #4294967295
 800193a:	2201      	movs	r2, #1
 800193c:	4965      	ldr	r1, [pc, #404]	; (8001ad4 <ProcessSmacMessage+0x20c>)
 800193e:	f008 fc9f 	bl	800a280 <HAL_UART_Transmit>
 8001942:	e0bf      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
		}
		else
		{
			st_Keytest->status = S_READY;
 8001944:	4b62      	ldr	r3, [pc, #392]	; (8001ad0 <ProcessSmacMessage+0x208>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2202      	movs	r2, #2
 800194a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			HAL_UART_Transmit(keytest_h->SmacPort, &esc, 1, HAL_MAX_DELAY);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	f107 0137 	add.w	r1, r7, #55	; 0x37
 8001956:	f04f 33ff 	mov.w	r3, #4294967295
 800195a:	2201      	movs	r2, #1
 800195c:	f008 fc90 	bl	800a280 <HAL_UART_Transmit>
			StopTestTimer(keytest_h);
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f001 fd9a 	bl	800349a <StopTestTimer>
 8001966:	e0ad      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
		}
	}
	else
	if(!strcmp(msg, "#END MEASURE*\n"))
 8001968:	f107 0320 	add.w	r3, r7, #32
 800196c:	495a      	ldr	r1, [pc, #360]	; (8001ad8 <ProcessSmacMessage+0x210>)
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fc66 	bl	8000240 <strcmp>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d134      	bne.n	80019e4 <ProcessSmacMessage+0x11c>
	{
		keytest_h->enabled = 0;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		StopTestTimer(keytest_h);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f001 fd89 	bl	800349a <StopTestTimer>

		if(st_Keytest->UUT_Protocol == CAN_PROTOCOL)
 8001988:	4b51      	ldr	r3, [pc, #324]	; (8001ad0 <ProcessSmacMessage+0x208>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001990:	2b00      	cmp	r3, #0
 8001992:	d11a      	bne.n	80019ca <ProcessSmacMessage+0x102>
		{
			if(st_Keytest->isCanFIFO0_Active)
 8001994:	4b4e      	ldr	r3, [pc, #312]	; (8001ad0 <ProcessSmacMessage+0x208>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800199c:	2b00      	cmp	r3, #0
 800199e:	d006      	beq.n	80019ae <ProcessSmacMessage+0xe6>
				HAL_CAN_DeactivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO0_MSG_PENDING);
 80019a0:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <ProcessSmacMessage+0x208>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	2102      	movs	r1, #2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f003 fe1f 	bl	80055ec <HAL_CAN_DeactivateNotification>

			if(st_Keytest->isCanFIFO1_Active)
 80019ae:	4b48      	ldr	r3, [pc, #288]	; (8001ad0 <ProcessSmacMessage+0x208>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00d      	beq.n	80019d6 <ProcessSmacMessage+0x10e>
				HAL_CAN_DeactivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO1_MSG_PENDING);
 80019ba:	4b45      	ldr	r3, [pc, #276]	; (8001ad0 <ProcessSmacMessage+0x208>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	2110      	movs	r1, #16
 80019c2:	4618      	mov	r0, r3
 80019c4:	f003 fe12 	bl	80055ec <HAL_CAN_DeactivateNotification>
 80019c8:	e005      	b.n	80019d6 <ProcessSmacMessage+0x10e>
		}
		else
			HAL_UART_AbortReceive_IT(st_Keytest->LinPort);
 80019ca:	4b41      	ldr	r3, [pc, #260]	; (8001ad0 <ProcessSmacMessage+0x208>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f008 fd1d 	bl	800a410 <HAL_UART_AbortReceive_IT>

		Mqtt_AddOutputOperation(LOG_TOPIC, keytest_h->p_output);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019da:	4619      	mov	r1, r3
 80019dc:	483f      	ldr	r0, [pc, #252]	; (8001adc <ProcessSmacMessage+0x214>)
 80019de:	f002 f9af 	bl	8003d40 <Mqtt_AddOutputOperation>
 80019e2:	e06f      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
		//vTaskSuspend(KeyTestTaskHandle);

	}
	else
	if(!strcmp(msg, "#HOMEPOS?\n"))
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	493d      	ldr	r1, [pc, #244]	; (8001ae0 <ProcessSmacMessage+0x218>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fc28 	bl	8000240 <strcmp>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d108      	bne.n	8001a08 <ProcessSmacMessage+0x140>
		HAL_UART_Transmit(keytest_h->SmacPort, (uint8_t*)"\r", 1, HAL_MAX_DELAY);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	2201      	movs	r2, #1
 8001a00:	4934      	ldr	r1, [pc, #208]	; (8001ad4 <ProcessSmacMessage+0x20c>)
 8001a02:	f008 fc3d 	bl	800a280 <HAL_UART_Transmit>
 8001a06:	e05d      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
	else
	if(!strcmp(msg, "#AT HOME*\n"))
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	4935      	ldr	r1, [pc, #212]	; (8001ae4 <ProcessSmacMessage+0x21c>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fc16 	bl	8000240 <strcmp>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d109      	bne.n	8001a2e <ProcessSmacMessage+0x166>
	{
		osDelay(400);
 8001a1a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001a1e:	f00a fea5 	bl	800c76c <osDelay>
		//HAL_TIM_Encoder_Stop(keytest_h->Encoder, TIM_CHANNEL_ALL);
		keytest_h->Encoder->Instance->CNT = 0;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	625a      	str	r2, [r3, #36]	; 0x24
 8001a2c:	e04a      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
		//HAL_TIM_Encoder_Start(keytest_h->Encoder, TIM_CHANNEL_ALL);
	}
	else
	if(KeyTestSetParams(keytest_h, msg))
 8001a2e:	f107 0320 	add.w	r3, r7, #32
 8001a32:	4619      	mov	r1, r3
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 f96b 	bl	8001d10 <KeyTestSetParams>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d140      	bne.n	8001ac2 <ProcessSmacMessage+0x1fa>
		return;
	else
	{
		//Message is a response to a TP or TQ command
		int newMsgIndex = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	63fb      	str	r3, [r7, #60]	; 0x3c
		char FormatedMsg[20] = "";
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]

		for (int oldMsgIndex = 0; msg[oldMsgIndex] != '\0'; oldMsgIndex++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a5a:	e01e      	b.n	8001a9a <ProcessSmacMessage+0x1d2>
		{
			if (msg[oldMsgIndex] != '\r' && msg[oldMsgIndex] != '\n')
 8001a5c:	f107 0220 	add.w	r2, r7, #32
 8001a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b0d      	cmp	r3, #13
 8001a68:	d014      	beq.n	8001a94 <ProcessSmacMessage+0x1cc>
 8001a6a:	f107 0220 	add.w	r2, r7, #32
 8001a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a70:	4413      	add	r3, r2
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b0a      	cmp	r3, #10
 8001a76:	d00d      	beq.n	8001a94 <ProcessSmacMessage+0x1cc>
			{
				FormatedMsg[newMsgIndex] = msg[oldMsgIndex];
 8001a78:	f107 0220 	add.w	r2, r7, #32
 8001a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a7e:	4413      	add	r3, r2
 8001a80:	7819      	ldrb	r1, [r3, #0]
 8001a82:	f107 020c 	add.w	r2, r7, #12
 8001a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a88:	4413      	add	r3, r2
 8001a8a:	460a      	mov	r2, r1
 8001a8c:	701a      	strb	r2, [r3, #0]
				newMsgIndex++;
 8001a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a90:	3301      	adds	r3, #1
 8001a92:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (int oldMsgIndex = 0; msg[oldMsgIndex] != '\0'; oldMsgIndex++)
 8001a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a96:	3301      	adds	r3, #1
 8001a98:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a9a:	f107 0220 	add.w	r2, r7, #32
 8001a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aa0:	4413      	add	r3, r2
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1d9      	bne.n	8001a5c <ProcessSmacMessage+0x194>
			}
		}

		FormatedMsg[newMsgIndex] = '\0';
 8001aa8:	f107 020c 	add.w	r2, r7, #12
 8001aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aae:	4413      	add	r3, r2
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
		Mqtt_AddSendOperation(LOG_TOPIC, FormatedMsg);
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4808      	ldr	r0, [pc, #32]	; (8001adc <ProcessSmacMessage+0x214>)
 8001abc:	f002 f91a 	bl	8003cf4 <Mqtt_AddSendOperation>
 8001ac0:	e000      	b.n	8001ac4 <ProcessSmacMessage+0x1fc>
		return;
 8001ac2:	bf00      	nop
	}

}
 8001ac4:	3740      	adds	r7, #64	; 0x40
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	08020fc8 	.word	0x08020fc8
 8001ad0:	200425bc 	.word	0x200425bc
 8001ad4:	08020eec 	.word	0x08020eec
 8001ad8:	08020fd4 	.word	0x08020fd4
 8001adc:	08020f30 	.word	0x08020f30
 8001ae0:	08020fe4 	.word	0x08020fe4
 8001ae4:	08020ff0 	.word	0x08020ff0

08001ae8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08c      	sub	sp, #48	; 0x30
 8001aec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aee:	f107 031c 	add.w	r3, r7, #28
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	60da      	str	r2, [r3, #12]
 8001afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001afe:	4b39      	ldr	r3, [pc, #228]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a38      	ldr	r2, [pc, #224]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b04:	f043 0310 	orr.w	r3, r3, #16
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b36      	ldr	r3, [pc, #216]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	61bb      	str	r3, [r7, #24]
 8001b14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b16:	4b33      	ldr	r3, [pc, #204]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a32      	ldr	r2, [pc, #200]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a2c      	ldr	r2, [pc, #176]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b34:	f043 0304 	orr.w	r3, r3, #4
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	4b27      	ldr	r3, [pc, #156]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a26      	ldr	r2, [pc, #152]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5e:	4b21      	ldr	r3, [pc, #132]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a20      	ldr	r2, [pc, #128]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	4a1a      	ldr	r2, [pc, #104]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b7c:	f043 0308 	orr.w	r3, r3, #8
 8001b80:	6313      	str	r3, [r2, #48]	; 0x30
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <MX_GPIO_Init+0xfc>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2110      	movs	r1, #16
 8001b92:	4815      	ldr	r0, [pc, #84]	; (8001be8 <MX_GPIO_Init+0x100>)
 8001b94:	f005 fd60 	bl	8007658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2110      	movs	r1, #16
 8001b9c:	4813      	ldr	r0, [pc, #76]	; (8001bec <MX_GPIO_Init+0x104>)
 8001b9e:	f005 fd5b 	bl	8007658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ba2:	2310      	movs	r3, #16
 8001ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480b      	ldr	r0, [pc, #44]	; (8001be8 <MX_GPIO_Init+0x100>)
 8001bba:	f005 fba1 	bl	8007300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bbe:	2310      	movs	r3, #16
 8001bc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_GPIO_Init+0x104>)
 8001bd6:	f005 fb93 	bl	8007300 <HAL_GPIO_Init>

}
 8001bda:	bf00      	nop
 8001bdc:	3730      	adds	r7, #48	; 0x30
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40021000 	.word	0x40021000
 8001bec:	40020c00 	.word	0x40020c00

08001bf0 <KeyTestInit>:
};



void KeyTestInit(s_KeyTest* keytest_h, char Input[NUM_PARAMS][NUM_PARAM_ELEMENTS][PARAMS_SIZE], uint32_t freq_hz, char* p_out)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
 8001bfc:	603b      	str	r3, [r7, #0]


	if(xTaskGetCurrentTaskHandle() == KeyTestTaskHandle)
 8001bfe:	f00d f9fd 	bl	800effc <xTaskGetCurrentTaskHandle>
 8001c02:	4602      	mov	r2, r0
 8001c04:	4b32      	ldr	r3, [pc, #200]	; (8001cd0 <KeyTestInit+0xe0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d11b      	bne.n	8001c44 <KeyTestInit+0x54>
	{
		//INIT OF KEYTEST on SMAC 1
		keytest_h->SmacPort = &huart4;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4a31      	ldr	r2, [pc, #196]	; (8001cd4 <KeyTestInit+0xe4>)
 8001c10:	601a      	str	r2, [r3, #0]
		keytest_h->Encoder = &htim4;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4a30      	ldr	r2, [pc, #192]	; (8001cd8 <KeyTestInit+0xe8>)
 8001c16:	609a      	str	r2, [r3, #8]
		keytest_h->FreqTimer = &htim13;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4a30      	ldr	r2, [pc, #192]	; (8001cdc <KeyTestInit+0xec>)
 8001c1c:	605a      	str	r2, [r3, #4]
		keytest_h->p_output = outputTestData;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4a2f      	ldr	r2, [pc, #188]	; (8001ce0 <KeyTestInit+0xf0>)
 8001c22:	671a      	str	r2, [r3, #112]	; 0x70
		keytest_h->UUT_Protocol = NOT_DEFINED_PROTOCOL;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2202      	movs	r2, #2
 8001c28:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

		//Init SMAC RxBuffer
		keytest_h->SmacRecvFIFO = &SmacRecvFIFO;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ce4 <KeyTestInit+0xf4>)
 8001c30:	621a      	str	r2, [r3, #32]
		keytest_h->SmacRecvFIFO->fifo = SmacBuffer;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	4a2c      	ldr	r2, [pc, #176]	; (8001ce8 <KeyTestInit+0xf8>)
 8001c38:	601a      	str	r2, [r3, #0]
		fifo_init(keytest_h->SmacRecvFIFO);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe feee 	bl	8000a20 <fifo_init>
	}

	//Common Init Settings for Keytests on SMAC 1 and SMAC 2
	keytest_h->p_params = (char (*)[NUM_PARAM_ELEMENTS][PARAMS_SIZE])Input;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	61da      	str	r2, [r3, #28]
	keytest_h->LinPort = &huart3;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4a27      	ldr	r2, [pc, #156]	; (8001cec <KeyTestInit+0xfc>)
 8001c4e:	60da      	str	r2, [r3, #12]
	keytest_h->CanPort = &hcan1;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4a27      	ldr	r2, [pc, #156]	; (8001cf0 <KeyTestInit+0x100>)
 8001c54:	611a      	str	r2, [r3, #16]
	keytest_h->p_adc = &adc1;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	4a26      	ldr	r2, [pc, #152]	; (8001cf4 <KeyTestInit+0x104>)
 8001c5a:	615a      	str	r2, [r3, #20]
	keytest_h->adcChannel = 0;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	761a      	strb	r2, [r3, #24]
	keytest_h->TestFrequency_Hz = freq_hz;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	625a      	str	r2, [r3, #36]	; 0x24

	//Init Adcs with channel 0
	MAX1032_Init(&adc1, &hspi3, GPIOD, GPIO_PIN_4, 0);
 8001c68:	2300      	movs	r3, #0
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2310      	movs	r3, #16
 8001c6e:	4a22      	ldr	r2, [pc, #136]	; (8001cf8 <KeyTestInit+0x108>)
 8001c70:	4922      	ldr	r1, [pc, #136]	; (8001cfc <KeyTestInit+0x10c>)
 8001c72:	4820      	ldr	r0, [pc, #128]	; (8001cf4 <KeyTestInit+0x104>)
 8001c74:	f7fe fcce 	bl	8000614 <MAX1032_Init>
	MAX1032_Init(&adc2, &hspi4, GPIOE, GPIO_PIN_4, 0);
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2310      	movs	r3, #16
 8001c7e:	4a20      	ldr	r2, [pc, #128]	; (8001d00 <KeyTestInit+0x110>)
 8001c80:	4920      	ldr	r1, [pc, #128]	; (8001d04 <KeyTestInit+0x114>)
 8001c82:	4821      	ldr	r0, [pc, #132]	; (8001d08 <KeyTestInit+0x118>)
 8001c84:	f7fe fcc6 	bl	8000614 <MAX1032_Init>

	strcpy(keytest_h->p_output, "");
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001c90:	213c      	movs	r1, #60	; 0x3c
 8001c92:	4811      	ldr	r0, [pc, #68]	; (8001cd8 <KeyTestInit+0xe8>)
 8001c94:	f007 fef0 	bl	8009a78 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001c98:	213c      	movs	r1, #60	; 0x3c
 8001c9a:	481c      	ldr	r0, [pc, #112]	; (8001d0c <KeyTestInit+0x11c>)
 8001c9c:	f007 feec 	bl	8009a78 <HAL_TIM_Encoder_Start>

	if(HAL_CAN_Start(keytest_h->CanPort) != HAL_OK)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f003 fb25 	bl	80052f4 <HAL_CAN_Start>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <KeyTestInit+0xc4>
		Error_Handler();
 8001cb0:	f001 fe38 	bl	8003924 <Error_Handler>

	updateTestTimer(freq_hz);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f001 fc1d 	bl	80034f8 <updateTestTimer>

	keytest_h->status = S_READY;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200425cc 	.word	0x200425cc
 8001cd4:	20042fcc 	.word	0x20042fcc
 8001cd8:	20042ee8 	.word	0x20042ee8
 8001cdc:	20042f34 	.word	0x20042f34
 8001ce0:	200006f0 	.word	0x200006f0
 8001ce4:	200425a8 	.word	0x200425a8
 8001ce8:	20042890 	.word	0x20042890
 8001cec:	200430dc 	.word	0x200430dc
 8001cf0:	20000654 	.word	0x20000654
 8001cf4:	20042958 	.word	0x20042958
 8001cf8:	40020c00 	.word	0x40020c00
 8001cfc:	20042d84 	.word	0x20042d84
 8001d00:	40021000 	.word	0x40021000
 8001d04:	20042de8 	.word	0x20042de8
 8001d08:	20042968 	.word	0x20042968
 8001d0c:	20042e9c 	.word	0x20042e9c

08001d10 <KeyTestSetParams>:



uint8_t KeyTestSetParams(s_KeyTest* keytest_h, char ParamToSet[20])
{
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]

	//Run through Params List
	for(int i = 0; i < NUM_PARAMS; i++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	e033      	b.n	8001d88 <KeyTestSetParams+0x78>
	{
		//Set That param
		if(strcmp(ParamToSet, keytest_h->p_params[i][0]) == 0)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69d9      	ldr	r1, [r3, #28]
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	4613      	mov	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	4413      	add	r3, r2
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	440b      	add	r3, r1
 8001d30:	4619      	mov	r1, r3
 8001d32:	6838      	ldr	r0, [r7, #0]
 8001d34:	f7fe fa84 	bl	8000240 <strcmp>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d121      	bne.n	8001d82 <KeyTestSetParams+0x72>
		{
			HAL_UART_Transmit(keytest_h->SmacPort, (uint8_t*)keytest_h->p_params[i][1], strlen(keytest_h->p_params[i][1]), HAL_MAX_DELAY);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681c      	ldr	r4, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69d9      	ldr	r1, [r3, #28]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	440b      	add	r3, r1
 8001d52:	f103 0514 	add.w	r5, r3, #20
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69d9      	ldr	r1, [r3, #28]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	440b      	add	r3, r1
 8001d66:	3314      	adds	r3, #20
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fa73 	bl	8000254 <strlen>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295
 8001d76:	4629      	mov	r1, r5
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f008 fa81 	bl	800a280 <HAL_UART_Transmit>
			return 1;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e006      	b.n	8001d90 <KeyTestSetParams+0x80>
	for(int i = 0; i < NUM_PARAMS; i++)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	3301      	adds	r3, #1
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b09      	cmp	r3, #9
 8001d8c:	ddc8      	ble.n	8001d20 <KeyTestSetParams+0x10>
		}
	}

	return 0;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bdb0      	pop	{r4, r5, r7, pc}

08001d98 <Mqtt_Disconnect_cb>:
extern Command KeytestBox_cmd_list[NUM_CMDS];
extern char last_in[64];
extern char last_cmd_used;

int Mqtt_Disconnect_cb (int argc, char* argv[])
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
	//If user inputs any argument
	if(argc != 1)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d001      	beq.n	8001dac <Mqtt_Disconnect_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001da8:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <Mqtt_Disconnect_cb+0x38>)
 8001daa:	e00d      	b.n	8001dc8 <Mqtt_Disconnect_cb+0x30>

	if(mqtt_client_is_connected(mqtt_client_instance))
 8001dac:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <Mqtt_Disconnect_cb+0x3c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f00f ffeb 	bl	8011d8c <mqtt_client_is_connected>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d004      	beq.n	8001dc6 <Mqtt_Disconnect_cb+0x2e>
		mqtt_disconnect(mqtt_client_instance);
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <Mqtt_Disconnect_cb+0x3c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f00f ffbf 	bl	8011d44 <mqtt_disconnect>

	return 0;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	80000001 	.word	0x80000001
 8001dd4:	20042978 	.word	0x20042978

08001dd8 <StartTest_cb>:


int StartTest_cb (int argc, char* argv[])
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]

	uint8_t operation = OP_START_TEST;
 8001de2:	2301      	movs	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]

	//If number of (arguments+commands) different than 2 or 3
	if(argc != 1)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d001      	beq.n	8001df0 <StartTest_cb+0x18>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <StartTest_cb+0x54>)
 8001dee:	e018      	b.n	8001e22 <StartTest_cb+0x4a>

	//Add Test to queue only if there is no test already running
	if(st_Keytest->status == S_READY)
 8001df0:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <StartTest_cb+0x58>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d111      	bne.n	8001e20 <StartTest_cb+0x48>
	{
		st_Keytest->enabled = 1;
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <StartTest_cb+0x58>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		Mqtt_AddSendOperation(LOG_TOPIC, "Starting Test\r\n");
 8001e06:	490b      	ldr	r1, [pc, #44]	; (8001e34 <StartTest_cb+0x5c>)
 8001e08:	480b      	ldr	r0, [pc, #44]	; (8001e38 <StartTest_cb+0x60>)
 8001e0a:	f001 ff73 	bl	8003cf4 <Mqtt_AddSendOperation>
		xQueueSend(SmacOperationsQueue, &operation, portMAX_DELAY);
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <StartTest_cb+0x64>)
 8001e10:	6818      	ldr	r0, [r3, #0]
 8001e12:	f107 010f 	add.w	r1, r7, #15
 8001e16:	2300      	movs	r3, #0
 8001e18:	f04f 32ff 	mov.w	r2, #4294967295
 8001e1c:	f00b f964 	bl	800d0e8 <xQueueGenericSend>

	}

	return 0;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	80000001 	.word	0x80000001
 8001e30:	200425bc 	.word	0x200425bc
 8001e34:	08020ffc 	.word	0x08020ffc
 8001e38:	0802100c 	.word	0x0802100c
 8001e3c:	200425b8 	.word	0x200425b8

08001e40 <MoveRelative_cb>:

int MoveRelative_cb (int argc, char* argv[])
{
 8001e40:	b590      	push	{r4, r7, lr}
 8001e42:	b087      	sub	sp, #28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
	char send[16] = "mr";
 8001e4a:	f247 236d 	movw	r3, #29293	; 0x726d
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]

	//If number of (arguments+commands) different than 3
	if(argc != 2)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d001      	beq.n	8001e66 <MoveRelative_cb+0x26>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001e62:	4b1e      	ldr	r3, [pc, #120]	; (8001edc <MoveRelative_cb+0x9c>)
 8001e64:	e035      	b.n	8001ed2 <MoveRelative_cb+0x92>

	if(st_Keytest->status != S_READY)
 8001e66:	4b1e      	ldr	r3, [pc, #120]	; (8001ee0 <MoveRelative_cb+0xa0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d001      	beq.n	8001e76 <MoveRelative_cb+0x36>
		return 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e02d      	b.n	8001ed2 <MoveRelative_cb+0x92>

	strcat(send, argv[1]);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	4611      	mov	r1, r2
 8001e82:	4618      	mov	r0, r3
 8001e84:	f01c fde5 	bl	801ea52 <strcat>
	strcat(send, ",go\r");
 8001e88:	f107 0308 	add.w	r3, r7, #8
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe f9e1 	bl	8000254 <strlen>
 8001e92:	4603      	mov	r3, r0
 8001e94:	461a      	mov	r2, r3
 8001e96:	f107 0308 	add.w	r3, r7, #8
 8001e9a:	4413      	add	r3, r2
 8001e9c:	4a11      	ldr	r2, [pc, #68]	; (8001ee4 <MoveRelative_cb+0xa4>)
 8001e9e:	6810      	ldr	r0, [r2, #0]
 8001ea0:	6018      	str	r0, [r3, #0]
 8001ea2:	7912      	ldrb	r2, [r2, #4]
 8001ea4:	711a      	strb	r2, [r3, #4]

	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)send, strlen(send), HAL_MAX_DELAY);
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <MoveRelative_cb+0xa0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681c      	ldr	r4, [r3, #0]
 8001eac:	f107 0308 	add.w	r3, r7, #8
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe f9cf 	bl	8000254 <strlen>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	f107 0108 	add.w	r1, r7, #8
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec2:	4620      	mov	r0, r4
 8001ec4:	f008 f9dc 	bl	800a280 <HAL_UART_Transmit>

	Mqtt_AddSendOperation(LOG_TOPIC, "Smac MR Sent\r\n");
 8001ec8:	4907      	ldr	r1, [pc, #28]	; (8001ee8 <MoveRelative_cb+0xa8>)
 8001eca:	4808      	ldr	r0, [pc, #32]	; (8001eec <MoveRelative_cb+0xac>)
 8001ecc:	f001 ff12 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8001ed0:	2300      	movs	r3, #0

}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	bf00      	nop
 8001edc:	80000001 	.word	0x80000001
 8001ee0:	200425bc 	.word	0x200425bc
 8001ee4:	0802101c 	.word	0x0802101c
 8001ee8:	08021024 	.word	0x08021024
 8001eec:	0802100c 	.word	0x0802100c

08001ef0 <MoveHome_cb>:

int MoveHome_cb (int argc, char* argv[])
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]

	if(argc != 1)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d001      	beq.n	8001f04 <MoveHome_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001f00:	4b13      	ldr	r3, [pc, #76]	; (8001f50 <MoveHome_cb+0x60>)
 8001f02:	e021      	b.n	8001f48 <MoveHome_cb+0x58>

	if(st_Keytest->status != S_READY)
 8001f04:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <MoveHome_cb+0x64>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d001      	beq.n	8001f14 <MoveHome_cb+0x24>
		return 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	e019      	b.n	8001f48 <MoveHome_cb+0x58>

	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"\r", 1, HAL_MAX_DELAY);
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MoveHome_cb+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1e:	2201      	movs	r2, #1
 8001f20:	490d      	ldr	r1, [pc, #52]	; (8001f58 <MoveHome_cb+0x68>)
 8001f22:	f008 f9ad 	bl	800a280 <HAL_UART_Transmit>
	HAL_Delay(100);
 8001f26:	2064      	movs	r0, #100	; 0x64
 8001f28:	f002 ffd8 	bl	8004edc <HAL_Delay>
	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"gh\r", 4, HAL_MAX_DELAY);
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MoveHome_cb+0x64>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	2204      	movs	r2, #4
 8001f38:	4908      	ldr	r1, [pc, #32]	; (8001f5c <MoveHome_cb+0x6c>)
 8001f3a:	f008 f9a1 	bl	800a280 <HAL_UART_Transmit>

	Mqtt_AddSendOperation(LOG_TOPIC, "Smac Home Sent\r\n");
 8001f3e:	4908      	ldr	r1, [pc, #32]	; (8001f60 <MoveHome_cb+0x70>)
 8001f40:	4808      	ldr	r0, [pc, #32]	; (8001f64 <MoveHome_cb+0x74>)
 8001f42:	f001 fed7 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	80000001 	.word	0x80000001
 8001f54:	200425bc 	.word	0x200425bc
 8001f58:	08021034 	.word	0x08021034
 8001f5c:	08021038 	.word	0x08021038
 8001f60:	0802103c 	.word	0x0802103c
 8001f64:	0802100c 	.word	0x0802100c

08001f68 <ResetSmacMotor_cb>:

int ResetSmacMotor_cb (int argc, char* argv[])
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
	uint8_t esc = 0x1b;
 8001f72:	231b      	movs	r3, #27
 8001f74:	73fb      	strb	r3, [r7, #15]
	uint8_t operation = OP_START_TEST;
 8001f76:	2301      	movs	r3, #1
 8001f78:	73bb      	strb	r3, [r7, #14]

	if(argc != 1)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d001      	beq.n	8001f84 <ResetSmacMotor_cb+0x1c>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001f80:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <ResetSmacMotor_cb+0x68>)
 8001f82:	e020      	b.n	8001fc6 <ResetSmacMotor_cb+0x5e>

	if(st_Keytest->status != S_READY)
 8001f84:	4b13      	ldr	r3, [pc, #76]	; (8001fd4 <ResetSmacMotor_cb+0x6c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d001      	beq.n	8001f94 <ResetSmacMotor_cb+0x2c>
		return 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	e018      	b.n	8001fc6 <ResetSmacMotor_cb+0x5e>

	HAL_UART_Transmit(st_Keytest->SmacPort, &esc, 1, HAL_MAX_DELAY);
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <ResetSmacMotor_cb+0x6c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6818      	ldr	r0, [r3, #0]
 8001f9a:	f107 010f 	add.w	r1, r7, #15
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f008 f96c 	bl	800a280 <HAL_UART_Transmit>


	st_Keytest->enabled = 0;
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <ResetSmacMotor_cb+0x6c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	xQueueSendToFront(SmacOperationsQueue, &operation, portMAX_DELAY);
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <ResetSmacMotor_cb+0x70>)
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	f107 010e 	add.w	r1, r7, #14
 8001fba:	2301      	movs	r3, #1
 8001fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc0:	f00b f892 	bl	800d0e8 <xQueueGenericSend>


	return 0;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	80000001 	.word	0x80000001
 8001fd4:	200425bc 	.word	0x200425bc
 8001fd8:	200425b8 	.word	0x200425b8

08001fdc <setAllSmacParams_cb>:

int setAllSmacParams_cb (int argc, char* argv[])
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
	if(argc != (NUM_PARAMS + 1))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0b      	cmp	r3, #11
 8001fea:	d001      	beq.n	8001ff0 <setAllSmacParams_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8001fec:	4b25      	ldr	r3, [pc, #148]	; (8002084 <setAllSmacParams_cb+0xa8>)
 8001fee:	e045      	b.n	800207c <setAllSmacParams_cb+0xa0>

	//If Smac is being used do nothing
	if(st_Keytest->status != S_READY)
 8001ff0:	4b25      	ldr	r3, [pc, #148]	; (8002088 <setAllSmacParams_cb+0xac>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d001      	beq.n	8002000 <setAllSmacParams_cb+0x24>
		return 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e03d      	b.n	800207c <setAllSmacParams_cb+0xa0>

	for(int i = 0; i < NUM_PARAMS; i++)
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	e032      	b.n	800206c <setAllSmacParams_cb+0x90>
	{
		strcpy(st_Keytest->p_params[i][1], "");
 8002006:	4b20      	ldr	r3, [pc, #128]	; (8002088 <setAllSmacParams_cb+0xac>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	69d9      	ldr	r1, [r3, #28]
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	440b      	add	r3, r1
 8002018:	3314      	adds	r3, #20
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
		strcat(argv[i+1], "\r");
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	3301      	adds	r3, #1
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	4413      	add	r3, r2
 8002028:	681c      	ldr	r4, [r3, #0]
 800202a:	4620      	mov	r0, r4
 800202c:	f7fe f912 	bl	8000254 <strlen>
 8002030:	4603      	mov	r3, r0
 8002032:	4423      	add	r3, r4
 8002034:	4915      	ldr	r1, [pc, #84]	; (800208c <setAllSmacParams_cb+0xb0>)
 8002036:	461a      	mov	r2, r3
 8002038:	460b      	mov	r3, r1
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	8013      	strh	r3, [r2, #0]
		strcpy(st_Keytest->p_params[i][1], argv[i+1]);
 800203e:	4b12      	ldr	r3, [pc, #72]	; (8002088 <setAllSmacParams_cb+0xac>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	69d9      	ldr	r1, [r3, #28]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	440b      	add	r3, r1
 8002050:	f103 0014 	add.w	r0, r3, #20
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3301      	adds	r3, #1
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	4413      	add	r3, r2
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f01c fd05 	bl	801ea70 <strcpy>
	for(int i = 0; i < NUM_PARAMS; i++)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	3301      	adds	r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b09      	cmp	r3, #9
 8002070:	ddc9      	ble.n	8002006 <setAllSmacParams_cb+0x2a>
	}

	Mqtt_AddSendOperation(LOG_TOPIC, "SetParam Done\r\n");
 8002072:	4907      	ldr	r1, [pc, #28]	; (8002090 <setAllSmacParams_cb+0xb4>)
 8002074:	4807      	ldr	r0, [pc, #28]	; (8002094 <setAllSmacParams_cb+0xb8>)
 8002076:	f001 fe3d 	bl	8003cf4 <Mqtt_AddSendOperation>
	return 0;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	bd90      	pop	{r4, r7, pc}
 8002084:	80000001 	.word	0x80000001
 8002088:	200425bc 	.word	0x200425bc
 800208c:	08021034 	.word	0x08021034
 8002090:	08021050 	.word	0x08021050
 8002094:	0802100c 	.word	0x0802100c

08002098 <setSmacParam_cb>:

int setSmacParam_cb (int argc, char* argv[])
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
	if(argc != 3)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b03      	cmp	r3, #3
 80020a6:	d001      	beq.n	80020ac <setSmacParam_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 80020a8:	4b23      	ldr	r3, [pc, #140]	; (8002138 <setSmacParam_cb+0xa0>)
 80020aa:	e041      	b.n	8002130 <setSmacParam_cb+0x98>

	uint8_t index = atoi(argv[1]) - 1;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	3304      	adds	r3, #4
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f01b fcaa 	bl	801da0c <atoi>
 80020b8:	4603      	mov	r3, r0
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	3b01      	subs	r3, #1
 80020be:	73fb      	strb	r3, [r7, #15]

	if(st_Keytest->status != S_READY)
 80020c0:	4b1e      	ldr	r3, [pc, #120]	; (800213c <setSmacParam_cb+0xa4>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d001      	beq.n	80020d0 <setSmacParam_cb+0x38>
		return 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	e02f      	b.n	8002130 <setSmacParam_cb+0x98>

	strcpy(st_Keytest->p_params[index][1], "");
 80020d0:	4b1a      	ldr	r3, [pc, #104]	; (800213c <setSmacParam_cb+0xa4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	69d9      	ldr	r1, [r3, #28]
 80020d6:	7bfa      	ldrb	r2, [r7, #15]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	440b      	add	r3, r1
 80020e2:	3314      	adds	r3, #20
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
	strcat(argv[2], "\r");
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	3308      	adds	r3, #8
 80020ec:	681c      	ldr	r4, [r3, #0]
 80020ee:	4620      	mov	r0, r4
 80020f0:	f7fe f8b0 	bl	8000254 <strlen>
 80020f4:	4603      	mov	r3, r0
 80020f6:	4423      	add	r3, r4
 80020f8:	4911      	ldr	r1, [pc, #68]	; (8002140 <setSmacParam_cb+0xa8>)
 80020fa:	461a      	mov	r2, r3
 80020fc:	460b      	mov	r3, r1
 80020fe:	881b      	ldrh	r3, [r3, #0]
 8002100:	8013      	strh	r3, [r2, #0]
	strcpy(st_Keytest->p_params[index][1], argv[2]);
 8002102:	4b0e      	ldr	r3, [pc, #56]	; (800213c <setSmacParam_cb+0xa4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69d9      	ldr	r1, [r3, #28]
 8002108:	7bfa      	ldrb	r2, [r7, #15]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	440b      	add	r3, r1
 8002114:	f103 0214 	add.w	r2, r3, #20
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	3308      	adds	r3, #8
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4619      	mov	r1, r3
 8002120:	4610      	mov	r0, r2
 8002122:	f01c fca5 	bl	801ea70 <strcpy>

	Mqtt_AddSendOperation(LOG_TOPIC, "SetParam Done\r\n");
 8002126:	4907      	ldr	r1, [pc, #28]	; (8002144 <setSmacParam_cb+0xac>)
 8002128:	4807      	ldr	r0, [pc, #28]	; (8002148 <setSmacParam_cb+0xb0>)
 800212a:	f001 fde3 	bl	8003cf4 <Mqtt_AddSendOperation>
	return 0;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	bd90      	pop	{r4, r7, pc}
 8002138:	80000001 	.word	0x80000001
 800213c:	200425bc 	.word	0x200425bc
 8002140:	08021034 	.word	0x08021034
 8002144:	08021050 	.word	0x08021050
 8002148:	0802100c 	.word	0x0802100c

0800214c <ChangeTimerFreq_cb>:


int ChangeTimerFreq_cb (int argc, char* argv[])
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]

	if(st_Keytest->status != S_READY)
 8002156:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <ChangeTimerFreq_cb+0x5c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800215e:	2b02      	cmp	r3, #2
 8002160:	d001      	beq.n	8002166 <ChangeTimerFreq_cb+0x1a>
		return 0;
 8002162:	2300      	movs	r3, #0
 8002164:	e01c      	b.n	80021a0 <ChangeTimerFreq_cb+0x54>

	if(argc != 2)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d001      	beq.n	8002170 <ChangeTimerFreq_cb+0x24>
		return UCMD_NUM_ARGS_NOT_VALID;
 800216c:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <ChangeTimerFreq_cb+0x60>)
 800216e:	e017      	b.n	80021a0 <ChangeTimerFreq_cb+0x54>

	uint16_t DesiredFreq = atoi(argv[1]);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	3304      	adds	r3, #4
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f01b fc48 	bl	801da0c <atoi>
 800217c:	4603      	mov	r3, r0
 800217e:	81fb      	strh	r3, [r7, #14]

	if(DesiredFreq >= 5000)
 8002180:	89fb      	ldrh	r3, [r7, #14]
 8002182:	f241 3287 	movw	r2, #4999	; 0x1387
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <ChangeTimerFreq_cb+0x42>
		return UCMD_ARGS_NOT_VALID;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <ChangeTimerFreq_cb+0x64>)
 800218c:	e008      	b.n	80021a0 <ChangeTimerFreq_cb+0x54>

	updateTestTimer(DesiredFreq);
 800218e:	89fb      	ldrh	r3, [r7, #14]
 8002190:	4618      	mov	r0, r3
 8002192:	f001 f9b1 	bl	80034f8 <updateTestTimer>

	Mqtt_AddSendOperation(LOG_TOPIC, "Updated frequency\n");
 8002196:	4907      	ldr	r1, [pc, #28]	; (80021b4 <ChangeTimerFreq_cb+0x68>)
 8002198:	4807      	ldr	r0, [pc, #28]	; (80021b8 <ChangeTimerFreq_cb+0x6c>)
 800219a:	f001 fdab 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 800219e:	2300      	movs	r3, #0

}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	200425bc 	.word	0x200425bc
 80021ac:	80000001 	.word	0x80000001
 80021b0:	80000002 	.word	0x80000002
 80021b4:	08021060 	.word	0x08021060
 80021b8:	0802100c 	.word	0x0802100c

080021bc <ReadAdc_cb>:


int ReadAdc_cb (int argc, char* argv[])
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	; 0x28
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
	char aux[16] = "";
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	f107 030c 	add.w	r3, r7, #12
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
	float sample;
	uint8_t adcNum = atoi(argv[1]);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	3304      	adds	r3, #4
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f01b fc15 	bl	801da0c <atoi>
 80021e2:	4603      	mov	r3, r0
 80021e4:	76fb      	strb	r3, [r7, #27]
	uint8_t adcChannel = atoi(argv[2]);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	3308      	adds	r3, #8
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f01b fc0d 	bl	801da0c <atoi>
 80021f2:	4603      	mov	r3, r0
 80021f4:	76bb      	strb	r3, [r7, #26]

	if(adcNum < 1 || adcNum > 2)
 80021f6:	7efb      	ldrb	r3, [r7, #27]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d002      	beq.n	8002202 <ReadAdc_cb+0x46>
 80021fc:	7efb      	ldrb	r3, [r7, #27]
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <ReadAdc_cb+0x4a>
		return UCMD_ARGS_NOT_VALID;
 8002202:	4b23      	ldr	r3, [pc, #140]	; (8002290 <ReadAdc_cb+0xd4>)
 8002204:	e040      	b.n	8002288 <ReadAdc_cb+0xcc>

	if(adcChannel < 0 || adcChannel > 2)
 8002206:	7ebb      	ldrb	r3, [r7, #26]
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <ReadAdc_cb+0x54>
		return UCMD_ARGS_NOT_VALID;
 800220c:	4b20      	ldr	r3, [pc, #128]	; (8002290 <ReadAdc_cb+0xd4>)
 800220e:	e03b      	b.n	8002288 <ReadAdc_cb+0xcc>

	//If smac is in a test, do nothing
	if(st_Keytest->status != S_READY)
 8002210:	4b20      	ldr	r3, [pc, #128]	; (8002294 <ReadAdc_cb+0xd8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002218:	2b02      	cmp	r3, #2
 800221a:	d001      	beq.n	8002220 <ReadAdc_cb+0x64>
		return 0;
 800221c:	2300      	movs	r3, #0
 800221e:	e033      	b.n	8002288 <ReadAdc_cb+0xcc>

	if(adcNum == 1)
 8002220:	7efb      	ldrb	r3, [r7, #27]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d10f      	bne.n	8002246 <ReadAdc_cb+0x8a>
	{
		MAX1032_Init(&adc1, &hspi3, GPIOD, GPIO_PIN_4, adcChannel);
 8002226:	7ebb      	ldrb	r3, [r7, #26]
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	2310      	movs	r3, #16
 800222c:	4a1a      	ldr	r2, [pc, #104]	; (8002298 <ReadAdc_cb+0xdc>)
 800222e:	491b      	ldr	r1, [pc, #108]	; (800229c <ReadAdc_cb+0xe0>)
 8002230:	481b      	ldr	r0, [pc, #108]	; (80022a0 <ReadAdc_cb+0xe4>)
 8002232:	f7fe f9ef 	bl	8000614 <MAX1032_Init>
		sample = ReadADC_Polling(&adc1, adcChannel);
 8002236:	7ebb      	ldrb	r3, [r7, #26]
 8002238:	4619      	mov	r1, r3
 800223a:	4819      	ldr	r0, [pc, #100]	; (80022a0 <ReadAdc_cb+0xe4>)
 800223c:	f7fe fa48 	bl	80006d0 <ReadADC_Polling>
 8002240:	ed87 0a07 	vstr	s0, [r7, #28]
 8002244:	e00e      	b.n	8002264 <ReadAdc_cb+0xa8>
	}
	else
	{
		MAX1032_Init(&adc2, &hspi4, GPIOE, GPIO_PIN_4, adcChannel);
 8002246:	7ebb      	ldrb	r3, [r7, #26]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2310      	movs	r3, #16
 800224c:	4a15      	ldr	r2, [pc, #84]	; (80022a4 <ReadAdc_cb+0xe8>)
 800224e:	4916      	ldr	r1, [pc, #88]	; (80022a8 <ReadAdc_cb+0xec>)
 8002250:	4816      	ldr	r0, [pc, #88]	; (80022ac <ReadAdc_cb+0xf0>)
 8002252:	f7fe f9df 	bl	8000614 <MAX1032_Init>
		sample = ReadADC_Polling(&adc2, adcChannel);
 8002256:	7ebb      	ldrb	r3, [r7, #26]
 8002258:	4619      	mov	r1, r3
 800225a:	4814      	ldr	r0, [pc, #80]	; (80022ac <ReadAdc_cb+0xf0>)
 800225c:	f7fe fa38 	bl	80006d0 <ReadADC_Polling>
 8002260:	ed87 0a07 	vstr	s0, [r7, #28]
	}

	sprintf(aux,"%.3f V", sample);
 8002264:	edd7 7a07 	vldr	s15, [r7, #28]
 8002268:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800226c:	f107 0008 	add.w	r0, r7, #8
 8002270:	ec53 2b17 	vmov	r2, r3, d7
 8002274:	490e      	ldr	r1, [pc, #56]	; (80022b0 <ReadAdc_cb+0xf4>)
 8002276:	f01c fb89 	bl	801e98c <siprintf>
	Mqtt_AddSendOperation(LOG_TOPIC, aux);
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	4619      	mov	r1, r3
 8002280:	480c      	ldr	r0, [pc, #48]	; (80022b4 <ReadAdc_cb+0xf8>)
 8002282:	f001 fd37 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3720      	adds	r7, #32
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	80000002 	.word	0x80000002
 8002294:	200425bc 	.word	0x200425bc
 8002298:	40020c00 	.word	0x40020c00
 800229c:	20042d84 	.word	0x20042d84
 80022a0:	20042958 	.word	0x20042958
 80022a4:	40021000 	.word	0x40021000
 80022a8:	20042de8 	.word	0x20042de8
 80022ac:	20042968 	.word	0x20042968
 80022b0:	08021074 	.word	0x08021074
 80022b4:	0802100c 	.word	0x0802100c

080022b8 <ResetEncoder_cb>:

int ResetEncoder_cb (int argc, char* argv[])
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
	if(argc != 2)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d001      	beq.n	80022cc <ResetEncoder_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 80022c8:	4b19      	ldr	r3, [pc, #100]	; (8002330 <ResetEncoder_cb+0x78>)
 80022ca:	e02c      	b.n	8002326 <ResetEncoder_cb+0x6e>

	if(st_Keytest->status != S_READY)
 80022cc:	4b19      	ldr	r3, [pc, #100]	; (8002334 <ResetEncoder_cb+0x7c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d001      	beq.n	80022dc <ResetEncoder_cb+0x24>
		return 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	e024      	b.n	8002326 <ResetEncoder_cb+0x6e>

	if(!strcmp(argv[1], "1"))
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	3304      	adds	r3, #4
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4915      	ldr	r1, [pc, #84]	; (8002338 <ResetEncoder_cb+0x80>)
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fd ffab 	bl	8000240 <strcmp>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d104      	bne.n	80022fa <ResetEncoder_cb+0x42>
	{
		htim4.Instance->CNT = 0;
 80022f0:	4b12      	ldr	r3, [pc, #72]	; (800233c <ResetEncoder_cb+0x84>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2200      	movs	r2, #0
 80022f6:	625a      	str	r2, [r3, #36]	; 0x24
 80022f8:	e010      	b.n	800231c <ResetEncoder_cb+0x64>
	}
	else
	if(!strcmp(argv[1], "2"))
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	3304      	adds	r3, #4
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	490f      	ldr	r1, [pc, #60]	; (8002340 <ResetEncoder_cb+0x88>)
 8002302:	4618      	mov	r0, r3
 8002304:	f7fd ff9c 	bl	8000240 <strcmp>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d104      	bne.n	8002318 <ResetEncoder_cb+0x60>
	{
		htim3.Instance->CNT = 0;
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <ResetEncoder_cb+0x8c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	; 0x24
 8002316:	e001      	b.n	800231c <ResetEncoder_cb+0x64>
	}
	else
		return UCMD_ARGS_NOT_VALID;
 8002318:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <ResetEncoder_cb+0x90>)
 800231a:	e004      	b.n	8002326 <ResetEncoder_cb+0x6e>

	Mqtt_AddSendOperation(LOG_TOPIC, "Reseted Encoder\r\n");
 800231c:	490b      	ldr	r1, [pc, #44]	; (800234c <ResetEncoder_cb+0x94>)
 800231e:	480c      	ldr	r0, [pc, #48]	; (8002350 <ResetEncoder_cb+0x98>)
 8002320:	f001 fce8 	bl	8003cf4 <Mqtt_AddSendOperation>
	return 0;
 8002324:	2300      	movs	r3, #0

}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	80000001 	.word	0x80000001
 8002334:	200425bc 	.word	0x200425bc
 8002338:	0802107c 	.word	0x0802107c
 800233c:	20042ee8 	.word	0x20042ee8
 8002340:	08021080 	.word	0x08021080
 8002344:	20042e9c 	.word	0x20042e9c
 8002348:	80000002 	.word	0x80000002
 800234c:	08021084 	.word	0x08021084
 8002350:	0802100c 	.word	0x0802100c

08002354 <ReadEncoder_cb>:

int ReadEncoder_cb (int argc, char* argv[])
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
	char aux[20] = "";
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	f107 030c 	add.w	r3, r7, #12
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
	int16_t sample;

	if(argc != 2)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d001      	beq.n	800237a <ReadEncoder_cb+0x26>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002376:	4b25      	ldr	r3, [pc, #148]	; (800240c <ReadEncoder_cb+0xb8>)
 8002378:	e044      	b.n	8002404 <ReadEncoder_cb+0xb0>

	if(st_Keytest->status != S_READY)
 800237a:	4b25      	ldr	r3, [pc, #148]	; (8002410 <ReadEncoder_cb+0xbc>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002382:	2b02      	cmp	r3, #2
 8002384:	d001      	beq.n	800238a <ReadEncoder_cb+0x36>
		return 0;
 8002386:	2300      	movs	r3, #0
 8002388:	e03c      	b.n	8002404 <ReadEncoder_cb+0xb0>

	if(!strcmp(argv[1], "1"))
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	3304      	adds	r3, #4
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4920      	ldr	r1, [pc, #128]	; (8002414 <ReadEncoder_cb+0xc0>)
 8002392:	4618      	mov	r0, r3
 8002394:	f7fd ff54 	bl	8000240 <strcmp>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d112      	bne.n	80023c4 <ReadEncoder_cb+0x70>
	{
		sample = __HAL_TIM_GET_COUNTER(&htim4);
 800239e:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <ReadEncoder_cb+0xc4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	83fb      	strh	r3, [r7, #30]
		sprintf(aux,"Enc1 = %d", sample);
 80023a6:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80023aa:	f107 0308 	add.w	r3, r7, #8
 80023ae:	491b      	ldr	r1, [pc, #108]	; (800241c <ReadEncoder_cb+0xc8>)
 80023b0:	4618      	mov	r0, r3
 80023b2:	f01c faeb 	bl	801e98c <siprintf>
		Mqtt_AddSendOperation(LOG_TOPIC, aux);
 80023b6:	f107 0308 	add.w	r3, r7, #8
 80023ba:	4619      	mov	r1, r3
 80023bc:	4818      	ldr	r0, [pc, #96]	; (8002420 <ReadEncoder_cb+0xcc>)
 80023be:	f001 fc99 	bl	8003cf4 <Mqtt_AddSendOperation>
 80023c2:	e01e      	b.n	8002402 <ReadEncoder_cb+0xae>
	}
	else
	if(!strcmp(argv[1], "2"))
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	3304      	adds	r3, #4
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4916      	ldr	r1, [pc, #88]	; (8002424 <ReadEncoder_cb+0xd0>)
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fd ff37 	bl	8000240 <strcmp>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d112      	bne.n	80023fe <ReadEncoder_cb+0xaa>
	{
		sample = __HAL_TIM_GET_COUNTER(&htim3);
 80023d8:	4b13      	ldr	r3, [pc, #76]	; (8002428 <ReadEncoder_cb+0xd4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	83fb      	strh	r3, [r7, #30]
		sprintf(aux,"Enc2 = %d", sample);
 80023e0:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80023e4:	f107 0308 	add.w	r3, r7, #8
 80023e8:	4910      	ldr	r1, [pc, #64]	; (800242c <ReadEncoder_cb+0xd8>)
 80023ea:	4618      	mov	r0, r3
 80023ec:	f01c face 	bl	801e98c <siprintf>
		Mqtt_AddSendOperation(LOG_TOPIC, aux);
 80023f0:	f107 0308 	add.w	r3, r7, #8
 80023f4:	4619      	mov	r1, r3
 80023f6:	480a      	ldr	r0, [pc, #40]	; (8002420 <ReadEncoder_cb+0xcc>)
 80023f8:	f001 fc7c 	bl	8003cf4 <Mqtt_AddSendOperation>
 80023fc:	e001      	b.n	8002402 <ReadEncoder_cb+0xae>
	}
	else
		return UCMD_ARGS_NOT_VALID;
 80023fe:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <ReadEncoder_cb+0xdc>)
 8002400:	e000      	b.n	8002404 <ReadEncoder_cb+0xb0>

	return 0;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	80000001 	.word	0x80000001
 8002410:	200425bc 	.word	0x200425bc
 8002414:	0802107c 	.word	0x0802107c
 8002418:	20042ee8 	.word	0x20042ee8
 800241c:	08021098 	.word	0x08021098
 8002420:	0802100c 	.word	0x0802100c
 8002424:	08021080 	.word	0x08021080
 8002428:	20042e9c 	.word	0x20042e9c
 800242c:	080210a4 	.word	0x080210a4
 8002430:	80000002 	.word	0x80000002

08002434 <TellPosition_cb>:

int TellPosition_cb (int argc, char* argv[])
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
	if(argc != 1)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d001      	beq.n	8002448 <TellPosition_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002444:	4b0d      	ldr	r3, [pc, #52]	; (800247c <TellPosition_cb+0x48>)
 8002446:	e014      	b.n	8002472 <TellPosition_cb+0x3e>

	if(st_Keytest->status != S_READY)
 8002448:	4b0d      	ldr	r3, [pc, #52]	; (8002480 <TellPosition_cb+0x4c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002450:	2b02      	cmp	r3, #2
 8002452:	d001      	beq.n	8002458 <TellPosition_cb+0x24>
		return 0;
 8002454:	2300      	movs	r3, #0
 8002456:	e00c      	b.n	8002472 <TellPosition_cb+0x3e>

	//Enable Smac Message Reception on ISR
	accept_chars_smac = 1;
 8002458:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <TellPosition_cb+0x50>)
 800245a:	2201      	movs	r2, #1
 800245c:	701a      	strb	r2, [r3, #0]
	//Send TP to selected SMAC
	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"tp\r", strlen("tp\r"), HAL_MAX_DELAY);
 800245e:	4b08      	ldr	r3, [pc, #32]	; (8002480 <TellPosition_cb+0x4c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	f04f 33ff 	mov.w	r3, #4294967295
 8002468:	2203      	movs	r2, #3
 800246a:	4907      	ldr	r1, [pc, #28]	; (8002488 <TellPosition_cb+0x54>)
 800246c:	f007 ff08 	bl	800a280 <HAL_UART_Transmit>


	return 0;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	80000001 	.word	0x80000001
 8002480:	200425bc 	.word	0x200425bc
 8002484:	200425c5 	.word	0x200425c5
 8002488:	080210b0 	.word	0x080210b0

0800248c <TellTorque_cb>:

int TellTorque_cb (int argc, char* argv[])
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
	if(argc != 1)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d001      	beq.n	80024a0 <TellTorque_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 800249c:	4b0d      	ldr	r3, [pc, #52]	; (80024d4 <TellTorque_cb+0x48>)
 800249e:	e014      	b.n	80024ca <TellTorque_cb+0x3e>

	if(st_Keytest->status != S_READY)
 80024a0:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <TellTorque_cb+0x4c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d001      	beq.n	80024b0 <TellTorque_cb+0x24>
		return 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	e00c      	b.n	80024ca <TellTorque_cb+0x3e>

	//Enable Smac Message Reception on ISR
	accept_chars_smac = 1;
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <TellTorque_cb+0x50>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
	//Send TP to selected SMAC
	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"tq\r", strlen("tq\r"), HAL_MAX_DELAY);
 80024b6:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <TellTorque_cb+0x4c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	f04f 33ff 	mov.w	r3, #4294967295
 80024c0:	2203      	movs	r2, #3
 80024c2:	4907      	ldr	r1, [pc, #28]	; (80024e0 <TellTorque_cb+0x54>)
 80024c4:	f007 fedc 	bl	800a280 <HAL_UART_Transmit>


	return 0;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	80000001 	.word	0x80000001
 80024d8:	200425bc 	.word	0x200425bc
 80024dc:	200425c5 	.word	0x200425c5
 80024e0:	080210b4 	.word	0x080210b4

080024e4 <CanConfigFilter_cb>:


//"canfilter (ID) (isExt) (FIFO) (DLC) (StartBit) (numBits)\r\n",
int CanConfigFilter_cb (int argc, char* argv[])
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b0a1      	sub	sp, #132	; 0x84
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
	uint8_t startBit, numBits, DLC;
	CAN_FilterTypeDef canfilterconfig0, canfilterconfig1;
	s_CANFilter newFilter;


	if(argc != 7)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b07      	cmp	r3, #7
 80024f2:	d001      	beq.n	80024f8 <CanConfigFilter_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 80024f4:	4bb5      	ldr	r3, [pc, #724]	; (80027cc <CanConfigFilter_cb+0x2e8>)
 80024f6:	e1ea      	b.n	80028ce <CanConfigFilter_cb+0x3ea>

	if(st_Keytest->status != S_READY)
 80024f8:	4bb5      	ldr	r3, [pc, #724]	; (80027d0 <CanConfigFilter_cb+0x2ec>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002500:	2b02      	cmp	r3, #2
 8002502:	d001      	beq.n	8002508 <CanConfigFilter_cb+0x24>
		return 0;
 8002504:	2300      	movs	r3, #0
 8002506:	e1e2      	b.n	80028ce <CanConfigFilter_cb+0x3ea>

	if(!strcmp(argv[2], "std"))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	3308      	adds	r3, #8
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	49b1      	ldr	r1, [pc, #708]	; (80027d4 <CanConfigFilter_cb+0x2f0>)
 8002510:	4618      	mov	r0, r3
 8002512:	f7fd fe95 	bl	8000240 <strcmp>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d103      	bne.n	8002524 <CanConfigFilter_cb+0x40>
	{
		isExtended = CAN_ID_STD;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002522:	e00f      	b.n	8002544 <CanConfigFilter_cb+0x60>
	}
	else
	if(!strcmp(argv[2], "ext"))
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	3308      	adds	r3, #8
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	49ab      	ldr	r1, [pc, #684]	; (80027d8 <CanConfigFilter_cb+0x2f4>)
 800252c:	4618      	mov	r0, r3
 800252e:	f7fd fe87 	bl	8000240 <strcmp>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d103      	bne.n	8002540 <CanConfigFilter_cb+0x5c>
		isExtended = CAN_ID_EXT;
 8002538:	2304      	movs	r3, #4
 800253a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800253e:	e001      	b.n	8002544 <CanConfigFilter_cb+0x60>
	else
		return UCMD_ARGS_NOT_VALID;
 8002540:	4ba6      	ldr	r3, [pc, #664]	; (80027dc <CanConfigFilter_cb+0x2f8>)
 8002542:	e1c4      	b.n	80028ce <CanConfigFilter_cb+0x3ea>


	ID = strtol(argv[1], NULL, 16);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	3304      	adds	r3, #4
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2210      	movs	r2, #16
 800254c:	2100      	movs	r1, #0
 800254e:	4618      	mov	r0, r3
 8002550:	f01c fb44 	bl	801ebdc <strtol>
 8002554:	4603      	mov	r3, r0
 8002556:	673b      	str	r3, [r7, #112]	; 0x70
	fifo = atoi(argv[3]);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	330c      	adds	r3, #12
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f01b fa54 	bl	801da0c <atoi>
 8002564:	4603      	mov	r3, r0
 8002566:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	DLC = atoi(argv[4]);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	3310      	adds	r3, #16
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f01b fa4b 	bl	801da0c <atoi>
 8002576:	4603      	mov	r3, r0
 8002578:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	startBit = atoi(argv[5]);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	3314      	adds	r3, #20
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f01b fa42 	bl	801da0c <atoi>
 8002588:	4603      	mov	r3, r0
 800258a:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	numBits = atoi(argv[6]);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	3318      	adds	r3, #24
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4618      	mov	r0, r3
 8002596:	f01b fa39 	bl	801da0c <atoi>
 800259a:	4603      	mov	r3, r0
 800259c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	aux = ID;
 80025a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025a2:	66bb      	str	r3, [r7, #104]	; 0x68

	if(numBits <= 0 || numBits > 32)
 80025a4:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <CanConfigFilter_cb+0xd0>
 80025ac:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d901      	bls.n	80025b8 <CanConfigFilter_cb+0xd4>
		return UCMD_ARGS_NOT_VALID;
 80025b4:	4b89      	ldr	r3, [pc, #548]	; (80027dc <CanConfigFilter_cb+0x2f8>)
 80025b6:	e18a      	b.n	80028ce <CanConfigFilter_cb+0x3ea>

	newFilter.ReadDataInfo.ID = ID;
 80025b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025ba:	613b      	str	r3, [r7, #16]
	newFilter.ReadDataInfo.is_extendedID = isExtended;
 80025bc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80025c0:	753b      	strb	r3, [r7, #20]
	newFilter.targetFIFO = fifo;
 80025c2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	bf14      	ite	ne
 80025ca:	2301      	movne	r3, #1
 80025cc:	2300      	moveq	r3, #0
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	733b      	strb	r3, [r7, #12]
	newFilter.ReadDataInfo.numBits = numBits;
 80025d2:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 80025d6:	75bb      	strb	r3, [r7, #22]
	newFilter.ReadDataInfo.startBit = startBit;
 80025d8:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80025dc:	757b      	strb	r3, [r7, #21]
	newFilter.ReadDataInfo.NumDataBytes = DLC;    // DLC is not really needed but might be in future versions
 80025de:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80025e2:	75fb      	strb	r3, [r7, #23]


	switch (fifo)
 80025e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <CanConfigFilter_cb+0x110>
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	f000 80a9 	beq.w	8002744 <CanConfigFilter_cb+0x260>
 80025f2:	e169      	b.n	80028c8 <CanConfigFilter_cb+0x3e4>
	{
		case CAN_FIFO0:
			 //Check if there is already a filter with this ID in the List of FIFO 0
			 for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 80025f4:	2300      	movs	r3, #0
 80025f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80025f8:	e042      	b.n	8002680 <CanConfigFilter_cb+0x19c>
			 {
				 if((ID == CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.ID) && (isExtended == CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.is_extendedID))
 80025fa:	4979      	ldr	r1, [pc, #484]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 80025fc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	440b      	add	r3, r1
 8002608:	3304      	adds	r3, #4
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800260e:	429a      	cmp	r2, r3
 8002610:	d133      	bne.n	800267a <CanConfigFilter_cb+0x196>
 8002612:	4973      	ldr	r1, [pc, #460]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002614:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002616:	4613      	mov	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	3308      	adds	r3, #8
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8002628:	429a      	cmp	r2, r3
 800262a:	d126      	bne.n	800267a <CanConfigFilter_cb+0x196>
				 {
					 //Update DLC, numBits and start bit of the filter with the values from command
					 CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.NumDataBytes = DLC;
 800262c:	496c      	ldr	r1, [pc, #432]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 800262e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	330b      	adds	r3, #11
 800263c:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
 8002640:	701a      	strb	r2, [r3, #0]
					 CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.numBits = numBits;
 8002642:	4967      	ldr	r1, [pc, #412]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002644:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	440b      	add	r3, r1
 8002650:	330a      	adds	r3, #10
 8002652:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8002656:	701a      	strb	r2, [r3, #0]
					 CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.startBit = startBit;
 8002658:	4961      	ldr	r1, [pc, #388]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 800265a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800265c:	4613      	mov	r3, r2
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	4413      	add	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	3309      	adds	r3, #9
 8002668:	f897 206d 	ldrb.w	r2, [r7, #109]	; 0x6d
 800266c:	701a      	strb	r2, [r3, #0]
					 Mqtt_AddSendOperation(LOG_TOPIC, "Filter Updated\r\n");
 800266e:	495d      	ldr	r1, [pc, #372]	; (80027e4 <CanConfigFilter_cb+0x300>)
 8002670:	485d      	ldr	r0, [pc, #372]	; (80027e8 <CanConfigFilter_cb+0x304>)
 8002672:	f001 fb3f 	bl	8003cf4 <Mqtt_AddSendOperation>
					 return 0;
 8002676:	2300      	movs	r3, #0
 8002678:	e129      	b.n	80028ce <CanConfigFilter_cb+0x3ea>
			 for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 800267a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800267c:	3301      	adds	r3, #1
 800267e:	67bb      	str	r3, [r7, #120]	; 0x78
 8002680:	4b57      	ldr	r3, [pc, #348]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002682:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002686:	461a      	mov	r2, r3
 8002688:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800268a:	4293      	cmp	r3, r2
 800268c:	dbb5      	blt.n	80025fa <CanConfigFilter_cb+0x116>
				 }
			 }

			//If it reaches here then this Filter does not exist in the List yet
			//Add new Filter to List of FIFO0
			 if(isExtended)
 800268e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00f      	beq.n	80026b6 <CanConfigFilter_cb+0x1d2>
			 {
				 aux <<= 3;
 8002696:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002698:	00db      	lsls	r3, r3, #3
 800269a:	66bb      	str	r3, [r7, #104]	; 0x68
				 canfilterconfig0.FilterIdHigh = (((uint32_t)aux & 0xFFFF0000U)>>16);  // Set the ID you want to allow (0x102)
 800269c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800269e:	0c1b      	lsrs	r3, r3, #16
 80026a0:	643b      	str	r3, [r7, #64]	; 0x40
				 canfilterconfig0.FilterIdLow =  ((uint32_t)aux & 0x0000FFFFU);
 80026a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	647b      	str	r3, [r7, #68]	; 0x44
				 canfilterconfig0.FilterMaskIdHigh = 0xFFFFU;  // Set mask to accept all bits in ID
 80026a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ac:	64bb      	str	r3, [r7, #72]	; 0x48
				 canfilterconfig0.FilterMaskIdLow = 0xFFF8U;
 80026ae:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80026b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026b4:	e009      	b.n	80026ca <CanConfigFilter_cb+0x1e6>
			 }
			 else
			 {
				 canfilterconfig0.FilterIdHigh = ID << 5;  // Set the ID you want to allow (0x102)
 80026b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026b8:	015b      	lsls	r3, r3, #5
 80026ba:	643b      	str	r3, [r7, #64]	; 0x40
				 canfilterconfig0.FilterIdLow = 0x0000;
 80026bc:	2300      	movs	r3, #0
 80026be:	647b      	str	r3, [r7, #68]	; 0x44
				 canfilterconfig0.FilterMaskIdHigh = 0x7FF << 5;  // Set mask to accept all bits in ID
 80026c0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80026c4:	64bb      	str	r3, [r7, #72]	; 0x48
				 canfilterconfig0.FilterMaskIdLow = 0x0000;
 80026c6:	2300      	movs	r3, #0
 80026c8:	64fb      	str	r3, [r7, #76]	; 0x4c
			 }

			 canfilterconfig0.FilterActivation = CAN_FILTER_ENABLE;
 80026ca:	2301      	movs	r3, #1
 80026cc:	663b      	str	r3, [r7, #96]	; 0x60
			 canfilterconfig0.FilterBank = CAN_FiltersList.numFiltersFIFO0;  // Choose a suitable filter bank
 80026ce:	4b44      	ldr	r3, [pc, #272]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 80026d0:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80026d4:	657b      	str	r3, [r7, #84]	; 0x54
		     canfilterconfig0.FilterFIFOAssignment = CAN_RX_FIFO0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	653b      	str	r3, [r7, #80]	; 0x50
			 canfilterconfig0.FilterMode = CAN_FILTERMODE_IDMASK;
 80026da:	2300      	movs	r3, #0
 80026dc:	65bb      	str	r3, [r7, #88]	; 0x58
			 canfilterconfig0.FilterScale = CAN_FILTERSCALE_32BIT;
 80026de:	2301      	movs	r3, #1
 80026e0:	65fb      	str	r3, [r7, #92]	; 0x5c
			 canfilterconfig0.SlaveStartFilterBank = 0;	//NOT USED?
 80026e2:	2300      	movs	r3, #0
 80026e4:	667b      	str	r3, [r7, #100]	; 0x64

			 if(CAN_FiltersList.numFiltersFIFO0 == MAX_NUM_CAN_FILTERS)
 80026e6:	4b3e      	ldr	r3, [pc, #248]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 80026e8:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80026ec:	2b05      	cmp	r3, #5
 80026ee:	d105      	bne.n	80026fc <CanConfigFilter_cb+0x218>
			 {
				 Mqtt_AddSendOperation(ERROR_TOPIC, "Error FIFO0 Filter List Full");
 80026f0:	493e      	ldr	r1, [pc, #248]	; (80027ec <CanConfigFilter_cb+0x308>)
 80026f2:	483f      	ldr	r0, [pc, #252]	; (80027f0 <CanConfigFilter_cb+0x30c>)
 80026f4:	f001 fafe 	bl	8003cf4 <Mqtt_AddSendOperation>
				 return 0;
 80026f8:	2300      	movs	r3, #0
 80026fa:	e0e8      	b.n	80028ce <CanConfigFilter_cb+0x3ea>
			 }

			 CAN_FiltersList.FIFO0_Filters[CAN_FiltersList.numFiltersFIFO0] = newFilter;
 80026fc:	4b38      	ldr	r3, [pc, #224]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 80026fe:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002702:	4619      	mov	r1, r3
 8002704:	4a36      	ldr	r2, [pc, #216]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002706:	460b      	mov	r3, r1
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	440b      	add	r3, r1
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	461c      	mov	r4, r3
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800271a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			 CAN_FiltersList.numFiltersFIFO0++;
 800271e:	4b30      	ldr	r3, [pc, #192]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002720:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002724:	3301      	adds	r3, #1
 8002726:	b2da      	uxtb	r2, r3
 8002728:	4b2d      	ldr	r3, [pc, #180]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 800272a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

			 HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig0);
 800272e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002732:	4619      	mov	r1, r3
 8002734:	482f      	ldr	r0, [pc, #188]	; (80027f4 <CanConfigFilter_cb+0x310>)
 8002736:	f002 fcf1 	bl	800511c <HAL_CAN_ConfigFilter>
			 Mqtt_AddSendOperation(LOG_TOPIC, "Filter Added\r\n");
 800273a:	492f      	ldr	r1, [pc, #188]	; (80027f8 <CanConfigFilter_cb+0x314>)
 800273c:	482a      	ldr	r0, [pc, #168]	; (80027e8 <CanConfigFilter_cb+0x304>)
 800273e:	f001 fad9 	bl	8003cf4 <Mqtt_AddSendOperation>
			 break;
 8002742:	e0c3      	b.n	80028cc <CanConfigFilter_cb+0x3e8>

		case CAN_FIFO1:
			//Check if there is already a filter with this ID in the List of FIFO 0
			for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 8002744:	2300      	movs	r3, #0
 8002746:	677b      	str	r3, [r7, #116]	; 0x74
 8002748:	e05b      	b.n	8002802 <CanConfigFilter_cb+0x31e>
			{
				if((ID == CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.ID) && (isExtended == CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.is_extendedID))
 800274a:	4925      	ldr	r1, [pc, #148]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 800274c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800274e:	4613      	mov	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	3340      	adds	r3, #64	; 0x40
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800275e:	429a      	cmp	r2, r3
 8002760:	d14c      	bne.n	80027fc <CanConfigFilter_cb+0x318>
 8002762:	491f      	ldr	r1, [pc, #124]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002764:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	440b      	add	r3, r1
 8002770:	3344      	adds	r3, #68	; 0x44
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8002778:	429a      	cmp	r2, r3
 800277a:	d13f      	bne.n	80027fc <CanConfigFilter_cb+0x318>
				{
					//Update DLC, numBits and start bit of the filter with the values from command
					CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.NumDataBytes = DLC;
 800277c:	4918      	ldr	r1, [pc, #96]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 800277e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002780:	4613      	mov	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	3347      	adds	r3, #71	; 0x47
 800278c:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
 8002790:	701a      	strb	r2, [r3, #0]
					CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.numBits = numBits;
 8002792:	4913      	ldr	r1, [pc, #76]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 8002794:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002796:	4613      	mov	r3, r2
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	440b      	add	r3, r1
 80027a0:	3346      	adds	r3, #70	; 0x46
 80027a2:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 80027a6:	701a      	strb	r2, [r3, #0]
					CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.startBit = startBit;
 80027a8:	490d      	ldr	r1, [pc, #52]	; (80027e0 <CanConfigFilter_cb+0x2fc>)
 80027aa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80027ac:	4613      	mov	r3, r2
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	3345      	adds	r3, #69	; 0x45
 80027b8:	f897 206d 	ldrb.w	r2, [r7, #109]	; 0x6d
 80027bc:	701a      	strb	r2, [r3, #0]
					Mqtt_AddSendOperation(LOG_TOPIC, "Filter Updated\r\n");
 80027be:	4909      	ldr	r1, [pc, #36]	; (80027e4 <CanConfigFilter_cb+0x300>)
 80027c0:	4809      	ldr	r0, [pc, #36]	; (80027e8 <CanConfigFilter_cb+0x304>)
 80027c2:	f001 fa97 	bl	8003cf4 <Mqtt_AddSendOperation>
					return 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e081      	b.n	80028ce <CanConfigFilter_cb+0x3ea>
 80027ca:	bf00      	nop
 80027cc:	80000001 	.word	0x80000001
 80027d0:	200425bc 	.word	0x200425bc
 80027d4:	080210b8 	.word	0x080210b8
 80027d8:	080210bc 	.word	0x080210bc
 80027dc:	80000002 	.word	0x80000002
 80027e0:	200428c0 	.word	0x200428c0
 80027e4:	080210c0 	.word	0x080210c0
 80027e8:	0802100c 	.word	0x0802100c
 80027ec:	080210d4 	.word	0x080210d4
 80027f0:	080210f4 	.word	0x080210f4
 80027f4:	20000654 	.word	0x20000654
 80027f8:	08021108 	.word	0x08021108
			for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 80027fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027fe:	3301      	adds	r3, #1
 8002800:	677b      	str	r3, [r7, #116]	; 0x74
 8002802:	4b35      	ldr	r3, [pc, #212]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 8002804:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002808:	461a      	mov	r2, r3
 800280a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800280c:	4293      	cmp	r3, r2
 800280e:	db9c      	blt.n	800274a <CanConfigFilter_cb+0x266>
				}
			}

			//If it reaches here then this Filter does not exist in the List yet
			//Add new Filter to List of FIFO1
			if(isExtended)
 8002810:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002814:	2b00      	cmp	r3, #0
 8002816:	d010      	beq.n	800283a <CanConfigFilter_cb+0x356>
			{
				aux <<= 3;
 8002818:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	66bb      	str	r3, [r7, #104]	; 0x68
				canfilterconfig1.FilterIdHigh = ((uint32_t)aux & 0xFFFF0000U);  // Set the ID you want to allow (0x102)
 800281e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002820:	4b2e      	ldr	r3, [pc, #184]	; (80028dc <CanConfigFilter_cb+0x3f8>)
 8002822:	4013      	ands	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
				canfilterconfig1.FilterIdLow =  ((uint32_t)aux & 0x0000FFFFU);
 8002826:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002828:	b29b      	uxth	r3, r3
 800282a:	61fb      	str	r3, [r7, #28]
				canfilterconfig1.FilterMaskIdHigh = 0xFFFFU;  // Set mask to accept all bits in ID
 800282c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002830:	623b      	str	r3, [r7, #32]
				canfilterconfig1.FilterMaskIdLow = 0xFFF8U;
 8002832:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
 8002838:	e009      	b.n	800284e <CanConfigFilter_cb+0x36a>
			}
			else
			{
				canfilterconfig1.FilterIdHigh = ID << 5;  // Set the ID you want to allow (0x102)
 800283a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800283c:	015b      	lsls	r3, r3, #5
 800283e:	61bb      	str	r3, [r7, #24]
				canfilterconfig1.FilterIdLow = 0x0000;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
				canfilterconfig1.FilterMaskIdHigh = 0x7FF << 5;  // Set mask to accept all bits in ID
 8002844:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002848:	623b      	str	r3, [r7, #32]
				canfilterconfig1.FilterMaskIdLow = 0x0000;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
			}

			canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 800284e:	2301      	movs	r3, #1
 8002850:	63bb      	str	r3, [r7, #56]	; 0x38
			canfilterconfig1.FilterBank = CAN_FiltersList.numFiltersFIFO1;  // Choose a suitable filter bank
 8002852:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 8002854:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002858:	62fb      	str	r3, [r7, #44]	; 0x2c
			canfilterconfig1.FilterFIFOAssignment = CAN_RX_FIFO1;
 800285a:	2301      	movs	r3, #1
 800285c:	62bb      	str	r3, [r7, #40]	; 0x28
			canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 800285e:	2300      	movs	r3, #0
 8002860:	633b      	str	r3, [r7, #48]	; 0x30
			canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8002862:	2301      	movs	r3, #1
 8002864:	637b      	str	r3, [r7, #52]	; 0x34
			canfilterconfig1.SlaveStartFilterBank = 0;	//NOT USED?
 8002866:	2300      	movs	r3, #0
 8002868:	63fb      	str	r3, [r7, #60]	; 0x3c

			if(CAN_FiltersList.numFiltersFIFO1 == MAX_NUM_CAN_FILTERS)
 800286a:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 800286c:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002870:	2b05      	cmp	r3, #5
 8002872:	d105      	bne.n	8002880 <CanConfigFilter_cb+0x39c>
			{
				Mqtt_AddSendOperation(ERROR_TOPIC, "Error FIFO1 Filter List Full");
 8002874:	491a      	ldr	r1, [pc, #104]	; (80028e0 <CanConfigFilter_cb+0x3fc>)
 8002876:	481b      	ldr	r0, [pc, #108]	; (80028e4 <CanConfigFilter_cb+0x400>)
 8002878:	f001 fa3c 	bl	8003cf4 <Mqtt_AddSendOperation>
				return 0;
 800287c:	2300      	movs	r3, #0
 800287e:	e026      	b.n	80028ce <CanConfigFilter_cb+0x3ea>
			}

			CAN_FiltersList.FIFO1_Filters[CAN_FiltersList.numFiltersFIFO1] = newFilter;
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 8002882:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002886:	4619      	mov	r1, r3
 8002888:	4a13      	ldr	r2, [pc, #76]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 800288a:	460b      	mov	r3, r1
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	440b      	add	r3, r1
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	3338      	adds	r3, #56	; 0x38
 8002896:	3304      	adds	r3, #4
 8002898:	f107 020c 	add.w	r2, r7, #12
 800289c:	ca07      	ldmia	r2, {r0, r1, r2}
 800289e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			CAN_FiltersList.numFiltersFIFO1++;
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 80028a4:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 80028a8:	3301      	adds	r3, #1
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <CanConfigFilter_cb+0x3f4>)
 80028ae:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

			HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 80028b2:	f107 0318 	add.w	r3, r7, #24
 80028b6:	4619      	mov	r1, r3
 80028b8:	480b      	ldr	r0, [pc, #44]	; (80028e8 <CanConfigFilter_cb+0x404>)
 80028ba:	f002 fc2f 	bl	800511c <HAL_CAN_ConfigFilter>
			Mqtt_AddSendOperation(LOG_TOPIC, "Filter Added\r\n");
 80028be:	490b      	ldr	r1, [pc, #44]	; (80028ec <CanConfigFilter_cb+0x408>)
 80028c0:	480b      	ldr	r0, [pc, #44]	; (80028f0 <CanConfigFilter_cb+0x40c>)
 80028c2:	f001 fa17 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 80028c6:	e001      	b.n	80028cc <CanConfigFilter_cb+0x3e8>

		default:
			return UCMD_ARGS_NOT_VALID;
 80028c8:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <CanConfigFilter_cb+0x410>)
 80028ca:	e000      	b.n	80028ce <CanConfigFilter_cb+0x3ea>
			break;
	}

	return 0;
 80028cc:	2300      	movs	r3, #0

}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3784      	adds	r7, #132	; 0x84
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd90      	pop	{r4, r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200428c0 	.word	0x200428c0
 80028dc:	ffff0000 	.word	0xffff0000
 80028e0:	08021118 	.word	0x08021118
 80028e4:	080210f4 	.word	0x080210f4
 80028e8:	20000654 	.word	0x20000654
 80028ec:	08021108 	.word	0x08021108
 80028f0:	0802100c 	.word	0x0802100c
 80028f4:	80000002 	.word	0x80000002

080028f8 <LinConfigFilter_cb>:

//linfilter (ID) (DLC) (StartBit) (numBits)\r\n"
int LinConfigFilter_cb (int argc, char* argv[])
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
	uint16_t ID;
	uint8_t NumDataBytes;
	uint8_t startBit;
	uint8_t numBits;

	if(argc != 5)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b05      	cmp	r3, #5
 8002906:	d001      	beq.n	800290c <LinConfigFilter_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002908:	4b3b      	ldr	r3, [pc, #236]	; (80029f8 <LinConfigFilter_cb+0x100>)
 800290a:	e070      	b.n	80029ee <LinConfigFilter_cb+0xf6>

	if(st_Keytest->status != S_READY)
 800290c:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <LinConfigFilter_cb+0x104>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002914:	2b02      	cmp	r3, #2
 8002916:	d001      	beq.n	800291c <LinConfigFilter_cb+0x24>
		return 0;
 8002918:	2300      	movs	r3, #0
 800291a:	e068      	b.n	80029ee <LinConfigFilter_cb+0xf6>

	ID = strtol(argv[1], NULL, 16);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	3304      	adds	r3, #4
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2210      	movs	r2, #16
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f01c f958 	bl	801ebdc <strtol>
 800292c:	4603      	mov	r3, r0
 800292e:	827b      	strh	r3, [r7, #18]
	NumDataBytes = atoi(argv[2]);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	3308      	adds	r3, #8
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f01b f868 	bl	801da0c <atoi>
 800293c:	4603      	mov	r3, r0
 800293e:	747b      	strb	r3, [r7, #17]
	startBit = atoi(argv[3]);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	330c      	adds	r3, #12
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f01b f860 	bl	801da0c <atoi>
 800294c:	4603      	mov	r3, r0
 800294e:	743b      	strb	r3, [r7, #16]
	numBits = atoi(argv[4]);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	3310      	adds	r3, #16
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f01b f858 	bl	801da0c <atoi>
 800295c:	4603      	mov	r3, r0
 800295e:	73fb      	strb	r3, [r7, #15]

	//Check if there is already a Filter with this ID
	for(int i = 0; i < LIN_FiltersList.numLINFilters; i++)
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	e01a      	b.n	800299c <LinConfigFilter_cb+0xa4>
	{
		if(LIN_FiltersList.LINFilters[i].ReadDataInfo.ID == ID)
 8002966:	4a26      	ldr	r2, [pc, #152]	; (8002a00 <LinConfigFilter_cb+0x108>)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800296e:	8a7b      	ldrh	r3, [r7, #18]
 8002970:	429a      	cmp	r2, r3
 8002972:	d110      	bne.n	8002996 <LinConfigFilter_cb+0x9e>
		{
			//Only update Filter Info and return
			LIN_FiltersList.LINFilters->ReadDataInfo.NumDataBytes = NumDataBytes;
 8002974:	4a22      	ldr	r2, [pc, #136]	; (8002a00 <LinConfigFilter_cb+0x108>)
 8002976:	7c7b      	ldrb	r3, [r7, #17]
 8002978:	71d3      	strb	r3, [r2, #7]
			LIN_FiltersList.LINFilters->ReadDataInfo.startBit = startBit + 24; //Add 24 bits because first 3 bytes are Break byte, sync Byte and PID byte
 800297a:	7c3b      	ldrb	r3, [r7, #16]
 800297c:	3318      	adds	r3, #24
 800297e:	b2da      	uxtb	r2, r3
 8002980:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <LinConfigFilter_cb+0x108>)
 8002982:	715a      	strb	r2, [r3, #5]
			LIN_FiltersList.LINFilters->ReadDataInfo.numBits = numBits;
 8002984:	4a1e      	ldr	r2, [pc, #120]	; (8002a00 <LinConfigFilter_cb+0x108>)
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	7193      	strb	r3, [r2, #6]
			Mqtt_AddSendOperation(LOG_TOPIC, "Filter Updated\r\n");
 800298a:	491e      	ldr	r1, [pc, #120]	; (8002a04 <LinConfigFilter_cb+0x10c>)
 800298c:	481e      	ldr	r0, [pc, #120]	; (8002a08 <LinConfigFilter_cb+0x110>)
 800298e:	f001 f9b1 	bl	8003cf4 <Mqtt_AddSendOperation>
			return 0;
 8002992:	2300      	movs	r3, #0
 8002994:	e02b      	b.n	80029ee <LinConfigFilter_cb+0xf6>
	for(int i = 0; i < LIN_FiltersList.numLINFilters; i++)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	3301      	adds	r3, #1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	4b18      	ldr	r3, [pc, #96]	; (8002a00 <LinConfigFilter_cb+0x108>)
 800299e:	7e1b      	ldrb	r3, [r3, #24]
 80029a0:	461a      	mov	r2, r3
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	4293      	cmp	r3, r2
 80029a6:	dbde      	blt.n	8002966 <LinConfigFilter_cb+0x6e>
		}
	}

	if(LIN_FiltersList.numLINFilters == MAX_NUM_LIN_FILTERS)
 80029a8:	4b15      	ldr	r3, [pc, #84]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029aa:	7e1b      	ldrb	r3, [r3, #24]
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	d105      	bne.n	80029bc <LinConfigFilter_cb+0xc4>
	{
		Mqtt_AddSendOperation(ERROR_TOPIC, "LIN Filter List FULL");
 80029b0:	4916      	ldr	r1, [pc, #88]	; (8002a0c <LinConfigFilter_cb+0x114>)
 80029b2:	4817      	ldr	r0, [pc, #92]	; (8002a10 <LinConfigFilter_cb+0x118>)
 80029b4:	f001 f99e 	bl	8003cf4 <Mqtt_AddSendOperation>
		return 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e018      	b.n	80029ee <LinConfigFilter_cb+0xf6>
	}


	LIN_FiltersList.LINFilters->ReadDataInfo.ID = ID;
 80029bc:	8a7b      	ldrh	r3, [r7, #18]
 80029be:	4a10      	ldr	r2, [pc, #64]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029c0:	6013      	str	r3, [r2, #0]
	LIN_FiltersList.LINFilters->ReadDataInfo.NumDataBytes = NumDataBytes;
 80029c2:	4a0f      	ldr	r2, [pc, #60]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029c4:	7c7b      	ldrb	r3, [r7, #17]
 80029c6:	71d3      	strb	r3, [r2, #7]
	LIN_FiltersList.LINFilters->ReadDataInfo.startBit = startBit + 24;
 80029c8:	7c3b      	ldrb	r3, [r7, #16]
 80029ca:	3318      	adds	r3, #24
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029d0:	715a      	strb	r2, [r3, #5]
	LIN_FiltersList.LINFilters->ReadDataInfo.numBits = numBits;
 80029d2:	4a0b      	ldr	r2, [pc, #44]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	7193      	strb	r3, [r2, #6]
	LIN_FiltersList.numLINFilters++;
 80029d8:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029da:	7e1b      	ldrb	r3, [r3, #24]
 80029dc:	3301      	adds	r3, #1
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	4b07      	ldr	r3, [pc, #28]	; (8002a00 <LinConfigFilter_cb+0x108>)
 80029e2:	761a      	strb	r2, [r3, #24]
	Mqtt_AddSendOperation(LOG_TOPIC, "Filter Added\r\n");
 80029e4:	490b      	ldr	r1, [pc, #44]	; (8002a14 <LinConfigFilter_cb+0x11c>)
 80029e6:	4808      	ldr	r0, [pc, #32]	; (8002a08 <LinConfigFilter_cb+0x110>)
 80029e8:	f001 f984 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 80029ec:	2300      	movs	r3, #0

}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	80000001 	.word	0x80000001
 80029fc:	200425bc 	.word	0x200425bc
 8002a00:	2004293c 	.word	0x2004293c
 8002a04:	080210c0 	.word	0x080210c0
 8002a08:	0802100c 	.word	0x0802100c
 8002a0c:	08021138 	.word	0x08021138
 8002a10:	080210f4 	.word	0x080210f4
 8002a14:	08021108 	.word	0x08021108

08002a18 <CanRemoveFilters_cb>:

int CanRemoveFilters_cb (int argc, char* argv[])
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b090      	sub	sp, #64	; 0x40
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
	CAN_FilterTypeDef canfilterconfig;

	if(argc != 1)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d001      	beq.n	8002a2c <CanRemoveFilters_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002a28:	4b49      	ldr	r3, [pc, #292]	; (8002b50 <CanRemoveFilters_cb+0x138>)
 8002a2a:	e08c      	b.n	8002b46 <CanRemoveFilters_cb+0x12e>

	if(st_Keytest->status != S_READY)
 8002a2c:	4b49      	ldr	r3, [pc, #292]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d001      	beq.n	8002a3c <CanRemoveFilters_cb+0x24>
		return 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	e084      	b.n	8002b46 <CanRemoveFilters_cb+0x12e>

	for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a40:	e018      	b.n	8002a74 <CanRemoveFilters_cb+0x5c>
	{
		canfilterconfig.FilterActivation = CAN_FILTER_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	62fb      	str	r3, [r7, #44]	; 0x2c
		canfilterconfig.FilterBank = i;
 8002a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a48:	623b      	str	r3, [r7, #32]
		canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
		canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
		canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002a52:	2301      	movs	r3, #1
 8002a54:	62bb      	str	r3, [r7, #40]	; 0x28
		canfilterconfig.SlaveStartFilterBank = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	633b      	str	r3, [r7, #48]	; 0x30

		HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002a5a:	f107 030c 	add.w	r3, r7, #12
 8002a5e:	4619      	mov	r1, r3
 8002a60:	483d      	ldr	r0, [pc, #244]	; (8002b58 <CanRemoveFilters_cb+0x140>)
 8002a62:	f002 fb5b 	bl	800511c <HAL_CAN_ConfigFilter>

		CAN_FiltersList.numFiltersFIFO0 = 0;
 8002a66:	4b3d      	ldr	r3, [pc, #244]	; (8002b5c <CanRemoveFilters_cb+0x144>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 8002a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a70:	3301      	adds	r3, #1
 8002a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a74:	4b39      	ldr	r3, [pc, #228]	; (8002b5c <CanRemoveFilters_cb+0x144>)
 8002a76:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	dbdf      	blt.n	8002a42 <CanRemoveFilters_cb+0x2a>
	}


	for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 8002a82:	2300      	movs	r3, #0
 8002a84:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a86:	e018      	b.n	8002aba <CanRemoveFilters_cb+0xa2>
	{
		canfilterconfig.FilterActivation = CAN_FILTER_DISABLE;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
		canfilterconfig.FilterBank = i;
 8002a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a8e:	623b      	str	r3, [r7, #32]
		canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8002a90:	2301      	movs	r3, #1
 8002a92:	61fb      	str	r3, [r7, #28]
		canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
		canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	62bb      	str	r3, [r7, #40]	; 0x28
		canfilterconfig.SlaveStartFilterBank = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	633b      	str	r3, [r7, #48]	; 0x30

		HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	482c      	ldr	r0, [pc, #176]	; (8002b58 <CanRemoveFilters_cb+0x140>)
 8002aa8:	f002 fb38 	bl	800511c <HAL_CAN_ConfigFilter>

		CAN_FiltersList.numFiltersFIFO1 = 0;
 8002aac:	4b2b      	ldr	r3, [pc, #172]	; (8002b5c <CanRemoveFilters_cb+0x144>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 8002ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <CanRemoveFilters_cb+0x144>)
 8002abc:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	dbdf      	blt.n	8002a88 <CanRemoveFilters_cb+0x70>

	}

	//If CAN Protocol was being used. Set protocol to not defined
	if((st_Keytest->UUT_Protocol == CAN_PROTOCOL) && (st_Keytest->isCanFIFO0_Active || st_Keytest->isCanFIFO1_Active))
 8002ac8:	4b22      	ldr	r3, [pc, #136]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d110      	bne.n	8002af6 <CanRemoveFilters_cb+0xde>
 8002ad4:	4b1f      	ldr	r3, [pc, #124]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d105      	bne.n	8002aec <CanRemoveFilters_cb+0xd4>
 8002ae0:	4b1c      	ldr	r3, [pc, #112]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d004      	beq.n	8002af6 <CanRemoveFilters_cb+0xde>
		st_Keytest->UUT_Protocol = NOT_DEFINED_PROTOCOL;
 8002aec:	4b19      	ldr	r3, [pc, #100]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2202      	movs	r2, #2
 8002af2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a


	//Clear Interest IDs Buffers // Only Id and startBit clear is needed
	for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8002af6:	2300      	movs	r3, #0
 8002af8:	637b      	str	r3, [r7, #52]	; 0x34
 8002afa:	e012      	b.n	8002b22 <CanRemoveFilters_cb+0x10a>
	{
		st_Keytest->UUT_InterestIDsInfo[i].ID = 0;
 8002afc:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b02:	3308      	adds	r3, #8
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	4413      	add	r3, r2
 8002b08:	2200      	movs	r2, #0
 8002b0a:	605a      	str	r2, [r3, #4]
		st_Keytest->UUT_InterestIDsInfo[i].startBit = 0;
 8002b0c:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b12:	3308      	adds	r3, #8
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	4413      	add	r3, r2
 8002b18:	2200      	movs	r2, #0
 8002b1a:	725a      	strb	r2, [r3, #9]
	for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8002b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b1e:	3301      	adds	r3, #1
 8002b20:	637b      	str	r3, [r7, #52]	; 0x34
 8002b22:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	dbe4      	blt.n	8002afc <CanRemoveFilters_cb+0xe4>
	}
	st_Keytest->numInterestIDs = 0;
 8002b32:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <CanRemoveFilters_cb+0x13c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	Mqtt_AddSendOperation(LOG_TOPIC, "Filters Removed\r\n");
 8002b3c:	4908      	ldr	r1, [pc, #32]	; (8002b60 <CanRemoveFilters_cb+0x148>)
 8002b3e:	4809      	ldr	r0, [pc, #36]	; (8002b64 <CanRemoveFilters_cb+0x14c>)
 8002b40:	f001 f8d8 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3740      	adds	r7, #64	; 0x40
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	80000001 	.word	0x80000001
 8002b54:	200425bc 	.word	0x200425bc
 8002b58:	20000654 	.word	0x20000654
 8002b5c:	200428c0 	.word	0x200428c0
 8002b60:	08021150 	.word	0x08021150
 8002b64:	0802100c 	.word	0x0802100c

08002b68 <LinRemoveFilters_cb>:

int LinRemoveFilters_cb (int argc, char* argv[])
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
	if(argc != 1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d001      	beq.n	8002b7c <LinRemoveFilters_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002b78:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <LinRemoveFilters_cb+0x98>)
 8002b7a:	e03d      	b.n	8002bf8 <LinRemoveFilters_cb+0x90>

	if(st_Keytest->status != S_READY)
 8002b7c:	4b21      	ldr	r3, [pc, #132]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d001      	beq.n	8002b8c <LinRemoveFilters_cb+0x24>
			return 0;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	e035      	b.n	8002bf8 <LinRemoveFilters_cb+0x90>
//	{
//		LIN_FiltersList.LinFiltersActive[i] = 0;
//	}


	LIN_FiltersList.numLINFilters = 0;
 8002b8c:	4b1e      	ldr	r3, [pc, #120]	; (8002c08 <LinRemoveFilters_cb+0xa0>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	761a      	strb	r2, [r3, #24]

	if(st_Keytest->UUT_Protocol == LIN_PROTOCOL)
 8002b92:	4b1c      	ldr	r3, [pc, #112]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d104      	bne.n	8002ba8 <LinRemoveFilters_cb+0x40>
		st_Keytest->UUT_Protocol = NOT_DEFINED_PROTOCOL;
 8002b9e:	4b19      	ldr	r3, [pc, #100]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

	//Clear Interest IDs Buffers // Only Id and startBit clear is needed
	for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	e012      	b.n	8002bd4 <LinRemoveFilters_cb+0x6c>
	{
		st_Keytest->UUT_InterestIDsInfo[i].ID = 0;
 8002bae:	4b15      	ldr	r3, [pc, #84]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3308      	adds	r3, #8
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4413      	add	r3, r2
 8002bba:	2200      	movs	r2, #0
 8002bbc:	605a      	str	r2, [r3, #4]
		st_Keytest->UUT_InterestIDsInfo[i].startBit = 0;
 8002bbe:	4b11      	ldr	r3, [pc, #68]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3308      	adds	r3, #8
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	4413      	add	r3, r2
 8002bca:	2200      	movs	r2, #0
 8002bcc:	725a      	strb	r2, [r3, #9]
	for(int i = 0; i < st_Keytest->numInterestIDs; i++)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002bdc:	461a      	mov	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	4293      	cmp	r3, r2
 8002be2:	dbe4      	blt.n	8002bae <LinRemoveFilters_cb+0x46>
	}
	st_Keytest->numInterestIDs = 0;
 8002be4:	4b07      	ldr	r3, [pc, #28]	; (8002c04 <LinRemoveFilters_cb+0x9c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	Mqtt_AddSendOperation(LOG_TOPIC, "Filters Removed\r\n");
 8002bee:	4907      	ldr	r1, [pc, #28]	; (8002c0c <LinRemoveFilters_cb+0xa4>)
 8002bf0:	4807      	ldr	r0, [pc, #28]	; (8002c10 <LinRemoveFilters_cb+0xa8>)
 8002bf2:	f001 f87f 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	80000001 	.word	0x80000001
 8002c04:	200425bc 	.word	0x200425bc
 8002c08:	2004293c 	.word	0x2004293c
 8002c0c:	08021150 	.word	0x08021150
 8002c10:	0802100c 	.word	0x0802100c

08002c14 <SetPiece_cb>:

//"setpiece (Protocol) (ID) (Ext)\r\n",
int SetPiece_cb (int argc, char* argv[])
{
 8002c14:	b590      	push	{r4, r7, lr}
 8002c16:	b08b      	sub	sp, #44	; 0x2c
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
	uint32_t ID;
	bool ID_exists = 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t isExtended;


	if(argc != 4 && argc != 3)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d004      	beq.n	8002c34 <SetPiece_cb+0x20>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d001      	beq.n	8002c34 <SetPiece_cb+0x20>
		return UCMD_NUM_ARGS_NOT_VALID;
 8002c30:	4bae      	ldr	r3, [pc, #696]	; (8002eec <SetPiece_cb+0x2d8>)
 8002c32:	e27e      	b.n	8003132 <SetPiece_cb+0x51e>

	if(st_Keytest->status != S_READY)
 8002c34:	4bae      	ldr	r3, [pc, #696]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d001      	beq.n	8002c44 <SetPiece_cb+0x30>
		return 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	e276      	b.n	8003132 <SetPiece_cb+0x51e>

	if(st_Keytest->numInterestIDs == CAN_MAX_NUM_INTEREST_IDS)
 8002c44:	4baa      	ldr	r3, [pc, #680]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002c4c:	2b05      	cmp	r3, #5
 8002c4e:	d105      	bne.n	8002c5c <SetPiece_cb+0x48>
	{
		Mqtt_AddSendOperation(ERROR_TOPIC, "Max CAN Num Interest Messages Defined");
 8002c50:	49a8      	ldr	r1, [pc, #672]	; (8002ef4 <SetPiece_cb+0x2e0>)
 8002c52:	48a9      	ldr	r0, [pc, #676]	; (8002ef8 <SetPiece_cb+0x2e4>)
 8002c54:	f001 f84e 	bl	8003cf4 <Mqtt_AddSendOperation>
		return 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	e26a      	b.n	8003132 <SetPiece_cb+0x51e>
	}

	if(argc == 4)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d11d      	bne.n	8002c9e <SetPiece_cb+0x8a>
	{
		if(!strcmp(argv[3], "std"))
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	330c      	adds	r3, #12
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	49a4      	ldr	r1, [pc, #656]	; (8002efc <SetPiece_cb+0x2e8>)
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fd fae8 	bl	8000240 <strcmp>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d103      	bne.n	8002c7e <SetPiece_cb+0x6a>
		{
			isExtended = CAN_ID_STD;
 8002c76:	2300      	movs	r3, #0
 8002c78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002c7c:	e00f      	b.n	8002c9e <SetPiece_cb+0x8a>
		}
		else
		if(!strcmp(argv[3], "ext"))
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	330c      	adds	r3, #12
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	499e      	ldr	r1, [pc, #632]	; (8002f00 <SetPiece_cb+0x2ec>)
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fada 	bl	8000240 <strcmp>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d103      	bne.n	8002c9a <SetPiece_cb+0x86>
			isExtended = CAN_ID_EXT;
 8002c92:	2304      	movs	r3, #4
 8002c94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002c98:	e001      	b.n	8002c9e <SetPiece_cb+0x8a>
		else
			return UCMD_ARGS_NOT_VALID;
 8002c9a:	4b9a      	ldr	r3, [pc, #616]	; (8002f04 <SetPiece_cb+0x2f0>)
 8002c9c:	e249      	b.n	8003132 <SetPiece_cb+0x51e>
	}

	ID = strtol(argv[2], NULL, 16);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2210      	movs	r2, #16
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f01b ff97 	bl	801ebdc <strtol>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	60fb      	str	r3, [r7, #12]
	bool protocol;

	if(!strcmp(argv[1], "can"))
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4993      	ldr	r1, [pc, #588]	; (8002f08 <SetPiece_cb+0x2f4>)
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7fd fac0 	bl	8000240 <strcmp>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f040 8191 	bne.w	8002fea <SetPiece_cb+0x3d6>
	{
		protocol = CAN_PROTOCOL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		//Check if there is a CAN filter for the ID in FIFO 0 and 1
		for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
 8002cd2:	e0b0      	b.n	8002e36 <SetPiece_cb+0x222>
		{
			if((CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.ID == ID) && (CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.is_extendedID == isExtended))
 8002cd4:	498d      	ldr	r1, [pc, #564]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002cd6:	6a3a      	ldr	r2, [r7, #32]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	f040 80a1 	bne.w	8002e30 <SetPiece_cb+0x21c>
 8002cee:	4987      	ldr	r1, [pc, #540]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002cf0:	6a3a      	ldr	r2, [r7, #32]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4413      	add	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	3308      	adds	r3, #8
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002d04:	429a      	cmp	r2, r3
 8002d06:	f040 8093 	bne.w	8002e30 <SetPiece_cb+0x21c>
			{
				if(st_Keytest->numInterestIDs < CAN_MAX_NUM_INTEREST_IDS)
 8002d0a:	4b79      	ldr	r3, [pc, #484]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	f200 8088 	bhi.w	8002e28 <SetPiece_cb+0x214>
				{
					//Verifies if this Interest Message wasnt already defined
					for(int j = 0; j < st_Keytest->numInterestIDs; j++)
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61fb      	str	r3, [r7, #28]
 8002d1c:	e02c      	b.n	8002d78 <SetPiece_cb+0x164>
					{
						if((st_Keytest->UUT_InterestIDsInfo[j].ID == CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.ID)
 8002d1e:	4b74      	ldr	r3, [pc, #464]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3308      	adds	r3, #8
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	6859      	ldr	r1, [r3, #4]
 8002d2c:	4877      	ldr	r0, [pc, #476]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002d2e:	6a3a      	ldr	r2, [r7, #32]
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4403      	add	r3, r0
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4299      	cmp	r1, r3
 8002d40:	d117      	bne.n	8002d72 <SetPiece_cb+0x15e>
							&& (st_Keytest->UUT_InterestIDsInfo[j].startBit == CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.startBit))
 8002d42:	4b6b      	ldr	r3, [pc, #428]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3308      	adds	r3, #8
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	7a59      	ldrb	r1, [r3, #9]
 8002d50:	486e      	ldr	r0, [pc, #440]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002d52:	6a3a      	ldr	r2, [r7, #32]
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4403      	add	r3, r0
 8002d5e:	3309      	adds	r3, #9
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	4299      	cmp	r1, r3
 8002d64:	d105      	bne.n	8002d72 <SetPiece_cb+0x15e>
						{
							Mqtt_AddSendOperation(ERROR_TOPIC, "Already defined Interest Message with same ID and startBit");
 8002d66:	496a      	ldr	r1, [pc, #424]	; (8002f10 <SetPiece_cb+0x2fc>)
 8002d68:	4863      	ldr	r0, [pc, #396]	; (8002ef8 <SetPiece_cb+0x2e4>)
 8002d6a:	f000 ffc3 	bl	8003cf4 <Mqtt_AddSendOperation>
							return 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	e1df      	b.n	8003132 <SetPiece_cb+0x51e>
					for(int j = 0; j < st_Keytest->numInterestIDs; j++)
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	3301      	adds	r3, #1
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	4b5d      	ldr	r3, [pc, #372]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002d80:	461a      	mov	r2, r3
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	4293      	cmp	r3, r2
 8002d86:	dbca      	blt.n	8002d1e <SetPiece_cb+0x10a>
						}
					}
					st_Keytest->isCanFIFO0_Active = 1;
 8002d88:	4b59      	ldr	r3, [pc, #356]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].numBits = CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.numBits;
 8002d92:	4b57      	ldr	r3, [pc, #348]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d94:	6819      	ldr	r1, [r3, #0]
 8002d96:	4b56      	ldr	r3, [pc, #344]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002d9e:	461c      	mov	r4, r3
 8002da0:	485a      	ldr	r0, [pc, #360]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002da2:	6a3a      	ldr	r2, [r7, #32]
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4403      	add	r3, r0
 8002dae:	330a      	adds	r3, #10
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	f104 0308 	add.w	r3, r4, #8
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	440b      	add	r3, r1
 8002dba:	729a      	strb	r2, [r3, #10]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].startBit = CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.startBit;
 8002dbc:	4b4c      	ldr	r3, [pc, #304]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002dbe:	6819      	ldr	r1, [r3, #0]
 8002dc0:	4b4b      	ldr	r3, [pc, #300]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002dc8:	461c      	mov	r4, r3
 8002dca:	4850      	ldr	r0, [pc, #320]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002dcc:	6a3a      	ldr	r2, [r7, #32]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4403      	add	r3, r0
 8002dd8:	3309      	adds	r3, #9
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	f104 0308 	add.w	r3, r4, #8
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	440b      	add	r3, r1
 8002de4:	725a      	strb	r2, [r3, #9]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].NumDataBytes = CAN_FiltersList.FIFO0_Filters[i].ReadDataInfo.NumDataBytes;
 8002de6:	4b42      	ldr	r3, [pc, #264]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002de8:	6819      	ldr	r1, [r3, #0]
 8002dea:	4b41      	ldr	r3, [pc, #260]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002df2:	461c      	mov	r4, r3
 8002df4:	4845      	ldr	r0, [pc, #276]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002df6:	6a3a      	ldr	r2, [r7, #32]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4403      	add	r3, r0
 8002e02:	330b      	adds	r3, #11
 8002e04:	781a      	ldrb	r2, [r3, #0]
 8002e06:	f104 0308 	add.w	r3, r4, #8
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	440b      	add	r3, r1
 8002e0e:	72da      	strb	r2, [r3, #11]
					st_Keytest->numInterestIDs++;
 8002e10:	4b37      	ldr	r3, [pc, #220]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 8002e18:	3201      	adds	r2, #1
 8002e1a:	b2d2      	uxtb	r2, r2
 8002e1c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
					ID_exists = 1;
 8002e20:	2301      	movs	r3, #1
 8002e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				else
					ID_exists = 0;

				goto END_SET_PIECE_SEARCH;
 8002e26:	e14c      	b.n	80030c2 <SetPiece_cb+0x4ae>
					ID_exists = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				goto END_SET_PIECE_SEARCH;
 8002e2e:	e148      	b.n	80030c2 <SetPiece_cb+0x4ae>
		for(int i = 0; i < CAN_FiltersList.numFiltersFIFO0; i++)
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	3301      	adds	r3, #1
 8002e34:	623b      	str	r3, [r7, #32]
 8002e36:	4b35      	ldr	r3, [pc, #212]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002e38:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	4293      	cmp	r3, r2
 8002e42:	f6ff af47 	blt.w	8002cd4 <SetPiece_cb+0xc0>
			}

		}
		for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	e0c5      	b.n	8002fd8 <SetPiece_cb+0x3c4>
		{
			if((CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.ID == ID) && (CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.is_extendedID == isExtended))
 8002e4c:	492f      	ldr	r1, [pc, #188]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	3340      	adds	r3, #64	; 0x40
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	f040 80b6 	bne.w	8002fd2 <SetPiece_cb+0x3be>
 8002e66:	4929      	ldr	r1, [pc, #164]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	4413      	add	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	3344      	adds	r3, #68	; 0x44
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	f040 80a8 	bne.w	8002fd2 <SetPiece_cb+0x3be>
			{
				if(st_Keytest->numInterestIDs < CAN_MAX_NUM_INTEREST_IDS)
 8002e82:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	f200 809d 	bhi.w	8002fca <SetPiece_cb+0x3b6>
				{
					//Verifies if this Interest Message wasnt already defined
					for(int j = 0; j < st_Keytest->numInterestIDs; j++)
 8002e90:	2300      	movs	r3, #0
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	e041      	b.n	8002f1a <SetPiece_cb+0x306>
					{
					    if((st_Keytest->UUT_InterestIDsInfo[j].ID == CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.ID)
 8002e96:	4b16      	ldr	r3, [pc, #88]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	4819      	ldr	r0, [pc, #100]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	4413      	add	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4403      	add	r3, r0
 8002eb2:	3340      	adds	r3, #64	; 0x40
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4299      	cmp	r1, r3
 8002eb8:	d12c      	bne.n	8002f14 <SetPiece_cb+0x300>
						&& (st_Keytest->UUT_InterestIDsInfo[j].startBit == CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.startBit))
 8002eba:	4b0d      	ldr	r3, [pc, #52]	; (8002ef0 <SetPiece_cb+0x2dc>)
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	3308      	adds	r3, #8
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	7a59      	ldrb	r1, [r3, #9]
 8002ec8:	4810      	ldr	r0, [pc, #64]	; (8002f0c <SetPiece_cb+0x2f8>)
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4403      	add	r3, r0
 8002ed6:	3345      	adds	r3, #69	; 0x45
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	4299      	cmp	r1, r3
 8002edc:	d11a      	bne.n	8002f14 <SetPiece_cb+0x300>
					    {
					    	Mqtt_AddSendOperation(ERROR_TOPIC, "Already defined Interest Message with same ID and startBit");
 8002ede:	490c      	ldr	r1, [pc, #48]	; (8002f10 <SetPiece_cb+0x2fc>)
 8002ee0:	4805      	ldr	r0, [pc, #20]	; (8002ef8 <SetPiece_cb+0x2e4>)
 8002ee2:	f000 ff07 	bl	8003cf4 <Mqtt_AddSendOperation>
					    	return 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e123      	b.n	8003132 <SetPiece_cb+0x51e>
 8002eea:	bf00      	nop
 8002eec:	80000001 	.word	0x80000001
 8002ef0:	200425bc 	.word	0x200425bc
 8002ef4:	08021164 	.word	0x08021164
 8002ef8:	080210f4 	.word	0x080210f4
 8002efc:	080210b8 	.word	0x080210b8
 8002f00:	080210bc 	.word	0x080210bc
 8002f04:	80000002 	.word	0x80000002
 8002f08:	0802118c 	.word	0x0802118c
 8002f0c:	200428c0 	.word	0x200428c0
 8002f10:	08021190 	.word	0x08021190
					for(int j = 0; j < st_Keytest->numInterestIDs; j++)
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	3301      	adds	r3, #1
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	4b88      	ldr	r3, [pc, #544]	; (800313c <SetPiece_cb+0x528>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f22:	461a      	mov	r2, r3
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	4293      	cmp	r3, r2
 8002f28:	dbb5      	blt.n	8002e96 <SetPiece_cb+0x282>
					    }
					}

					st_Keytest->isCanFIFO1_Active = 1;
 8002f2a:	4b84      	ldr	r3, [pc, #528]	; (800313c <SetPiece_cb+0x528>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].numBits = CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.numBits;
 8002f34:	4b81      	ldr	r3, [pc, #516]	; (800313c <SetPiece_cb+0x528>)
 8002f36:	6819      	ldr	r1, [r3, #0]
 8002f38:	4b80      	ldr	r3, [pc, #512]	; (800313c <SetPiece_cb+0x528>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f40:	461c      	mov	r4, r3
 8002f42:	487f      	ldr	r0, [pc, #508]	; (8003140 <SetPiece_cb+0x52c>)
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4613      	mov	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4403      	add	r3, r0
 8002f50:	3346      	adds	r3, #70	; 0x46
 8002f52:	781a      	ldrb	r2, [r3, #0]
 8002f54:	f104 0308 	add.w	r3, r4, #8
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	729a      	strb	r2, [r3, #10]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].startBit = CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.startBit;
 8002f5e:	4b77      	ldr	r3, [pc, #476]	; (800313c <SetPiece_cb+0x528>)
 8002f60:	6819      	ldr	r1, [r3, #0]
 8002f62:	4b76      	ldr	r3, [pc, #472]	; (800313c <SetPiece_cb+0x528>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f6a:	461c      	mov	r4, r3
 8002f6c:	4874      	ldr	r0, [pc, #464]	; (8003140 <SetPiece_cb+0x52c>)
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4613      	mov	r3, r2
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	4413      	add	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4403      	add	r3, r0
 8002f7a:	3345      	adds	r3, #69	; 0x45
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	f104 0308 	add.w	r3, r4, #8
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	440b      	add	r3, r1
 8002f86:	725a      	strb	r2, [r3, #9]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].NumDataBytes = CAN_FiltersList.FIFO1_Filters[i].ReadDataInfo.NumDataBytes;
 8002f88:	4b6c      	ldr	r3, [pc, #432]	; (800313c <SetPiece_cb+0x528>)
 8002f8a:	6819      	ldr	r1, [r3, #0]
 8002f8c:	4b6b      	ldr	r3, [pc, #428]	; (800313c <SetPiece_cb+0x528>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f94:	461c      	mov	r4, r3
 8002f96:	486a      	ldr	r0, [pc, #424]	; (8003140 <SetPiece_cb+0x52c>)
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4403      	add	r3, r0
 8002fa4:	3347      	adds	r3, #71	; 0x47
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	f104 0308 	add.w	r3, r4, #8
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	440b      	add	r3, r1
 8002fb0:	72da      	strb	r2, [r3, #11]
					st_Keytest->numInterestIDs++;
 8002fb2:	4b62      	ldr	r3, [pc, #392]	; (800313c <SetPiece_cb+0x528>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 8002fba:	3201      	adds	r2, #1
 8002fbc:	b2d2      	uxtb	r2, r2
 8002fbe:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
					ID_exists = 1;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				else
					ID_exists = 0;

				goto END_SET_PIECE_SEARCH;
 8002fc8:	e07b      	b.n	80030c2 <SetPiece_cb+0x4ae>
					ID_exists = 0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				goto END_SET_PIECE_SEARCH;
 8002fd0:	e077      	b.n	80030c2 <SetPiece_cb+0x4ae>
		for(int i = 0; i < CAN_FiltersList.numFiltersFIFO1; i++)
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	4b59      	ldr	r3, [pc, #356]	; (8003140 <SetPiece_cb+0x52c>)
 8002fda:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002fde:	461a      	mov	r2, r3
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	f6ff af32 	blt.w	8002e4c <SetPiece_cb+0x238>
 8002fe8:	e06b      	b.n	80030c2 <SetPiece_cb+0x4ae>

		}

	}
	else
	if(!strcmp(argv[1], "lin"))
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	3304      	adds	r3, #4
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4954      	ldr	r1, [pc, #336]	; (8003144 <SetPiece_cb+0x530>)
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd f924 	bl	8000240 <strcmp>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d15e      	bne.n	80030bc <SetPiece_cb+0x4a8>
	{
		protocol = LIN_PROTOCOL;
 8002ffe:	2301      	movs	r3, #1
 8003000:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		for(int i = 0; i < LIN_FiltersList.numLINFilters; i++)
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	e051      	b.n	80030ae <SetPiece_cb+0x49a>
		{
			if((LIN_FiltersList.LINFilters[i].ReadDataInfo.ID == ID))
 800300a:	4a4f      	ldr	r2, [pc, #316]	; (8003148 <SetPiece_cb+0x534>)
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	429a      	cmp	r2, r3
 8003016:	d147      	bne.n	80030a8 <SetPiece_cb+0x494>
			{
				if(st_Keytest->numInterestIDs < LIN_MAX_NUM_INTEREST_IDS)
 8003018:	4b48      	ldr	r3, [pc, #288]	; (800313c <SetPiece_cb+0x528>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003020:	2b00      	cmp	r3, #0
 8003022:	d14d      	bne.n	80030c0 <SetPiece_cb+0x4ac>
				{
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].NumDataBytes = LIN_FiltersList.LINFilters[i].ReadDataInfo.NumDataBytes;
 8003024:	4b45      	ldr	r3, [pc, #276]	; (800313c <SetPiece_cb+0x528>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	4b44      	ldr	r3, [pc, #272]	; (800313c <SetPiece_cb+0x528>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003030:	4618      	mov	r0, r3
 8003032:	4945      	ldr	r1, [pc, #276]	; (8003148 <SetPiece_cb+0x534>)
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	440b      	add	r3, r1
 800303a:	79d9      	ldrb	r1, [r3, #7]
 800303c:	f100 0308 	add.w	r3, r0, #8
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4413      	add	r3, r2
 8003044:	460a      	mov	r2, r1
 8003046:	72da      	strb	r2, [r3, #11]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].numBits = LIN_FiltersList.LINFilters[i].ReadDataInfo.numBits;
 8003048:	4b3c      	ldr	r3, [pc, #240]	; (800313c <SetPiece_cb+0x528>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b3b      	ldr	r3, [pc, #236]	; (800313c <SetPiece_cb+0x528>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003054:	4618      	mov	r0, r3
 8003056:	493c      	ldr	r1, [pc, #240]	; (8003148 <SetPiece_cb+0x534>)
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	440b      	add	r3, r1
 800305e:	7999      	ldrb	r1, [r3, #6]
 8003060:	f100 0308 	add.w	r3, r0, #8
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4413      	add	r3, r2
 8003068:	460a      	mov	r2, r1
 800306a:	729a      	strb	r2, [r3, #10]
					st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs].startBit = LIN_FiltersList.LINFilters[i].ReadDataInfo.startBit;
 800306c:	4b33      	ldr	r3, [pc, #204]	; (800313c <SetPiece_cb+0x528>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b32      	ldr	r3, [pc, #200]	; (800313c <SetPiece_cb+0x528>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003078:	4618      	mov	r0, r3
 800307a:	4933      	ldr	r1, [pc, #204]	; (8003148 <SetPiece_cb+0x534>)
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	440b      	add	r3, r1
 8003082:	7959      	ldrb	r1, [r3, #5]
 8003084:	f100 0308 	add.w	r3, r0, #8
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	4413      	add	r3, r2
 800308c:	460a      	mov	r2, r1
 800308e:	725a      	strb	r2, [r3, #9]
					st_Keytest->numInterestIDs++;
 8003090:	4b2a      	ldr	r3, [pc, #168]	; (800313c <SetPiece_cb+0x528>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
 8003098:	3201      	adds	r2, #1
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
					ID_exists = 1;
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}

				goto END_SET_PIECE_SEARCH;
 80030a6:	e00b      	b.n	80030c0 <SetPiece_cb+0x4ac>
		for(int i = 0; i < LIN_FiltersList.numLINFilters; i++)
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	3301      	adds	r3, #1
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	4b26      	ldr	r3, [pc, #152]	; (8003148 <SetPiece_cb+0x534>)
 80030b0:	7e1b      	ldrb	r3, [r3, #24]
 80030b2:	461a      	mov	r2, r3
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4293      	cmp	r3, r2
 80030b8:	dba7      	blt.n	800300a <SetPiece_cb+0x3f6>
 80030ba:	e002      	b.n	80030c2 <SetPiece_cb+0x4ae>
			}

		}
	}
	else
		return UCMD_ARGS_NOT_VALID;
 80030bc:	4b23      	ldr	r3, [pc, #140]	; (800314c <SetPiece_cb+0x538>)
 80030be:	e038      	b.n	8003132 <SetPiece_cb+0x51e>
				goto END_SET_PIECE_SEARCH;
 80030c0:	bf00      	nop

	END_SET_PIECE_SEARCH:
		if(ID_exists)
 80030c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d023      	beq.n	8003112 <SetPiece_cb+0x4fe>
		{
			st_Keytest->UUT_Protocol = protocol;
 80030ca:	4b1c      	ldr	r3, [pc, #112]	; (800313c <SetPiece_cb+0x528>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80030d2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
			st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs -1].ID = ID;
 80030d6:	4b19      	ldr	r3, [pc, #100]	; (800313c <SetPiece_cb+0x528>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4b18      	ldr	r3, [pc, #96]	; (800313c <SetPiece_cb+0x528>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80030e2:	3b01      	subs	r3, #1
 80030e4:	3308      	adds	r3, #8
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4413      	add	r3, r2
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	605a      	str	r2, [r3, #4]
			st_Keytest->UUT_InterestIDsInfo[st_Keytest->numInterestIDs -1].is_extendedID = isExtended; //If its LIN this value will later be ignored
 80030ee:	4b13      	ldr	r3, [pc, #76]	; (800313c <SetPiece_cb+0x528>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	4b12      	ldr	r3, [pc, #72]	; (800313c <SetPiece_cb+0x528>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80030fa:	3b01      	subs	r3, #1
 80030fc:	3308      	adds	r3, #8
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	4413      	add	r3, r2
 8003102:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003106:	721a      	strb	r2, [r3, #8]
			Mqtt_AddSendOperation(LOG_TOPIC, "Piece is Setup\r\n");
 8003108:	4911      	ldr	r1, [pc, #68]	; (8003150 <SetPiece_cb+0x53c>)
 800310a:	4812      	ldr	r0, [pc, #72]	; (8003154 <SetPiece_cb+0x540>)
 800310c:	f000 fdf2 	bl	8003cf4 <Mqtt_AddSendOperation>
 8003110:	e00e      	b.n	8003130 <SetPiece_cb+0x51c>
		}
		else
		{
			if(st_Keytest->numInterestIDs == 0)
 8003112:	4b0a      	ldr	r3, [pc, #40]	; (800313c <SetPiece_cb+0x528>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800311a:	2b00      	cmp	r3, #0
 800311c:	d104      	bne.n	8003128 <SetPiece_cb+0x514>
				st_Keytest->UUT_Protocol = NOT_DEFINED_PROTOCOL;
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <SetPiece_cb+0x528>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2202      	movs	r2, #2
 8003124:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

			Mqtt_AddSendOperation(ERROR_TOPIC, "Filter for this ID doesnt exist or InterestIDs List full\n");
 8003128:	490b      	ldr	r1, [pc, #44]	; (8003158 <SetPiece_cb+0x544>)
 800312a:	480c      	ldr	r0, [pc, #48]	; (800315c <SetPiece_cb+0x548>)
 800312c:	f000 fde2 	bl	8003cf4 <Mqtt_AddSendOperation>
		}


	return 0;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	372c      	adds	r7, #44	; 0x2c
 8003136:	46bd      	mov	sp, r7
 8003138:	bd90      	pop	{r4, r7, pc}
 800313a:	bf00      	nop
 800313c:	200425bc 	.word	0x200425bc
 8003140:	200428c0 	.word	0x200428c0
 8003144:	080211cc 	.word	0x080211cc
 8003148:	2004293c 	.word	0x2004293c
 800314c:	80000002 	.word	0x80000002
 8003150:	080211d0 	.word	0x080211d0
 8003154:	0802100c 	.word	0x0802100c
 8003158:	080211e4 	.word	0x080211e4
 800315c:	080210f4 	.word	0x080210f4

08003160 <SelectSmac_cb>:

int SelectSmac_cb (int argc, char* argv[])
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
	if(argc != 2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d001      	beq.n	8003174 <SelectSmac_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 8003170:	4b19      	ldr	r3, [pc, #100]	; (80031d8 <SelectSmac_cb+0x78>)
 8003172:	e02c      	b.n	80031ce <SelectSmac_cb+0x6e>

	if(st_Keytest->status != S_READY)
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <SelectSmac_cb+0x7c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800317c:	2b02      	cmp	r3, #2
 800317e:	d001      	beq.n	8003184 <SelectSmac_cb+0x24>
		return 0;
 8003180:	2300      	movs	r3, #0
 8003182:	e024      	b.n	80031ce <SelectSmac_cb+0x6e>

	if(!strcmp(argv[1], "1"))
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	3304      	adds	r3, #4
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4915      	ldr	r1, [pc, #84]	; (80031e0 <SelectSmac_cb+0x80>)
 800318c:	4618      	mov	r0, r3
 800318e:	f7fd f857 	bl	8000240 <strcmp>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d104      	bne.n	80031a2 <SelectSmac_cb+0x42>
		st_Keytest->SmacPort = &huart4;
 8003198:	4b10      	ldr	r3, [pc, #64]	; (80031dc <SelectSmac_cb+0x7c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a11      	ldr	r2, [pc, #68]	; (80031e4 <SelectSmac_cb+0x84>)
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e010      	b.n	80031c4 <SelectSmac_cb+0x64>
	else
	if(!strcmp(argv[1], "2"))
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	3304      	adds	r3, #4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	490f      	ldr	r1, [pc, #60]	; (80031e8 <SelectSmac_cb+0x88>)
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fd f848 	bl	8000240 <strcmp>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d104      	bne.n	80031c0 <SelectSmac_cb+0x60>
		st_Keytest->SmacPort = &huart5;
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <SelectSmac_cb+0x7c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a0c      	ldr	r2, [pc, #48]	; (80031ec <SelectSmac_cb+0x8c>)
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	e001      	b.n	80031c4 <SelectSmac_cb+0x64>
	else
		return UCMD_ARGS_NOT_VALID;
 80031c0:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <SelectSmac_cb+0x90>)
 80031c2:	e004      	b.n	80031ce <SelectSmac_cb+0x6e>

	Mqtt_AddSendOperation(LOG_TOPIC, "Smac Selected\r\n");
 80031c4:	490b      	ldr	r1, [pc, #44]	; (80031f4 <SelectSmac_cb+0x94>)
 80031c6:	480c      	ldr	r0, [pc, #48]	; (80031f8 <SelectSmac_cb+0x98>)
 80031c8:	f000 fd94 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	80000001 	.word	0x80000001
 80031dc:	200425bc 	.word	0x200425bc
 80031e0:	0802107c 	.word	0x0802107c
 80031e4:	20042fcc 	.word	0x20042fcc
 80031e8:	08021080 	.word	0x08021080
 80031ec:	20043054 	.word	0x20043054
 80031f0:	80000002 	.word	0x80000002
 80031f4:	08021220 	.word	0x08021220
 80031f8:	0802100c 	.word	0x0802100c

080031fc <SelectEncoder_cb>:

int SelectEncoder_cb (int argc, char* argv[])
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
	if(argc != 2)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b02      	cmp	r3, #2
 800320a:	d001      	beq.n	8003210 <SelectEncoder_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 800320c:	4b19      	ldr	r3, [pc, #100]	; (8003274 <SelectEncoder_cb+0x78>)
 800320e:	e02c      	b.n	800326a <SelectEncoder_cb+0x6e>

	if(st_Keytest->status != S_READY)
 8003210:	4b19      	ldr	r3, [pc, #100]	; (8003278 <SelectEncoder_cb+0x7c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003218:	2b02      	cmp	r3, #2
 800321a:	d001      	beq.n	8003220 <SelectEncoder_cb+0x24>
		return 0;
 800321c:	2300      	movs	r3, #0
 800321e:	e024      	b.n	800326a <SelectEncoder_cb+0x6e>

	if(!strcmp(argv[1], "1"))
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	3304      	adds	r3, #4
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4915      	ldr	r1, [pc, #84]	; (800327c <SelectEncoder_cb+0x80>)
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd f809 	bl	8000240 <strcmp>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d104      	bne.n	800323e <SelectEncoder_cb+0x42>
		st_Keytest->Encoder = &htim4;
 8003234:	4b10      	ldr	r3, [pc, #64]	; (8003278 <SelectEncoder_cb+0x7c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a11      	ldr	r2, [pc, #68]	; (8003280 <SelectEncoder_cb+0x84>)
 800323a:	609a      	str	r2, [r3, #8]
 800323c:	e010      	b.n	8003260 <SelectEncoder_cb+0x64>
	else
	if(!strcmp(argv[1], "2"))
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	3304      	adds	r3, #4
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	490f      	ldr	r1, [pc, #60]	; (8003284 <SelectEncoder_cb+0x88>)
 8003246:	4618      	mov	r0, r3
 8003248:	f7fc fffa 	bl	8000240 <strcmp>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d104      	bne.n	800325c <SelectEncoder_cb+0x60>
		st_Keytest->Encoder = &htim3;
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <SelectEncoder_cb+0x7c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a0c      	ldr	r2, [pc, #48]	; (8003288 <SelectEncoder_cb+0x8c>)
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	e001      	b.n	8003260 <SelectEncoder_cb+0x64>
	else
		return UCMD_ARGS_NOT_VALID;
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <SelectEncoder_cb+0x90>)
 800325e:	e004      	b.n	800326a <SelectEncoder_cb+0x6e>

	Mqtt_AddSendOperation(LOG_TOPIC, "Encoder Selected\r\n");
 8003260:	490b      	ldr	r1, [pc, #44]	; (8003290 <SelectEncoder_cb+0x94>)
 8003262:	480c      	ldr	r0, [pc, #48]	; (8003294 <SelectEncoder_cb+0x98>)
 8003264:	f000 fd46 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	80000001 	.word	0x80000001
 8003278:	200425bc 	.word	0x200425bc
 800327c:	0802107c 	.word	0x0802107c
 8003280:	20042ee8 	.word	0x20042ee8
 8003284:	08021080 	.word	0x08021080
 8003288:	20042e9c 	.word	0x20042e9c
 800328c:	80000002 	.word	0x80000002
 8003290:	08021230 	.word	0x08021230
 8003294:	0802100c 	.word	0x0802100c

08003298 <SelectAdc_cb>:

int SelectAdc_cb (int argc, char* argv[])
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af02      	add	r7, sp, #8
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
	if(argc != 3)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2b03      	cmp	r3, #3
 80032a6:	d001      	beq.n	80032ac <SelectAdc_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 80032a8:	4b29      	ldr	r3, [pc, #164]	; (8003350 <SelectAdc_cb+0xb8>)
 80032aa:	e04d      	b.n	8003348 <SelectAdc_cb+0xb0>

	uint8_t adcNum = atoi(argv[1]);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	3304      	adds	r3, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f01a fbaa 	bl	801da0c <atoi>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]
	uint8_t adcChannel = atoi(argv[2]);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	3308      	adds	r3, #8
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f01a fba2 	bl	801da0c <atoi>
 80032c8:	4603      	mov	r3, r0
 80032ca:	73bb      	strb	r3, [r7, #14]

	if(st_Keytest->status != S_READY)
 80032cc:	4b21      	ldr	r3, [pc, #132]	; (8003354 <SelectAdc_cb+0xbc>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d001      	beq.n	80032dc <SelectAdc_cb+0x44>
		return 0;
 80032d8:	2300      	movs	r3, #0
 80032da:	e035      	b.n	8003348 <SelectAdc_cb+0xb0>

	if(adcNum < 1 || adcNum > 2)
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <SelectAdc_cb+0x50>
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <SelectAdc_cb+0x54>
		return UCMD_ARGS_NOT_VALID;
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <SelectAdc_cb+0xc0>)
 80032ea:	e02d      	b.n	8003348 <SelectAdc_cb+0xb0>

	if(adcChannel < 0 || adcChannel > 2)
 80032ec:	7bbb      	ldrb	r3, [r7, #14]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <SelectAdc_cb+0x5e>
		return UCMD_ARGS_NOT_VALID;
 80032f2:	4b19      	ldr	r3, [pc, #100]	; (8003358 <SelectAdc_cb+0xc0>)
 80032f4:	e028      	b.n	8003348 <SelectAdc_cb+0xb0>

	if(adcNum == 1)
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d110      	bne.n	800331e <SelectAdc_cb+0x86>
	{
		st_Keytest->adcChannel = adcChannel;
 80032fc:	4b15      	ldr	r3, [pc, #84]	; (8003354 <SelectAdc_cb+0xbc>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	7bba      	ldrb	r2, [r7, #14]
 8003302:	761a      	strb	r2, [r3, #24]
		st_Keytest->p_adc = &adc1;
 8003304:	4b13      	ldr	r3, [pc, #76]	; (8003354 <SelectAdc_cb+0xbc>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a14      	ldr	r2, [pc, #80]	; (800335c <SelectAdc_cb+0xc4>)
 800330a:	615a      	str	r2, [r3, #20]
		MAX1032_Init(&adc1, &hspi3, GPIOD, GPIO_PIN_4, adcChannel);
 800330c:	7bbb      	ldrb	r3, [r7, #14]
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2310      	movs	r3, #16
 8003312:	4a13      	ldr	r2, [pc, #76]	; (8003360 <SelectAdc_cb+0xc8>)
 8003314:	4913      	ldr	r1, [pc, #76]	; (8003364 <SelectAdc_cb+0xcc>)
 8003316:	4811      	ldr	r0, [pc, #68]	; (800335c <SelectAdc_cb+0xc4>)
 8003318:	f7fd f97c 	bl	8000614 <MAX1032_Init>
 800331c:	e00f      	b.n	800333e <SelectAdc_cb+0xa6>
	}
	else
	{
		st_Keytest->adcChannel = adcChannel;
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <SelectAdc_cb+0xbc>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	7bba      	ldrb	r2, [r7, #14]
 8003324:	761a      	strb	r2, [r3, #24]
		st_Keytest->p_adc = &adc2;
 8003326:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <SelectAdc_cb+0xbc>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a0f      	ldr	r2, [pc, #60]	; (8003368 <SelectAdc_cb+0xd0>)
 800332c:	615a      	str	r2, [r3, #20]
		MAX1032_Init(&adc2, &hspi4, GPIOE, GPIO_PIN_4, adcChannel);
 800332e:	7bbb      	ldrb	r3, [r7, #14]
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	2310      	movs	r3, #16
 8003334:	4a0d      	ldr	r2, [pc, #52]	; (800336c <SelectAdc_cb+0xd4>)
 8003336:	490e      	ldr	r1, [pc, #56]	; (8003370 <SelectAdc_cb+0xd8>)
 8003338:	480b      	ldr	r0, [pc, #44]	; (8003368 <SelectAdc_cb+0xd0>)
 800333a:	f7fd f96b 	bl	8000614 <MAX1032_Init>
	}

	Mqtt_AddSendOperation(LOG_TOPIC, "ADC Selected\r\n");
 800333e:	490d      	ldr	r1, [pc, #52]	; (8003374 <SelectAdc_cb+0xdc>)
 8003340:	480d      	ldr	r0, [pc, #52]	; (8003378 <SelectAdc_cb+0xe0>)
 8003342:	f000 fcd7 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	80000001 	.word	0x80000001
 8003354:	200425bc 	.word	0x200425bc
 8003358:	80000002 	.word	0x80000002
 800335c:	20042958 	.word	0x20042958
 8003360:	40020c00 	.word	0x40020c00
 8003364:	20042d84 	.word	0x20042d84
 8003368:	20042968 	.word	0x20042968
 800336c:	40021000 	.word	0x40021000
 8003370:	20042de8 	.word	0x20042de8
 8003374:	08021244 	.word	0x08021244
 8003378:	0802100c 	.word	0x0802100c

0800337c <MotorOn_cb>:

int MotorOn_cb (int argc, char* argv[])
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
	if(argc != 1)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d001      	beq.n	8003390 <MotorOn_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 800338c:	4b0d      	ldr	r3, [pc, #52]	; (80033c4 <MotorOn_cb+0x48>)
 800338e:	e015      	b.n	80033bc <MotorOn_cb+0x40>

	if(st_Keytest->status != S_READY)
 8003390:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <MotorOn_cb+0x4c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003398:	2b02      	cmp	r3, #2
 800339a:	d001      	beq.n	80033a0 <MotorOn_cb+0x24>
		return 0;
 800339c:	2300      	movs	r3, #0
 800339e:	e00d      	b.n	80033bc <MotorOn_cb+0x40>

	//Send TP to selected SMAC
	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"mn\r", strlen("mn\r"), HAL_MAX_DELAY);
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <MotorOn_cb+0x4c>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	f04f 33ff 	mov.w	r3, #4294967295
 80033aa:	2203      	movs	r2, #3
 80033ac:	4907      	ldr	r1, [pc, #28]	; (80033cc <MotorOn_cb+0x50>)
 80033ae:	f006 ff67 	bl	800a280 <HAL_UART_Transmit>

	Mqtt_AddSendOperation(LOG_TOPIC, "Sent Motor On\r\n");
 80033b2:	4907      	ldr	r1, [pc, #28]	; (80033d0 <MotorOn_cb+0x54>)
 80033b4:	4807      	ldr	r0, [pc, #28]	; (80033d4 <MotorOn_cb+0x58>)
 80033b6:	f000 fc9d 	bl	8003cf4 <Mqtt_AddSendOperation>


	return 0;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	80000001 	.word	0x80000001
 80033c8:	200425bc 	.word	0x200425bc
 80033cc:	08021254 	.word	0x08021254
 80033d0:	08021258 	.word	0x08021258
 80033d4:	0802100c 	.word	0x0802100c

080033d8 <MotorOff_cb>:

int MotorOff_cb (int argc, char* argv[])
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
	if(argc != 1)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d001      	beq.n	80033ec <MotorOff_cb+0x14>
		return UCMD_NUM_ARGS_NOT_VALID;
 80033e8:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <MotorOff_cb+0x48>)
 80033ea:	e015      	b.n	8003418 <MotorOff_cb+0x40>

	if(st_Keytest->status != S_READY)
 80033ec:	4b0d      	ldr	r3, [pc, #52]	; (8003424 <MotorOff_cb+0x4c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d001      	beq.n	80033fc <MotorOff_cb+0x24>
		return 0;
 80033f8:	2300      	movs	r3, #0
 80033fa:	e00d      	b.n	8003418 <MotorOff_cb+0x40>

	//Send TP to selected SMAC
	HAL_UART_Transmit(st_Keytest->SmacPort, (uint8_t*)"mf\r", strlen("mf\r"), HAL_MAX_DELAY);
 80033fc:	4b09      	ldr	r3, [pc, #36]	; (8003424 <MotorOff_cb+0x4c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6818      	ldr	r0, [r3, #0]
 8003402:	f04f 33ff 	mov.w	r3, #4294967295
 8003406:	2203      	movs	r2, #3
 8003408:	4907      	ldr	r1, [pc, #28]	; (8003428 <MotorOff_cb+0x50>)
 800340a:	f006 ff39 	bl	800a280 <HAL_UART_Transmit>

	Mqtt_AddSendOperation(LOG_TOPIC, "Sent Motor Off\r\n");
 800340e:	4907      	ldr	r1, [pc, #28]	; (800342c <MotorOff_cb+0x54>)
 8003410:	4807      	ldr	r0, [pc, #28]	; (8003430 <MotorOff_cb+0x58>)
 8003412:	f000 fc6f 	bl	8003cf4 <Mqtt_AddSendOperation>

	return 0;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	80000001 	.word	0x80000001
 8003424:	200425bc 	.word	0x200425bc
 8003428:	08021268 	.word	0x08021268
 800342c:	0802126c 	.word	0x0802126c
 8003430:	0802100c 	.word	0x0802100c

08003434 <Last_cmd_cb>:

int Last_cmd_cb (int argc, char* argv[])
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
	last_cmd_used = 1;
 800343e:	4b06      	ldr	r3, [pc, #24]	; (8003458 <Last_cmd_cb+0x24>)
 8003440:	2201      	movs	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
	return ucmd_parse(KeytestBox_cmd_list, UCMD_DEFAULT_DELIMETER, last_in);
 8003444:	4a05      	ldr	r2, [pc, #20]	; (800345c <Last_cmd_cb+0x28>)
 8003446:	4906      	ldr	r1, [pc, #24]	; (8003460 <Last_cmd_cb+0x2c>)
 8003448:	4806      	ldr	r0, [pc, #24]	; (8003464 <Last_cmd_cb+0x30>)
 800344a:	f7fd fa3b 	bl	80008c4 <ucmd_parse>
 800344e:	4603      	mov	r3, r0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	200006bc 	.word	0x200006bc
 800345c:	2000067c 	.word	0x2000067c
 8003460:	08021280 	.word	0x08021280
 8003464:	20000000 	.word	0x20000000

08003468 <idle_cb>:
//	Mqtt_AddSendOperation(LOG_TOPIC, msg);
//	return 0;
//}

int idle_cb (int argc, char* argv[])
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
	return 0;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <StartTestTimer>:
{
	HAL_TIM_Encoder_Stop(keytest_h->Encoder, TIM_CHANNEL_ALL);
}

void StartTestTimer(s_KeyTest* keytest_h)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(keytest_h->FreqTimer);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	4618      	mov	r0, r3
 800348e:	f006 f9a5 	bl	80097dc <HAL_TIM_Base_Start_IT>
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <StopTestTimer>:

void StopTestTimer(s_KeyTest* keytest_h)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(keytest_h->FreqTimer);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f006 fa10 	bl	80098cc <HAL_TIM_Base_Stop_IT>
}
 80034ac:	bf00      	nop
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <ClearTestTimer>:

void ClearTestTimer(s_KeyTest* keytest_h)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
	keytest_h->FreqTimer->Instance->CNT = 0;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2200      	movs	r2, #0
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <ReadEncoder>:

int16_t ReadEncoder(s_KeyTest* keytest_h)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b085      	sub	sp, #20
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
	int16_t counter = __HAL_TIM_GET_COUNTER(keytest_h->Encoder);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e2:	81fb      	strh	r3, [r7, #14]

	return counter;
 80034e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	0000      	movs	r0, r0
	...

080034f8 <updateTestTimer>:

void updateTestTimer(uint16_t timerFreq)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	80fb      	strh	r3, [r7, #6]
	uint32_t newPrescaler = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	617b      	str	r3, [r7, #20]
	uint32_t newCounter = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	613b      	str	r3, [r7, #16]

	float calc = (TIMER_CLK_FREQUENCY_MHZ * 1e6)/timerFreq;
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	ee07 3a90 	vmov	s15, r3
 8003510:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003514:	ed9f 5b32 	vldr	d5, [pc, #200]	; 80035e0 <updateTestTimer+0xe8>
 8003518:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800351c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003520:	edc7 7a03 	vstr	s15, [r7, #12]
	//Calculate timer Prescaler and Counter


	//Use the lowest prescaler possible
	//for cicle should never run more than 10 times unless the chosen frequency is too low (less than 200 Hz)
	for(newPrescaler = 0; newPrescaler <= 20; newPrescaler++)
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
 8003528:	e020      	b.n	800356c <updateTestTimer+0x74>
	{
		calc = -1 + (calc/(newPrescaler + 1));
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	3301      	adds	r3, #1
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003536:	edd7 6a03 	vldr	s13, [r7, #12]
 800353a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800353e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003542:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003546:	edc7 7a03 	vstr	s15, [r7, #12]
		newCounter = calc;
 800354a:	edd7 7a03 	vldr	s15, [r7, #12]
 800354e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003552:	ee17 3a90 	vmov	r3, s15
 8003556:	613b      	str	r3, [r7, #16]

		if(newCounter > 0 && newCounter <= 65535)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <updateTestTimer+0x6e>
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003564:	d306      	bcc.n	8003574 <updateTestTimer+0x7c>
	for(newPrescaler = 0; newPrescaler <= 20; newPrescaler++)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	3301      	adds	r3, #1
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2b14      	cmp	r3, #20
 8003570:	d9db      	bls.n	800352a <updateTestTimer+0x32>
 8003572:	e000      	b.n	8003576 <updateTestTimer+0x7e>
			break;
 8003574:	bf00      	nop

	}

	st_Keytest->TestFrequency_Hz = timerFreq;
 8003576:	4b1c      	ldr	r3, [pc, #112]	; (80035e8 <updateTestTimer+0xf0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	88fa      	ldrh	r2, [r7, #6]
 800357c:	625a      	str	r2, [r3, #36]	; 0x24
	st_Keytest->FreqTimer->Instance = TIM13;
 800357e:	4b1a      	ldr	r3, [pc, #104]	; (80035e8 <updateTestTimer+0xf0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4a19      	ldr	r2, [pc, #100]	; (80035ec <updateTestTimer+0xf4>)
 8003586:	601a      	str	r2, [r3, #0]
	st_Keytest->FreqTimer->Init.Prescaler = newPrescaler;
 8003588:	4b17      	ldr	r3, [pc, #92]	; (80035e8 <updateTestTimer+0xf0>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	605a      	str	r2, [r3, #4]
	st_Keytest->FreqTimer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8003592:	4b15      	ldr	r3, [pc, #84]	; (80035e8 <updateTestTimer+0xf0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	609a      	str	r2, [r3, #8]
	st_Keytest->FreqTimer->Init.Period = newCounter;
 800359c:	4b12      	ldr	r3, [pc, #72]	; (80035e8 <updateTestTimer+0xf0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	60da      	str	r2, [r3, #12]
	st_Keytest->FreqTimer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a6:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <updateTestTimer+0xf0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	611a      	str	r2, [r3, #16]
	st_Keytest->FreqTimer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035b0:	4b0d      	ldr	r3, [pc, #52]	; (80035e8 <updateTestTimer+0xf0>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2280      	movs	r2, #128	; 0x80
 80035b8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(st_Keytest->FreqTimer) != HAL_OK)
 80035ba:	4b0b      	ldr	r3, [pc, #44]	; (80035e8 <updateTestTimer+0xf0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f006 f8b3 	bl	800972c <HAL_TIM_Base_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <updateTestTimer+0xda>
	{
	  Error_Handler();
 80035cc:	f000 f9aa 	bl	8003924 <Error_Handler>
	}

	return;
 80035d0:	bf00      	nop
 80035d2:	bf00      	nop

}
 80035d4:	3718      	adds	r7, #24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	f3af 8000 	nop.w
 80035e0:	00000000 	.word	0x00000000
 80035e4:	4199bfcc 	.word	0x4199bfcc
 80035e8:	200425bc 	.word	0x200425bc
 80035ec:	40001c00 	.word	0x40001c00

080035f0 <getNumOutputBytes>:
	SMAC_SendMessage(huart, (uint8_t*)"gh\r");

}

uint32_t getNumOutputBytes()
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
  uint32_t count = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	607b      	str	r3, [r7, #4]
  uint32_t i = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	603b      	str	r3, [r7, #0]

  while(outputTestData[i] != '\0')
 80035fe:	e005      	b.n	800360c <getNumOutputBytes+0x1c>
  {
	  count++;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3301      	adds	r3, #1
 8003604:	607b      	str	r3, [r7, #4]
	  i++;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	3301      	adds	r3, #1
 800360a:	603b      	str	r3, [r7, #0]
  while(outputTestData[i] != '\0')
 800360c:	4a06      	ldr	r2, [pc, #24]	; (8003628 <getNumOutputBytes+0x38>)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	4413      	add	r3, r2
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1f3      	bne.n	8003600 <getNumOutputBytes+0x10>
  }
  return count;
 8003618:	687b      	ldr	r3, [r7, #4]
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	200006f0 	.word	0x200006f0

0800362c <readBits>:


//returns desired bits of an array of bytes
//This function only works correctly if the values startBit and numBits are a power of 2
uint32_t readBits(uint8_t Data[8], uint8_t startBit, uint8_t numBits)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	70fb      	strb	r3, [r7, #3]
 8003638:	4613      	mov	r3, r2
 800363a:	70bb      	strb	r3, [r7, #2]
    uint32_t result = 0;
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]

    // Calculate the starting byte and bit offset
    uint8_t startByte = startBit / 8;
 8003640:	78fb      	ldrb	r3, [r7, #3]
 8003642:	08db      	lsrs	r3, r3, #3
 8003644:	727b      	strb	r3, [r7, #9]
    uint8_t bitOffset = startBit % 8;
 8003646:	78fb      	ldrb	r3, [r7, #3]
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	72fb      	strb	r3, [r7, #11]

    // Calculate the number of bytes to read
    uint8_t numBytes = (numBits + bitOffset + 7) / 8;
 800364e:	78ba      	ldrb	r2, [r7, #2]
 8003650:	7afb      	ldrb	r3, [r7, #11]
 8003652:	4413      	add	r3, r2
 8003654:	3307      	adds	r3, #7
 8003656:	2b00      	cmp	r3, #0
 8003658:	da00      	bge.n	800365c <readBits+0x30>
 800365a:	3307      	adds	r3, #7
 800365c:	10db      	asrs	r3, r3, #3
 800365e:	723b      	strb	r3, [r7, #8]

    // Extract bits from the array and construct the result
    for (int8_t i = numBytes - 1; i >= 0; --i) {
 8003660:	7a3b      	ldrb	r3, [r7, #8]
 8003662:	3b01      	subs	r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	72bb      	strb	r3, [r7, #10]
 8003668:	e027      	b.n	80036ba <readBits+0x8e>
        result |= (uint32_t)(Data[startByte + i] >> bitOffset) << (8 * (numBytes - 1 - i));
 800366a:	7a7a      	ldrb	r2, [r7, #9]
 800366c:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003670:	4413      	add	r3, r2
 8003672:	461a      	mov	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4413      	add	r3, r2
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	461a      	mov	r2, r3
 800367c:	7afb      	ldrb	r3, [r7, #11]
 800367e:	fa42 f303 	asr.w	r3, r2, r3
 8003682:	4619      	mov	r1, r3
 8003684:	7a3b      	ldrb	r3, [r7, #8]
 8003686:	1e5a      	subs	r2, r3, #1
 8003688:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	fa01 f303 	lsl.w	r3, r1, r3
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]
        if (bitOffset + numBits > 8) {
 800369a:	7afa      	ldrb	r2, [r7, #11]
 800369c:	78bb      	ldrb	r3, [r7, #2]
 800369e:	4413      	add	r3, r2
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	dd06      	ble.n	80036b2 <readBits+0x86>
            bitOffset = (bitOffset + numBits) % 8;
 80036a4:	7afa      	ldrb	r2, [r7, #11]
 80036a6:	78bb      	ldrb	r3, [r7, #2]
 80036a8:	4413      	add	r3, r2
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	72fb      	strb	r3, [r7, #11]
    for (int8_t i = numBytes - 1; i >= 0; --i) {
 80036b2:	7abb      	ldrb	r3, [r7, #10]
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	72bb      	strb	r3, [r7, #10]
 80036ba:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	dad3      	bge.n	800366a <readBits+0x3e>
        }
    }

    if(numBits == 32)
 80036c2:	78bb      	ldrb	r3, [r7, #2]
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	d101      	bne.n	80036cc <readBits+0xa0>
        return result;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	e008      	b.n	80036de <readBits+0xb2>

    result &= ((1U << numBits)-1);
 80036cc:	78bb      	ldrb	r3, [r7, #2]
 80036ce:	2201      	movs	r2, #1
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	3b01      	subs	r3, #1
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	4013      	ands	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]

    return result;
 80036dc:	68fb      	ldr	r3, [r7, #12]
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80036ee:	f000 f88d 	bl	800380c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036f2:	f001 fbc5 	bl	8004e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036f6:	f000 f81b 	bl	8003730 <SystemClock_Config>
  //xTraceEnable(TRC_START);

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036fa:	f7fe f9f5 	bl	8001ae8 <MX_GPIO_Init>
  MX_SPI3_Init();
 80036fe:	f000 fbe5 	bl	8003ecc <MX_SPI3_Init>
  MX_SPI4_Init();
 8003702:	f000 fc21 	bl	8003f48 <MX_SPI4_Init>
  MX_TIM3_Init();
 8003706:	f000 fefb 	bl	8004500 <MX_TIM3_Init>
  MX_TIM4_Init();
 800370a:	f000 ff4f 	bl	80045ac <MX_TIM4_Init>
  MX_TIM13_Init();
 800370e:	f000 ffa3 	bl	8004658 <MX_TIM13_Init>
  MX_UART4_Init();
 8003712:	f001 f899 	bl	8004848 <MX_UART4_Init>
  MX_UART5_Init();
 8003716:	f001 f8c7 	bl	80048a8 <MX_UART5_Init>
  MX_USART3_UART_Init();
 800371a:	f001 f8f5 	bl	8004908 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 800371e:	f7fd f847 	bl	80007b0 <MX_CAN1_Init>
  MX_TIM14_Init();
 8003722:	f000 ffbd 	bl	80046a0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003726:	f7fd fa7b 	bl	8000c20 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800372a:	f008 ffbc 	bl	800c6a6 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800372e:	e7fe      	b.n	800372e <main+0x44>

08003730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b094      	sub	sp, #80	; 0x50
 8003734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003736:	f107 031c 	add.w	r3, r7, #28
 800373a:	2234      	movs	r2, #52	; 0x34
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f01a fad6 	bl	801dcf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003744:	f107 0308 	add.w	r3, r7, #8
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	609a      	str	r2, [r3, #8]
 8003750:	60da      	str	r2, [r3, #12]
 8003752:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003754:	4b2b      	ldr	r3, [pc, #172]	; (8003804 <SystemClock_Config+0xd4>)
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	4a2a      	ldr	r2, [pc, #168]	; (8003804 <SystemClock_Config+0xd4>)
 800375a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800375e:	6413      	str	r3, [r2, #64]	; 0x40
 8003760:	4b28      	ldr	r3, [pc, #160]	; (8003804 <SystemClock_Config+0xd4>)
 8003762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003768:	607b      	str	r3, [r7, #4]
 800376a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800376c:	4b26      	ldr	r3, [pc, #152]	; (8003808 <SystemClock_Config+0xd8>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a25      	ldr	r2, [pc, #148]	; (8003808 <SystemClock_Config+0xd8>)
 8003772:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	4b23      	ldr	r3, [pc, #140]	; (8003808 <SystemClock_Config+0xd8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003780:	603b      	str	r3, [r7, #0]
 8003782:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003784:	2301      	movs	r3, #1
 8003786:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003788:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800378c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800378e:	2302      	movs	r3, #2
 8003790:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003792:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003796:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003798:	2308      	movs	r3, #8
 800379a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800379c:	23d8      	movs	r3, #216	; 0xd8
 800379e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037a0:	2302      	movs	r3, #2
 80037a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80037a4:	2302      	movs	r3, #2
 80037a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80037a8:	2302      	movs	r3, #2
 80037aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037ac:	f107 031c 	add.w	r3, r7, #28
 80037b0:	4618      	mov	r0, r3
 80037b2:	f003 ffbb 	bl	800772c <HAL_RCC_OscConfig>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80037bc:	f000 f8b2 	bl	8003924 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80037c0:	f003 ff64 	bl	800768c <HAL_PWREx_EnableOverDrive>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80037ca:	f000 f8ab 	bl	8003924 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037ce:	230f      	movs	r3, #15
 80037d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037d2:	2302      	movs	r3, #2
 80037d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037d6:	2300      	movs	r3, #0
 80037d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80037da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80037de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80037e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037e4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80037e6:	f107 0308 	add.w	r3, r7, #8
 80037ea:	2107      	movs	r1, #7
 80037ec:	4618      	mov	r0, r3
 80037ee:	f004 fa4b 	bl	8007c88 <HAL_RCC_ClockConfig>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80037f8:	f000 f894 	bl	8003924 <Error_Handler>
  }
}
 80037fc:	bf00      	nop
 80037fe:	3750      	adds	r7, #80	; 0x50
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40023800 	.word	0x40023800
 8003808:	40007000 	.word	0x40007000

0800380c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003812:	463b      	mov	r3, r7
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800381e:	f002 fa13 	bl	8005c48 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003822:	2301      	movs	r3, #1
 8003824:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003826:	2300      	movs	r3, #0
 8003828:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800382a:	2300      	movs	r3, #0
 800382c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800382e:	231f      	movs	r3, #31
 8003830:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003832:	2387      	movs	r3, #135	; 0x87
 8003834:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003836:	2300      	movs	r3, #0
 8003838:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800383a:	2300      	movs	r3, #0
 800383c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800383e:	2301      	movs	r3, #1
 8003840:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003842:	2301      	movs	r3, #1
 8003844:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003846:	2300      	movs	r3, #0
 8003848:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800384e:	463b      	mov	r3, r7
 8003850:	4618      	mov	r0, r3
 8003852:	f002 fa31 	bl	8005cb8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003856:	2004      	movs	r0, #4
 8003858:	f002 fa0e 	bl	8005c78 <HAL_MPU_Enable>

}
 800385c:	bf00      	nop
 800385e:	3710      	adds	r7, #16
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  uint8_t operation = OP_TEST_SAMPLE;
 800386c:	2304      	movs	r3, #4
 800386e:	73fb      	strb	r3, [r7, #15]
  BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8003870:	2300      	movs	r3, #0
 8003872:	60bb      	str	r3, [r7, #8]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a25      	ldr	r2, [pc, #148]	; (8003910 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d102      	bne.n	8003884 <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
 800387e:	f001 fb0d 	bl	8004e9c <HAL_IncTick>
	  sampleNUM++;
	  xQueueSendToFrontFromISR(SmacOperationsQueue, &operation, &pxHigherPriorityTaskWoken);
  	  portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
  }
  /* USER CODE END Callback 1 */
}
 8003882:	e040      	b.n	8003906 <HAL_TIM_PeriodElapsedCallback+0xa2>
  if(htim->Instance == st_Keytest->FreqTimer->Instance)  //nao pode comparar isto ainda
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4b22      	ldr	r3, [pc, #136]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d138      	bne.n	8003906 <HAL_TIM_PeriodElapsedCallback+0xa2>
	  if(st_Keytest->UUT_Protocol == CAN_PROTOCOL)
 8003894:	4b1f      	ldr	r3, [pc, #124]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800389c:	2b00      	cmp	r3, #0
 800389e:	d119      	bne.n	80038d4 <HAL_TIM_PeriodElapsedCallback+0x70>
		  if(st_Keytest->isCanFIFO0_Active)
 80038a0:	4b1c      	ldr	r3, [pc, #112]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d006      	beq.n	80038ba <HAL_TIM_PeriodElapsedCallback+0x56>
			  HAL_CAN_DeactivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO0_MSG_PENDING);
 80038ac:	4b19      	ldr	r3, [pc, #100]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2102      	movs	r1, #2
 80038b4:	4618      	mov	r0, r3
 80038b6:	f001 fe99 	bl	80055ec <HAL_CAN_DeactivateNotification>
		  if(st_Keytest->isCanFIFO1_Active)
 80038ba:	4b16      	ldr	r3, [pc, #88]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d006      	beq.n	80038d4 <HAL_TIM_PeriodElapsedCallback+0x70>
			  HAL_CAN_DeactivateNotification(st_Keytest->CanPort, CAN_IT_RX_FIFO1_MSG_PENDING);
 80038c6:	4b13      	ldr	r3, [pc, #76]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2110      	movs	r1, #16
 80038ce:	4618      	mov	r0, r3
 80038d0:	f001 fe8c 	bl	80055ec <HAL_CAN_DeactivateNotification>
	  sampleNUM++;
 80038d4:	4b10      	ldr	r3, [pc, #64]	; (8003918 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	3301      	adds	r3, #1
 80038da:	4a0f      	ldr	r2, [pc, #60]	; (8003918 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80038dc:	6013      	str	r3, [r2, #0]
	  xQueueSendToFrontFromISR(SmacOperationsQueue, &operation, &pxHigherPriorityTaskWoken);
 80038de:	4b0f      	ldr	r3, [pc, #60]	; (800391c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	f107 0208 	add.w	r2, r7, #8
 80038e6:	f107 010f 	add.w	r1, r7, #15
 80038ea:	2301      	movs	r3, #1
 80038ec:	f009 fdc0 	bl	800d470 <xQueueGenericSendFromISR>
  	  portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d007      	beq.n	8003906 <HAL_TIM_PeriodElapsedCallback+0xa2>
 80038f6:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80038f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	f3bf 8f4f 	dsb	sy
 8003902:	f3bf 8f6f 	isb	sy
}
 8003906:	bf00      	nop
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40010000 	.word	0x40010000
 8003914:	200425bc 	.word	0x200425bc
 8003918:	200425c0 	.word	0x200425c0
 800391c:	200425b8 	.word	0x200425b8
 8003920:	e000ed04 	.word	0xe000ed04

08003924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003928:	b672      	cpsid	i
}
 800392a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800392c:	e7fe      	b.n	800392c <Error_Handler+0x8>

0800392e <mqtt_rec_data_process>:

/*!

*/
__weak int mqtt_rec_data_process(void* arg, char *rec_buf, uint64_t buf_len)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b084      	sub	sp, #16
 8003932:	af00      	add	r7, sp, #0
 8003934:	60f8      	str	r0, [r7, #12]
 8003936:	60b9      	str	r1, [r7, #8]
 8003938:	e9c7 2300 	strd	r2, r3, [r7]

    Mqtt_AddReceiveOperation(rec_buf);
 800393c:	68b8      	ldr	r0, [r7, #8]
 800393e:	f000 fa1f 	bl	8003d80 <Mqtt_AddReceiveOperation>

    return 0;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <bsp_mqtt_incoming_data_cb>:

/*!

*/
static void bsp_mqtt_incoming_data_cb(void *arg, const u8_t *data, u16_t len, u8_t flags)
{
 800394c:	b5b0      	push	{r4, r5, r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	4611      	mov	r1, r2
 8003958:	461a      	mov	r2, r3
 800395a:	460b      	mov	r3, r1
 800395c:	80fb      	strh	r3, [r7, #6]
 800395e:	4613      	mov	r3, r2
 8003960:	717b      	strb	r3, [r7, #5]
	len++;
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	3301      	adds	r3, #1
 8003966:	80fb      	strh	r3, [r7, #6]

    if( (data == NULL) || (len == 0) )
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d03c      	beq.n	80039e8 <bsp_mqtt_incoming_data_cb+0x9c>
 800396e:	88fb      	ldrh	r3, [r7, #6]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d039      	beq.n	80039e8 <bsp_mqtt_incoming_data_cb+0x9c>
    {
        //printf("mqtt_client_incoming_data_cb: condition error @entry\n");
        return;
    }

    if(s__mqtt_recv_buffer_g.recv_len + len < sizeof(s__mqtt_recv_buffer_g.recv_buffer))
 8003974:	4b1e      	ldr	r3, [pc, #120]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 8003976:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800397a:	461a      	mov	r2, r3
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	4413      	add	r3, r2
 8003980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003984:	d213      	bcs.n	80039ae <bsp_mqtt_incoming_data_cb+0x62>
    {
        //
        snprintf(&s__mqtt_recv_buffer_g.recv_buffer[s__mqtt_recv_buffer_g.recv_len], len, "%s", data);
 8003986:	4b1a      	ldr	r3, [pc, #104]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 8003988:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800398c:	461a      	mov	r2, r3
 800398e:	4b18      	ldr	r3, [pc, #96]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 8003990:	18d0      	adds	r0, r2, r3
 8003992:	88f9      	ldrh	r1, [r7, #6]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	4a17      	ldr	r2, [pc, #92]	; (80039f4 <bsp_mqtt_incoming_data_cb+0xa8>)
 8003998:	f01a ffc4 	bl	801e924 <sniprintf>
        s__mqtt_recv_buffer_g.recv_len += len;
 800399c:	4b14      	ldr	r3, [pc, #80]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 800399e:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80039a2:	88fb      	ldrh	r3, [r7, #6]
 80039a4:	4413      	add	r3, r2
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 80039aa:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
    }

    if ( (flags & MQTT_DATA_FLAG_LAST) == MQTT_DATA_FLAG_LAST )
 80039ae:	797b      	ldrb	r3, [r7, #5]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d018      	beq.n	80039ea <bsp_mqtt_incoming_data_cb+0x9e>
    {

        mqtt_rec_data_process(arg , s__mqtt_recv_buffer_g.recv_buffer, s__mqtt_recv_buffer_g.recv_len);
 80039b8:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 80039ba:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2200      	movs	r2, #0
 80039c2:	461c      	mov	r4, r3
 80039c4:	4615      	mov	r5, r2
 80039c6:	4622      	mov	r2, r4
 80039c8:	462b      	mov	r3, r5
 80039ca:	4909      	ldr	r1, [pc, #36]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f7ff ffae 	bl	800392e <mqtt_rec_data_process>


        s__mqtt_recv_buffer_g.recv_len = 0;
 80039d2:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400


        memset(s__mqtt_recv_buffer_g.recv_buffer, 0, sizeof(s__mqtt_recv_buffer_g.recv_buffer));
 80039da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039de:	2100      	movs	r1, #0
 80039e0:	4803      	ldr	r0, [pc, #12]	; (80039f0 <bsp_mqtt_incoming_data_cb+0xa4>)
 80039e2:	f01a f985 	bl	801dcf0 <memset>
 80039e6:	e000      	b.n	80039ea <bsp_mqtt_incoming_data_cb+0x9e>
        return;
 80039e8:	bf00      	nop


    }

}
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bdb0      	pop	{r4, r5, r7, pc}
 80039f0:	20042980 	.word	0x20042980
 80039f4:	080212b8 	.word	0x080212b8

080039f8 <bsp_mqtt_incoming_publish_cb>:

/*!

*/
static void bsp_mqtt_incoming_publish_cb(void *arg, const char *topic, u32_t tot_len)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
    if( (topic == NULL) || (tot_len == 0) )
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d012      	beq.n	8003a30 <bsp_mqtt_incoming_publish_cb+0x38>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00f      	beq.n	8003a30 <bsp_mqtt_incoming_publish_cb+0x38>
        return;
    }

	//printf("bsp_mqtt_incoming_publish_cb: topic = %s.\n",topic);
	//printf("bsp_mqtt_incoming_publish_cb: tot_len = %ld.\n",tot_len);
	s__mqtt_recv_buffer_g.recv_total = tot_len;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	4b08      	ldr	r3, [pc, #32]	; (8003a38 <bsp_mqtt_incoming_publish_cb+0x40>)
 8003a16:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	s__mqtt_recv_buffer_g.recv_len = 0;
 8003a1a:	4b07      	ldr	r3, [pc, #28]	; (8003a38 <bsp_mqtt_incoming_publish_cb+0x40>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400

    memset(s__mqtt_recv_buffer_g.recv_buffer, 0, sizeof(s__mqtt_recv_buffer_g.recv_buffer));
 8003a22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a26:	2100      	movs	r1, #0
 8003a28:	4803      	ldr	r0, [pc, #12]	; (8003a38 <bsp_mqtt_incoming_publish_cb+0x40>)
 8003a2a:	f01a f961 	bl	801dcf0 <memset>
 8003a2e:	e000      	b.n	8003a32 <bsp_mqtt_incoming_publish_cb+0x3a>
        return;
 8003a30:	bf00      	nop
}
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	20042980 	.word	0x20042980

08003a3c <bsp_mqtt_connection_cb>:

/*!
Connection Callback
*/
static void bsp_mqtt_connection_cb(mqtt_client_t *client, void *arg, mqtt_connection_status_t status)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	4613      	mov	r3, r2
 8003a48:	80fb      	strh	r3, [r7, #6]

    if( client == NULL )
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <bsp_mqtt_connection_cb+0x22>
    {
        //printf("bsp_mqtt_connection_cb: condition error entry\n");
    	if(!EthLinkDown)
 8003a50:	4b1a      	ldr	r3, [pc, #104]	; (8003abc <bsp_mqtt_connection_cb+0x80>)
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d12b      	bne.n	8003ab0 <bsp_mqtt_connection_cb+0x74>
    		Mqtt_AddConnectOperation();
 8003a58:	f000 f938 	bl	8003ccc <Mqtt_AddConnectOperation>
        return;
 8003a5c:	e028      	b.n	8003ab0 <bsp_mqtt_connection_cb+0x74>
    }
    if(status == MQTT_CONNECT_DISCONNECTED || status == MQTT_CONNECT_TIMEOUT)
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a64:	d004      	beq.n	8003a70 <bsp_mqtt_connection_cb+0x34>
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	f240 1201 	movw	r2, #257	; 0x101
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d106      	bne.n	8003a7e <bsp_mqtt_connection_cb+0x42>
    {
    	if(!EthLinkDown)
 8003a70:	4b12      	ldr	r3, [pc, #72]	; (8003abc <bsp_mqtt_connection_cb+0x80>)
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d11d      	bne.n	8003ab4 <bsp_mqtt_connection_cb+0x78>
    		Mqtt_AddConnectOperation();
 8003a78:	f000 f928 	bl	8003ccc <Mqtt_AddConnectOperation>
    	return;
 8003a7c:	e01a      	b.n	8003ab4 <bsp_mqtt_connection_cb+0x78>
    }

    if ( status == MQTT_CONNECT_ACCEPTED )
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d118      	bne.n	8003ab6 <bsp_mqtt_connection_cb+0x7a>
    {
    	EthLinkDown = 0;
 8003a84:	4b0d      	ldr	r3, [pc, #52]	; (8003abc <bsp_mqtt_connection_cb+0x80>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	701a      	strb	r2, [r3, #0]

    	connection_tries = 0;
 8003a8a:	4b0d      	ldr	r3, [pc, #52]	; (8003ac0 <bsp_mqtt_connection_cb+0x84>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]

    	Mqtt_AddSendOperation(LOG_TOPIC, "KEYTESTBOX Connected!");
 8003a90:	490c      	ldr	r1, [pc, #48]	; (8003ac4 <bsp_mqtt_connection_cb+0x88>)
 8003a92:	480d      	ldr	r0, [pc, #52]	; (8003ac8 <bsp_mqtt_connection_cb+0x8c>)
 8003a94:	f000 f92e 	bl	8003cf4 <Mqtt_AddSendOperation>

		mqtt_set_inpub_callback(client, bsp_mqtt_incoming_publish_cb, bsp_mqtt_incoming_data_cb, arg);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	4a0c      	ldr	r2, [pc, #48]	; (8003acc <bsp_mqtt_connection_cb+0x90>)
 8003a9c:	490c      	ldr	r1, [pc, #48]	; (8003ad0 <bsp_mqtt_connection_cb+0x94>)
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f00d fea6 	bl	80117f0 <mqtt_set_inpub_callback>


		bsp_mqtt_subscribe(client,COMMAND_TOPIC,0);
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	490b      	ldr	r1, [pc, #44]	; (8003ad4 <bsp_mqtt_connection_cb+0x98>)
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 f8df 	bl	8003c6c <bsp_mqtt_subscribe>
 8003aae:	e002      	b.n	8003ab6 <bsp_mqtt_connection_cb+0x7a>
        return;
 8003ab0:	bf00      	nop
 8003ab2:	e000      	b.n	8003ab6 <bsp_mqtt_connection_cb+0x7a>
    	return;
 8003ab4:	bf00      	nop
	{
		//printf("bsp_mqtt_connection_cb: Fail connected, status = %s\n", lwip_strerr(status) );


	}
}
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	200431b4 	.word	0x200431b4
 8003ac0:	2004297c 	.word	0x2004297c
 8003ac4:	080212bc 	.word	0x080212bc
 8003ac8:	080212d4 	.word	0x080212d4
 8003acc:	0800394d 	.word	0x0800394d
 8003ad0:	080039f9 	.word	0x080039f9
 8003ad4:	080212e4 	.word	0x080212e4

08003ad8 <bsp_mqtt_connect>:
/*!

*/
err_t bsp_mqtt_connect(void)
{
 8003ad8:	b5b0      	push	{r4, r5, r7, lr}
 8003ada:	b08c      	sub	sp, #48	; 0x30
 8003adc:	af02      	add	r7, sp, #8





	struct mqtt_connect_client_info_t  mqtt_connect_info = {
 8003ade:	4b23      	ldr	r3, [pc, #140]	; (8003b6c <bsp_mqtt_connect+0x94>)
 8003ae0:	f107 0408 	add.w	r4, r7, #8
 8003ae4:	461d      	mov	r5, r3
 8003ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003aea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003aee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			0,
			0
	};

    ip_addr_t server_ip;
    ip4_addr_set_u32(&server_ip, ipaddr_addr(MQTT_HOST_IP_ADDRESS));
 8003af2:	481f      	ldr	r0, [pc, #124]	; (8003b70 <bsp_mqtt_connect+0x98>)
 8003af4:	f017 ffdb 	bl	801baae <ipaddr_addr>
 8003af8:	4603      	mov	r3, r0
 8003afa:	607b      	str	r3, [r7, #4]

    uint16_t server_port = 1883;
 8003afc:	f240 735b 	movw	r3, #1883	; 0x75b
 8003b00:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (mqtt_client_instance == NULL)
 8003b02:	4b1c      	ldr	r3, [pc, #112]	; (8003b74 <bsp_mqtt_connect+0x9c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d104      	bne.n	8003b14 <bsp_mqtt_connect+0x3c>
    {
	    mqtt_client_instance = mqtt_client_new();
 8003b0a:	f00d fe95 	bl	8011838 <mqtt_client_new>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4a18      	ldr	r2, [pc, #96]	; (8003b74 <bsp_mqtt_connect+0x9c>)
 8003b12:	6013      	str	r3, [r2, #0]
    }

	if (mqtt_client_instance == NULL)
 8003b14:	4b17      	ldr	r3, [pc, #92]	; (8003b74 <bsp_mqtt_connect+0x9c>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d102      	bne.n	8003b22 <bsp_mqtt_connect+0x4a>
	{
	//	printf("bsp_mqtt_connect: mqtt_client_instance malloc fail\n");
		return ERR_MEM;
 8003b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b20:	e020      	b.n	8003b64 <bsp_mqtt_connect+0x8c>
	}


	LWIP_ASSERT("Number of Connection Tries Exceeded (7)", connection_tries < 7);
 8003b22:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <bsp_mqtt_connect+0xa0>)
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	2b06      	cmp	r3, #6
 8003b28:	d905      	bls.n	8003b36 <bsp_mqtt_connect+0x5e>
 8003b2a:	4b14      	ldr	r3, [pc, #80]	; (8003b7c <bsp_mqtt_connect+0xa4>)
 8003b2c:	22cc      	movs	r2, #204	; 0xcc
 8003b2e:	4914      	ldr	r1, [pc, #80]	; (8003b80 <bsp_mqtt_connect+0xa8>)
 8003b30:	4814      	ldr	r0, [pc, #80]	; (8003b84 <bsp_mqtt_connect+0xac>)
 8003b32:	f01a fe1f 	bl	801e774 <iprintf>
	connection_tries++;
 8003b36:	4b10      	ldr	r3, [pc, #64]	; (8003b78 <bsp_mqtt_connect+0xa0>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	4b0e      	ldr	r3, [pc, #56]	; (8003b78 <bsp_mqtt_connect+0xa0>)
 8003b40:	701a      	strb	r2, [r3, #0]

	ret = mqtt_client_connect(mqtt_client_instance, &server_ip, server_port, bsp_mqtt_connection_cb, NULL, &mqtt_connect_info);
 8003b42:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <bsp_mqtt_connect+0x9c>)
 8003b44:	6818      	ldr	r0, [r3, #0]
 8003b46:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003b48:	1d39      	adds	r1, r7, #4
 8003b4a:	f107 0308 	add.w	r3, r7, #8
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	2300      	movs	r3, #0
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	4b0c      	ldr	r3, [pc, #48]	; (8003b88 <bsp_mqtt_connect+0xb0>)
 8003b56:	f00d fe79 	bl	801184c <mqtt_client_connect>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25



 //   printf("bsp_mqtt_connect: connect to mqtt %s\n", lwip_strerr(ret));

	return ret;
 8003b60:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3728      	adds	r7, #40	; 0x28
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bdb0      	pop	{r4, r5, r7, pc}
 8003b6c:	0802136c 	.word	0x0802136c
 8003b70:	080212f4 	.word	0x080212f4
 8003b74:	20042978 	.word	0x20042978
 8003b78:	2004297c 	.word	0x2004297c
 8003b7c:	08021304 	.word	0x08021304
 8003b80:	0802131c 	.word	0x0802131c
 8003b84:	08021344 	.word	0x08021344
 8003b88:	08003a3d 	.word	0x08003a3d

08003b8c <mqtt_client_pub_request_cb>:

/*

*/
static void mqtt_client_pub_request_cb(void *arg, err_t result)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	70fb      	strb	r3, [r7, #3]

    //mqtt_client_t *client = (mqtt_client_t *)arg;
    if (result != ERR_OK)
 8003b98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10c      	bne.n	8003bba <mqtt_client_pub_request_cb+0x2e>

    }
	else
	{
        //printf("mqtt_client_pub_request_cb: c005: Publish complete!\n");
		if(st_Keytest->status == S_OUTPUT)
 8003ba0:	4b08      	ldr	r3, [pc, #32]	; (8003bc4 <mqtt_client_pub_request_cb+0x38>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d106      	bne.n	8003bba <mqtt_client_pub_request_cb+0x2e>
			xTaskGenericNotify(MqttTaskHandle, 0, 0, NULL);
 8003bac:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <mqtt_client_pub_request_cb+0x3c>)
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	f00b fca9 	bl	800f50c <xTaskGenericNotify>
	}
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	200425bc 	.word	0x200425bc
 8003bc8:	200425d0 	.word	0x200425d0

08003bcc <bsp_mqtt_publish>:

/*!

*/
err_t bsp_mqtt_publish(mqtt_client_t *client, char *pub_topic, char *pub_buf, uint16_t data_len, uint8_t qos, uint8_t retain)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af04      	add	r7, sp, #16
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	807b      	strh	r3, [r7, #2]
	if ( (client == NULL) || (pub_topic == NULL) || (pub_buf == NULL) || (data_len == 0) || (qos > 2) || (retain > 1) )
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d010      	beq.n	8003c02 <bsp_mqtt_publish+0x36>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00d      	beq.n	8003c02 <bsp_mqtt_publish+0x36>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <bsp_mqtt_publish+0x36>
 8003bec:	887b      	ldrh	r3, [r7, #2]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d007      	beq.n	8003c02 <bsp_mqtt_publish+0x36>
 8003bf2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d803      	bhi.n	8003c02 <bsp_mqtt_publish+0x36>
 8003bfa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d902      	bls.n	8003c08 <bsp_mqtt_publish+0x3c>
	{
		//printf("bsp_mqtt_publish: input error\n" );
		return ERR_VAL;
 8003c02:	f06f 0305 	mvn.w	r3, #5
 8003c06:	e01d      	b.n	8003c44 <bsp_mqtt_publish+0x78>
	}

    if(mqtt_client_is_connected(client) != pdTRUE)
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f00e f8bf 	bl	8011d8c <mqtt_client_is_connected>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d002      	beq.n	8003c1a <bsp_mqtt_publish+0x4e>
    {
		//printf("bsp_mqtt_publish: client is not connected\n");
        return ERR_CONN;
 8003c14:	f06f 030a 	mvn.w	r3, #10
 8003c18:	e014      	b.n	8003c44 <bsp_mqtt_publish+0x78>

    if (xSemaphoreTake(s__mqtt_publish_mutex, portMAX_DELAY) == pdPASS)
#endif /* USE_MQTT_MUTEX */

    {
	    err = mqtt_publish(client, pub_topic, pub_buf, data_len, qos, retain, mqtt_client_pub_request_cb, (void*)client);
 8003c1a:	887a      	ldrh	r2, [r7, #2]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	9303      	str	r3, [sp, #12]
 8003c20:	4b0a      	ldr	r3, [pc, #40]	; (8003c4c <bsp_mqtt_publish+0x80>)
 8003c22:	9302      	str	r3, [sp, #8]
 8003c24:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003c28:	9301      	str	r3, [sp, #4]
 8003c2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	4613      	mov	r3, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f00d fc30 	bl	801149c <mqtt_publish>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	75fb      	strb	r3, [r7, #23]
        //printf("bsp_mqtt_publish: mqtt_publish xSemaphoreTake\n");
        xSemaphoreGive(s__mqtt_publish_mutex);
#endif /* USE_MQTT_MUTEX */

    }
	return err;
 8003c40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	08003b8d 	.word	0x08003b8d

08003c50 <bsp_mqtt_request_cb>:

/*!

*/
static void bsp_mqtt_request_cb(void *arg, err_t err)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	70fb      	strb	r3, [r7, #3]
    if ( arg == NULL )
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
    }
	else
	{
		//printf("bsp_mqtt_request_cb: sub SUCCESS!\n");
	}
}
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
	...

08003c6c <bsp_mqtt_subscribe>:

/*!

*/
err_t bsp_mqtt_subscribe(mqtt_client_t* mqtt_client, char * sub_topic, uint8_t qos)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	4613      	mov	r3, r2
 8003c78:	71fb      	strb	r3, [r7, #7]
    //printf("bsp_mqtt_subscribe: Enter\n");

	if( ( mqtt_client == NULL) || ( sub_topic == NULL) || ( qos > 2 ) )
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d005      	beq.n	8003c8c <bsp_mqtt_subscribe+0x20>
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <bsp_mqtt_subscribe+0x20>
 8003c86:	79fb      	ldrb	r3, [r7, #7]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d902      	bls.n	8003c92 <bsp_mqtt_subscribe+0x26>
	{
        //printf("bsp_mqtt_subscribe: input error@@\n");
		return ERR_VAL;
 8003c8c:	f06f 0305 	mvn.w	r3, #5
 8003c90:	e016      	b.n	8003cc0 <bsp_mqtt_subscribe+0x54>
	}

	if ( mqtt_client_is_connected(mqtt_client) != pdTRUE )
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f00e f87a 	bl	8011d8c <mqtt_client_is_connected>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d002      	beq.n	8003ca4 <bsp_mqtt_subscribe+0x38>
	{
		//printf("bsp_mqtt_subscribe: mqtt is not connected, return ERR_CLSD.\n");
		return ERR_CLSD;
 8003c9e:	f06f 030e 	mvn.w	r3, #14
 8003ca2:	e00d      	b.n	8003cc0 <bsp_mqtt_subscribe+0x54>
	}

	err_t err;
	err = mqtt_subscribe(mqtt_client, sub_topic, qos, bsp_mqtt_request_cb, (void *)mqtt_client);  // subscribe and call back.
 8003ca4:	79fa      	ldrb	r2, [r7, #7]
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	9301      	str	r3, [sp, #4]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <bsp_mqtt_subscribe+0x5c>)
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f00d fcc6 	bl	8011644 <mqtt_sub_unsub>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	75fb      	strb	r3, [r7, #23]
	else
	{
		//printf("bsp_mqtt_subscribe: mqtt_subscribe SUCCESS, reason: %s\n", lwip_strerr(err));
	}

	return err;
 8003cbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	08003c51 	.word	0x08003c51

08003ccc <Mqtt_AddConnectOperation>:



BaseType_t Mqtt_AddConnectOperation()
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b09c      	sub	sp, #112	; 0x70
 8003cd0:	af00      	add	r7, sp, #0
	MqttRequest_t xRequest;

	xRequest.eOperation = eConnect;
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	713b      	strb	r3, [r7, #4]

	xQueueSend(MqttRequestQueue, &xRequest, portMAX_DELAY);
 8003cd6:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <Mqtt_AddConnectOperation+0x24>)
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	1d39      	adds	r1, r7, #4
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce2:	f009 fa01 	bl	800d0e8 <xQueueGenericSend>

	return 1;
 8003ce6:	2301      	movs	r3, #1

}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3770      	adds	r7, #112	; 0x70
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	200425b4 	.word	0x200425b4

08003cf4 <Mqtt_AddSendOperation>:

BaseType_t Mqtt_AddSendOperation (char topic[], char data[])
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b09e      	sub	sp, #120	; 0x78
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
	MqttRequest_t xRequest;
	//BaseType_t xret;


	xRequest.eOperation = eSend;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	733b      	strb	r3, [r7, #12]
	strcpy(xRequest.data, data);
 8003d02:	f107 030c 	add.w	r3, r7, #12
 8003d06:	3321      	adds	r3, #33	; 0x21
 8003d08:	6839      	ldr	r1, [r7, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f01a feb0 	bl	801ea70 <strcpy>
	strcpy(xRequest.topic, topic);
 8003d10:	f107 030c 	add.w	r3, r7, #12
 8003d14:	3301      	adds	r3, #1
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f01a fea9 	bl	801ea70 <strcpy>


	xQueueSend(MqttRequestQueue, &xRequest, portMAX_DELAY);  //Send Operation to the Queue
 8003d1e:	4b07      	ldr	r3, [pc, #28]	; (8003d3c <Mqtt_AddSendOperation+0x48>)
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	f107 010c 	add.w	r1, r7, #12
 8003d26:	2300      	movs	r3, #0
 8003d28:	f04f 32ff 	mov.w	r2, #4294967295
 8003d2c:	f009 f9dc 	bl	800d0e8 <xQueueGenericSend>

	return 1;
 8003d30:	2301      	movs	r3, #1

}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3778      	adds	r7, #120	; 0x78
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	200425b4 	.word	0x200425b4

08003d40 <Mqtt_AddOutputOperation>:

BaseType_t Mqtt_AddOutputOperation(char topic[], char* p_data)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b09e      	sub	sp, #120	; 0x78
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
	MqttRequest_t xRequest;
	//BaseType_t xret;


	xRequest.eOperation = eOutputTestData;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	733b      	strb	r3, [r7, #12]
	xRequest.p_out = p_data;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	673b      	str	r3, [r7, #112]	; 0x70
	strcpy(xRequest.topic, topic);
 8003d52:	f107 030c 	add.w	r3, r7, #12
 8003d56:	3301      	adds	r3, #1
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f01a fe88 	bl	801ea70 <strcpy>


	xQueueSend(MqttRequestQueue, &xRequest, portMAX_DELAY);  //Send Operation to the Queue
 8003d60:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <Mqtt_AddOutputOperation+0x3c>)
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	f107 010c 	add.w	r1, r7, #12
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6e:	f009 f9bb 	bl	800d0e8 <xQueueGenericSend>

	return 1;
 8003d72:	2301      	movs	r3, #1
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3778      	adds	r7, #120	; 0x78
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	200425b4 	.word	0x200425b4

08003d80 <Mqtt_AddReceiveOperation>:

BaseType_t Mqtt_AddReceiveOperation(char data[])
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b09e      	sub	sp, #120	; 0x78
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	MqttRequest_t xRequest;


	xRequest.eOperation = eReceive;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	733b      	strb	r3, [r7, #12]
	strcpy(xRequest.data, data);
 8003d8c:	f107 030c 	add.w	r3, r7, #12
 8003d90:	3321      	adds	r3, #33	; 0x21
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f01a fe6b 	bl	801ea70 <strcpy>

	xQueueSend(MqttRequestQueue, &xRequest, portMAX_DELAY);  //Send Operation to the Queue
 8003d9a:	4b07      	ldr	r3, [pc, #28]	; (8003db8 <Mqtt_AddReceiveOperation+0x38>)
 8003d9c:	6818      	ldr	r0, [r3, #0]
 8003d9e:	f107 010c 	add.w	r1, r7, #12
 8003da2:	2300      	movs	r3, #0
 8003da4:	f04f 32ff 	mov.w	r2, #4294967295
 8003da8:	f009 f99e 	bl	800d0e8 <xQueueGenericSend>

	return 1;
 8003dac:	2301      	movs	r3, #1

}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3778      	adds	r7, #120	; 0x78
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	200425b4 	.word	0x200425b4

08003dbc <Mqtt_AddErrorHandleOperation>:

BaseType_t Mqtt_AddErrorHandleOperation(int error)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b09e      	sub	sp, #120	; 0x78
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
	MqttRequest_t ErrorHandleRequest;

	ErrorHandleRequest.eOperation = eHandleMqttError;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	733b      	strb	r3, [r7, #12]
	ErrorHandleRequest.error = error;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	677b      	str	r3, [r7, #116]	; 0x74

	xQueueSend(MqttRequestQueue, &ErrorHandleRequest, portMAX_DELAY);
 8003dcc:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <Mqtt_AddErrorHandleOperation+0x2c>)
 8003dce:	6818      	ldr	r0, [r3, #0]
 8003dd0:	f107 010c 	add.w	r1, r7, #12
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003dda:	f009 f985 	bl	800d0e8 <xQueueGenericSend>

	return 1;
 8003dde:	2301      	movs	r3, #1
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3778      	adds	r7, #120	; 0x78
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	200425b4 	.word	0x200425b4

08003dec <Mqtt_Error_Handler>:

void Mqtt_Error_Handler(int error)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
	switch (error)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfa:	d03a      	beq.n	8003e72 <Mqtt_Error_Handler+0x86>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	da44      	bge.n	8003e8c <Mqtt_Error_Handler+0xa0>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a2a      	ldr	r2, [pc, #168]	; (8003eb0 <Mqtt_Error_Handler+0xc4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	dc12      	bgt.n	8003e30 <Mqtt_Error_Handler+0x44>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d83b      	bhi.n	8003e8c <Mqtt_Error_Handler+0xa0>
 8003e14:	a201      	add	r2, pc, #4	; (adr r2, 8003e1c <Mqtt_Error_Handler+0x30>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e45 	.word	0x08003e45
 8003e20:	08003e59 	.word	0x08003e59
 8003e24:	08003e4f 	.word	0x08003e4f
 8003e28:	08003e3b 	.word	0x08003e3b
 8003e2c:	08003e63 	.word	0x08003e63
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f113 0f0b 	cmn.w	r3, #11
 8003e36:	d019      	beq.n	8003e6c <Mqtt_Error_Handler+0x80>
 8003e38:	e028      	b.n	8003e8c <Mqtt_Error_Handler+0xa0>
	{
		case UCMD_CMD_LIST_NOT_FOUND:
			Mqtt_AddSendOperation(ERROR_TOPIC, "Command List not found\r\n");
 8003e3a:	491e      	ldr	r1, [pc, #120]	; (8003eb4 <Mqtt_Error_Handler+0xc8>)
 8003e3c:	481e      	ldr	r0, [pc, #120]	; (8003eb8 <Mqtt_Error_Handler+0xcc>)
 8003e3e:	f7ff ff59 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8003e42:	e030      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>
		case UCMD_CMD_NOT_FOUND:
			Mqtt_AddSendOperation(ERROR_TOPIC, "Command not found\r\n");
 8003e44:	491d      	ldr	r1, [pc, #116]	; (8003ebc <Mqtt_Error_Handler+0xd0>)
 8003e46:	481c      	ldr	r0, [pc, #112]	; (8003eb8 <Mqtt_Error_Handler+0xcc>)
 8003e48:	f7ff ff54 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8003e4c:	e02b      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>
		case UCMD_ARGS_NOT_VALID:
			Mqtt_AddSendOperation(ERROR_TOPIC, "Bad arguments for last CMD\r\n");
 8003e4e:	491c      	ldr	r1, [pc, #112]	; (8003ec0 <Mqtt_Error_Handler+0xd4>)
 8003e50:	4819      	ldr	r0, [pc, #100]	; (8003eb8 <Mqtt_Error_Handler+0xcc>)
 8003e52:	f7ff ff4f 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8003e56:	e026      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>
		case UCMD_NUM_ARGS_NOT_VALID:
			Mqtt_AddSendOperation(ERROR_TOPIC, "Invalid number of arguments for last CMD\r\n");
 8003e58:	491a      	ldr	r1, [pc, #104]	; (8003ec4 <Mqtt_Error_Handler+0xd8>)
 8003e5a:	4817      	ldr	r0, [pc, #92]	; (8003eb8 <Mqtt_Error_Handler+0xcc>)
 8003e5c:	f7ff ff4a 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8003e60:	e021      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>
		case UCMD_CMD_LAST_CMD_LOOP:
			Mqtt_AddSendOperation(ERROR_TOPIC, "Command unavailable\r\n");
 8003e62:	4919      	ldr	r1, [pc, #100]	; (8003ec8 <Mqtt_Error_Handler+0xdc>)
 8003e64:	4814      	ldr	r0, [pc, #80]	; (8003eb8 <Mqtt_Error_Handler+0xcc>)
 8003e66:	f7ff ff45 	bl	8003cf4 <Mqtt_AddSendOperation>
			break;
 8003e6a:	e01c      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>
		case ERR_CONN:
			Mqtt_AddConnectOperation();
 8003e6c:	f7ff ff2e 	bl	8003ccc <Mqtt_AddConnectOperation>
			break;
 8003e70:	e019      	b.n	8003ea6 <Mqtt_Error_Handler+0xba>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e76:	b672      	cpsid	i
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	b662      	cpsie	i
 8003e86:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e88:	bf00      	nop
		case ERR_MEM:
			//print debugger "ERR_MEM ERROR"
			configASSERT(0);  //Out of MEM on MQTT/LWIP
 8003e8a:	e7fe      	b.n	8003e8a <Mqtt_Error_Handler+0x9e>
	__asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e90:	b672      	cpsid	i
 8003e92:	f383 8811 	msr	BASEPRI, r3
 8003e96:	f3bf 8f6f 	isb	sy
 8003e9a:	f3bf 8f4f 	dsb	sy
 8003e9e:	b662      	cpsie	i
 8003ea0:	60bb      	str	r3, [r7, #8]
}
 8003ea2:	bf00      	nop
			break;
		default:
			//print debugger "Unhandled ERROR"
			configASSERT(0);  //Error not Handled, Check ERROR CODE
 8003ea4:	e7fe      	b.n	8003ea4 <Mqtt_Error_Handler+0xb8>
			break;
	}
}
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	80000004 	.word	0x80000004
 8003eb4:	08021388 	.word	0x08021388
 8003eb8:	080213a4 	.word	0x080213a4
 8003ebc:	080213b8 	.word	0x080213b8
 8003ec0:	080213cc 	.word	0x080213cc
 8003ec4:	080213ec 	.word	0x080213ec
 8003ec8:	08021418 	.word	0x08021418

08003ecc <MX_SPI3_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003ed0:	4b1b      	ldr	r3, [pc, #108]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003ed2:	4a1c      	ldr	r2, [pc, #112]	; (8003f44 <MX_SPI3_Init+0x78>)
 8003ed4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003ed6:	4b1a      	ldr	r3, [pc, #104]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003ed8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003edc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003ede:	4b18      	ldr	r3, [pc, #96]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ee4:	4b16      	ldr	r3, [pc, #88]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003ee6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003eea:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eec:	4b14      	ldr	r3, [pc, #80]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ef2:	4b13      	ldr	r3, [pc, #76]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003ef8:	4b11      	ldr	r3, [pc, #68]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003efa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003efe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003f00:	4b0f      	ldr	r3, [pc, #60]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f02:	2218      	movs	r2, #24
 8003f04:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f06:	4b0e      	ldr	r3, [pc, #56]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f12:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003f18:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f1a:	2207      	movs	r2, #7
 8003f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003f1e:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003f24:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003f2a:	4805      	ldr	r0, [pc, #20]	; (8003f40 <MX_SPI3_Init+0x74>)
 8003f2c:	f004 fd2a 	bl	8008984 <HAL_SPI_Init>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8003f36:	f7ff fcf5 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20042d84 	.word	0x20042d84
 8003f44:	40003c00 	.word	0x40003c00

08003f48 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003f4c:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f4e:	4a1c      	ldr	r2, [pc, #112]	; (8003fc0 <MX_SPI4_Init+0x78>)
 8003f50:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003f52:	4b1a      	ldr	r3, [pc, #104]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003f58:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003f5a:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f60:	4b16      	ldr	r3, [pc, #88]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003f66:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f68:	4b14      	ldr	r3, [pc, #80]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003f74:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f7a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003f7c:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f7e:	2220      	movs	r2, #32
 8003f80:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f82:	4b0e      	ldr	r3, [pc, #56]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f8e:	4b0b      	ldr	r3, [pc, #44]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8003f94:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f96:	2207      	movs	r2, #7
 8003f98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003f9a:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003fa0:	4b06      	ldr	r3, [pc, #24]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003fa6:	4805      	ldr	r0, [pc, #20]	; (8003fbc <MX_SPI4_Init+0x74>)
 8003fa8:	f004 fcec 	bl	8008984 <HAL_SPI_Init>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003fb2:	f7ff fcb7 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003fb6:	bf00      	nop
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20042de8 	.word	0x20042de8
 8003fc0:	40013400 	.word	0x40013400

08003fc4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b08c      	sub	sp, #48	; 0x30
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fcc:	f107 031c 	add.w	r3, r7, #28
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	605a      	str	r2, [r3, #4]
 8003fd6:	609a      	str	r2, [r3, #8]
 8003fd8:	60da      	str	r2, [r3, #12]
 8003fda:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a36      	ldr	r2, [pc, #216]	; (80040bc <HAL_SPI_MspInit+0xf8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d131      	bne.n	800404a <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003fe6:	4b36      	ldr	r3, [pc, #216]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	4a35      	ldr	r2, [pc, #212]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8003fec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ff2:	4b33      	ldr	r3, [pc, #204]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ffa:	61bb      	str	r3, [r7, #24]
 8003ffc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ffe:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	4a2f      	ldr	r2, [pc, #188]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8004004:	f043 0304 	orr.w	r3, r3, #4
 8004008:	6313      	str	r3, [r2, #48]	; 0x30
 800400a:	4b2d      	ldr	r3, [pc, #180]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	617b      	str	r3, [r7, #20]
 8004014:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = ADC1_SCK_Pin|ADC1_MISO_Pin|ADC1_MOSI_Pin;
 8004016:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800401a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800401c:	2302      	movs	r3, #2
 800401e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004020:	2300      	movs	r3, #0
 8004022:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004024:	2303      	movs	r3, #3
 8004026:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004028:	2306      	movs	r3, #6
 800402a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800402c:	f107 031c 	add.w	r3, r7, #28
 8004030:	4619      	mov	r1, r3
 8004032:	4824      	ldr	r0, [pc, #144]	; (80040c4 <HAL_SPI_MspInit+0x100>)
 8004034:	f003 f964 	bl	8007300 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8004038:	2200      	movs	r2, #0
 800403a:	2105      	movs	r1, #5
 800403c:	2033      	movs	r0, #51	; 0x33
 800403e:	f001 fdd9 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8004042:	2033      	movs	r0, #51	; 0x33
 8004044:	f001 fdf2 	bl	8005c2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004048:	e034      	b.n	80040b4 <HAL_SPI_MspInit+0xf0>
  else if(spiHandle->Instance==SPI4)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1e      	ldr	r2, [pc, #120]	; (80040c8 <HAL_SPI_MspInit+0x104>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d12f      	bne.n	80040b4 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004054:	4b1a      	ldr	r3, [pc, #104]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8004056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004058:	4a19      	ldr	r2, [pc, #100]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 800405a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800405e:	6453      	str	r3, [r2, #68]	; 0x44
 8004060:	4b17      	ldr	r3, [pc, #92]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8004062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004064:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800406c:	4b14      	ldr	r3, [pc, #80]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 800406e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004070:	4a13      	ldr	r2, [pc, #76]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 8004072:	f043 0310 	orr.w	r3, r3, #16
 8004076:	6313      	str	r3, [r2, #48]	; 0x30
 8004078:	4b11      	ldr	r3, [pc, #68]	; (80040c0 <HAL_SPI_MspInit+0xfc>)
 800407a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407c:	f003 0310 	and.w	r3, r3, #16
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC2_SCK_Pin|ADC2_MISO_Pin|ADC2_MOSI_Pin;
 8004084:	2364      	movs	r3, #100	; 0x64
 8004086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004088:	2302      	movs	r3, #2
 800408a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408c:	2300      	movs	r3, #0
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004090:	2303      	movs	r3, #3
 8004092:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004094:	2305      	movs	r3, #5
 8004096:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004098:	f107 031c 	add.w	r3, r7, #28
 800409c:	4619      	mov	r1, r3
 800409e:	480b      	ldr	r0, [pc, #44]	; (80040cc <HAL_SPI_MspInit+0x108>)
 80040a0:	f003 f92e 	bl	8007300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 80040a4:	2200      	movs	r2, #0
 80040a6:	2105      	movs	r1, #5
 80040a8:	2054      	movs	r0, #84	; 0x54
 80040aa:	f001 fda3 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80040ae:	2054      	movs	r0, #84	; 0x54
 80040b0:	f001 fdbc 	bl	8005c2c <HAL_NVIC_EnableIRQ>
}
 80040b4:	bf00      	nop
 80040b6:	3730      	adds	r7, #48	; 0x30
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40003c00 	.word	0x40003c00
 80040c0:	40023800 	.word	0x40023800
 80040c4:	40020800 	.word	0x40020800
 80040c8:	40013400 	.word	0x40013400
 80040cc:	40021000 	.word	0x40021000

080040d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80040d6:	4b11      	ldr	r3, [pc, #68]	; (800411c <HAL_MspInit+0x4c>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	4a10      	ldr	r2, [pc, #64]	; (800411c <HAL_MspInit+0x4c>)
 80040dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040e0:	6413      	str	r3, [r2, #64]	; 0x40
 80040e2:	4b0e      	ldr	r3, [pc, #56]	; (800411c <HAL_MspInit+0x4c>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ea:	607b      	str	r3, [r7, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ee:	4b0b      	ldr	r3, [pc, #44]	; (800411c <HAL_MspInit+0x4c>)
 80040f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f2:	4a0a      	ldr	r2, [pc, #40]	; (800411c <HAL_MspInit+0x4c>)
 80040f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040f8:	6453      	str	r3, [r2, #68]	; 0x44
 80040fa:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_MspInit+0x4c>)
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004106:	2200      	movs	r2, #0
 8004108:	210f      	movs	r1, #15
 800410a:	f06f 0001 	mvn.w	r0, #1
 800410e:	f001 fd71 	bl	8005bf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004112:	bf00      	nop
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40023800 	.word	0x40023800

08004120 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08c      	sub	sp, #48	; 0x30
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004130:	4b2f      	ldr	r3, [pc, #188]	; (80041f0 <HAL_InitTick+0xd0>)
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	4a2e      	ldr	r2, [pc, #184]	; (80041f0 <HAL_InitTick+0xd0>)
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	6453      	str	r3, [r2, #68]	; 0x44
 800413c:	4b2c      	ldr	r3, [pc, #176]	; (80041f0 <HAL_InitTick+0xd0>)
 800413e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004148:	f107 020c 	add.w	r2, r7, #12
 800414c:	f107 0310 	add.w	r3, r7, #16
 8004150:	4611      	mov	r1, r2
 8004152:	4618      	mov	r0, r3
 8004154:	f003 ffbc 	bl	80080d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004158:	f003 ffa6 	bl	80080a8 <HAL_RCC_GetPCLK2Freq>
 800415c:	4603      	mov	r3, r0
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004164:	4a23      	ldr	r2, [pc, #140]	; (80041f4 <HAL_InitTick+0xd4>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	0c9b      	lsrs	r3, r3, #18
 800416c:	3b01      	subs	r3, #1
 800416e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004170:	4b21      	ldr	r3, [pc, #132]	; (80041f8 <HAL_InitTick+0xd8>)
 8004172:	4a22      	ldr	r2, [pc, #136]	; (80041fc <HAL_InitTick+0xdc>)
 8004174:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004176:	4b20      	ldr	r3, [pc, #128]	; (80041f8 <HAL_InitTick+0xd8>)
 8004178:	f240 32e7 	movw	r2, #999	; 0x3e7
 800417c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800417e:	4a1e      	ldr	r2, [pc, #120]	; (80041f8 <HAL_InitTick+0xd8>)
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004184:	4b1c      	ldr	r3, [pc, #112]	; (80041f8 <HAL_InitTick+0xd8>)
 8004186:	2200      	movs	r2, #0
 8004188:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800418a:	4b1b      	ldr	r3, [pc, #108]	; (80041f8 <HAL_InitTick+0xd8>)
 800418c:	2200      	movs	r2, #0
 800418e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004190:	4b19      	ldr	r3, [pc, #100]	; (80041f8 <HAL_InitTick+0xd8>)
 8004192:	2200      	movs	r2, #0
 8004194:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004196:	4818      	ldr	r0, [pc, #96]	; (80041f8 <HAL_InitTick+0xd8>)
 8004198:	f005 fac8 	bl	800972c <HAL_TIM_Base_Init>
 800419c:	4603      	mov	r3, r0
 800419e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80041a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d11b      	bne.n	80041e2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80041aa:	4813      	ldr	r0, [pc, #76]	; (80041f8 <HAL_InitTick+0xd8>)
 80041ac:	f005 fb16 	bl	80097dc <HAL_TIM_Base_Start_IT>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80041b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d111      	bne.n	80041e2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80041be:	2019      	movs	r0, #25
 80041c0:	f001 fd34 	bl	8005c2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b0f      	cmp	r3, #15
 80041c8:	d808      	bhi.n	80041dc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80041ca:	2200      	movs	r2, #0
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	2019      	movs	r0, #25
 80041d0:	f001 fd10 	bl	8005bf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80041d4:	4a0a      	ldr	r2, [pc, #40]	; (8004200 <HAL_InitTick+0xe0>)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	e002      	b.n	80041e2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80041e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3730      	adds	r7, #48	; 0x30
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40023800 	.word	0x40023800
 80041f4:	431bde83 	.word	0x431bde83
 80041f8:	20042e4c 	.word	0x20042e4c
 80041fc:	40010000 	.word	0x40010000
 8004200:	200002fc 	.word	0x200002fc

08004204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004208:	e7fe      	b.n	8004208 <NMI_Handler+0x4>

0800420a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800420a:	b480      	push	{r7}
 800420c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800420e:	e7fe      	b.n	800420e <HardFault_Handler+0x4>

08004210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004214:	e7fe      	b.n	8004214 <MemManage_Handler+0x4>

08004216 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004216:	b480      	push	{r7}
 8004218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800421a:	e7fe      	b.n	800421a <BusFault_Handler+0x4>

0800421c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004220:	e7fe      	b.n	8004220 <UsageFault_Handler+0x4>

08004222 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004222:	b480      	push	{r7}
 8004224:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004226:	bf00      	nop
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004234:	4802      	ldr	r0, [pc, #8]	; (8004240 <CAN1_RX0_IRQHandler+0x10>)
 8004236:	f001 fa00 	bl	800563a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800423a:	bf00      	nop
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	20000654 	.word	0x20000654

08004244 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004248:	4802      	ldr	r0, [pc, #8]	; (8004254 <CAN1_RX1_IRQHandler+0x10>)
 800424a:	f001 f9f6 	bl	800563a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800424e:	bf00      	nop
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	20000654 	.word	0x20000654

08004258 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800425c:	4802      	ldr	r0, [pc, #8]	; (8004268 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800425e:	f005 fc99 	bl	8009b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004262:	bf00      	nop
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20042e4c 	.word	0x20042e4c

0800426c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004270:	4802      	ldr	r0, [pc, #8]	; (800427c <USART3_IRQHandler+0x10>)
 8004272:	f006 f995 	bl	800a5a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004276:	bf00      	nop
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	200430dc 	.word	0x200430dc

08004280 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8004284:	4802      	ldr	r0, [pc, #8]	; (8004290 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004286:	f005 fc85 	bl	8009b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800428a:	bf00      	nop
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	20042f34 	.word	0x20042f34

08004294 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8004298:	4802      	ldr	r0, [pc, #8]	; (80042a4 <SPI3_IRQHandler+0x10>)
 800429a:	f004 ff9f 	bl	80091dc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800429e:	bf00      	nop
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	20042d84 	.word	0x20042d84

080042a8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80042ac:	4802      	ldr	r0, [pc, #8]	; (80042b8 <UART4_IRQHandler+0x10>)
 80042ae:	f006 f977 	bl	800a5a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80042b2:	bf00      	nop
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	20042fcc 	.word	0x20042fcc

080042bc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80042c0:	4802      	ldr	r0, [pc, #8]	; (80042cc <UART5_IRQHandler+0x10>)
 80042c2:	f006 f96d 	bl	800a5a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80042c6:	bf00      	nop
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20043054 	.word	0x20043054

080042d0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80042d4:	4802      	ldr	r0, [pc, #8]	; (80042e0 <ETH_IRQHandler+0x10>)
 80042d6:	f002 f93f 	bl	8006558 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20047b4c 	.word	0x20047b4c

080042e4 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80042e8:	4802      	ldr	r0, [pc, #8]	; (80042f4 <SPI4_IRQHandler+0x10>)
 80042ea:	f004 ff77 	bl	80091dc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80042ee:	bf00      	nop
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	20042de8 	.word	0x20042de8

080042f8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004300:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004304:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d013      	beq.n	8004338 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004310:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004314:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004318:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00b      	beq.n	8004338 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004320:	e000      	b.n	8004324 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004322:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004324:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f9      	beq.n	8004322 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800432e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004338:	687b      	ldr	r3, [r7, #4]
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004346:	b480      	push	{r7}
 8004348:	af00      	add	r7, sp, #0
  return 1;
 800434a:	2301      	movs	r3, #1
}
 800434c:	4618      	mov	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
	...

08004358 <_kill>:

int _kill(int pid, int sig)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004362:	4b05      	ldr	r3, [pc, #20]	; (8004378 <_kill+0x20>)
 8004364:	2216      	movs	r2, #22
 8004366:	601a      	str	r2, [r3, #0]
  return -1;
 8004368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	2007928c 	.word	0x2007928c

0800437c <_exit>:

void _exit (int status)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004384:	f04f 31ff 	mov.w	r1, #4294967295
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f7ff ffe5 	bl	8004358 <_kill>
  while (1) {}    /* Make sure we hang here */
 800438e:	e7fe      	b.n	800438e <_exit+0x12>

08004390 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b086      	sub	sp, #24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	e00a      	b.n	80043b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80043a2:	f3af 8000 	nop.w
 80043a6:	4601      	mov	r1, r0
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	60ba      	str	r2, [r7, #8]
 80043ae:	b2ca      	uxtb	r2, r1
 80043b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	3301      	adds	r3, #1
 80043b6:	617b      	str	r3, [r7, #20]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	429a      	cmp	r2, r3
 80043be:	dbf0      	blt.n	80043a2 <_read+0x12>
  }

  return len;
 80043c0:	687b      	ldr	r3, [r7, #4]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b086      	sub	sp, #24
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	60f8      	str	r0, [r7, #12]
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	e009      	b.n	80043f0 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	1c5a      	adds	r2, r3, #1
 80043e0:	60ba      	str	r2, [r7, #8]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff ff87 	bl	80042f8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	3301      	adds	r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	dbf1      	blt.n	80043dc <_write+0x12>
  }
  return len;
 80043f8:	687b      	ldr	r3, [r7, #4]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <_close>:

int _close(int file)
{
 8004402:	b480      	push	{r7}
 8004404:	b083      	sub	sp, #12
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800440a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800440e:	4618      	mov	r0, r3
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800442a:	605a      	str	r2, [r3, #4]
  return 0;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <_isatty>:

int _isatty(int file)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004442:	2301      	movs	r3, #1
}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
	...

0800446c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004474:	4a14      	ldr	r2, [pc, #80]	; (80044c8 <_sbrk+0x5c>)
 8004476:	4b15      	ldr	r3, [pc, #84]	; (80044cc <_sbrk+0x60>)
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <_sbrk+0x64>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004488:	4b11      	ldr	r3, [pc, #68]	; (80044d0 <_sbrk+0x64>)
 800448a:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <_sbrk+0x68>)
 800448c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800448e:	4b10      	ldr	r3, [pc, #64]	; (80044d0 <_sbrk+0x64>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4413      	add	r3, r2
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	429a      	cmp	r2, r3
 800449a:	d205      	bcs.n	80044a8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800449c:	4b0e      	ldr	r3, [pc, #56]	; (80044d8 <_sbrk+0x6c>)
 800449e:	220c      	movs	r2, #12
 80044a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044a2:	f04f 33ff 	mov.w	r3, #4294967295
 80044a6:	e009      	b.n	80044bc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80044a8:	4b09      	ldr	r3, [pc, #36]	; (80044d0 <_sbrk+0x64>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044ae:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <_sbrk+0x64>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	4a06      	ldr	r2, [pc, #24]	; (80044d0 <_sbrk+0x64>)
 80044b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044ba:	68fb      	ldr	r3, [r7, #12]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	20080000 	.word	0x20080000
 80044cc:	00000400 	.word	0x00000400
 80044d0:	20042e98 	.word	0x20042e98
 80044d4:	20079290 	.word	0x20079290
 80044d8:	2007928c 	.word	0x2007928c

080044dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044e0:	4b06      	ldr	r3, [pc, #24]	; (80044fc <SystemInit+0x20>)
 80044e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e6:	4a05      	ldr	r2, [pc, #20]	; (80044fc <SystemInit+0x20>)
 80044e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044f0:	bf00      	nop
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	e000ed00 	.word	0xe000ed00

08004500 <MX_TIM3_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b08c      	sub	sp, #48	; 0x30
 8004504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004506:	f107 030c 	add.w	r3, r7, #12
 800450a:	2224      	movs	r2, #36	; 0x24
 800450c:	2100      	movs	r1, #0
 800450e:	4618      	mov	r0, r3
 8004510:	f019 fbee 	bl	801dcf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004514:	463b      	mov	r3, r7
 8004516:	2200      	movs	r2, #0
 8004518:	601a      	str	r2, [r3, #0]
 800451a:	605a      	str	r2, [r3, #4]
 800451c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800451e:	4b21      	ldr	r3, [pc, #132]	; (80045a4 <MX_TIM3_Init+0xa4>)
 8004520:	4a21      	ldr	r2, [pc, #132]	; (80045a8 <MX_TIM3_Init+0xa8>)
 8004522:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004524:	4b1f      	ldr	r3, [pc, #124]	; (80045a4 <MX_TIM3_Init+0xa4>)
 8004526:	2200      	movs	r2, #0
 8004528:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800452a:	4b1e      	ldr	r3, [pc, #120]	; (80045a4 <MX_TIM3_Init+0xa4>)
 800452c:	2200      	movs	r2, #0
 800452e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004530:	4b1c      	ldr	r3, [pc, #112]	; (80045a4 <MX_TIM3_Init+0xa4>)
 8004532:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004536:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004538:	4b1a      	ldr	r3, [pc, #104]	; (80045a4 <MX_TIM3_Init+0xa4>)
 800453a:	2200      	movs	r2, #0
 800453c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800453e:	4b19      	ldr	r3, [pc, #100]	; (80045a4 <MX_TIM3_Init+0xa4>)
 8004540:	2280      	movs	r2, #128	; 0x80
 8004542:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004544:	2303      	movs	r3, #3
 8004546:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004548:	2300      	movs	r3, #0
 800454a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800454c:	2301      	movs	r3, #1
 800454e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004550:	2300      	movs	r3, #0
 8004552:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8004554:	230a      	movs	r3, #10
 8004556:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004558:	2300      	movs	r3, #0
 800455a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800455c:	2301      	movs	r3, #1
 800455e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004560:	2300      	movs	r3, #0
 8004562:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8004564:	230a      	movs	r3, #10
 8004566:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004568:	f107 030c 	add.w	r3, r7, #12
 800456c:	4619      	mov	r1, r3
 800456e:	480d      	ldr	r0, [pc, #52]	; (80045a4 <MX_TIM3_Init+0xa4>)
 8004570:	f005 f9dc 	bl	800992c <HAL_TIM_Encoder_Init>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800457a:	f7ff f9d3 	bl	8003924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800457e:	2300      	movs	r3, #0
 8004580:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004586:	463b      	mov	r3, r7
 8004588:	4619      	mov	r1, r3
 800458a:	4806      	ldr	r0, [pc, #24]	; (80045a4 <MX_TIM3_Init+0xa4>)
 800458c:	f005 fd10 	bl	8009fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004596:	f7ff f9c5 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800459a:	bf00      	nop
 800459c:	3730      	adds	r7, #48	; 0x30
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	20042e9c 	.word	0x20042e9c
 80045a8:	40000400 	.word	0x40000400

080045ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b08c      	sub	sp, #48	; 0x30
 80045b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80045b2:	f107 030c 	add.w	r3, r7, #12
 80045b6:	2224      	movs	r2, #36	; 0x24
 80045b8:	2100      	movs	r1, #0
 80045ba:	4618      	mov	r0, r3
 80045bc:	f019 fb98 	bl	801dcf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045c0:	463b      	mov	r3, r7
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	605a      	str	r2, [r3, #4]
 80045c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80045ca:	4b21      	ldr	r3, [pc, #132]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045cc:	4a21      	ldr	r2, [pc, #132]	; (8004654 <MX_TIM4_Init+0xa8>)
 80045ce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80045d0:	4b1f      	ldr	r3, [pc, #124]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045d6:	4b1e      	ldr	r3, [pc, #120]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045d8:	2200      	movs	r2, #0
 80045da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80045dc:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045e4:	4b1a      	ldr	r3, [pc, #104]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045ea:	4b19      	ldr	r3, [pc, #100]	; (8004650 <MX_TIM4_Init+0xa4>)
 80045ec:	2280      	movs	r2, #128	; 0x80
 80045ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80045f0:	2303      	movs	r3, #3
 80045f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80045f4:	2300      	movs	r3, #0
 80045f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80045f8:	2301      	movs	r3, #1
 80045fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80045fc:	2300      	movs	r3, #0
 80045fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8004600:	230a      	movs	r3, #10
 8004602:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004604:	2300      	movs	r3, #0
 8004606:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004608:	2301      	movs	r3, #1
 800460a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800460c:	2300      	movs	r3, #0
 800460e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8004610:	230a      	movs	r3, #10
 8004612:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004614:	f107 030c 	add.w	r3, r7, #12
 8004618:	4619      	mov	r1, r3
 800461a:	480d      	ldr	r0, [pc, #52]	; (8004650 <MX_TIM4_Init+0xa4>)
 800461c:	f005 f986 	bl	800992c <HAL_TIM_Encoder_Init>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8004626:	f7ff f97d 	bl	8003924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800462a:	2300      	movs	r3, #0
 800462c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004632:	463b      	mov	r3, r7
 8004634:	4619      	mov	r1, r3
 8004636:	4806      	ldr	r0, [pc, #24]	; (8004650 <MX_TIM4_Init+0xa4>)
 8004638:	f005 fcba 	bl	8009fb0 <HAL_TIMEx_MasterConfigSynchronization>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8004642:	f7ff f96f 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004646:	bf00      	nop
 8004648:	3730      	adds	r7, #48	; 0x30
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20042ee8 	.word	0x20042ee8
 8004654:	40000800 	.word	0x40000800

08004658 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800465c:	4b0e      	ldr	r3, [pc, #56]	; (8004698 <MX_TIM13_Init+0x40>)
 800465e:	4a0f      	ldr	r2, [pc, #60]	; (800469c <MX_TIM13_Init+0x44>)
 8004660:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <MX_TIM13_Init+0x40>)
 8004664:	2200      	movs	r2, #0
 8004666:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <MX_TIM13_Init+0x40>)
 800466a:	2200      	movs	r2, #0
 800466c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 64799;
 800466e:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <MX_TIM13_Init+0x40>)
 8004670:	f64f 521f 	movw	r2, #64799	; 0xfd1f
 8004674:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004676:	4b08      	ldr	r3, [pc, #32]	; (8004698 <MX_TIM13_Init+0x40>)
 8004678:	2200      	movs	r2, #0
 800467a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800467c:	4b06      	ldr	r3, [pc, #24]	; (8004698 <MX_TIM13_Init+0x40>)
 800467e:	2280      	movs	r2, #128	; 0x80
 8004680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004682:	4805      	ldr	r0, [pc, #20]	; (8004698 <MX_TIM13_Init+0x40>)
 8004684:	f005 f852 	bl	800972c <HAL_TIM_Base_Init>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800468e:	f7ff f949 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8004692:	bf00      	nop
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20042f34 	.word	0x20042f34
 800469c:	40001c00 	.word	0x40001c00

080046a0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80046a4:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046a6:	4a0f      	ldr	r2, [pc, #60]	; (80046e4 <MX_TIM14_Init+0x44>)
 80046a8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80046aa:	4b0d      	ldr	r3, [pc, #52]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80046b6:	4b0a      	ldr	r3, [pc, #40]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046bc:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046be:	4b08      	ldr	r3, [pc, #32]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046c4:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80046ca:	4805      	ldr	r0, [pc, #20]	; (80046e0 <MX_TIM14_Init+0x40>)
 80046cc:	f005 f82e 	bl	800972c <HAL_TIM_Base_Init>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80046d6:	f7ff f925 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20042f80 	.word	0x20042f80
 80046e4:	40002000 	.word	0x40002000

080046e8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08c      	sub	sp, #48	; 0x30
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f0:	f107 031c 	add.w	r3, r7, #28
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	605a      	str	r2, [r3, #4]
 80046fa:	609a      	str	r2, [r3, #8]
 80046fc:	60da      	str	r2, [r3, #12]
 80046fe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a2e      	ldr	r2, [pc, #184]	; (80047c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d128      	bne.n	800475c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800470a:	4b2e      	ldr	r3, [pc, #184]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	4a2d      	ldr	r2, [pc, #180]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004710:	f043 0302 	orr.w	r3, r3, #2
 8004714:	6413      	str	r3, [r2, #64]	; 0x40
 8004716:	4b2b      	ldr	r3, [pc, #172]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	61bb      	str	r3, [r7, #24]
 8004720:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004722:	4b28      	ldr	r3, [pc, #160]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004726:	4a27      	ldr	r2, [pc, #156]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004728:	f043 0304 	orr.w	r3, r3, #4
 800472c:	6313      	str	r3, [r2, #48]	; 0x30
 800472e:	4b25      	ldr	r3, [pc, #148]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC2_CH1_Pin|ENC2_CH2_Pin;
 800473a:	23c0      	movs	r3, #192	; 0xc0
 800473c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473e:	2302      	movs	r3, #2
 8004740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	2300      	movs	r3, #0
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004746:	2300      	movs	r3, #0
 8004748:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800474a:	2302      	movs	r3, #2
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800474e:	f107 031c 	add.w	r3, r7, #28
 8004752:	4619      	mov	r1, r3
 8004754:	481c      	ldr	r0, [pc, #112]	; (80047c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004756:	f002 fdd3 	bl	8007300 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800475a:	e02d      	b.n	80047b8 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(tim_encoderHandle->Instance==TIM4)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a1a      	ldr	r2, [pc, #104]	; (80047cc <HAL_TIM_Encoder_MspInit+0xe4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d128      	bne.n	80047b8 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004766:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	4a16      	ldr	r2, [pc, #88]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800476c:	f043 0304 	orr.w	r3, r3, #4
 8004770:	6413      	str	r3, [r2, #64]	; 0x40
 8004772:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800477e:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	4a10      	ldr	r2, [pc, #64]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004784:	f043 0308 	orr.w	r3, r3, #8
 8004788:	6313      	str	r3, [r2, #48]	; 0x30
 800478a:	4b0e      	ldr	r3, [pc, #56]	; (80047c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 8004796:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800479a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479c:	2302      	movs	r3, #2
 800479e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a0:	2300      	movs	r3, #0
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a4:	2300      	movs	r3, #0
 80047a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80047a8:	2302      	movs	r3, #2
 80047aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047ac:	f107 031c 	add.w	r3, r7, #28
 80047b0:	4619      	mov	r1, r3
 80047b2:	4807      	ldr	r0, [pc, #28]	; (80047d0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80047b4:	f002 fda4 	bl	8007300 <HAL_GPIO_Init>
}
 80047b8:	bf00      	nop
 80047ba:	3730      	adds	r7, #48	; 0x30
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40000400 	.word	0x40000400
 80047c4:	40023800 	.word	0x40023800
 80047c8:	40020800 	.word	0x40020800
 80047cc:	40000800 	.word	0x40000800
 80047d0:	40020c00 	.word	0x40020c00

080047d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <HAL_TIM_Base_MspInit+0x68>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d114      	bne.n	8004810 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80047e6:	4b16      	ldr	r3, [pc, #88]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ea:	4a15      	ldr	r2, [pc, #84]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 80047ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047f0:	6413      	str	r3, [r2, #64]	; 0x40
 80047f2:	4b13      	ldr	r3, [pc, #76]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 80047f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80047fe:	2200      	movs	r2, #0
 8004800:	2105      	movs	r1, #5
 8004802:	202c      	movs	r0, #44	; 0x2c
 8004804:	f001 f9f6 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004808:	202c      	movs	r0, #44	; 0x2c
 800480a:	f001 fa0f 	bl	8005c2c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800480e:	e010      	b.n	8004832 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM14)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a0b      	ldr	r2, [pc, #44]	; (8004844 <HAL_TIM_Base_MspInit+0x70>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d10b      	bne.n	8004832 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800481a:	4b09      	ldr	r3, [pc, #36]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	4a08      	ldr	r2, [pc, #32]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 8004820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004824:	6413      	str	r3, [r2, #64]	; 0x40
 8004826:	4b06      	ldr	r3, [pc, #24]	; (8004840 <HAL_TIM_Base_MspInit+0x6c>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	68bb      	ldr	r3, [r7, #8]
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40001c00 	.word	0x40001c00
 8004840:	40023800 	.word	0x40023800
 8004844:	40002000 	.word	0x40002000

08004848 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800484c:	4b14      	ldr	r3, [pc, #80]	; (80048a0 <MX_UART4_Init+0x58>)
 800484e:	4a15      	ldr	r2, [pc, #84]	; (80048a4 <MX_UART4_Init+0x5c>)
 8004850:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004852:	4b13      	ldr	r3, [pc, #76]	; (80048a0 <MX_UART4_Init+0x58>)
 8004854:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004858:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800485a:	4b11      	ldr	r3, [pc, #68]	; (80048a0 <MX_UART4_Init+0x58>)
 800485c:	2200      	movs	r2, #0
 800485e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004860:	4b0f      	ldr	r3, [pc, #60]	; (80048a0 <MX_UART4_Init+0x58>)
 8004862:	2200      	movs	r2, #0
 8004864:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004866:	4b0e      	ldr	r3, [pc, #56]	; (80048a0 <MX_UART4_Init+0x58>)
 8004868:	2200      	movs	r2, #0
 800486a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800486c:	4b0c      	ldr	r3, [pc, #48]	; (80048a0 <MX_UART4_Init+0x58>)
 800486e:	220c      	movs	r2, #12
 8004870:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004872:	4b0b      	ldr	r3, [pc, #44]	; (80048a0 <MX_UART4_Init+0x58>)
 8004874:	2200      	movs	r2, #0
 8004876:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004878:	4b09      	ldr	r3, [pc, #36]	; (80048a0 <MX_UART4_Init+0x58>)
 800487a:	2200      	movs	r2, #0
 800487c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800487e:	4b08      	ldr	r3, [pc, #32]	; (80048a0 <MX_UART4_Init+0x58>)
 8004880:	2200      	movs	r2, #0
 8004882:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004884:	4b06      	ldr	r3, [pc, #24]	; (80048a0 <MX_UART4_Init+0x58>)
 8004886:	2200      	movs	r2, #0
 8004888:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800488a:	4805      	ldr	r0, [pc, #20]	; (80048a0 <MX_UART4_Init+0x58>)
 800488c:	f005 fc3c 	bl	800a108 <HAL_UART_Init>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8004896:	f7ff f845 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800489a:	bf00      	nop
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	20042fcc 	.word	0x20042fcc
 80048a4:	40004c00 	.word	0x40004c00

080048a8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80048ac:	4b14      	ldr	r3, [pc, #80]	; (8004900 <MX_UART5_Init+0x58>)
 80048ae:	4a15      	ldr	r2, [pc, #84]	; (8004904 <MX_UART5_Init+0x5c>)
 80048b0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80048b2:	4b13      	ldr	r3, [pc, #76]	; (8004900 <MX_UART5_Init+0x58>)
 80048b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80048b8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80048ba:	4b11      	ldr	r3, [pc, #68]	; (8004900 <MX_UART5_Init+0x58>)
 80048bc:	2200      	movs	r2, #0
 80048be:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80048c0:	4b0f      	ldr	r3, [pc, #60]	; (8004900 <MX_UART5_Init+0x58>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80048c6:	4b0e      	ldr	r3, [pc, #56]	; (8004900 <MX_UART5_Init+0x58>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <MX_UART5_Init+0x58>)
 80048ce:	220c      	movs	r2, #12
 80048d0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048d2:	4b0b      	ldr	r3, [pc, #44]	; (8004900 <MX_UART5_Init+0x58>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80048d8:	4b09      	ldr	r3, [pc, #36]	; (8004900 <MX_UART5_Init+0x58>)
 80048da:	2200      	movs	r2, #0
 80048dc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048de:	4b08      	ldr	r3, [pc, #32]	; (8004900 <MX_UART5_Init+0x58>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048e4:	4b06      	ldr	r3, [pc, #24]	; (8004900 <MX_UART5_Init+0x58>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80048ea:	4805      	ldr	r0, [pc, #20]	; (8004900 <MX_UART5_Init+0x58>)
 80048ec:	f005 fc0c 	bl	800a108 <HAL_UART_Init>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <MX_UART5_Init+0x52>
  {
    Error_Handler();
 80048f6:	f7ff f815 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	20043054 	.word	0x20043054
 8004904:	40005000 	.word	0x40005000

08004908 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800490c:	4b14      	ldr	r3, [pc, #80]	; (8004960 <MX_USART3_UART_Init+0x58>)
 800490e:	4a15      	ldr	r2, [pc, #84]	; (8004964 <MX_USART3_UART_Init+0x5c>)
 8004910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8004912:	4b13      	ldr	r3, [pc, #76]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004914:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8004918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800491a:	4b11      	ldr	r3, [pc, #68]	; (8004960 <MX_USART3_UART_Init+0x58>)
 800491c:	2200      	movs	r2, #0
 800491e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004920:	4b0f      	ldr	r3, [pc, #60]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004922:	2200      	movs	r2, #0
 8004924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004926:	4b0e      	ldr	r3, [pc, #56]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004928:	2200      	movs	r2, #0
 800492a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800492c:	4b0c      	ldr	r3, [pc, #48]	; (8004960 <MX_USART3_UART_Init+0x58>)
 800492e:	220c      	movs	r2, #12
 8004930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004932:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004934:	2200      	movs	r2, #0
 8004936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004938:	4b09      	ldr	r3, [pc, #36]	; (8004960 <MX_USART3_UART_Init+0x58>)
 800493a:	2200      	movs	r2, #0
 800493c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800493e:	4b08      	ldr	r3, [pc, #32]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004940:	2200      	movs	r2, #0
 8004942:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004944:	4b06      	ldr	r3, [pc, #24]	; (8004960 <MX_USART3_UART_Init+0x58>)
 8004946:	2200      	movs	r2, #0
 8004948:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LIN_Init(&huart3, UART_LINBREAKDETECTLENGTH_10B) != HAL_OK)
 800494a:	2100      	movs	r1, #0
 800494c:	4804      	ldr	r0, [pc, #16]	; (8004960 <MX_USART3_UART_Init+0x58>)
 800494e:	f005 fc29 	bl	800a1a4 <HAL_LIN_Init>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
 8004958:	f7fe ffe4 	bl	8003924 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800495c:	bf00      	nop
 800495e:	bd80      	pop	{r7, pc}
 8004960:	200430dc 	.word	0x200430dc
 8004964:	40004800 	.word	0x40004800

08004968 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b0b2      	sub	sp, #200	; 0xc8
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004970:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	605a      	str	r2, [r3, #4]
 800497a:	609a      	str	r2, [r3, #8]
 800497c:	60da      	str	r2, [r3, #12]
 800497e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004980:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004984:	2290      	movs	r2, #144	; 0x90
 8004986:	2100      	movs	r1, #0
 8004988:	4618      	mov	r0, r3
 800498a:	f019 f9b1 	bl	801dcf0 <memset>
  if(uartHandle->Instance==UART4)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a70      	ldr	r2, [pc, #448]	; (8004b54 <HAL_UART_MspInit+0x1ec>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d144      	bne.n	8004a22 <HAL_UART_MspInit+0xba>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800499e:	2300      	movs	r3, #0
 80049a0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80049a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049a6:	4618      	mov	r0, r3
 80049a8:	f003 fbc4 	bl	8008134 <HAL_RCCEx_PeriphCLKConfig>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80049b2:	f7fe ffb7 	bl	8003924 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80049b6:	4b68      	ldr	r3, [pc, #416]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	4a67      	ldr	r2, [pc, #412]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049c0:	6413      	str	r3, [r2, #64]	; 0x40
 80049c2:	4b65      	ldr	r3, [pc, #404]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049ca:	623b      	str	r3, [r7, #32]
 80049cc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80049ce:	4b62      	ldr	r3, [pc, #392]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	4a61      	ldr	r2, [pc, #388]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049d4:	f043 0308 	orr.w	r3, r3, #8
 80049d8:	6313      	str	r3, [r2, #48]	; 0x30
 80049da:	4b5f      	ldr	r3, [pc, #380]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 80049dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	61fb      	str	r3, [r7, #28]
 80049e4:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = SMAC1_RX_Pin|SMAC1_TX_Pin;
 80049e6:	2303      	movs	r3, #3
 80049e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ec:	2302      	movs	r3, #2
 80049ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f2:	2300      	movs	r3, #0
 80049f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049f8:	2303      	movs	r3, #3
 80049fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80049fe:	2308      	movs	r3, #8
 8004a00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a04:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4854      	ldr	r0, [pc, #336]	; (8004b5c <HAL_UART_MspInit+0x1f4>)
 8004a0c:	f002 fc78 	bl	8007300 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8004a10:	2200      	movs	r2, #0
 8004a12:	2105      	movs	r1, #5
 8004a14:	2034      	movs	r0, #52	; 0x34
 8004a16:	f001 f8ed 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004a1a:	2034      	movs	r0, #52	; 0x34
 8004a1c:	f001 f906 	bl	8005c2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004a20:	e093      	b.n	8004b4a <HAL_UART_MspInit+0x1e2>
  else if(uartHandle->Instance==UART5)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a4e      	ldr	r2, [pc, #312]	; (8004b60 <HAL_UART_MspInit+0x1f8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d144      	bne.n	8004ab6 <HAL_UART_MspInit+0x14e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a30:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8004a32:	2300      	movs	r3, #0
 8004a34:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f003 fb7a 	bl	8008134 <HAL_RCCEx_PeriphCLKConfig>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8004a46:	f7fe ff6d 	bl	8003924 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004a4a:	4b43      	ldr	r3, [pc, #268]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	4a42      	ldr	r2, [pc, #264]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a54:	6413      	str	r3, [r2, #64]	; 0x40
 8004a56:	4b40      	ldr	r3, [pc, #256]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a62:	4b3d      	ldr	r3, [pc, #244]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	4a3c      	ldr	r2, [pc, #240]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a68:	f043 0302 	orr.w	r3, r3, #2
 8004a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a6e:	4b3a      	ldr	r3, [pc, #232]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SMAC2_RX_Pin|SMAC2_TX_Pin;
 8004a7a:	2360      	movs	r3, #96	; 0x60
 8004a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a80:	2302      	movs	r3, #2
 8004a82:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF1_UART5;
 8004a92:	2301      	movs	r3, #1
 8004a94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a98:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	4831      	ldr	r0, [pc, #196]	; (8004b64 <HAL_UART_MspInit+0x1fc>)
 8004aa0:	f002 fc2e 	bl	8007300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2105      	movs	r1, #5
 8004aa8:	2035      	movs	r0, #53	; 0x35
 8004aaa:	f001 f8a3 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004aae:	2035      	movs	r0, #53	; 0x35
 8004ab0:	f001 f8bc 	bl	8005c2c <HAL_NVIC_EnableIRQ>
}
 8004ab4:	e049      	b.n	8004b4a <HAL_UART_MspInit+0x1e2>
  else if(uartHandle->Instance==USART3)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a2b      	ldr	r2, [pc, #172]	; (8004b68 <HAL_UART_MspInit+0x200>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d144      	bne.n	8004b4a <HAL_UART_MspInit+0x1e2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004ac0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ac4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f003 fb30 	bl	8008134 <HAL_RCCEx_PeriphCLKConfig>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_UART_MspInit+0x176>
      Error_Handler();
 8004ada:	f7fe ff23 	bl	8003924 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004ade:	4b1e      	ldr	r3, [pc, #120]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	4a1d      	ldr	r2, [pc, #116]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004ae4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aea:	4b1b      	ldr	r3, [pc, #108]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004af2:	613b      	str	r3, [r7, #16]
 8004af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004af6:	4b18      	ldr	r3, [pc, #96]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	4a17      	ldr	r2, [pc, #92]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004afc:	f043 0308 	orr.w	r3, r3, #8
 8004b00:	6313      	str	r3, [r2, #48]	; 0x30
 8004b02:	4b15      	ldr	r3, [pc, #84]	; (8004b58 <HAL_UART_MspInit+0x1f0>)
 8004b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b06:	f003 0308 	and.w	r3, r3, #8
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIN_TX_Pin|LIN_RX_Pin;
 8004b0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b16:	2302      	movs	r3, #2
 8004b18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b22:	2303      	movs	r3, #3
 8004b24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004b28:	2307      	movs	r3, #7
 8004b2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b2e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004b32:	4619      	mov	r1, r3
 8004b34:	4809      	ldr	r0, [pc, #36]	; (8004b5c <HAL_UART_MspInit+0x1f4>)
 8004b36:	f002 fbe3 	bl	8007300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2105      	movs	r1, #5
 8004b3e:	2027      	movs	r0, #39	; 0x27
 8004b40:	f001 f858 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004b44:	2027      	movs	r0, #39	; 0x27
 8004b46:	f001 f871 	bl	8005c2c <HAL_NVIC_EnableIRQ>
}
 8004b4a:	bf00      	nop
 8004b4c:	37c8      	adds	r7, #200	; 0xc8
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40004c00 	.word	0x40004c00
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	40020c00 	.word	0x40020c00
 8004b60:	40005000 	.word	0x40005000
 8004b64:	40020400 	.word	0x40020400
 8004b68:	40004800 	.word	0x40004800

08004b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ba4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b70:	480d      	ldr	r0, [pc, #52]	; (8004ba8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b72:	490e      	ldr	r1, [pc, #56]	; (8004bac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b74:	4a0e      	ldr	r2, [pc, #56]	; (8004bb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b78:	e002      	b.n	8004b80 <LoopCopyDataInit>

08004b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b7e:	3304      	adds	r3, #4

08004b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b84:	d3f9      	bcc.n	8004b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b86:	4a0b      	ldr	r2, [pc, #44]	; (8004bb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004b88:	4c0b      	ldr	r4, [pc, #44]	; (8004bb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b8c:	e001      	b.n	8004b92 <LoopFillZerobss>

08004b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b90:	3204      	adds	r2, #4

08004b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b94:	d3fb      	bcc.n	8004b8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004b96:	f7ff fca1 	bl	80044dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b9a:	f019 f839 	bl	801dc10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b9e:	f7fe fda4 	bl	80036ea <main>
  bx  lr    
 8004ba2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ba4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8004ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004bac:	200004f8 	.word	0x200004f8
  ldr r2, =_sidata
 8004bb0:	08024d30 	.word	0x08024d30
  ldr r2, =_sbss
 8004bb4:	20000638 	.word	0x20000638
  ldr r4, =_ebss
 8004bb8:	20079290 	.word	0x20079290

08004bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bbc:	e7fe      	b.n	8004bbc <ADC_IRQHandler>

08004bbe <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
 8004bc6:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00b      	beq.n	8004be6 <LAN8742_RegisterBusIO+0x28>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <LAN8742_RegisterBusIO+0x28>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <LAN8742_RegisterBusIO+0x28>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d102      	bne.n	8004bec <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8004be6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bea:	e014      	b.n	8004c16 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68da      	ldr	r2, [r3, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	2300      	movs	r3, #0
 8004c34:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d17c      	bne.n	8004d3c <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]
 8004c5a:	e01c      	b.n	8004c96 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	f107 0208 	add.w	r2, r7, #8
 8004c64:	2112      	movs	r1, #18
 8004c66:	6978      	ldr	r0, [r7, #20]
 8004c68:	4798      	blx	r3
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	da03      	bge.n	8004c78 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8004c70:	f06f 0304 	mvn.w	r3, #4
 8004c74:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8004c76:	e00b      	b.n	8004c90 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f003 031f 	and.w	r3, r3, #31
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d105      	bne.n	8004c90 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	613b      	str	r3, [r7, #16]
         break;
 8004c8e:	e005      	b.n	8004c9c <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3301      	adds	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2b1f      	cmp	r3, #31
 8004c9a:	d9df      	bls.n	8004c5c <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b1f      	cmp	r3, #31
 8004ca2:	d902      	bls.n	8004caa <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8004ca4:	f06f 0302 	mvn.w	r3, #2
 8004ca8:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d145      	bne.n	8004d3c <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	6810      	ldr	r0, [r2, #0]
 8004cb8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4798      	blx	r3
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	db37      	blt.n	8004d36 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6810      	ldr	r0, [r2, #0]
 8004cce:	f107 0208 	add.w	r2, r7, #8
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	4798      	blx	r3
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	db28      	blt.n	8004d2e <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	4798      	blx	r3
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8004ce6:	e01c      	b.n	8004d22 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	4798      	blx	r3
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004cfa:	d80e      	bhi.n	8004d1a <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6810      	ldr	r0, [r2, #0]
 8004d04:	f107 0208 	add.w	r2, r7, #8
 8004d08:	2100      	movs	r1, #0
 8004d0a:	4798      	blx	r3
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	da07      	bge.n	8004d22 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8004d12:	f06f 0304 	mvn.w	r3, #4
 8004d16:	613b      	str	r3, [r7, #16]
                 break;
 8004d18:	e010      	b.n	8004d3c <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8004d1a:	f06f 0301 	mvn.w	r3, #1
 8004d1e:	613b      	str	r3, [r7, #16]
               break;
 8004d20:	e00c      	b.n	8004d3c <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1dd      	bne.n	8004ce8 <LAN8742_Init+0xc6>
 8004d2c:	e006      	b.n	8004d3c <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8004d2e:	f06f 0304 	mvn.w	r3, #4
 8004d32:	613b      	str	r3, [r7, #16]
 8004d34:	e002      	b.n	8004d3c <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8004d36:	f06f 0303 	mvn.w	r3, #3
 8004d3a:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d112      	bne.n	8004d68 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	4798      	blx	r3
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8004d4c:	bf00      	nop
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	4798      	blx	r3
 8004d54:	4603      	mov	r3, r0
 8004d56:	461a      	mov	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004d60:	d9f5      	bls.n	8004d4e <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8004d68:	693b      	ldr	r3, [r7, #16]
 }
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6810      	ldr	r0, [r2, #0]
 8004d86:	f107 020c 	add.w	r2, r7, #12
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	4798      	blx	r3
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	da02      	bge.n	8004d9a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004d94:	f06f 0304 	mvn.w	r3, #4
 8004d98:	e06e      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6810      	ldr	r0, [r2, #0]
 8004da2:	f107 020c 	add.w	r2, r7, #12
 8004da6:	2101      	movs	r1, #1
 8004da8:	4798      	blx	r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	da02      	bge.n	8004db6 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004db0:	f06f 0304 	mvn.w	r3, #4
 8004db4:	e060      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e059      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6810      	ldr	r0, [r2, #0]
 8004dcc:	f107 020c 	add.w	r2, r7, #12
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	4798      	blx	r3
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	da02      	bge.n	8004de0 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004dda:	f06f 0304 	mvn.w	r3, #4
 8004dde:	e04b      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d11b      	bne.n	8004e22 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d006      	beq.n	8004e02 <LAN8742_GetLinkState+0x90>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004dfe:	2302      	movs	r3, #2
 8004e00:	e03a      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d001      	beq.n	8004e10 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e033      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	e02c      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8004e1e:	2305      	movs	r3, #5
 8004e20:	e02a      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6810      	ldr	r0, [r2, #0]
 8004e2a:	f107 020c 	add.w	r2, r7, #12
 8004e2e:	211f      	movs	r1, #31
 8004e30:	4798      	blx	r3
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	da02      	bge.n	8004e3e <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8004e38:	f06f 0304 	mvn.w	r3, #4
 8004e3c:	e01c      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8004e48:	2306      	movs	r3, #6
 8004e4a:	e015      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f003 031c 	and.w	r3, r3, #28
 8004e52:	2b18      	cmp	r3, #24
 8004e54:	d101      	bne.n	8004e5a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004e56:	2302      	movs	r3, #2
 8004e58:	e00e      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 031c 	and.w	r3, r3, #28
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d101      	bne.n	8004e68 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e007      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 031c 	and.w	r3, r3, #28
 8004e6e:	2b14      	cmp	r3, #20
 8004e70:	d101      	bne.n	8004e76 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8004e72:	2304      	movs	r3, #4
 8004e74:	e000      	b.n	8004e78 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8004e76:	2305      	movs	r3, #5
    }				
  }
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e84:	2003      	movs	r0, #3
 8004e86:	f000 feaa 	bl	8005bde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e8a:	200f      	movs	r0, #15
 8004e8c:	f7ff f948 	bl	8004120 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e90:	f7ff f91e 	bl	80040d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	bd80      	pop	{r7, pc}
	...

08004e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ea0:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <HAL_IncTick+0x20>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_IncTick+0x24>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4413      	add	r3, r2
 8004eac:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <HAL_IncTick+0x24>)
 8004eae:	6013      	str	r3, [r2, #0]
}
 8004eb0:	bf00      	nop
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	20000300 	.word	0x20000300
 8004ec0:	20043164 	.word	0x20043164

08004ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <HAL_GetTick+0x14>)
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20043164 	.word	0x20043164

08004edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ee4:	f7ff ffee 	bl	8004ec4 <HAL_GetTick>
 8004ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d005      	beq.n	8004f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <HAL_Delay+0x44>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f02:	bf00      	nop
 8004f04:	f7ff ffde 	bl	8004ec4 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d8f7      	bhi.n	8004f04 <HAL_Delay+0x28>
  {
  }
}
 8004f14:	bf00      	nop
 8004f16:	bf00      	nop
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20000300 	.word	0x20000300

08004f24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e0ed      	b.n	8005112 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d102      	bne.n	8004f48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fb fc6a 	bl	800081c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f58:	f7ff ffb4 	bl	8004ec4 <HAL_GetTick>
 8004f5c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004f5e:	e012      	b.n	8004f86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f60:	f7ff ffb0 	bl	8004ec4 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b0a      	cmp	r3, #10
 8004f6c:	d90b      	bls.n	8004f86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2205      	movs	r2, #5
 8004f7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e0c5      	b.n	8005112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0e5      	beq.n	8004f60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0202 	bic.w	r2, r2, #2
 8004fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fa4:	f7ff ff8e 	bl	8004ec4 <HAL_GetTick>
 8004fa8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004faa:	e012      	b.n	8004fd2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004fac:	f7ff ff8a 	bl	8004ec4 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b0a      	cmp	r3, #10
 8004fb8:	d90b      	bls.n	8004fd2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2205      	movs	r2, #5
 8004fca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e09f      	b.n	8005112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1e5      	bne.n	8004fac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	7e1b      	ldrb	r3, [r3, #24]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d108      	bne.n	8004ffa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	e007      	b.n	800500a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	7e5b      	ldrb	r3, [r3, #25]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d108      	bne.n	8005024 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	e007      	b.n	8005034 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	7e9b      	ldrb	r3, [r3, #26]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d108      	bne.n	800504e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0220 	orr.w	r2, r2, #32
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	e007      	b.n	800505e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0220 	bic.w	r2, r2, #32
 800505c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	7edb      	ldrb	r3, [r3, #27]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d108      	bne.n	8005078 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 0210 	bic.w	r2, r2, #16
 8005074:	601a      	str	r2, [r3, #0]
 8005076:	e007      	b.n	8005088 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0210 	orr.w	r2, r2, #16
 8005086:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	7f1b      	ldrb	r3, [r3, #28]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d108      	bne.n	80050a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0208 	orr.w	r2, r2, #8
 800509e:	601a      	str	r2, [r3, #0]
 80050a0:	e007      	b.n	80050b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 0208 	bic.w	r2, r2, #8
 80050b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	7f5b      	ldrb	r3, [r3, #29]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d108      	bne.n	80050cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f042 0204 	orr.w	r2, r2, #4
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	e007      	b.n	80050dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 0204 	bic.w	r2, r2, #4
 80050da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	ea42 0103 	orr.w	r1, r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	1e5a      	subs	r2, r3, #1
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005132:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005134:	7cfb      	ldrb	r3, [r7, #19]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d003      	beq.n	8005142 <HAL_CAN_ConfigFilter+0x26>
 800513a:	7cfb      	ldrb	r3, [r7, #19]
 800513c:	2b02      	cmp	r3, #2
 800513e:	f040 80c7 	bne.w	80052d0 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a69      	ldr	r2, [pc, #420]	; (80052ec <HAL_CAN_ConfigFilter+0x1d0>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d001      	beq.n	8005150 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 800514c:	4b68      	ldr	r3, [pc, #416]	; (80052f0 <HAL_CAN_ConfigFilter+0x1d4>)
 800514e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005156:	f043 0201 	orr.w	r2, r3, #1
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	4a63      	ldr	r2, [pc, #396]	; (80052f0 <HAL_CAN_ConfigFilter+0x1d4>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d111      	bne.n	800518c <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800516e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005182:	021b      	lsls	r3, r3, #8
 8005184:	431a      	orrs	r2, r3
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	f003 031f 	and.w	r3, r3, #31
 8005194:	2201      	movs	r2, #1
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	401a      	ands	r2, r3
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d123      	bne.n	80051fe <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	43db      	mvns	r3, r3
 80051c0:	401a      	ands	r2, r3
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80051d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	3248      	adds	r2, #72	; 0x48
 80051de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80051f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80051f4:	6979      	ldr	r1, [r7, #20]
 80051f6:	3348      	adds	r3, #72	; 0x48
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	440b      	add	r3, r1
 80051fc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d122      	bne.n	800524c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	431a      	orrs	r2, r3
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005226:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	3248      	adds	r2, #72	; 0x48
 800522c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005240:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005242:	6979      	ldr	r1, [r7, #20]
 8005244:	3348      	adds	r3, #72	; 0x48
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	440b      	add	r3, r1
 800524a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d109      	bne.n	8005268 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	43db      	mvns	r3, r3
 800525e:	401a      	ands	r2, r3
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005266:	e007      	b.n	8005278 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	431a      	orrs	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d109      	bne.n	8005294 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	43db      	mvns	r3, r3
 800528a:	401a      	ands	r2, r3
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005292:	e007      	b.n	80052a4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	431a      	orrs	r2, r3
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	6a1b      	ldr	r3, [r3, #32]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d107      	bne.n	80052bc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	431a      	orrs	r2, r3
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052c2:	f023 0201 	bic.w	r2, r3, #1
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e006      	b.n	80052de <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
  }
}
 80052de:	4618      	mov	r0, r3
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	40003400 	.word	0x40003400
 80052f0:	40006400 	.word	0x40006400

080052f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	d12e      	bne.n	8005366 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0201 	bic.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005320:	f7ff fdd0 	bl	8004ec4 <HAL_GetTick>
 8005324:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005326:	e012      	b.n	800534e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005328:	f7ff fdcc 	bl	8004ec4 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b0a      	cmp	r3, #10
 8005334:	d90b      	bls.n	800534e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2205      	movs	r2, #5
 8005346:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e012      	b.n	8005374 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1e5      	bne.n	8005328 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	e006      	b.n	8005374 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
  }
}
 8005374:	4618      	mov	r0, r3
 8005376:	3710      	adds	r7, #16
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
 8005388:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005390:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005392:	7dfb      	ldrb	r3, [r7, #23]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d003      	beq.n	80053a0 <HAL_CAN_GetRxMessage+0x24>
 8005398:	7dfb      	ldrb	r3, [r7, #23]
 800539a:	2b02      	cmp	r3, #2
 800539c:	f040 80f3 	bne.w	8005586 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10e      	bne.n	80053c4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0303 	and.w	r3, r3, #3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d116      	bne.n	80053e2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0e7      	b.n	8005594 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f003 0303 	and.w	r3, r3, #3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d107      	bne.n	80053e2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e0d8      	b.n	8005594 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	331b      	adds	r3, #27
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	4413      	add	r3, r2
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0204 	and.w	r2, r3, #4
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10c      	bne.n	800541a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	331b      	adds	r3, #27
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	4413      	add	r3, r2
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	0d5b      	lsrs	r3, r3, #21
 8005410:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	e00b      	b.n	8005432 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	331b      	adds	r3, #27
 8005422:	011b      	lsls	r3, r3, #4
 8005424:	4413      	add	r3, r2
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	08db      	lsrs	r3, r3, #3
 800542a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	331b      	adds	r3, #27
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	4413      	add	r3, r2
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0202 	and.w	r2, r3, #2
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	331b      	adds	r3, #27
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	4413      	add	r3, r2
 8005454:	3304      	adds	r3, #4
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 020f 	and.w	r2, r3, #15
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	331b      	adds	r3, #27
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	4413      	add	r3, r2
 800546c:	3304      	adds	r3, #4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	0a1b      	lsrs	r3, r3, #8
 8005472:	b2da      	uxtb	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	331b      	adds	r3, #27
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	4413      	add	r3, r2
 8005484:	3304      	adds	r3, #4
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	0c1b      	lsrs	r3, r3, #16
 800548a:	b29a      	uxth	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	4413      	add	r3, r2
 800549a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	0a1a      	lsrs	r2, r3, #8
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	3301      	adds	r3, #1
 80054bc:	b2d2      	uxtb	r2, r2
 80054be:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	0c1a      	lsrs	r2, r3, #16
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	3302      	adds	r3, #2
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0e1a      	lsrs	r2, r3, #24
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	3303      	adds	r3, #3
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	4413      	add	r3, r2
 80054fe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	3304      	adds	r3, #4
 8005508:	b2d2      	uxtb	r2, r2
 800550a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	4413      	add	r3, r2
 8005516:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	0a1a      	lsrs	r2, r3, #8
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	3305      	adds	r3, #5
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	4413      	add	r3, r2
 8005530:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	0c1a      	lsrs	r2, r3, #16
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	3306      	adds	r3, #6
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	4413      	add	r3, r2
 800554a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	0e1a      	lsrs	r2, r3, #24
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	3307      	adds	r3, #7
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d108      	bne.n	8005572 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0220 	orr.w	r2, r2, #32
 800556e:	60da      	str	r2, [r3, #12]
 8005570:	e007      	b.n	8005582 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0220 	orr.w	r2, r2, #32
 8005580:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e006      	b.n	8005594 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
  }
}
 8005594:	4618      	mov	r0, r3
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055b0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d002      	beq.n	80055be <HAL_CAN_ActivateNotification+0x1e>
 80055b8:	7bfb      	ldrb	r3, [r7, #15]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d109      	bne.n	80055d2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6959      	ldr	r1, [r3, #20]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	e006      	b.n	80055e0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
  }
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055fc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d002      	beq.n	800560a <HAL_CAN_DeactivateNotification+0x1e>
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d10a      	bne.n	8005620 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	6959      	ldr	r1, [r3, #20]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	43da      	mvns	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	400a      	ands	r2, r1
 800561a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800561c:	2300      	movs	r3, #0
 800561e:	e006      	b.n	800562e <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005624:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
  }
}
 800562e:	4618      	mov	r0, r3
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b08a      	sub	sp, #40	; 0x28
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005642:	2300      	movs	r3, #0
 8005644:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d07c      	beq.n	800577a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d023      	beq.n	80056d2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2201      	movs	r2, #1
 8005690:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f983 	bl	80059a8 <HAL_CAN_TxMailbox0CompleteCallback>
 80056a2:	e016      	b.n	80056d2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	f003 0304 	and.w	r3, r3, #4
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d004      	beq.n	80056b8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056b4:	627b      	str	r3, [r7, #36]	; 0x24
 80056b6:	e00c      	b.n	80056d2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d004      	beq.n	80056cc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80056c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056c8:	627b      	str	r3, [r7, #36]	; 0x24
 80056ca:	e002      	b.n	80056d2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f989 	bl	80059e4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d024      	beq.n	8005726 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f963 	bl	80059bc <HAL_CAN_TxMailbox1CompleteCallback>
 80056f6:	e016      	b.n	8005726 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d004      	beq.n	800570c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005708:	627b      	str	r3, [r7, #36]	; 0x24
 800570a:	e00c      	b.n	8005726 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005712:	2b00      	cmp	r3, #0
 8005714:	d004      	beq.n	8005720 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800571c:	627b      	str	r3, [r7, #36]	; 0x24
 800571e:	e002      	b.n	8005726 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f969 	bl	80059f8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d024      	beq.n	800577a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005738:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d003      	beq.n	800574c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f943 	bl	80059d0 <HAL_CAN_TxMailbox2CompleteCallback>
 800574a:	e016      	b.n	800577a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d004      	beq.n	8005760 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005758:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800575c:	627b      	str	r3, [r7, #36]	; 0x24
 800575e:	e00c      	b.n	800577a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d004      	beq.n	8005774 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800576a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005770:	627b      	str	r3, [r7, #36]	; 0x24
 8005772:	e002      	b.n	800577a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f949 	bl	8005a0c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00c      	beq.n	800579e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f003 0310 	and.w	r3, r3, #16
 800578a:	2b00      	cmp	r3, #0
 800578c:	d007      	beq.n	800579e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005794:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2210      	movs	r2, #16
 800579c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00b      	beq.n	80057c0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d006      	beq.n	80057c0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2208      	movs	r2, #8
 80057b8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f930 	bl	8005a20 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d009      	beq.n	80057de <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0303 	and.w	r3, r3, #3
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d002      	beq.n	80057de <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7fb fedd 	bl	8001598 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00c      	beq.n	8005802 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f003 0310 	and.w	r3, r3, #16
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2210      	movs	r2, #16
 8005800:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	f003 0320 	and.w	r3, r3, #32
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00b      	beq.n	8005824 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f003 0308 	and.w	r3, r3, #8
 8005812:	2b00      	cmp	r3, #0
 8005814:	d006      	beq.n	8005824 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2208      	movs	r2, #8
 800581c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f908 	bl	8005a34 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	2b00      	cmp	r3, #0
 800582c:	d009      	beq.n	8005842 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	f003 0303 	and.w	r3, r3, #3
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7fb ff1b 	bl	8001678 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00b      	beq.n	8005864 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	f003 0310 	and.w	r3, r3, #16
 8005852:	2b00      	cmp	r3, #0
 8005854:	d006      	beq.n	8005864 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2210      	movs	r2, #16
 800585c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8f2 	bl	8005a48 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00b      	beq.n	8005886 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d006      	beq.n	8005886 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2208      	movs	r2, #8
 800587e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f8eb 	bl	8005a5c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d07b      	beq.n	8005988 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	f003 0304 	and.w	r3, r3, #4
 8005896:	2b00      	cmp	r3, #0
 8005898:	d072      	beq.n	8005980 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d008      	beq.n	80058b6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80058b6:	6a3b      	ldr	r3, [r7, #32]
 80058b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d008      	beq.n	80058d2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	f043 0302 	orr.w	r3, r3, #2
 80058d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	f043 0304 	orr.w	r3, r3, #4
 80058ec:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d043      	beq.n	8005980 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d03e      	beq.n	8005980 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005908:	2b60      	cmp	r3, #96	; 0x60
 800590a:	d02b      	beq.n	8005964 <HAL_CAN_IRQHandler+0x32a>
 800590c:	2b60      	cmp	r3, #96	; 0x60
 800590e:	d82e      	bhi.n	800596e <HAL_CAN_IRQHandler+0x334>
 8005910:	2b50      	cmp	r3, #80	; 0x50
 8005912:	d022      	beq.n	800595a <HAL_CAN_IRQHandler+0x320>
 8005914:	2b50      	cmp	r3, #80	; 0x50
 8005916:	d82a      	bhi.n	800596e <HAL_CAN_IRQHandler+0x334>
 8005918:	2b40      	cmp	r3, #64	; 0x40
 800591a:	d019      	beq.n	8005950 <HAL_CAN_IRQHandler+0x316>
 800591c:	2b40      	cmp	r3, #64	; 0x40
 800591e:	d826      	bhi.n	800596e <HAL_CAN_IRQHandler+0x334>
 8005920:	2b30      	cmp	r3, #48	; 0x30
 8005922:	d010      	beq.n	8005946 <HAL_CAN_IRQHandler+0x30c>
 8005924:	2b30      	cmp	r3, #48	; 0x30
 8005926:	d822      	bhi.n	800596e <HAL_CAN_IRQHandler+0x334>
 8005928:	2b10      	cmp	r3, #16
 800592a:	d002      	beq.n	8005932 <HAL_CAN_IRQHandler+0x2f8>
 800592c:	2b20      	cmp	r3, #32
 800592e:	d005      	beq.n	800593c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005930:	e01d      	b.n	800596e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005934:	f043 0308 	orr.w	r3, r3, #8
 8005938:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800593a:	e019      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	f043 0310 	orr.w	r3, r3, #16
 8005942:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005944:	e014      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005948:	f043 0320 	orr.w	r3, r3, #32
 800594c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800594e:	e00f      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005952:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005956:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005958:	e00a      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005960:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005962:	e005      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800596a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800596c:	e000      	b.n	8005970 <HAL_CAN_IRQHandler+0x336>
            break;
 800596e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699a      	ldr	r2, [r3, #24]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800597e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2204      	movs	r2, #4
 8005986:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005994:	431a      	orrs	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f868 	bl	8005a70 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80059a0:	bf00      	nop
 80059a2:	3728      	adds	r7, #40	; 0x28
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <__NVIC_SetPriorityGrouping>:
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a94:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005aac:	4b06      	ldr	r3, [pc, #24]	; (8005ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ab2:	4a04      	ldr	r2, [pc, #16]	; (8005ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	60d3      	str	r3, [r2, #12]
}
 8005ab8:	bf00      	nop
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	e000ed00 	.word	0xe000ed00
 8005ac8:	05fa0000 	.word	0x05fa0000

08005acc <__NVIC_GetPriorityGrouping>:
{
 8005acc:	b480      	push	{r7}
 8005ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ad0:	4b04      	ldr	r3, [pc, #16]	; (8005ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	0a1b      	lsrs	r3, r3, #8
 8005ad6:	f003 0307 	and.w	r3, r3, #7
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	e000ed00 	.word	0xe000ed00

08005ae8 <__NVIC_EnableIRQ>:
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	4603      	mov	r3, r0
 8005af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	db0b      	blt.n	8005b12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	f003 021f 	and.w	r2, r3, #31
 8005b00:	4907      	ldr	r1, [pc, #28]	; (8005b20 <__NVIC_EnableIRQ+0x38>)
 8005b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b06:	095b      	lsrs	r3, r3, #5
 8005b08:	2001      	movs	r0, #1
 8005b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005b12:	bf00      	nop
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	e000e100 	.word	0xe000e100

08005b24 <__NVIC_SetPriority>:
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	6039      	str	r1, [r7, #0]
 8005b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	db0a      	blt.n	8005b4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	b2da      	uxtb	r2, r3
 8005b3c:	490c      	ldr	r1, [pc, #48]	; (8005b70 <__NVIC_SetPriority+0x4c>)
 8005b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b42:	0112      	lsls	r2, r2, #4
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	440b      	add	r3, r1
 8005b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005b4c:	e00a      	b.n	8005b64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	4908      	ldr	r1, [pc, #32]	; (8005b74 <__NVIC_SetPriority+0x50>)
 8005b54:	79fb      	ldrb	r3, [r7, #7]
 8005b56:	f003 030f 	and.w	r3, r3, #15
 8005b5a:	3b04      	subs	r3, #4
 8005b5c:	0112      	lsls	r2, r2, #4
 8005b5e:	b2d2      	uxtb	r2, r2
 8005b60:	440b      	add	r3, r1
 8005b62:	761a      	strb	r2, [r3, #24]
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	e000e100 	.word	0xe000e100
 8005b74:	e000ed00 	.word	0xe000ed00

08005b78 <NVIC_EncodePriority>:
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b089      	sub	sp, #36	; 0x24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	f1c3 0307 	rsb	r3, r3, #7
 8005b92:	2b04      	cmp	r3, #4
 8005b94:	bf28      	it	cs
 8005b96:	2304      	movcs	r3, #4
 8005b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	2b06      	cmp	r3, #6
 8005ba0:	d902      	bls.n	8005ba8 <NVIC_EncodePriority+0x30>
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	3b03      	subs	r3, #3
 8005ba6:	e000      	b.n	8005baa <NVIC_EncodePriority+0x32>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bac:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb6:	43da      	mvns	r2, r3
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	401a      	ands	r2, r3
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bca:	43d9      	mvns	r1, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bd0:	4313      	orrs	r3, r2
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3724      	adds	r7, #36	; 0x24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b082      	sub	sp, #8
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f7ff ff4c 	bl	8005a84 <__NVIC_SetPriorityGrouping>
}
 8005bec:	bf00      	nop
 8005bee:	3708      	adds	r7, #8
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005c02:	2300      	movs	r3, #0
 8005c04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c06:	f7ff ff61 	bl	8005acc <__NVIC_GetPriorityGrouping>
 8005c0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	6978      	ldr	r0, [r7, #20]
 8005c12:	f7ff ffb1 	bl	8005b78 <NVIC_EncodePriority>
 8005c16:	4602      	mov	r2, r0
 8005c18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c1c:	4611      	mov	r1, r2
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7ff ff80 	bl	8005b24 <__NVIC_SetPriority>
}
 8005c24:	bf00      	nop
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	4603      	mov	r3, r0
 8005c34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff ff54 	bl	8005ae8 <__NVIC_EnableIRQ>
}
 8005c40:	bf00      	nop
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005c4c:	f3bf 8f5f 	dmb	sy
}
 8005c50:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005c52:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <HAL_MPU_Disable+0x28>)
 8005c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c56:	4a06      	ldr	r2, [pc, #24]	; (8005c70 <HAL_MPU_Disable+0x28>)
 8005c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c5c:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005c5e:	4b05      	ldr	r3, [pc, #20]	; (8005c74 <HAL_MPU_Disable+0x2c>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	605a      	str	r2, [r3, #4]
}
 8005c64:	bf00      	nop
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	e000ed00 	.word	0xe000ed00
 8005c74:	e000ed90 	.word	0xe000ed90

08005c78 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005c80:	4a0b      	ldr	r2, [pc, #44]	; (8005cb0 <HAL_MPU_Enable+0x38>)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f043 0301 	orr.w	r3, r3, #1
 8005c88:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005c8a:	4b0a      	ldr	r3, [pc, #40]	; (8005cb4 <HAL_MPU_Enable+0x3c>)
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8e:	4a09      	ldr	r2, [pc, #36]	; (8005cb4 <HAL_MPU_Enable+0x3c>)
 8005c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c94:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005c96:	f3bf 8f4f 	dsb	sy
}
 8005c9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c9c:	f3bf 8f6f 	isb	sy
}
 8005ca0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	e000ed90 	.word	0xe000ed90
 8005cb4:	e000ed00 	.word	0xe000ed00

08005cb8 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	785a      	ldrb	r2, [r3, #1]
 8005cc4:	4b1d      	ldr	r3, [pc, #116]	; (8005d3c <HAL_MPU_ConfigRegion+0x84>)
 8005cc6:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d029      	beq.n	8005d24 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8005cd0:	4a1a      	ldr	r2, [pc, #104]	; (8005d3c <HAL_MPU_ConfigRegion+0x84>)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	7b1b      	ldrb	r3, [r3, #12]
 8005cdc:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	7adb      	ldrb	r3, [r3, #11]
 8005ce2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005ce4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	7a9b      	ldrb	r3, [r3, #10]
 8005cea:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005cec:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	7b5b      	ldrb	r3, [r3, #13]
 8005cf2:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005cf4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	7b9b      	ldrb	r3, [r3, #14]
 8005cfa:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005cfc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	7bdb      	ldrb	r3, [r3, #15]
 8005d02:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005d04:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	7a5b      	ldrb	r3, [r3, #9]
 8005d0a:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005d0c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	7a1b      	ldrb	r3, [r3, #8]
 8005d12:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005d14:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	7812      	ldrb	r2, [r2, #0]
 8005d1a:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d1c:	4a07      	ldr	r2, [pc, #28]	; (8005d3c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005d1e:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d20:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8005d22:	e005      	b.n	8005d30 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <HAL_MPU_ConfigRegion+0x84>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8005d2a:	4b04      	ldr	r3, [pc, #16]	; (8005d3c <HAL_MPU_ConfigRegion+0x84>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	611a      	str	r2, [r3, #16]
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	e000ed90 	.word	0xe000ed90

08005d40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d4e:	f7ff f8b9 	bl	8004ec4 <HAL_GetTick>
 8005d52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d008      	beq.n	8005d72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2280      	movs	r2, #128	; 0x80
 8005d64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e052      	b.n	8005e18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 0216 	bic.w	r2, r2, #22
 8005d80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	695a      	ldr	r2, [r3, #20]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d103      	bne.n	8005da2 <HAL_DMA_Abort+0x62>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d007      	beq.n	8005db2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0208 	bic.w	r2, r2, #8
 8005db0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0201 	bic.w	r2, r2, #1
 8005dc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dc2:	e013      	b.n	8005dec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005dc4:	f7ff f87e 	bl	8004ec4 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b05      	cmp	r3, #5
 8005dd0:	d90c      	bls.n	8005dec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2203      	movs	r2, #3
 8005ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e015      	b.n	8005e18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1e4      	bne.n	8005dc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dfe:	223f      	movs	r2, #63	; 0x3f
 8005e00:	409a      	lsls	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d004      	beq.n	8005e3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2280      	movs	r2, #128	; 0x80
 8005e38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e00c      	b.n	8005e58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2205      	movs	r2, #5
 8005e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0201 	bic.w	r2, r2, #1
 8005e54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e06a      	b.n	8005f4c <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d106      	bne.n	8005e8e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2223      	movs	r2, #35	; 0x23
 8005e84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f006 f9e7 	bl	800c25c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e8e:	4b31      	ldr	r3, [pc, #196]	; (8005f54 <HAL_ETH_Init+0xf0>)
 8005e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e92:	4a30      	ldr	r2, [pc, #192]	; (8005f54 <HAL_ETH_Init+0xf0>)
 8005e94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e98:	6453      	str	r3, [r2, #68]	; 0x44
 8005e9a:	4b2e      	ldr	r3, [pc, #184]	; (8005f54 <HAL_ETH_Init+0xf0>)
 8005e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ea2:	60bb      	str	r3, [r7, #8]
 8005ea4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005ea6:	4b2c      	ldr	r3, [pc, #176]	; (8005f58 <HAL_ETH_Init+0xf4>)
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	4a2b      	ldr	r2, [pc, #172]	; (8005f58 <HAL_ETH_Init+0xf4>)
 8005eac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005eb0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8005eb2:	4b29      	ldr	r3, [pc, #164]	; (8005f58 <HAL_ETH_Init+0xf4>)
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	4927      	ldr	r1, [pc, #156]	; (8005f58 <HAL_ETH_Init+0xf4>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8005ec0:	4b25      	ldr	r3, [pc, #148]	; (8005f58 <HAL_ETH_Init+0xf4>)
 8005ec2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	f043 0301 	orr.w	r3, r3, #1
 8005ed6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005eda:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005edc:	f7fe fff2 	bl	8004ec4 <HAL_GetTick>
 8005ee0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8005ee2:	e011      	b.n	8005f08 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8005ee4:	f7fe ffee 	bl	8004ec4 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005ef2:	d909      	bls.n	8005f08 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2204      	movs	r2, #4
 8005ef8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	22e0      	movs	r2, #224	; 0xe0
 8005f00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e021      	b.n	8005f4c <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1e4      	bne.n	8005ee4 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 ff4c 	bl	8006db8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fff3 	bl	8006f0c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f001 f849 	bl	8006fbe <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	461a      	mov	r2, r3
 8005f32:	2100      	movs	r1, #0
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 ffb1 	bl	8006e9c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2210      	movs	r2, #16
 8005f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	40023800 	.word	0x40023800
 8005f58:	40013800 	.word	0x40013800

08005f5c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f6a:	2b10      	cmp	r3, #16
 8005f6c:	d17b      	bne.n	8006066 <HAL_ETH_Start_IT+0x10a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2223      	movs	r2, #35	; 0x23
 8005f72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Disable MMC Interrupts */
    SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f442 7202 	orr.w	r2, r2, #520	; 0x208
 8005f8a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable Rx MMC Interrupts */
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	4b35      	ldr	r3, [pc, #212]	; (8006070 <HAL_ETH_Start_IT+0x114>)
 8005f9a:	430b      	orrs	r3, r1
 8005f9c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
            ETH_MMCRIMR_RFCEM);

    /* Disable Tx MMC Interrupts */
    SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 1203 	orr.w	r2, r2, #2146304	; 0x20c000
 8005fb0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            ETH_MMCTIMR_TGFSCM);

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2204      	movs	r2, #4
 8005fb8:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f9fc 	bl	80063b8 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0208 	orr.w	r2, r2, #8
 8005fce:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005fd8:	2001      	movs	r0, #1
 8005fda:	f7fe ff7f 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f042 0204 	orr.w	r2, r2, #4
 8005ff4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005ffe:	2001      	movs	r0, #1
 8006000:	f7fe ff6c 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 fd74 	bl	8006afa <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	6812      	ldr	r2, [r2, #0]
 8006020:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006024:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006028:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	f043 0302 	orr.w	r3, r3, #2
 800603c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006040:	6193      	str	r3, [r2, #24]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800604a:	69d9      	ldr	r1, [r3, #28]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4b08      	ldr	r3, [pc, #32]	; (8006074 <HAL_ETH_Start_IT+0x118>)
 8006052:	430b      	orrs	r3, r1
 8006054:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006058:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2223      	movs	r2, #35	; 0x23
 800605e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    return HAL_OK;
 8006062:	2300      	movs	r3, #0
 8006064:	e000      	b.n	8006068 <HAL_ETH_Start_IT+0x10c>
  }
  else
  {
    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
  }
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	00020060 	.word	0x00020060
 8006074:	0001a0c1 	.word	0x0001a0c1

08006078 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006086:	2b23      	cmp	r3, #35	; 0x23
 8006088:	d16e      	bne.n	8006168 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2223      	movs	r2, #35	; 0x23
 800608e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800609a:	69d9      	ldr	r1, [r3, #28]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	4b34      	ldr	r3, [pc, #208]	; (8006174 <HAL_ETH_Stop_IT+0xfc>)
 80060a2:	400b      	ands	r3, r1
 80060a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80060a8:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060bc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80060c0:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	6812      	ldr	r2, [r2, #0]
 80060d0:	f023 0302 	bic.w	r3, r3, #2
 80060d4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80060d8:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0204 	bic.w	r2, r2, #4
 80060e8:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80060f2:	2001      	movs	r0, #1
 80060f4:	f7fe fef2 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 fcfa 	bl	8006afa <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f022 0208 	bic.w	r2, r2, #8
 8006114:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800611e:	2001      	movs	r0, #1
 8006120:	f7fe fedc 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800612c:	2300      	movs	r3, #0
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	e00e      	b.n	8006150 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	697a      	ldr	r2, [r7, #20]
 8006136:	3212      	adds	r2, #18
 8006138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800613c:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	3301      	adds	r3, #1
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	2b03      	cmp	r3, #3
 8006154:	d9ed      	bls.n	8006132 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	659a      	str	r2, [r3, #88]	; 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2210      	movs	r2, #16
 8006160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8006164:	2300      	movs	r3, #0
 8006166:	e000      	b.n	800616a <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
  }
}
 800616a:	4618      	mov	r0, r3
 800616c:	3718      	adds	r7, #24
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	fffe5f3e 	.word	0xfffe5f3e

08006178 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d109      	bne.n	800619c <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800618e:	f043 0201 	orr.w	r2, r3, #1
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e045      	b.n	8006228 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061a2:	2b23      	cmp	r3, #35	; 0x23
 80061a4:	d13f      	bne.n	8006226 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80061ae:	2201      	movs	r2, #1
 80061b0:	6839      	ldr	r1, [r7, #0]
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 ff70 	bl	8007098 <ETH_Prepare_Tx_Descriptors>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d009      	beq.n	80061d2 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c4:	f043 0202 	orr.w	r2, r3, #2
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e02a      	b.n	8006228 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 80061d2:	f3bf 8f4f 	dsb	sy
}
 80061d6:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061dc:	1c5a      	adds	r2, r3, #1
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	629a      	str	r2, [r3, #40]	; 0x28
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e6:	2b03      	cmp	r3, #3
 80061e8:	d904      	bls.n	80061f4 <HAL_ETH_Transmit_IT+0x7c>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	1f1a      	subs	r2, r3, #4
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	f003 0304 	and.w	r3, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00d      	beq.n	8006222 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800620e:	461a      	mov	r2, r3
 8006210:	2304      	movs	r3, #4
 8006212:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800621c:	461a      	mov	r2, r3
 800621e:	2300      	movs	r3, #0
 8006220:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8006222:	2300      	movs	r3, #0
 8006224:	e000      	b.n	8006228 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
  }
}
 8006228:	4618      	mov	r0, r3
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800623a:	2300      	movs	r3, #0
 800623c:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	73fb      	strb	r3, [r7, #15]


  if (pAppBuff == NULL)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d109      	bne.n	800625c <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800624e:	f043 0201 	orr.w	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e0a8      	b.n	80063ae <HAL_ETH_ReadData+0x17e>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006262:	2b23      	cmp	r3, #35	; 0x23
 8006264:	d001      	beq.n	800626a <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e0a1      	b.n	80063ae <HAL_ETH_ReadData+0x17e>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800626e:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69fa      	ldr	r2, [r7, #28]
 8006274:	3212      	adds	r2, #18
 8006276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800627a:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006280:	f1c3 0304 	rsb	r3, r3, #4
 8006284:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006286:	e06a      	b.n	800635e <HAL_ETH_ReadData+0x12e>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d007      	beq.n	80062a4 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC6;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	699a      	ldr	r2, [r3, #24]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	679a      	str	r2, [r3, #120]	; 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC7;
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	69da      	ldr	r2, [r3, #28]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	675a      	str	r2, [r3, #116]	; 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d103      	bne.n	80062b8 <HAL_ETH_ReadData+0x88>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d040      	beq.n	800633a <HAL_ETH_ReadData+0x10a>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d005      	beq.n	80062d0 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	661a      	str	r2, [r3, #96]	; 0x60
        heth->RxDescList.RxDataLength = 0;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00c      	beq.n	80062fc <HAL_ETH_ReadData+0xcc>
      {
        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
        bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0c1b      	lsrs	r3, r3, #16
 80062e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80062ec:	3b04      	subs	r3, #4
 80062ee:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Packet ready */
        rxdataready = 1;
 80062f8:	2301      	movs	r3, #1
 80062fa:	73fb      	strb	r3, [r7, #15]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f103 0180 	add.w	r1, r3, #128	; 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8006314:	461a      	mov	r2, r3
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	b29b      	uxth	r3, r3
 800631a:	f006 f94d 	bl	800c5b8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006322:	1c5a      	adds	r2, r3, #1
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	661a      	str	r2, [r3, #96]	; 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	441a      	add	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	2200      	movs	r2, #0
 8006338:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	3301      	adds	r3, #1
 800633e:	61fb      	str	r3, [r7, #28]
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	2b03      	cmp	r3, #3
 8006344:	d902      	bls.n	800634c <HAL_ETH_ReadData+0x11c>
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	3b04      	subs	r3, #4
 800634a:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	3212      	adds	r2, #18
 8006352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006356:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	3301      	adds	r3, #1
 800635c:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	db06      	blt.n	8006374 <HAL_ETH_ReadData+0x144>
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	429a      	cmp	r2, r3
 800636c:	d202      	bcs.n	8006374 <HAL_ETH_ReadData+0x144>
         && (rxdataready == 0U))
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d089      	beq.n	8006288 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	441a      	add	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	66da      	str	r2, [r3, #108]	; 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006384:	2b00      	cmp	r3, #0
 8006386:	d002      	beq.n	800638e <HAL_ETH_ReadData+0x15e>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f815 	bl	80063b8 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	65da      	str	r2, [r3, #92]	; 0x5c

  if (rxdataready == 1U)
 8006394:	7bfb      	ldrb	r3, [r7, #15]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d108      	bne.n	80063ac <HAL_ETH_ReadData+0x17c>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80063a8:	2300      	movs	r3, #0
 80063aa:	e000      	b.n	80063ae <HAL_ETH_ReadData+0x17e>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3720      	adds	r7, #32
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80063c0:	2300      	movs	r3, #0
 80063c2:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 80063c4:	2301      	movs	r3, #1
 80063c6:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063cc:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	69fa      	ldr	r2, [r7, #28]
 80063d2:	3212      	adds	r2, #18
 80063d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063d8:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063de:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80063e0:	e040      	b.n	8006464 <ETH_UpdateDescriptor+0xac>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d112      	bne.n	8006410 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	4618      	mov	r0, r3
 80063f0:	f006 f8b2 	bl	800c558 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80063fa:	2300      	movs	r3, #0
 80063fc:	74fb      	strb	r3, [r7, #19]
 80063fe:	e007      	b.n	8006410 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	461a      	mov	r2, r3
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	461a      	mov	r2, r3
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8006410:	7cfb      	ldrb	r3, [r7, #19]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d026      	beq.n	8006464 <ETH_UpdateDescriptor+0xac>
    {
      if (heth->RxDescList.ItMode == 0U)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	4a1e      	ldr	r2, [pc, #120]	; (800649c <ETH_UpdateDescriptor+0xe4>)
 8006422:	605a      	str	r2, [r3, #4]
 8006424:	e003      	b.n	800642e <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800642c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 800642e:	f3bf 8f5f 	dmb	sy
}
 8006432:	bf00      	nop
         is fully performed.
         The __DMB() instruction is added to avoid any potential compiler optimization that
         may lead to abnormal behavior. */
      __DMB();

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	3301      	adds	r3, #1
 8006444:	61fb      	str	r3, [r7, #28]
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	2b03      	cmp	r3, #3
 800644a:	d902      	bls.n	8006452 <ETH_UpdateDescriptor+0x9a>
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	3b04      	subs	r3, #4
 8006450:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	69fa      	ldr	r2, [r7, #28]
 8006456:	3212      	adds	r2, #18
 8006458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800645c:	617b      	str	r3, [r7, #20]
      desccount--;
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	3b01      	subs	r3, #1
 8006462:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <ETH_UpdateDescriptor+0xb8>
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1b8      	bne.n	80063e2 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	429a      	cmp	r2, r3
 8006478:	d00c      	beq.n	8006494 <ETH_UpdateDescriptor+0xdc>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, 0);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006482:	461a      	mov	r2, r3
 8006484:	2300      	movs	r3, #0
 8006486:	6093      	str	r3, [r2, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	69fa      	ldr	r2, [r7, #28]
 800648c:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8006494:	bf00      	nop
 8006496:	3720      	adds	r7, #32
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	80004600 	.word	0x80004600

080064a0 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	3318      	adds	r3, #24
 80064ac:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b2:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b8:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80064ba:	2301      	movs	r3, #1
 80064bc:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80064be:	e03f      	b.n	8006540 <HAL_ETH_ReleaseTxPacket+0xa0>
  {
    pktInUse = 1U;
 80064c0:	2301      	movs	r3, #1
 80064c2:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	3304      	adds	r3, #4
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4413      	add	r3, r2
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_ETH_ReleaseTxPacket+0x48>
    {
      /* No packet in use, skip to next.  */
      idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	3301      	adds	r3, #1
 80064de:	f003 0303 	and.w	r3, r3, #3
 80064e2:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 80064e8:	7bbb      	ldrb	r3, [r7, #14]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d028      	beq.n	8006540 <HAL_ETH_ReleaseTxPacket+0xa0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68d9      	ldr	r1, [r3, #12]
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	4613      	mov	r3, r2
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	4413      	add	r3, r2
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	440b      	add	r3, r1
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	db1b      	blt.n	800653c <HAL_ETH_ReleaseTxPacket+0x9c>
#ifdef HAL_ETH_USE_PTP
        /* Handle Ptp  */
        HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	3304      	adds	r3, #4
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	4618      	mov	r0, r3
 8006512:	f006 f893 	bl	800c63c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	3304      	adds	r3, #4
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	4413      	add	r3, r2
 8006520:	2200      	movs	r2, #0
 8006522:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	3301      	adds	r3, #1
 8006528:	f003 0303 	and.w	r3, r3, #3
 800652c:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	629a      	str	r2, [r3, #40]	; 0x28
        dmatxdesclist->releaseIndex = idx;
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	62da      	str	r2, [r3, #44]	; 0x2c
 800653a:	e001      	b.n	8006540 <HAL_ETH_ReleaseTxPacket+0xa0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <HAL_ETH_ReleaseTxPacket+0xac>
 8006546:	7bfb      	ldrb	r3, [r7, #15]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d1b9      	bne.n	80064c0 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3718      	adds	r7, #24
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
	...

08006558 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656e:	2b40      	cmp	r3, #64	; 0x40
 8006570:	d112      	bne.n	8006598 <HAL_ETH_IRQHandler+0x40>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006580:	2b40      	cmp	r3, #64	; 0x40
 8006582:	d109      	bne.n	8006598 <HAL_ETH_IRQHandler+0x40>
    {
      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800658c:	461a      	mov	r2, r3
 800658e:	4b50      	ldr	r3, [pc, #320]	; (80066d0 <HAL_ETH_IRQHandler+0x178>)
 8006590:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f005 fbc6 	bl	800bd24 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d113      	bne.n	80065d2 <HAL_ETH_IRQHandler+0x7a>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065b2:	69db      	ldr	r3, [r3, #28]
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d10a      	bne.n	80065d2 <HAL_ETH_IRQHandler+0x7a>
    {
      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065c4:	461a      	mov	r2, r3
 80065c6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80065ca:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Transmit complete callback*/
      heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f005 fbb9 	bl	800bd44 <HAL_ETH_TxCpltCallback>
    }
  }


  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065e4:	d14c      	bne.n	8006680 <HAL_ETH_IRQHandler+0x128>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065f8:	d142      	bne.n	8006680 <HAL_ETH_IRQHandler+0x128>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006600:	f043 0208 	orr.w	r2, r3, #8
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800661c:	d11a      	bne.n	8006654 <HAL_ETH_IRQHandler+0xfc>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006626:	695a      	ldr	r2, [r3, #20]
 8006628:	4b2a      	ldr	r3, [pc, #168]	; (80066d4 <HAL_ETH_IRQHandler+0x17c>)
 800662a:	4013      	ands	r3, r2
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800663a:	69db      	ldr	r3, [r3, #28]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6812      	ldr	r2, [r2, #0]
 8006640:	f423 33c0 	bic.w	r3, r3, #98304	; 0x18000
 8006644:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006648:	61d3      	str	r3, [r2, #28]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	22e0      	movs	r2, #224	; 0xe0
 800664e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8006652:	e012      	b.n	800667a <HAL_ETH_IRQHandler+0x122>
      }
      else
      {
        /* Get DMA error status  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800665c:	695a      	ldr	r2, [r3, #20]
 800665e:	f248 6380 	movw	r3, #34432	; 0x8680
 8006662:	4013      	ands	r3, r2
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                                                              ETH_DMASR_RBUS | ETH_DMASR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006672:	461a      	mov	r2, r3
 8006674:	f248 6380 	movw	r3, #34432	; 0x8680
 8006678:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered Error callback*/
      heth->ErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_ErrorCallback(heth);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f005 fb72 	bl	800bd64 <HAL_ETH_ErrorCallback>
    }
  }


  /* ETH PMT IT */
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	f003 0308 	and.w	r3, r3, #8
 800668a:	2b08      	cmp	r3, #8
 800668c:	d10e      	bne.n	80066ac <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006694:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f81c 	bl	80066dc <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }


  /* check ETH WAKEUP exti flag */
  if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80066ac:	4b0a      	ldr	r3, [pc, #40]	; (80066d8 <HAL_ETH_IRQHandler+0x180>)
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d006      	beq.n	80066c6 <HAL_ETH_IRQHandler+0x16e>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80066b8:	4b07      	ldr	r3, [pc, #28]	; (80066d8 <HAL_ETH_IRQHandler+0x180>)
 80066ba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80066be:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f815 	bl	80066f0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80066c6:	bf00      	nop
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	00010040 	.word	0x00010040
 80066d4:	007e2000 	.word	0x007e2000
 80066d8:	40013c00 	.word	0x40013c00

080066dc <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f003 031c 	and.w	r3, r3, #28
 8006720:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	02db      	lsls	r3, r3, #11
 8006726:	b29b      	uxth	r3, r3
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	019b      	lsls	r3, r3, #6
 8006732:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	4313      	orrs	r3, r2
 800673a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f023 0302 	bic.w	r3, r3, #2
 8006742:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f043 0301 	orr.w	r3, r3, #1
 800674a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8006754:	f7fe fbb6 	bl	8004ec4 <HAL_GetTick>
 8006758:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800675a:	e00d      	b.n	8006778 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800675c:	f7fe fbb2 	bl	8004ec4 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800676a:	d301      	bcc.n	8006770 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e010      	b.n	8006792 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1ec      	bne.n	800675c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	b29b      	uxth	r3, r3
 800678a:	461a      	mov	r2, r3
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	3718      	adds	r7, #24
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b086      	sub	sp, #24
 800679e:	af00      	add	r7, sp, #0
 80067a0:	60f8      	str	r0, [r7, #12]
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	607a      	str	r2, [r7, #4]
 80067a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f003 031c 	and.w	r3, r3, #28
 80067b6:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	02db      	lsls	r3, r3, #11
 80067bc:	b29b      	uxth	r3, r3
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	019b      	lsls	r3, r3, #6
 80067c8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f043 0302 	orr.w	r3, r3, #2
 80067d8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067f4:	f7fe fb66 	bl	8004ec4 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80067fa:	e00d      	b.n	8006818 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80067fc:	f7fe fb62 	bl	8004ec4 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800680a:	d301      	bcc.n	8006810 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e009      	b.n	8006824 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1ec      	bne.n	80067fc <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3718      	adds	r7, #24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0d9      	b.n	80069f4 <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0310 	and.w	r3, r3, #16
 800684a:	2b00      	cmp	r3, #0
 800684c:	bf14      	ite	ne
 800684e:	2301      	movne	r3, #1
 8006850:	2300      	moveq	r3, #0
 8006852:	b2db      	uxtb	r3, r3
 8006854:	461a      	mov	r2, r3
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006874:	2b00      	cmp	r3, #0
 8006876:	bf0c      	ite	eq
 8006878:	2301      	moveq	r3, #1
 800687a:	2300      	movne	r3, #0
 800687c:	b2db      	uxtb	r3, r3
 800687e:	461a      	mov	r2, r3
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
                                        ? ENABLE : DISABLE;
 8006890:	2b00      	cmp	r3, #0
 8006892:	bf14      	ite	ne
 8006894:	2301      	movne	r3, #1
 8006896:	2300      	moveq	r3, #0
 8006898:	b2db      	uxtb	r3, r3
 800689a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	bf0c      	ite	eq
 80068ae:	2301      	moveq	r3, #1
 80068b0:	2300      	movne	r3, #0
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bf14      	ite	ne
 80068c8:	2301      	movne	r3, #1
 80068ca:	2300      	moveq	r3, #0
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	461a      	mov	r2, r3
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	bf0c      	ite	eq
 80068fe:	2301      	moveq	r3, #1
 8006900:	2300      	movne	r3, #0
 8006902:	b2db      	uxtb	r3, r3
 8006904:	461a      	mov	r2, r3
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006914:	2b00      	cmp	r3, #0
 8006916:	bf0c      	ite	eq
 8006918:	2301      	moveq	r3, #1
 800691a:	2300      	movne	r3, #0
 800691c:	b2db      	uxtb	r3, r3
 800691e:	461a      	mov	r2, r3
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800692e:	2b00      	cmp	r3, #0
 8006930:	bf14      	ite	ne
 8006932:	2301      	movne	r3, #1
 8006934:	2300      	moveq	r3, #0
 8006936:	b2db      	uxtb	r3, r3
 8006938:	461a      	mov	r2, r3
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f403 2260 	and.w	r2, r3, #917504	; 0xe0000
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006956:	2b00      	cmp	r3, #0
 8006958:	bf14      	ite	ne
 800695a:	2301      	movne	r3, #1
 800695c:	2300      	moveq	r3, #0
 800695e:	b2db      	uxtb	r3, r3
 8006960:	461a      	mov	r2, r3
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	bf14      	ite	ne
 8006974:	2301      	movne	r3, #1
 8006976:	2300      	moveq	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	461a      	mov	r2, r3
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800698c:	2b00      	cmp	r3, #0
 800698e:	bf0c      	ite	eq
 8006990:	2301      	moveq	r3, #1
 8006992:	2300      	movne	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	f003 0230 	and.w	r2, r3, #48	; 0x30
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	0c1b      	lsrs	r3, r3, #16
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	649a      	str	r2, [r3, #72]	; 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	bf14      	ite	ne
 80069c8:	2301      	movne	r3, #1
 80069ca:	2300      	moveq	r3, #0
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	461a      	mov	r2, r3
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	bf14      	ite	ne
 80069e4:	2301      	movne	r3, #1
 80069e6:	2300      	moveq	r3, #0
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d101      	bne.n	8006a14 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e00b      	b.n	8006a2c <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a1a:	2b10      	cmp	r3, #16
 8006a1c:	d105      	bne.n	8006a2a <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f88f 	bl	8006b44 <ETH_SetMACConfig>

    return HAL_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	e000      	b.n	8006a2c <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
  }
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 031c 	bic.w	r3, r3, #28
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006a4c:	f001 fb0c 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 8006a50:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4a1d      	ldr	r2, [pc, #116]	; (8006acc <HAL_ETH_SetMDIOClockRange+0x98>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d908      	bls.n	8006a6c <HAL_ETH_SetMDIOClockRange+0x38>
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	4a1c      	ldr	r2, [pc, #112]	; (8006ad0 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d804      	bhi.n	8006a6c <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f043 0308 	orr.w	r3, r3, #8
 8006a68:	60fb      	str	r3, [r7, #12]
 8006a6a:	e027      	b.n	8006abc <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	4a18      	ldr	r2, [pc, #96]	; (8006ad0 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d908      	bls.n	8006a86 <HAL_ETH_SetMDIOClockRange+0x52>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4a17      	ldr	r2, [pc, #92]	; (8006ad4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d204      	bcs.n	8006a86 <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f043 030c 	orr.w	r3, r3, #12
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	e01a      	b.n	8006abc <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	4a12      	ldr	r2, [pc, #72]	; (8006ad4 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d303      	bcc.n	8006a96 <HAL_ETH_SetMDIOClockRange+0x62>
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	4a11      	ldr	r2, [pc, #68]	; (8006ad8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d911      	bls.n	8006aba <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	4a0f      	ldr	r2, [pc, #60]	; (8006ad8 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d908      	bls.n	8006ab0 <HAL_ETH_SetMDIOClockRange+0x7c>
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	4a0e      	ldr	r2, [pc, #56]	; (8006adc <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d804      	bhi.n	8006ab0 <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f043 0304 	orr.w	r3, r3, #4
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	e005      	b.n	8006abc <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f043 0310 	orr.w	r3, r3, #16
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e000      	b.n	8006abc <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8006aba:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	611a      	str	r2, [r3, #16]
}
 8006ac4:	bf00      	nop
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	01312cff 	.word	0x01312cff
 8006ad0:	02160ebf 	.word	0x02160ebf
 8006ad4:	03938700 	.word	0x03938700
 8006ad8:	05f5e0ff 	.word	0x05f5e0ff
 8006adc:	08f0d17f 	.word	0x08f0d17f

08006ae0 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(ETH_HandleTypeDef *heth)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b084      	sub	sp, #16
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8006b02:	2300      	movs	r3, #0
 8006b04:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b18:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006b1c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b2a:	2001      	movs	r0, #1
 8006b2c:	f7fe f9d6 	bl	8004edc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006b3a:	6193      	str	r3, [r2, #24]
}
 8006b3c:	bf00      	nop
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	4b51      	ldr	r3, [pc, #324]	; (8006ca0 <ETH_SetMACConfig+0x15c>)
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	7c1b      	ldrb	r3, [r3, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d102      	bne.n	8006b6c <ETH_SetMACConfig+0x28>
 8006b66:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006b6a:	e000      	b.n	8006b6e <ETH_SetMACConfig+0x2a>
 8006b6c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	7c5b      	ldrb	r3, [r3, #17]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d102      	bne.n	8006b7c <ETH_SetMACConfig+0x38>
 8006b76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b7a:	e000      	b.n	8006b7e <ETH_SetMACConfig+0x3a>
 8006b7c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006b7e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006b84:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	7fdb      	ldrb	r3, [r3, #31]
 8006b8a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006b8c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006b92:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	7f92      	ldrb	r2, [r2, #30]
 8006b98:	2a00      	cmp	r2, #0
 8006b9a:	d102      	bne.n	8006ba2 <ETH_SetMACConfig+0x5e>
 8006b9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006ba0:	e000      	b.n	8006ba4 <ETH_SetMACConfig+0x60>
 8006ba2:	2200      	movs	r2, #0
                        macconf->Speed |
 8006ba4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	7f1b      	ldrb	r3, [r3, #28]
 8006baa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006bac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006bb2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	791b      	ldrb	r3, [r3, #4]
 8006bb8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006bba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006bbc:	683a      	ldr	r2, [r7, #0]
 8006bbe:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006bc2:	2a00      	cmp	r2, #0
 8006bc4:	d102      	bne.n	8006bcc <ETH_SetMACConfig+0x88>
 8006bc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bca:	e000      	b.n	8006bce <ETH_SetMACConfig+0x8a>
 8006bcc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006bce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	7bdb      	ldrb	r3, [r3, #15]
 8006bd4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006bd6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006bdc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006be4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006be6:	4313      	orrs	r3, r2
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006bfe:	2001      	movs	r0, #1
 8006c00:	f7fe f96c 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	f64f 7341 	movw	r3, #65345	; 0xff41
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c22:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8006c2a:	2a00      	cmp	r2, #0
 8006c2c:	d101      	bne.n	8006c32 <ETH_SetMACConfig+0xee>
 8006c2e:	2280      	movs	r2, #128	; 0x80
 8006c30:	e000      	b.n	8006c34 <ETH_SetMACConfig+0xf0>
 8006c32:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006c34:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006c3a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8006c42:	2a01      	cmp	r2, #1
 8006c44:	d101      	bne.n	8006c4a <ETH_SetMACConfig+0x106>
 8006c46:	2208      	movs	r2, #8
 8006c48:	e000      	b.n	8006c4c <ETH_SetMACConfig+0x108>
 8006c4a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006c4c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8006c54:	2a01      	cmp	r2, #1
 8006c56:	d101      	bne.n	8006c5c <ETH_SetMACConfig+0x118>
 8006c58:	2204      	movs	r2, #4
 8006c5a:	e000      	b.n	8006c5e <ETH_SetMACConfig+0x11a>
 8006c5c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006c5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8006c66:	2a01      	cmp	r2, #1
 8006c68:	d101      	bne.n	8006c6e <ETH_SetMACConfig+0x12a>
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	e000      	b.n	8006c70 <ETH_SetMACConfig+0x12c>
 8006c6e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006c70:	4313      	orrs	r3, r2
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	699b      	ldr	r3, [r3, #24]
 8006c86:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006c88:	2001      	movs	r0, #1
 8006c8a:	f7fe f927 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68fa      	ldr	r2, [r7, #12]
 8006c94:	619a      	str	r2, [r3, #24]
}
 8006c96:	bf00      	nop
 8006c98:	3710      	adds	r7, #16
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	ff20810f 	.word	0xff20810f

08006ca4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	4b3d      	ldr	r3, [pc, #244]	; (8006db4 <ETH_SetDMAConfig+0x110>)
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	7b1b      	ldrb	r3, [r3, #12]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d102      	bne.n	8006cd0 <ETH_SetDMAConfig+0x2c>
 8006cca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006cce:	e000      	b.n	8006cd2 <ETH_SetDMAConfig+0x2e>
 8006cd0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	7b5b      	ldrb	r3, [r3, #13]
 8006cd6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006cd8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006cda:	683a      	ldr	r2, [r7, #0]
 8006cdc:	7f52      	ldrb	r2, [r2, #29]
 8006cde:	2a00      	cmp	r2, #0
 8006ce0:	d102      	bne.n	8006ce8 <ETH_SetDMAConfig+0x44>
 8006ce2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006ce6:	e000      	b.n	8006cea <ETH_SetDMAConfig+0x46>
 8006ce8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006cea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	7b9b      	ldrb	r3, [r3, #14]
 8006cf0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006cf2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006cf8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	7f1b      	ldrb	r3, [r3, #28]
 8006cfe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006d00:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	7f9b      	ldrb	r3, [r3, #30]
 8006d06:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006d08:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006d0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d16:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d28:	461a      	mov	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006d3a:	2001      	movs	r0, #1
 8006d3c:	f7fe f8ce 	bl	8004edc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d48:	461a      	mov	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	791b      	ldrb	r3, [r3, #4]
 8006d52:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006d58:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006d5e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006d64:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006d6c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8006d6e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d74:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006d76:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006d7c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	6812      	ldr	r2, [r2, #0]
 8006d82:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006d8a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006d98:	2001      	movs	r0, #1
 8006d9a:	f7fe f89f 	bl	8004edc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006da6:	461a      	mov	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6013      	str	r3, [r2, #0]
}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	f8de3f23 	.word	0xf8de3f23

08006db8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b0a6      	sub	sp, #152	; 0x98
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8006de2:	2301      	movs	r3, #1
 8006de4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8006dee:	2300      	movs	r3, #0
 8006df0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006df4:	2300      	movs	r3, #0
 8006df6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006e14:	2300      	movs	r3, #0
 8006e16:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006e1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e1e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006e20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006e24:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8006e26:	2300      	movs	r3, #0
 8006e28:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006e2c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006e30:	4619      	mov	r1, r3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7ff fe86 	bl	8006b44 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8006e40:	2301      	movs	r3, #1
 8006e42:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8006e46:	2301      	movs	r3, #1
 8006e48:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8006e54:	2300      	movs	r3, #0
 8006e56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006e64:	2301      	movs	r3, #1
 8006e66:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006e68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e6c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006e6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e72:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006e74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006e78:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8006e80:	2300      	movs	r3, #0
 8006e82:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8006e84:	2300      	movs	r3, #0
 8006e86:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006e88:	f107 0308 	add.w	r3, r7, #8
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff ff08 	bl	8006ca4 <ETH_SetDMAConfig>
}
 8006e94:	bf00      	nop
 8006e96:	3798      	adds	r7, #152	; 0x98
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	3305      	adds	r3, #5
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	021b      	lsls	r3, r3, #8
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	3204      	adds	r2, #4
 8006eb4:	7812      	ldrb	r2, [r2, #0]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	4b11      	ldr	r3, [pc, #68]	; (8006f04 <ETH_MACAddressConfig+0x68>)
 8006ebe:	4413      	add	r3, r2
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3303      	adds	r3, #3
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	061a      	lsls	r2, r3, #24
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	3302      	adds	r3, #2
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	041b      	lsls	r3, r3, #16
 8006ed6:	431a      	orrs	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	3301      	adds	r3, #1
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	021b      	lsls	r3, r3, #8
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	7812      	ldrb	r2, [r2, #0]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	4b06      	ldr	r3, [pc, #24]	; (8006f08 <ETH_MACAddressConfig+0x6c>)
 8006eee:	4413      	add	r3, r2
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	6013      	str	r3, [r2, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	40028040 	.word	0x40028040
 8006f08:	40028044 	.word	0x40028044

08006f0c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006f14:	2300      	movs	r3, #0
 8006f16:	60fb      	str	r3, [r7, #12]
 8006f18:	e03e      	b.n	8006f98 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	68d9      	ldr	r1, [r3, #12]
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	4613      	mov	r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	4413      	add	r3, r2
 8006f26:	00db      	lsls	r3, r3, #3
 8006f28:	440b      	add	r3, r1
 8006f2a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2200      	movs	r2, #0
 8006f36:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2200      	movs	r2, #0
 8006f42:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006f44:	68b9      	ldr	r1, [r7, #8]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	3206      	adds	r2, #6
 8006f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d80c      	bhi.n	8006f7c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68d9      	ldr	r1, [r3, #12]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	00db      	lsls	r3, r3, #3
 8006f72:	440b      	add	r3, r1
 8006f74:	461a      	mov	r2, r3
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	60da      	str	r2, [r3, #12]
 8006f7a:	e004      	b.n	8006f86 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	461a      	mov	r2, r3
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	3301      	adds	r3, #1
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	d9bd      	bls.n	8006f1a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68da      	ldr	r2, [r3, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fb0:	611a      	str	r2, [r3, #16]
}
 8006fb2:	bf00      	nop
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b085      	sub	sp, #20
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	e046      	b.n	800705a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6919      	ldr	r1, [r3, #16]
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4413      	add	r3, r2
 8006fd8:	00db      	lsls	r3, r3, #3
 8006fda:	440b      	add	r3, r1
 8006fdc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	2200      	movs	r2, #0
 8006fee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2200      	movs	r2, #0
 8007000:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007008:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8007010:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	3212      	adds	r2, #18
 8007026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b02      	cmp	r3, #2
 800702e:	d80c      	bhi.n	800704a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6919      	ldr	r1, [r3, #16]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	4613      	mov	r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4413      	add	r3, r2
 800703e:	00db      	lsls	r3, r3, #3
 8007040:	440b      	add	r3, r1
 8007042:	461a      	mov	r2, r3
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	60da      	str	r2, [r3, #12]
 8007048:	e004      	b.n	8007054 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	461a      	mov	r2, r3
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	60fb      	str	r3, [r7, #12]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2b03      	cmp	r3, #3
 800705e:	d9b5      	bls.n	8006fcc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	691a      	ldr	r2, [r3, #16]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800708a:	60da      	str	r2, [r3, #12]
}
 800708c:	bf00      	nop
 800708e:	3714      	adds	r7, #20
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8007098:	b480      	push	{r7}
 800709a:	b08d      	sub	sp, #52	; 0x34
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	3318      	adds	r3, #24
 80070a8:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070c2:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 80070ca:	2300      	movs	r3, #0
 80070cc:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070da:	d007      	beq.n	80070ec <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e0:	3304      	adds	r3, #4
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4413      	add	r3, r2
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d001      	beq.n	80070f0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80070ec:	2302      	movs	r3, #2
 80070ee:	e0ff      	b.n	80072f0 <ETH_Prepare_Tx_Descriptors+0x258>
  }


  descnbr += 1U;
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	3301      	adds	r3, #1
 80070f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	6a3b      	ldr	r3, [r7, #32]
 80070fe:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8007100:	6a3b      	ldr	r3, [r7, #32]
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	4b7d      	ldr	r3, [pc, #500]	; (80072fc <ETH_Prepare_Tx_Descriptors+0x264>)
 8007106:	4013      	ands	r3, r2
 8007108:	69fa      	ldr	r2, [r7, #28]
 800710a:	6852      	ldr	r2, [r2, #4]
 800710c:	431a      	orrs	r2, r3
 800710e:	6a3b      	ldr	r3, [r7, #32]
 8007110:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	2b00      	cmp	r3, #0
 800711c:	d008      	beq.n	8007130 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800711e:	6a3b      	ldr	r3, [r7, #32]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	431a      	orrs	r2, r3
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0320 	and.w	r3, r3, #32
 8007138:	2b00      	cmp	r3, #0
 800713a:	d008      	beq.n	800714e <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	431a      	orrs	r2, r3
 800714a:	6a3b      	ldr	r3, [r7, #32]
 800714c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0304 	and.w	r3, r3, #4
 8007156:	2b00      	cmp	r3, #0
 8007158:	d005      	beq.n	8007166 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8007172:	f3bf 8f5f 	dmb	sy
}
 8007176:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8007178:	6a3b      	ldr	r3, [r7, #32]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8007184:	e082      	b.n	800728c <ETH_Prepare_Tx_Descriptors+0x1f4>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d006      	beq.n	80071a6 <ETH_Prepare_Tx_Descriptors+0x10e>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	e005      	b.n	80071b2 <ETH_Prepare_Tx_Descriptors+0x11a>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80071a6:	6a3b      	ldr	r3, [r7, #32]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80071ae:	6a3b      	ldr	r3, [r7, #32]
 80071b0:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80071b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071b4:	3301      	adds	r3, #1
 80071b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ba:	2b03      	cmp	r3, #3
 80071bc:	d902      	bls.n	80071c4 <ETH_Prepare_Tx_Descriptors+0x12c>
 80071be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c0:	3b04      	subs	r3, #4
 80071c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071cc:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80071d6:	6a3b      	ldr	r3, [r7, #32]
 80071d8:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071e6:	d007      	beq.n	80071f8 <ETH_Prepare_Tx_Descriptors+0x160>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80071e8:	697a      	ldr	r2, [r7, #20]
 80071ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ec:	3304      	adds	r3, #4
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d029      	beq.n	800724c <ETH_Prepare_Tx_Descriptors+0x1b4>
    {
      descidx = firstdescidx;
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007204:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8007206:	2300      	movs	r3, #0
 8007208:	62bb      	str	r3, [r7, #40]	; 0x28
 800720a:	e019      	b.n	8007240 <ETH_Prepare_Tx_Descriptors+0x1a8>
  __ASM volatile ("dmb 0xF":::"memory");
 800720c:	f3bf 8f5f 	dmb	sy
}
 8007210:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8007212:	6a3b      	ldr	r3, [r7, #32]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 800721e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007220:	3301      	adds	r3, #1
 8007222:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007226:	2b03      	cmp	r3, #3
 8007228:	d902      	bls.n	8007230 <ETH_Prepare_Tx_Descriptors+0x198>
 800722a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800722c:	3b04      	subs	r3, #4
 800722e:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007238:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 800723a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800723c:	3301      	adds	r3, #1
 800723e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007244:	429a      	cmp	r2, r3
 8007246:	d3e1      	bcc.n	800720c <ETH_Prepare_Tx_Descriptors+0x174>
      }

      return HAL_ETH_ERROR_BUSY;
 8007248:	2302      	movs	r3, #2
 800724a:	e051      	b.n	80072f0 <ETH_Prepare_Tx_Descriptors+0x258>
    }

    descnbr += 1U;
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	3301      	adds	r3, #1
 8007250:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	461a      	mov	r2, r3
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	4b25      	ldr	r3, [pc, #148]	; (80072fc <ETH_Prepare_Tx_Descriptors+0x264>)
 8007268:	4013      	ands	r3, r2
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	6852      	ldr	r2, [r2, #4]
 800726e:	431a      	orrs	r2, r3
 8007270:	6a3b      	ldr	r3, [r7, #32]
 8007272:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	3301      	adds	r3, #1
 8007278:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 800727a:	f3bf 8f5f 	dmb	sy
}
 800727e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8007280:	6a3b      	ldr	r3, [r7, #32]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	f47f af78 	bne.w	8007186 <ETH_Prepare_Tx_Descriptors+0xee>
  }

  if (ItMode != ((uint32_t)RESET))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d006      	beq.n	80072aa <ETH_Prepare_Tx_Descriptors+0x212>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	601a      	str	r2, [r3, #0]
 80072a8:	e005      	b.n	80072b6 <ETH_Prepare_Tx_Descriptors+0x21e>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80072b2:	6a3b      	ldr	r3, [r7, #32]
 80072b4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80072c6:	6979      	ldr	r1, [r7, #20]
 80072c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ca:	3304      	adds	r3, #4
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	440b      	add	r3, r1
 80072d0:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072d6:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80072d8:	b672      	cpsid	i
}
 80072da:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	4413      	add	r3, r2
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80072ea:	b662      	cpsie	i
}
 80072ec:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3734      	adds	r7, #52	; 0x34
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr
 80072fc:	ffffe000 	.word	0xffffe000

08007300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007300:	b480      	push	{r7}
 8007302:	b089      	sub	sp, #36	; 0x24
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800730a:	2300      	movs	r3, #0
 800730c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800730e:	2300      	movs	r3, #0
 8007310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007312:	2300      	movs	r3, #0
 8007314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007316:	2300      	movs	r3, #0
 8007318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800731a:	2300      	movs	r3, #0
 800731c:	61fb      	str	r3, [r7, #28]
 800731e:	e175      	b.n	800760c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007320:	2201      	movs	r2, #1
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	fa02 f303 	lsl.w	r3, r2, r3
 8007328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	4013      	ands	r3, r2
 8007332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	429a      	cmp	r2, r3
 800733a:	f040 8164 	bne.w	8007606 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f003 0303 	and.w	r3, r3, #3
 8007346:	2b01      	cmp	r3, #1
 8007348:	d005      	beq.n	8007356 <HAL_GPIO_Init+0x56>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	2b02      	cmp	r3, #2
 8007354:	d130      	bne.n	80073b8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	2203      	movs	r2, #3
 8007362:	fa02 f303 	lsl.w	r3, r2, r3
 8007366:	43db      	mvns	r3, r3
 8007368:	69ba      	ldr	r2, [r7, #24]
 800736a:	4013      	ands	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	68da      	ldr	r2, [r3, #12]
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	fa02 f303 	lsl.w	r3, r2, r3
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	4313      	orrs	r3, r2
 800737e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800738c:	2201      	movs	r2, #1
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	fa02 f303 	lsl.w	r3, r2, r3
 8007394:	43db      	mvns	r3, r3
 8007396:	69ba      	ldr	r2, [r7, #24]
 8007398:	4013      	ands	r3, r2
 800739a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	091b      	lsrs	r3, r3, #4
 80073a2:	f003 0201 	and.w	r2, r3, #1
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	fa02 f303 	lsl.w	r3, r2, r3
 80073ac:	69ba      	ldr	r2, [r7, #24]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f003 0303 	and.w	r3, r3, #3
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d017      	beq.n	80073f4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	005b      	lsls	r3, r3, #1
 80073ce:	2203      	movs	r2, #3
 80073d0:	fa02 f303 	lsl.w	r3, r2, r3
 80073d4:	43db      	mvns	r3, r3
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	4013      	ands	r3, r2
 80073da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	689a      	ldr	r2, [r3, #8]
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	fa02 f303 	lsl.w	r3, r2, r3
 80073e8:	69ba      	ldr	r2, [r7, #24]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	69ba      	ldr	r2, [r7, #24]
 80073f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f003 0303 	and.w	r3, r3, #3
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d123      	bne.n	8007448 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	08da      	lsrs	r2, r3, #3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	3208      	adds	r2, #8
 8007408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800740c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	f003 0307 	and.w	r3, r3, #7
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	220f      	movs	r2, #15
 8007418:	fa02 f303 	lsl.w	r3, r2, r3
 800741c:	43db      	mvns	r3, r3
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	4013      	ands	r3, r2
 8007422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	691a      	ldr	r2, [r3, #16]
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	f003 0307 	and.w	r3, r3, #7
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	fa02 f303 	lsl.w	r3, r2, r3
 8007434:	69ba      	ldr	r2, [r7, #24]
 8007436:	4313      	orrs	r3, r2
 8007438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	08da      	lsrs	r2, r3, #3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	3208      	adds	r2, #8
 8007442:	69b9      	ldr	r1, [r7, #24]
 8007444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	005b      	lsls	r3, r3, #1
 8007452:	2203      	movs	r2, #3
 8007454:	fa02 f303 	lsl.w	r3, r2, r3
 8007458:	43db      	mvns	r3, r3
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	4013      	ands	r3, r2
 800745e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f003 0203 	and.w	r2, r3, #3
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	005b      	lsls	r3, r3, #1
 800746c:	fa02 f303 	lsl.w	r3, r2, r3
 8007470:	69ba      	ldr	r2, [r7, #24]
 8007472:	4313      	orrs	r3, r2
 8007474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	69ba      	ldr	r2, [r7, #24]
 800747a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 80be 	beq.w	8007606 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800748a:	4b66      	ldr	r3, [pc, #408]	; (8007624 <HAL_GPIO_Init+0x324>)
 800748c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800748e:	4a65      	ldr	r2, [pc, #404]	; (8007624 <HAL_GPIO_Init+0x324>)
 8007490:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007494:	6453      	str	r3, [r2, #68]	; 0x44
 8007496:	4b63      	ldr	r3, [pc, #396]	; (8007624 <HAL_GPIO_Init+0x324>)
 8007498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800749a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800749e:	60fb      	str	r3, [r7, #12]
 80074a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80074a2:	4a61      	ldr	r2, [pc, #388]	; (8007628 <HAL_GPIO_Init+0x328>)
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	089b      	lsrs	r3, r3, #2
 80074a8:	3302      	adds	r3, #2
 80074aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	f003 0303 	and.w	r3, r3, #3
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	220f      	movs	r2, #15
 80074ba:	fa02 f303 	lsl.w	r3, r2, r3
 80074be:	43db      	mvns	r3, r3
 80074c0:	69ba      	ldr	r2, [r7, #24]
 80074c2:	4013      	ands	r3, r2
 80074c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a58      	ldr	r2, [pc, #352]	; (800762c <HAL_GPIO_Init+0x32c>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d037      	beq.n	800753e <HAL_GPIO_Init+0x23e>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a57      	ldr	r2, [pc, #348]	; (8007630 <HAL_GPIO_Init+0x330>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d031      	beq.n	800753a <HAL_GPIO_Init+0x23a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a56      	ldr	r2, [pc, #344]	; (8007634 <HAL_GPIO_Init+0x334>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d02b      	beq.n	8007536 <HAL_GPIO_Init+0x236>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a55      	ldr	r2, [pc, #340]	; (8007638 <HAL_GPIO_Init+0x338>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d025      	beq.n	8007532 <HAL_GPIO_Init+0x232>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a54      	ldr	r2, [pc, #336]	; (800763c <HAL_GPIO_Init+0x33c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d01f      	beq.n	800752e <HAL_GPIO_Init+0x22e>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a53      	ldr	r2, [pc, #332]	; (8007640 <HAL_GPIO_Init+0x340>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d019      	beq.n	800752a <HAL_GPIO_Init+0x22a>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a52      	ldr	r2, [pc, #328]	; (8007644 <HAL_GPIO_Init+0x344>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d013      	beq.n	8007526 <HAL_GPIO_Init+0x226>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a51      	ldr	r2, [pc, #324]	; (8007648 <HAL_GPIO_Init+0x348>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d00d      	beq.n	8007522 <HAL_GPIO_Init+0x222>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a50      	ldr	r2, [pc, #320]	; (800764c <HAL_GPIO_Init+0x34c>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d007      	beq.n	800751e <HAL_GPIO_Init+0x21e>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a4f      	ldr	r2, [pc, #316]	; (8007650 <HAL_GPIO_Init+0x350>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d101      	bne.n	800751a <HAL_GPIO_Init+0x21a>
 8007516:	2309      	movs	r3, #9
 8007518:	e012      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800751a:	230a      	movs	r3, #10
 800751c:	e010      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800751e:	2308      	movs	r3, #8
 8007520:	e00e      	b.n	8007540 <HAL_GPIO_Init+0x240>
 8007522:	2307      	movs	r3, #7
 8007524:	e00c      	b.n	8007540 <HAL_GPIO_Init+0x240>
 8007526:	2306      	movs	r3, #6
 8007528:	e00a      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800752a:	2305      	movs	r3, #5
 800752c:	e008      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800752e:	2304      	movs	r3, #4
 8007530:	e006      	b.n	8007540 <HAL_GPIO_Init+0x240>
 8007532:	2303      	movs	r3, #3
 8007534:	e004      	b.n	8007540 <HAL_GPIO_Init+0x240>
 8007536:	2302      	movs	r3, #2
 8007538:	e002      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800753a:	2301      	movs	r3, #1
 800753c:	e000      	b.n	8007540 <HAL_GPIO_Init+0x240>
 800753e:	2300      	movs	r3, #0
 8007540:	69fa      	ldr	r2, [r7, #28]
 8007542:	f002 0203 	and.w	r2, r2, #3
 8007546:	0092      	lsls	r2, r2, #2
 8007548:	4093      	lsls	r3, r2
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	4313      	orrs	r3, r2
 800754e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007550:	4935      	ldr	r1, [pc, #212]	; (8007628 <HAL_GPIO_Init+0x328>)
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	089b      	lsrs	r3, r3, #2
 8007556:	3302      	adds	r3, #2
 8007558:	69ba      	ldr	r2, [r7, #24]
 800755a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800755e:	4b3d      	ldr	r3, [pc, #244]	; (8007654 <HAL_GPIO_Init+0x354>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	43db      	mvns	r3, r3
 8007568:	69ba      	ldr	r2, [r7, #24]
 800756a:	4013      	ands	r3, r2
 800756c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d003      	beq.n	8007582 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	4313      	orrs	r3, r2
 8007580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007582:	4a34      	ldr	r2, [pc, #208]	; (8007654 <HAL_GPIO_Init+0x354>)
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007588:	4b32      	ldr	r3, [pc, #200]	; (8007654 <HAL_GPIO_Init+0x354>)
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	43db      	mvns	r3, r3
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	4013      	ands	r3, r2
 8007596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d003      	beq.n	80075ac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80075ac:	4a29      	ldr	r2, [pc, #164]	; (8007654 <HAL_GPIO_Init+0x354>)
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80075b2:	4b28      	ldr	r3, [pc, #160]	; (8007654 <HAL_GPIO_Init+0x354>)
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	43db      	mvns	r3, r3
 80075bc:	69ba      	ldr	r2, [r7, #24]
 80075be:	4013      	ands	r3, r2
 80075c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d003      	beq.n	80075d6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80075d6:	4a1f      	ldr	r2, [pc, #124]	; (8007654 <HAL_GPIO_Init+0x354>)
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80075dc:	4b1d      	ldr	r3, [pc, #116]	; (8007654 <HAL_GPIO_Init+0x354>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	43db      	mvns	r3, r3
 80075e6:	69ba      	ldr	r2, [r7, #24]
 80075e8:	4013      	ands	r3, r2
 80075ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d003      	beq.n	8007600 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80075f8:	69ba      	ldr	r2, [r7, #24]
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007600:	4a14      	ldr	r2, [pc, #80]	; (8007654 <HAL_GPIO_Init+0x354>)
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	3301      	adds	r3, #1
 800760a:	61fb      	str	r3, [r7, #28]
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	2b0f      	cmp	r3, #15
 8007610:	f67f ae86 	bls.w	8007320 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop
 8007618:	3724      	adds	r7, #36	; 0x24
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40023800 	.word	0x40023800
 8007628:	40013800 	.word	0x40013800
 800762c:	40020000 	.word	0x40020000
 8007630:	40020400 	.word	0x40020400
 8007634:	40020800 	.word	0x40020800
 8007638:	40020c00 	.word	0x40020c00
 800763c:	40021000 	.word	0x40021000
 8007640:	40021400 	.word	0x40021400
 8007644:	40021800 	.word	0x40021800
 8007648:	40021c00 	.word	0x40021c00
 800764c:	40022000 	.word	0x40022000
 8007650:	40022400 	.word	0x40022400
 8007654:	40013c00 	.word	0x40013c00

08007658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	807b      	strh	r3, [r7, #2]
 8007664:	4613      	mov	r3, r2
 8007666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007668:	787b      	ldrb	r3, [r7, #1]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800766e:	887a      	ldrh	r2, [r7, #2]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007674:	e003      	b.n	800767e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007676:	887b      	ldrh	r3, [r7, #2]
 8007678:	041a      	lsls	r2, r3, #16
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	619a      	str	r2, [r3, #24]
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
	...

0800768c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007692:	2300      	movs	r3, #0
 8007694:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007696:	4b23      	ldr	r3, [pc, #140]	; (8007724 <HAL_PWREx_EnableOverDrive+0x98>)
 8007698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769a:	4a22      	ldr	r2, [pc, #136]	; (8007724 <HAL_PWREx_EnableOverDrive+0x98>)
 800769c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076a0:	6413      	str	r3, [r2, #64]	; 0x40
 80076a2:	4b20      	ldr	r3, [pc, #128]	; (8007724 <HAL_PWREx_EnableOverDrive+0x98>)
 80076a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076aa:	603b      	str	r3, [r7, #0]
 80076ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80076ae:	4b1e      	ldr	r3, [pc, #120]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a1d      	ldr	r2, [pc, #116]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076ba:	f7fd fc03 	bl	8004ec4 <HAL_GetTick>
 80076be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80076c0:	e009      	b.n	80076d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80076c2:	f7fd fbff 	bl	8004ec4 <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076d0:	d901      	bls.n	80076d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e022      	b.n	800771c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80076d6:	4b14      	ldr	r3, [pc, #80]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076e2:	d1ee      	bne.n	80076c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80076e4:	4b10      	ldr	r3, [pc, #64]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a0f      	ldr	r2, [pc, #60]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076f0:	f7fd fbe8 	bl	8004ec4 <HAL_GetTick>
 80076f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80076f6:	e009      	b.n	800770c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80076f8:	f7fd fbe4 	bl	8004ec4 <HAL_GetTick>
 80076fc:	4602      	mov	r2, r0
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007706:	d901      	bls.n	800770c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e007      	b.n	800771c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800770c:	4b06      	ldr	r3, [pc, #24]	; (8007728 <HAL_PWREx_EnableOverDrive+0x9c>)
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007714:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007718:	d1ee      	bne.n	80076f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3708      	adds	r7, #8
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	40023800 	.word	0x40023800
 8007728:	40007000 	.word	0x40007000

0800772c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007734:	2300      	movs	r3, #0
 8007736:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d101      	bne.n	8007742 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e29b      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b00      	cmp	r3, #0
 800774c:	f000 8087 	beq.w	800785e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007750:	4b96      	ldr	r3, [pc, #600]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f003 030c 	and.w	r3, r3, #12
 8007758:	2b04      	cmp	r3, #4
 800775a:	d00c      	beq.n	8007776 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800775c:	4b93      	ldr	r3, [pc, #588]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f003 030c 	and.w	r3, r3, #12
 8007764:	2b08      	cmp	r3, #8
 8007766:	d112      	bne.n	800778e <HAL_RCC_OscConfig+0x62>
 8007768:	4b90      	ldr	r3, [pc, #576]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007770:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007774:	d10b      	bne.n	800778e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007776:	4b8d      	ldr	r3, [pc, #564]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800777e:	2b00      	cmp	r3, #0
 8007780:	d06c      	beq.n	800785c <HAL_RCC_OscConfig+0x130>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d168      	bne.n	800785c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e275      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007796:	d106      	bne.n	80077a6 <HAL_RCC_OscConfig+0x7a>
 8007798:	4b84      	ldr	r3, [pc, #528]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a83      	ldr	r2, [pc, #524]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800779e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	e02e      	b.n	8007804 <HAL_RCC_OscConfig+0xd8>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10c      	bne.n	80077c8 <HAL_RCC_OscConfig+0x9c>
 80077ae:	4b7f      	ldr	r3, [pc, #508]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a7e      	ldr	r2, [pc, #504]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077b8:	6013      	str	r3, [r2, #0]
 80077ba:	4b7c      	ldr	r3, [pc, #496]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a7b      	ldr	r2, [pc, #492]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077c4:	6013      	str	r3, [r2, #0]
 80077c6:	e01d      	b.n	8007804 <HAL_RCC_OscConfig+0xd8>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077d0:	d10c      	bne.n	80077ec <HAL_RCC_OscConfig+0xc0>
 80077d2:	4b76      	ldr	r3, [pc, #472]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a75      	ldr	r2, [pc, #468]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	4b73      	ldr	r3, [pc, #460]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a72      	ldr	r2, [pc, #456]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077e8:	6013      	str	r3, [r2, #0]
 80077ea:	e00b      	b.n	8007804 <HAL_RCC_OscConfig+0xd8>
 80077ec:	4b6f      	ldr	r3, [pc, #444]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a6e      	ldr	r2, [pc, #440]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	4b6c      	ldr	r3, [pc, #432]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a6b      	ldr	r2, [pc, #428]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80077fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d013      	beq.n	8007834 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800780c:	f7fd fb5a 	bl	8004ec4 <HAL_GetTick>
 8007810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007812:	e008      	b.n	8007826 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007814:	f7fd fb56 	bl	8004ec4 <HAL_GetTick>
 8007818:	4602      	mov	r2, r0
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	2b64      	cmp	r3, #100	; 0x64
 8007820:	d901      	bls.n	8007826 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007822:	2303      	movs	r3, #3
 8007824:	e229      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007826:	4b61      	ldr	r3, [pc, #388]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0f0      	beq.n	8007814 <HAL_RCC_OscConfig+0xe8>
 8007832:	e014      	b.n	800785e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007834:	f7fd fb46 	bl	8004ec4 <HAL_GetTick>
 8007838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800783a:	e008      	b.n	800784e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800783c:	f7fd fb42 	bl	8004ec4 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	2b64      	cmp	r3, #100	; 0x64
 8007848:	d901      	bls.n	800784e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e215      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800784e:	4b57      	ldr	r3, [pc, #348]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1f0      	bne.n	800783c <HAL_RCC_OscConfig+0x110>
 800785a:	e000      	b.n	800785e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800785c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0302 	and.w	r3, r3, #2
 8007866:	2b00      	cmp	r3, #0
 8007868:	d069      	beq.n	800793e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800786a:	4b50      	ldr	r3, [pc, #320]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f003 030c 	and.w	r3, r3, #12
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00b      	beq.n	800788e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007876:	4b4d      	ldr	r3, [pc, #308]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f003 030c 	and.w	r3, r3, #12
 800787e:	2b08      	cmp	r3, #8
 8007880:	d11c      	bne.n	80078bc <HAL_RCC_OscConfig+0x190>
 8007882:	4b4a      	ldr	r3, [pc, #296]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d116      	bne.n	80078bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800788e:	4b47      	ldr	r3, [pc, #284]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0302 	and.w	r3, r3, #2
 8007896:	2b00      	cmp	r3, #0
 8007898:	d005      	beq.n	80078a6 <HAL_RCC_OscConfig+0x17a>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d001      	beq.n	80078a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e1e9      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078a6:	4b41      	ldr	r3, [pc, #260]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	00db      	lsls	r3, r3, #3
 80078b4:	493d      	ldr	r1, [pc, #244]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078ba:	e040      	b.n	800793e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d023      	beq.n	800790c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078c4:	4b39      	ldr	r3, [pc, #228]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a38      	ldr	r2, [pc, #224]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078ca:	f043 0301 	orr.w	r3, r3, #1
 80078ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d0:	f7fd faf8 	bl	8004ec4 <HAL_GetTick>
 80078d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078d6:	e008      	b.n	80078ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078d8:	f7fd faf4 	bl	8004ec4 <HAL_GetTick>
 80078dc:	4602      	mov	r2, r0
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d901      	bls.n	80078ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e1c7      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078ea:	4b30      	ldr	r3, [pc, #192]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0302 	and.w	r3, r3, #2
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0f0      	beq.n	80078d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078f6:	4b2d      	ldr	r3, [pc, #180]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	4929      	ldr	r1, [pc, #164]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007906:	4313      	orrs	r3, r2
 8007908:	600b      	str	r3, [r1, #0]
 800790a:	e018      	b.n	800793e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800790c:	4b27      	ldr	r3, [pc, #156]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a26      	ldr	r2, [pc, #152]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007912:	f023 0301 	bic.w	r3, r3, #1
 8007916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007918:	f7fd fad4 	bl	8004ec4 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800791e:	e008      	b.n	8007932 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007920:	f7fd fad0 	bl	8004ec4 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e1a3      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007932:	4b1e      	ldr	r3, [pc, #120]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1f0      	bne.n	8007920 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0308 	and.w	r3, r3, #8
 8007946:	2b00      	cmp	r3, #0
 8007948:	d038      	beq.n	80079bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d019      	beq.n	8007986 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007952:	4b16      	ldr	r3, [pc, #88]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007956:	4a15      	ldr	r2, [pc, #84]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007958:	f043 0301 	orr.w	r3, r3, #1
 800795c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800795e:	f7fd fab1 	bl	8004ec4 <HAL_GetTick>
 8007962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007964:	e008      	b.n	8007978 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007966:	f7fd faad 	bl	8004ec4 <HAL_GetTick>
 800796a:	4602      	mov	r2, r0
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	1ad3      	subs	r3, r2, r3
 8007970:	2b02      	cmp	r3, #2
 8007972:	d901      	bls.n	8007978 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007974:	2303      	movs	r3, #3
 8007976:	e180      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007978:	4b0c      	ldr	r3, [pc, #48]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800797a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800797c:	f003 0302 	and.w	r3, r3, #2
 8007980:	2b00      	cmp	r3, #0
 8007982:	d0f0      	beq.n	8007966 <HAL_RCC_OscConfig+0x23a>
 8007984:	e01a      	b.n	80079bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007986:	4b09      	ldr	r3, [pc, #36]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 8007988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800798a:	4a08      	ldr	r2, [pc, #32]	; (80079ac <HAL_RCC_OscConfig+0x280>)
 800798c:	f023 0301 	bic.w	r3, r3, #1
 8007990:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007992:	f7fd fa97 	bl	8004ec4 <HAL_GetTick>
 8007996:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007998:	e00a      	b.n	80079b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800799a:	f7fd fa93 	bl	8004ec4 <HAL_GetTick>
 800799e:	4602      	mov	r2, r0
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	1ad3      	subs	r3, r2, r3
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d903      	bls.n	80079b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80079a8:	2303      	movs	r3, #3
 80079aa:	e166      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
 80079ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079b0:	4b92      	ldr	r3, [pc, #584]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 80079b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079b4:	f003 0302 	and.w	r3, r3, #2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1ee      	bne.n	800799a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 80a4 	beq.w	8007b12 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079ca:	4b8c      	ldr	r3, [pc, #560]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 80079cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d10d      	bne.n	80079f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80079d6:	4b89      	ldr	r3, [pc, #548]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	4a88      	ldr	r2, [pc, #544]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 80079dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079e0:	6413      	str	r3, [r2, #64]	; 0x40
 80079e2:	4b86      	ldr	r3, [pc, #536]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 80079e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ea:	60bb      	str	r3, [r7, #8]
 80079ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079ee:	2301      	movs	r3, #1
 80079f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079f2:	4b83      	ldr	r3, [pc, #524]	; (8007c00 <HAL_RCC_OscConfig+0x4d4>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d118      	bne.n	8007a30 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80079fe:	4b80      	ldr	r3, [pc, #512]	; (8007c00 <HAL_RCC_OscConfig+0x4d4>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a7f      	ldr	r2, [pc, #508]	; (8007c00 <HAL_RCC_OscConfig+0x4d4>)
 8007a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a0a:	f7fd fa5b 	bl	8004ec4 <HAL_GetTick>
 8007a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a10:	e008      	b.n	8007a24 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a12:	f7fd fa57 	bl	8004ec4 <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	2b64      	cmp	r3, #100	; 0x64
 8007a1e:	d901      	bls.n	8007a24 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007a20:	2303      	movs	r3, #3
 8007a22:	e12a      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a24:	4b76      	ldr	r3, [pc, #472]	; (8007c00 <HAL_RCC_OscConfig+0x4d4>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d0f0      	beq.n	8007a12 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d106      	bne.n	8007a46 <HAL_RCC_OscConfig+0x31a>
 8007a38:	4b70      	ldr	r3, [pc, #448]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3c:	4a6f      	ldr	r2, [pc, #444]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a3e:	f043 0301 	orr.w	r3, r3, #1
 8007a42:	6713      	str	r3, [r2, #112]	; 0x70
 8007a44:	e02d      	b.n	8007aa2 <HAL_RCC_OscConfig+0x376>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10c      	bne.n	8007a68 <HAL_RCC_OscConfig+0x33c>
 8007a4e:	4b6b      	ldr	r3, [pc, #428]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a52:	4a6a      	ldr	r2, [pc, #424]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a54:	f023 0301 	bic.w	r3, r3, #1
 8007a58:	6713      	str	r3, [r2, #112]	; 0x70
 8007a5a:	4b68      	ldr	r3, [pc, #416]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a5e:	4a67      	ldr	r2, [pc, #412]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a60:	f023 0304 	bic.w	r3, r3, #4
 8007a64:	6713      	str	r3, [r2, #112]	; 0x70
 8007a66:	e01c      	b.n	8007aa2 <HAL_RCC_OscConfig+0x376>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	2b05      	cmp	r3, #5
 8007a6e:	d10c      	bne.n	8007a8a <HAL_RCC_OscConfig+0x35e>
 8007a70:	4b62      	ldr	r3, [pc, #392]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a74:	4a61      	ldr	r2, [pc, #388]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a76:	f043 0304 	orr.w	r3, r3, #4
 8007a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8007a7c:	4b5f      	ldr	r3, [pc, #380]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a80:	4a5e      	ldr	r2, [pc, #376]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a82:	f043 0301 	orr.w	r3, r3, #1
 8007a86:	6713      	str	r3, [r2, #112]	; 0x70
 8007a88:	e00b      	b.n	8007aa2 <HAL_RCC_OscConfig+0x376>
 8007a8a:	4b5c      	ldr	r3, [pc, #368]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8e:	4a5b      	ldr	r2, [pc, #364]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a90:	f023 0301 	bic.w	r3, r3, #1
 8007a94:	6713      	str	r3, [r2, #112]	; 0x70
 8007a96:	4b59      	ldr	r3, [pc, #356]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9a:	4a58      	ldr	r2, [pc, #352]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007a9c:	f023 0304 	bic.w	r3, r3, #4
 8007aa0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d015      	beq.n	8007ad6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aaa:	f7fd fa0b 	bl	8004ec4 <HAL_GetTick>
 8007aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ab0:	e00a      	b.n	8007ac8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ab2:	f7fd fa07 	bl	8004ec4 <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d901      	bls.n	8007ac8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e0d8      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ac8:	4b4c      	ldr	r3, [pc, #304]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007acc:	f003 0302 	and.w	r3, r3, #2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0ee      	beq.n	8007ab2 <HAL_RCC_OscConfig+0x386>
 8007ad4:	e014      	b.n	8007b00 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ad6:	f7fd f9f5 	bl	8004ec4 <HAL_GetTick>
 8007ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007adc:	e00a      	b.n	8007af4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ade:	f7fd f9f1 	bl	8004ec4 <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d901      	bls.n	8007af4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e0c2      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007af4:	4b41      	ldr	r3, [pc, #260]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1ee      	bne.n	8007ade <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b00:	7dfb      	ldrb	r3, [r7, #23]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d105      	bne.n	8007b12 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b06:	4b3d      	ldr	r3, [pc, #244]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0a:	4a3c      	ldr	r2, [pc, #240]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 80ae 	beq.w	8007c78 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b1c:	4b37      	ldr	r3, [pc, #220]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 030c 	and.w	r3, r3, #12
 8007b24:	2b08      	cmp	r3, #8
 8007b26:	d06d      	beq.n	8007c04 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	699b      	ldr	r3, [r3, #24]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d14b      	bne.n	8007bc8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b30:	4b32      	ldr	r3, [pc, #200]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a31      	ldr	r2, [pc, #196]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b3c:	f7fd f9c2 	bl	8004ec4 <HAL_GetTick>
 8007b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b42:	e008      	b.n	8007b56 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b44:	f7fd f9be 	bl	8004ec4 <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d901      	bls.n	8007b56 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e091      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b56:	4b29      	ldr	r3, [pc, #164]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d1f0      	bne.n	8007b44 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69da      	ldr	r2, [r3, #28]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b70:	019b      	lsls	r3, r3, #6
 8007b72:	431a      	orrs	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b78:	085b      	lsrs	r3, r3, #1
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	041b      	lsls	r3, r3, #16
 8007b7e:	431a      	orrs	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b84:	061b      	lsls	r3, r3, #24
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8c:	071b      	lsls	r3, r3, #28
 8007b8e:	491b      	ldr	r1, [pc, #108]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b90:	4313      	orrs	r3, r2
 8007b92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b94:	4b19      	ldr	r3, [pc, #100]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007b9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ba0:	f7fd f990 	bl	8004ec4 <HAL_GetTick>
 8007ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ba6:	e008      	b.n	8007bba <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ba8:	f7fd f98c 	bl	8004ec4 <HAL_GetTick>
 8007bac:	4602      	mov	r2, r0
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d901      	bls.n	8007bba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e05f      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bba:	4b10      	ldr	r3, [pc, #64]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d0f0      	beq.n	8007ba8 <HAL_RCC_OscConfig+0x47c>
 8007bc6:	e057      	b.n	8007c78 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bc8:	4b0c      	ldr	r3, [pc, #48]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a0b      	ldr	r2, [pc, #44]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd4:	f7fd f976 	bl	8004ec4 <HAL_GetTick>
 8007bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bda:	e008      	b.n	8007bee <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bdc:	f7fd f972 	bl	8004ec4 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	d901      	bls.n	8007bee <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8007bea:	2303      	movs	r3, #3
 8007bec:	e045      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bee:	4b03      	ldr	r3, [pc, #12]	; (8007bfc <HAL_RCC_OscConfig+0x4d0>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1f0      	bne.n	8007bdc <HAL_RCC_OscConfig+0x4b0>
 8007bfa:	e03d      	b.n	8007c78 <HAL_RCC_OscConfig+0x54c>
 8007bfc:	40023800 	.word	0x40023800
 8007c00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007c04:	4b1f      	ldr	r3, [pc, #124]	; (8007c84 <HAL_RCC_OscConfig+0x558>)
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d030      	beq.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d129      	bne.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d122      	bne.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007c34:	4013      	ands	r3, r2
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c3a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d119      	bne.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c4a:	085b      	lsrs	r3, r3, #1
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d10f      	bne.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c5e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d107      	bne.n	8007c74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d001      	beq.n	8007c78 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e000      	b.n	8007c7a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8007c78:	2300      	movs	r3, #0
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3718      	adds	r7, #24
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	40023800 	.word	0x40023800

08007c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007c92:	2300      	movs	r3, #0
 8007c94:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d101      	bne.n	8007ca0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e0d0      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ca0:	4b6a      	ldr	r3, [pc, #424]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	683a      	ldr	r2, [r7, #0]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d910      	bls.n	8007cd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cae:	4b67      	ldr	r3, [pc, #412]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f023 020f 	bic.w	r2, r3, #15
 8007cb6:	4965      	ldr	r1, [pc, #404]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cbe:	4b63      	ldr	r3, [pc, #396]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	683a      	ldr	r2, [r7, #0]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d001      	beq.n	8007cd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e0b8      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d020      	beq.n	8007d1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d005      	beq.n	8007cf4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ce8:	4b59      	ldr	r3, [pc, #356]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	4a58      	ldr	r2, [pc, #352]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007cee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007cf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0308 	and.w	r3, r3, #8
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d005      	beq.n	8007d0c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d00:	4b53      	ldr	r3, [pc, #332]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	4a52      	ldr	r2, [pc, #328]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007d0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d0c:	4b50      	ldr	r3, [pc, #320]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	494d      	ldr	r1, [pc, #308]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d040      	beq.n	8007dac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d107      	bne.n	8007d42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d32:	4b47      	ldr	r3, [pc, #284]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d115      	bne.n	8007d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e07f      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d107      	bne.n	8007d5a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d4a:	4b41      	ldr	r3, [pc, #260]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d109      	bne.n	8007d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e073      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d5a:	4b3d      	ldr	r3, [pc, #244]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 0302 	and.w	r3, r3, #2
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d101      	bne.n	8007d6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e06b      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d6a:	4b39      	ldr	r3, [pc, #228]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f023 0203 	bic.w	r2, r3, #3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	4936      	ldr	r1, [pc, #216]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d7c:	f7fd f8a2 	bl	8004ec4 <HAL_GetTick>
 8007d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d82:	e00a      	b.n	8007d9a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d84:	f7fd f89e 	bl	8004ec4 <HAL_GetTick>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d901      	bls.n	8007d9a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007d96:	2303      	movs	r3, #3
 8007d98:	e053      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d9a:	4b2d      	ldr	r3, [pc, #180]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f003 020c 	and.w	r2, r3, #12
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d1eb      	bne.n	8007d84 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007dac:	4b27      	ldr	r3, [pc, #156]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f003 030f 	and.w	r3, r3, #15
 8007db4:	683a      	ldr	r2, [r7, #0]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d210      	bcs.n	8007ddc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dba:	4b24      	ldr	r3, [pc, #144]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f023 020f 	bic.w	r2, r3, #15
 8007dc2:	4922      	ldr	r1, [pc, #136]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dca:	4b20      	ldr	r3, [pc, #128]	; (8007e4c <HAL_RCC_ClockConfig+0x1c4>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 030f 	and.w	r3, r3, #15
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d001      	beq.n	8007ddc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e032      	b.n	8007e42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0304 	and.w	r3, r3, #4
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d008      	beq.n	8007dfa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007de8:	4b19      	ldr	r3, [pc, #100]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	4916      	ldr	r1, [pc, #88]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0308 	and.w	r3, r3, #8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d009      	beq.n	8007e1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007e06:	4b12      	ldr	r3, [pc, #72]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	00db      	lsls	r3, r3, #3
 8007e14:	490e      	ldr	r1, [pc, #56]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007e1a:	f000 f821 	bl	8007e60 <HAL_RCC_GetSysClockFreq>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	4b0b      	ldr	r3, [pc, #44]	; (8007e50 <HAL_RCC_ClockConfig+0x1c8>)
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	091b      	lsrs	r3, r3, #4
 8007e26:	f003 030f 	and.w	r3, r3, #15
 8007e2a:	490a      	ldr	r1, [pc, #40]	; (8007e54 <HAL_RCC_ClockConfig+0x1cc>)
 8007e2c:	5ccb      	ldrb	r3, [r1, r3]
 8007e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e32:	4a09      	ldr	r2, [pc, #36]	; (8007e58 <HAL_RCC_ClockConfig+0x1d0>)
 8007e34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007e36:	4b09      	ldr	r3, [pc, #36]	; (8007e5c <HAL_RCC_ClockConfig+0x1d4>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7fc f970 	bl	8004120 <HAL_InitTick>

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	40023c00 	.word	0x40023c00
 8007e50:	40023800 	.word	0x40023800
 8007e54:	08024788 	.word	0x08024788
 8007e58:	200002f8 	.word	0x200002f8
 8007e5c:	200002fc 	.word	0x200002fc

08007e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e64:	b094      	sub	sp, #80	; 0x50
 8007e66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	647b      	str	r3, [r7, #68]	; 0x44
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e70:	2300      	movs	r3, #0
 8007e72:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007e74:	2300      	movs	r3, #0
 8007e76:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e78:	4b79      	ldr	r3, [pc, #484]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f003 030c 	and.w	r3, r3, #12
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d00d      	beq.n	8007ea0 <HAL_RCC_GetSysClockFreq+0x40>
 8007e84:	2b08      	cmp	r3, #8
 8007e86:	f200 80e1 	bhi.w	800804c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d002      	beq.n	8007e94 <HAL_RCC_GetSysClockFreq+0x34>
 8007e8e:	2b04      	cmp	r3, #4
 8007e90:	d003      	beq.n	8007e9a <HAL_RCC_GetSysClockFreq+0x3a>
 8007e92:	e0db      	b.n	800804c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e94:	4b73      	ldr	r3, [pc, #460]	; (8008064 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e96:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007e98:	e0db      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e9a:	4b72      	ldr	r3, [pc, #456]	; (8008064 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007e9e:	e0d8      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ea0:	4b6f      	ldr	r3, [pc, #444]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ea8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007eaa:	4b6d      	ldr	r3, [pc, #436]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d063      	beq.n	8007f7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eb6:	4b6a      	ldr	r3, [pc, #424]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	099b      	lsrs	r3, r3, #6
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ec0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ec8:	633b      	str	r3, [r7, #48]	; 0x30
 8007eca:	2300      	movs	r3, #0
 8007ecc:	637b      	str	r3, [r7, #52]	; 0x34
 8007ece:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	f04f 0000 	mov.w	r0, #0
 8007eda:	f04f 0100 	mov.w	r1, #0
 8007ede:	0159      	lsls	r1, r3, #5
 8007ee0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ee4:	0150      	lsls	r0, r2, #5
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	460b      	mov	r3, r1
 8007eea:	4621      	mov	r1, r4
 8007eec:	1a51      	subs	r1, r2, r1
 8007eee:	6139      	str	r1, [r7, #16]
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ef6:	617b      	str	r3, [r7, #20]
 8007ef8:	f04f 0200 	mov.w	r2, #0
 8007efc:	f04f 0300 	mov.w	r3, #0
 8007f00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f04:	4659      	mov	r1, fp
 8007f06:	018b      	lsls	r3, r1, #6
 8007f08:	4651      	mov	r1, sl
 8007f0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f0e:	4651      	mov	r1, sl
 8007f10:	018a      	lsls	r2, r1, #6
 8007f12:	4651      	mov	r1, sl
 8007f14:	ebb2 0801 	subs.w	r8, r2, r1
 8007f18:	4659      	mov	r1, fp
 8007f1a:	eb63 0901 	sbc.w	r9, r3, r1
 8007f1e:	f04f 0200 	mov.w	r2, #0
 8007f22:	f04f 0300 	mov.w	r3, #0
 8007f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f32:	4690      	mov	r8, r2
 8007f34:	4699      	mov	r9, r3
 8007f36:	4623      	mov	r3, r4
 8007f38:	eb18 0303 	adds.w	r3, r8, r3
 8007f3c:	60bb      	str	r3, [r7, #8]
 8007f3e:	462b      	mov	r3, r5
 8007f40:	eb49 0303 	adc.w	r3, r9, r3
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	f04f 0200 	mov.w	r2, #0
 8007f4a:	f04f 0300 	mov.w	r3, #0
 8007f4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007f52:	4629      	mov	r1, r5
 8007f54:	028b      	lsls	r3, r1, #10
 8007f56:	4621      	mov	r1, r4
 8007f58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	028a      	lsls	r2, r1, #10
 8007f60:	4610      	mov	r0, r2
 8007f62:	4619      	mov	r1, r3
 8007f64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f66:	2200      	movs	r2, #0
 8007f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f70:	f7f8 f9ce 	bl	8000310 <__aeabi_uldivmod>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	4613      	mov	r3, r2
 8007f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f7c:	e058      	b.n	8008030 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f7e:	4b38      	ldr	r3, [pc, #224]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	099b      	lsrs	r3, r3, #6
 8007f84:	2200      	movs	r2, #0
 8007f86:	4618      	mov	r0, r3
 8007f88:	4611      	mov	r1, r2
 8007f8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f8e:	623b      	str	r3, [r7, #32]
 8007f90:	2300      	movs	r3, #0
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
 8007f94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007f98:	4642      	mov	r2, r8
 8007f9a:	464b      	mov	r3, r9
 8007f9c:	f04f 0000 	mov.w	r0, #0
 8007fa0:	f04f 0100 	mov.w	r1, #0
 8007fa4:	0159      	lsls	r1, r3, #5
 8007fa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007faa:	0150      	lsls	r0, r2, #5
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007fbc:	f04f 0200 	mov.w	r2, #0
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007fc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007fcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007fd0:	ebb2 040a 	subs.w	r4, r2, sl
 8007fd4:	eb63 050b 	sbc.w	r5, r3, fp
 8007fd8:	f04f 0200 	mov.w	r2, #0
 8007fdc:	f04f 0300 	mov.w	r3, #0
 8007fe0:	00eb      	lsls	r3, r5, #3
 8007fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fe6:	00e2      	lsls	r2, r4, #3
 8007fe8:	4614      	mov	r4, r2
 8007fea:	461d      	mov	r5, r3
 8007fec:	4643      	mov	r3, r8
 8007fee:	18e3      	adds	r3, r4, r3
 8007ff0:	603b      	str	r3, [r7, #0]
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	eb45 0303 	adc.w	r3, r5, r3
 8007ff8:	607b      	str	r3, [r7, #4]
 8007ffa:	f04f 0200 	mov.w	r2, #0
 8007ffe:	f04f 0300 	mov.w	r3, #0
 8008002:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008006:	4629      	mov	r1, r5
 8008008:	028b      	lsls	r3, r1, #10
 800800a:	4621      	mov	r1, r4
 800800c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008010:	4621      	mov	r1, r4
 8008012:	028a      	lsls	r2, r1, #10
 8008014:	4610      	mov	r0, r2
 8008016:	4619      	mov	r1, r3
 8008018:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800801a:	2200      	movs	r2, #0
 800801c:	61bb      	str	r3, [r7, #24]
 800801e:	61fa      	str	r2, [r7, #28]
 8008020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008024:	f7f8 f974 	bl	8000310 <__aeabi_uldivmod>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4613      	mov	r3, r2
 800802e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008030:	4b0b      	ldr	r3, [pc, #44]	; (8008060 <HAL_RCC_GetSysClockFreq+0x200>)
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	0c1b      	lsrs	r3, r3, #16
 8008036:	f003 0303 	and.w	r3, r3, #3
 800803a:	3301      	adds	r3, #1
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8008040:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008044:	fbb2 f3f3 	udiv	r3, r2, r3
 8008048:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800804a:	e002      	b.n	8008052 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800804c:	4b05      	ldr	r3, [pc, #20]	; (8008064 <HAL_RCC_GetSysClockFreq+0x204>)
 800804e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008050:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008052:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008054:	4618      	mov	r0, r3
 8008056:	3750      	adds	r7, #80	; 0x50
 8008058:	46bd      	mov	sp, r7
 800805a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800805e:	bf00      	nop
 8008060:	40023800 	.word	0x40023800
 8008064:	00f42400 	.word	0x00f42400

08008068 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008068:	b480      	push	{r7}
 800806a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800806c:	4b03      	ldr	r3, [pc, #12]	; (800807c <HAL_RCC_GetHCLKFreq+0x14>)
 800806e:	681b      	ldr	r3, [r3, #0]
}
 8008070:	4618      	mov	r0, r3
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	200002f8 	.word	0x200002f8

08008080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008084:	f7ff fff0 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 8008088:	4602      	mov	r2, r0
 800808a:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	0a9b      	lsrs	r3, r3, #10
 8008090:	f003 0307 	and.w	r3, r3, #7
 8008094:	4903      	ldr	r1, [pc, #12]	; (80080a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008096:	5ccb      	ldrb	r3, [r1, r3]
 8008098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800809c:	4618      	mov	r0, r3
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	40023800 	.word	0x40023800
 80080a4:	08024798 	.word	0x08024798

080080a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80080ac:	f7ff ffdc 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 80080b0:	4602      	mov	r2, r0
 80080b2:	4b05      	ldr	r3, [pc, #20]	; (80080c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	0b5b      	lsrs	r3, r3, #13
 80080b8:	f003 0307 	and.w	r3, r3, #7
 80080bc:	4903      	ldr	r1, [pc, #12]	; (80080cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80080be:	5ccb      	ldrb	r3, [r1, r3]
 80080c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	40023800 	.word	0x40023800
 80080cc:	08024798 	.word	0x08024798

080080d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	220f      	movs	r2, #15
 80080de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80080e0:	4b12      	ldr	r3, [pc, #72]	; (800812c <HAL_RCC_GetClockConfig+0x5c>)
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f003 0203 	and.w	r2, r3, #3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80080ec:	4b0f      	ldr	r3, [pc, #60]	; (800812c <HAL_RCC_GetClockConfig+0x5c>)
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80080f8:	4b0c      	ldr	r3, [pc, #48]	; (800812c <HAL_RCC_GetClockConfig+0x5c>)
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008104:	4b09      	ldr	r3, [pc, #36]	; (800812c <HAL_RCC_GetClockConfig+0x5c>)
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	08db      	lsrs	r3, r3, #3
 800810a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008112:	4b07      	ldr	r3, [pc, #28]	; (8008130 <HAL_RCC_GetClockConfig+0x60>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f003 020f 	and.w	r2, r3, #15
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	601a      	str	r2, [r3, #0]
}
 800811e:	bf00      	nop
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	40023800 	.word	0x40023800
 8008130:	40023c00 	.word	0x40023c00

08008134 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b088      	sub	sp, #32
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800813c:	2300      	movs	r3, #0
 800813e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008148:	2300      	movs	r3, #0
 800814a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d012      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800815c:	4b69      	ldr	r3, [pc, #420]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	4a68      	ldr	r2, [pc, #416]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008162:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008166:	6093      	str	r3, [r2, #8]
 8008168:	4b66      	ldr	r3, [pc, #408]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800816a:	689a      	ldr	r2, [r3, #8]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008170:	4964      	ldr	r1, [pc, #400]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008172:	4313      	orrs	r3, r2
 8008174:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800817a:	2b00      	cmp	r3, #0
 800817c:	d101      	bne.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800817e:	2301      	movs	r3, #1
 8008180:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d017      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800818e:	4b5d      	ldr	r3, [pc, #372]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008190:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008194:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800819c:	4959      	ldr	r1, [pc, #356]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081ac:	d101      	bne.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80081ae:	2301      	movs	r3, #1
 80081b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d101      	bne.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80081ba:	2301      	movs	r3, #1
 80081bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d017      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80081ca:	4b4e      	ldr	r3, [pc, #312]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081d0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d8:	494a      	ldr	r1, [pc, #296]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081da:	4313      	orrs	r3, r2
 80081dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081e8:	d101      	bne.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80081ea:	2301      	movs	r3, #1
 80081ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d101      	bne.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80081f6:	2301      	movs	r3, #1
 80081f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008206:	2301      	movs	r3, #1
 8008208:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0320 	and.w	r3, r3, #32
 8008212:	2b00      	cmp	r3, #0
 8008214:	f000 808b 	beq.w	800832e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008218:	4b3a      	ldr	r3, [pc, #232]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800821a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821c:	4a39      	ldr	r2, [pc, #228]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800821e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008222:	6413      	str	r3, [r2, #64]	; 0x40
 8008224:	4b37      	ldr	r3, [pc, #220]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800822c:	60bb      	str	r3, [r7, #8]
 800822e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008230:	4b35      	ldr	r3, [pc, #212]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a34      	ldr	r2, [pc, #208]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800823a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800823c:	f7fc fe42 	bl	8004ec4 <HAL_GetTick>
 8008240:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008242:	e008      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008244:	f7fc fe3e 	bl	8004ec4 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	2b64      	cmp	r3, #100	; 0x64
 8008250:	d901      	bls.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e38f      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008256:	4b2c      	ldr	r3, [pc, #176]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0f0      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008262:	4b28      	ldr	r3, [pc, #160]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008266:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800826a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d035      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	429a      	cmp	r2, r3
 800827e:	d02e      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008280:	4b20      	ldr	r3, [pc, #128]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008288:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800828a:	4b1e      	ldr	r3, [pc, #120]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800828c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800828e:	4a1d      	ldr	r2, [pc, #116]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008294:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008296:	4b1b      	ldr	r3, [pc, #108]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800829a:	4a1a      	ldr	r2, [pc, #104]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800829c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082a0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80082a2:	4a18      	ldr	r2, [pc, #96]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80082a8:	4b16      	ldr	r3, [pc, #88]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ac:	f003 0301 	and.w	r3, r3, #1
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d114      	bne.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082b4:	f7fc fe06 	bl	8004ec4 <HAL_GetTick>
 80082b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ba:	e00a      	b.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082bc:	f7fc fe02 	bl	8004ec4 <HAL_GetTick>
 80082c0:	4602      	mov	r2, r0
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d901      	bls.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80082ce:	2303      	movs	r3, #3
 80082d0:	e351      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082d2:	4b0c      	ldr	r3, [pc, #48]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d6:	f003 0302 	and.w	r3, r3, #2
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0ee      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082ea:	d111      	bne.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80082ec:	4b05      	ldr	r3, [pc, #20]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80082f8:	4b04      	ldr	r3, [pc, #16]	; (800830c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80082fa:	400b      	ands	r3, r1
 80082fc:	4901      	ldr	r1, [pc, #4]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082fe:	4313      	orrs	r3, r2
 8008300:	608b      	str	r3, [r1, #8]
 8008302:	e00b      	b.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008304:	40023800 	.word	0x40023800
 8008308:	40007000 	.word	0x40007000
 800830c:	0ffffcff 	.word	0x0ffffcff
 8008310:	4bac      	ldr	r3, [pc, #688]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	4aab      	ldr	r2, [pc, #684]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008316:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800831a:	6093      	str	r3, [r2, #8]
 800831c:	4ba9      	ldr	r3, [pc, #676]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800831e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008328:	49a6      	ldr	r1, [pc, #664]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800832a:	4313      	orrs	r3, r2
 800832c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f003 0310 	and.w	r3, r3, #16
 8008336:	2b00      	cmp	r3, #0
 8008338:	d010      	beq.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800833a:	4ba2      	ldr	r3, [pc, #648]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800833c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008340:	4aa0      	ldr	r2, [pc, #640]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008342:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008346:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800834a:	4b9e      	ldr	r3, [pc, #632]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800834c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	499b      	ldr	r1, [pc, #620]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008356:	4313      	orrs	r3, r2
 8008358:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00a      	beq.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008368:	4b96      	ldr	r3, [pc, #600]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800836a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800836e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008376:	4993      	ldr	r1, [pc, #588]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008378:	4313      	orrs	r3, r2
 800837a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00a      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800838a:	4b8e      	ldr	r3, [pc, #568]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800838c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008390:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008398:	498a      	ldr	r1, [pc, #552]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800839a:	4313      	orrs	r3, r2
 800839c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00a      	beq.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083ac:	4b85      	ldr	r3, [pc, #532]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083ba:	4982      	ldr	r1, [pc, #520]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083bc:	4313      	orrs	r3, r2
 80083be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00a      	beq.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80083ce:	4b7d      	ldr	r3, [pc, #500]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083dc:	4979      	ldr	r1, [pc, #484]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00a      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80083f0:	4b74      	ldr	r3, [pc, #464]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80083f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083f6:	f023 0203 	bic.w	r2, r3, #3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083fe:	4971      	ldr	r1, [pc, #452]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008400:	4313      	orrs	r3, r2
 8008402:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00a      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008412:	4b6c      	ldr	r3, [pc, #432]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008418:	f023 020c 	bic.w	r2, r3, #12
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008420:	4968      	ldr	r1, [pc, #416]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008422:	4313      	orrs	r3, r2
 8008424:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00a      	beq.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008434:	4b63      	ldr	r3, [pc, #396]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800843a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008442:	4960      	ldr	r1, [pc, #384]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008444:	4313      	orrs	r3, r2
 8008446:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00a      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008456:	4b5b      	ldr	r3, [pc, #364]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800845c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008464:	4957      	ldr	r1, [pc, #348]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008466:	4313      	orrs	r3, r2
 8008468:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00a      	beq.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008478:	4b52      	ldr	r3, [pc, #328]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800847a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800847e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008486:	494f      	ldr	r1, [pc, #316]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008488:	4313      	orrs	r3, r2
 800848a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00a      	beq.n	80084b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800849a:	4b4a      	ldr	r3, [pc, #296]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800849c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084a8:	4946      	ldr	r1, [pc, #280]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80084aa:	4313      	orrs	r3, r2
 80084ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00a      	beq.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80084bc:	4b41      	ldr	r3, [pc, #260]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80084be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084c2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084ca:	493e      	ldr	r1, [pc, #248]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80084cc:	4313      	orrs	r3, r2
 80084ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00a      	beq.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80084de:	4b39      	ldr	r3, [pc, #228]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80084e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084ec:	4935      	ldr	r1, [pc, #212]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00a      	beq.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008500:	4b30      	ldr	r3, [pc, #192]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008506:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800850e:	492d      	ldr	r1, [pc, #180]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008510:	4313      	orrs	r3, r2
 8008512:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800851e:	2b00      	cmp	r3, #0
 8008520:	d011      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008522:	4b28      	ldr	r3, [pc, #160]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008528:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008530:	4924      	ldr	r1, [pc, #144]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008532:	4313      	orrs	r3, r2
 8008534:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800853c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008540:	d101      	bne.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008542:	2301      	movs	r3, #1
 8008544:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0308 	and.w	r3, r3, #8
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008552:	2301      	movs	r3, #1
 8008554:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00a      	beq.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008562:	4b18      	ldr	r3, [pc, #96]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008568:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008570:	4914      	ldr	r1, [pc, #80]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008572:	4313      	orrs	r3, r2
 8008574:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d00b      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008584:	4b0f      	ldr	r3, [pc, #60]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800858a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008594:	490b      	ldr	r1, [pc, #44]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008596:	4313      	orrs	r3, r2
 8008598:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00f      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80085a8:	4b06      	ldr	r3, [pc, #24]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80085aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085ae:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085b8:	4902      	ldr	r1, [pc, #8]	; (80085c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80085ba:	4313      	orrs	r3, r2
 80085bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80085c0:	e002      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80085c2:	bf00      	nop
 80085c4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00b      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80085d4:	4b8a      	ldr	r3, [pc, #552]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085da:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e4:	4986      	ldr	r1, [pc, #536]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085e6:	4313      	orrs	r3, r2
 80085e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00b      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80085f8:	4b81      	ldr	r3, [pc, #516]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80085fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085fe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008608:	497d      	ldr	r1, [pc, #500]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800860a:	4313      	orrs	r3, r2
 800860c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	2b01      	cmp	r3, #1
 8008614:	d006      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800861e:	2b00      	cmp	r3, #0
 8008620:	f000 80d6 	beq.w	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008624:	4b76      	ldr	r3, [pc, #472]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a75      	ldr	r2, [pc, #468]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800862a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800862e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008630:	f7fc fc48 	bl	8004ec4 <HAL_GetTick>
 8008634:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008636:	e008      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008638:	f7fc fc44 	bl	8004ec4 <HAL_GetTick>
 800863c:	4602      	mov	r2, r0
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	2b64      	cmp	r3, #100	; 0x64
 8008644:	d901      	bls.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008646:	2303      	movs	r3, #3
 8008648:	e195      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800864a:	4b6d      	ldr	r3, [pc, #436]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1f0      	bne.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d021      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008666:	2b00      	cmp	r3, #0
 8008668:	d11d      	bne.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800866a:	4b65      	ldr	r3, [pc, #404]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800866c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008670:	0c1b      	lsrs	r3, r3, #16
 8008672:	f003 0303 	and.w	r3, r3, #3
 8008676:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008678:	4b61      	ldr	r3, [pc, #388]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800867a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800867e:	0e1b      	lsrs	r3, r3, #24
 8008680:	f003 030f 	and.w	r3, r3, #15
 8008684:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	019a      	lsls	r2, r3, #6
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	041b      	lsls	r3, r3, #16
 8008690:	431a      	orrs	r2, r3
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	061b      	lsls	r3, r3, #24
 8008696:	431a      	orrs	r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	071b      	lsls	r3, r3, #28
 800869e:	4958      	ldr	r1, [pc, #352]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80086a0:	4313      	orrs	r3, r2
 80086a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d004      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086ba:	d00a      	beq.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d02e      	beq.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086d0:	d129      	bne.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80086d2:	4b4b      	ldr	r3, [pc, #300]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80086d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086d8:	0c1b      	lsrs	r3, r3, #16
 80086da:	f003 0303 	and.w	r3, r3, #3
 80086de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80086e0:	4b47      	ldr	r3, [pc, #284]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80086e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086e6:	0f1b      	lsrs	r3, r3, #28
 80086e8:	f003 0307 	and.w	r3, r3, #7
 80086ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	019a      	lsls	r2, r3, #6
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	041b      	lsls	r3, r3, #16
 80086f8:	431a      	orrs	r2, r3
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	061b      	lsls	r3, r3, #24
 8008700:	431a      	orrs	r2, r3
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	071b      	lsls	r3, r3, #28
 8008706:	493e      	ldr	r1, [pc, #248]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008708:	4313      	orrs	r3, r2
 800870a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800870e:	4b3c      	ldr	r3, [pc, #240]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008710:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008714:	f023 021f 	bic.w	r2, r3, #31
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871c:	3b01      	subs	r3, #1
 800871e:	4938      	ldr	r1, [pc, #224]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008720:	4313      	orrs	r3, r2
 8008722:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d01d      	beq.n	800876e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008732:	4b33      	ldr	r3, [pc, #204]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008734:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008738:	0e1b      	lsrs	r3, r3, #24
 800873a:	f003 030f 	and.w	r3, r3, #15
 800873e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008740:	4b2f      	ldr	r3, [pc, #188]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008742:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008746:	0f1b      	lsrs	r3, r3, #28
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	019a      	lsls	r2, r3, #6
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	041b      	lsls	r3, r3, #16
 800875a:	431a      	orrs	r2, r3
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	061b      	lsls	r3, r3, #24
 8008760:	431a      	orrs	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	071b      	lsls	r3, r3, #28
 8008766:	4926      	ldr	r1, [pc, #152]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008768:	4313      	orrs	r3, r2
 800876a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008776:	2b00      	cmp	r3, #0
 8008778:	d011      	beq.n	800879e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	019a      	lsls	r2, r3, #6
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	691b      	ldr	r3, [r3, #16]
 8008784:	041b      	lsls	r3, r3, #16
 8008786:	431a      	orrs	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	061b      	lsls	r3, r3, #24
 800878e:	431a      	orrs	r2, r3
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	071b      	lsls	r3, r3, #28
 8008796:	491a      	ldr	r1, [pc, #104]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008798:	4313      	orrs	r3, r2
 800879a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800879e:	4b18      	ldr	r3, [pc, #96]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a17      	ldr	r2, [pc, #92]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80087a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80087a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087aa:	f7fc fb8b 	bl	8004ec4 <HAL_GetTick>
 80087ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80087b0:	e008      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80087b2:	f7fc fb87 	bl	8004ec4 <HAL_GetTick>
 80087b6:	4602      	mov	r2, r0
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	2b64      	cmp	r3, #100	; 0x64
 80087be:	d901      	bls.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e0d8      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80087c4:	4b0e      	ldr	r3, [pc, #56]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0f0      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	f040 80ce 	bne.w	8008974 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80087d8:	4b09      	ldr	r3, [pc, #36]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a08      	ldr	r2, [pc, #32]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80087de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087e4:	f7fc fb6e 	bl	8004ec4 <HAL_GetTick>
 80087e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80087ea:	e00b      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80087ec:	f7fc fb6a 	bl	8004ec4 <HAL_GetTick>
 80087f0:	4602      	mov	r2, r0
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	1ad3      	subs	r3, r2, r3
 80087f6:	2b64      	cmp	r3, #100	; 0x64
 80087f8:	d904      	bls.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e0bb      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80087fe:	bf00      	nop
 8008800:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008804:	4b5e      	ldr	r3, [pc, #376]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800880c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008810:	d0ec      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008822:	2b00      	cmp	r3, #0
 8008824:	d009      	beq.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800882e:	2b00      	cmp	r3, #0
 8008830:	d02e      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008836:	2b00      	cmp	r3, #0
 8008838:	d12a      	bne.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800883a:	4b51      	ldr	r3, [pc, #324]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800883c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008840:	0c1b      	lsrs	r3, r3, #16
 8008842:	f003 0303 	and.w	r3, r3, #3
 8008846:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008848:	4b4d      	ldr	r3, [pc, #308]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800884a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800884e:	0f1b      	lsrs	r3, r3, #28
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	695b      	ldr	r3, [r3, #20]
 800885a:	019a      	lsls	r2, r3, #6
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	041b      	lsls	r3, r3, #16
 8008860:	431a      	orrs	r2, r3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	699b      	ldr	r3, [r3, #24]
 8008866:	061b      	lsls	r3, r3, #24
 8008868:	431a      	orrs	r2, r3
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	071b      	lsls	r3, r3, #28
 800886e:	4944      	ldr	r1, [pc, #272]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008870:	4313      	orrs	r3, r2
 8008872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008876:	4b42      	ldr	r3, [pc, #264]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008878:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800887c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008884:	3b01      	subs	r3, #1
 8008886:	021b      	lsls	r3, r3, #8
 8008888:	493d      	ldr	r1, [pc, #244]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d022      	beq.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088a4:	d11d      	bne.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80088a6:	4b36      	ldr	r3, [pc, #216]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80088a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088ac:	0e1b      	lsrs	r3, r3, #24
 80088ae:	f003 030f 	and.w	r3, r3, #15
 80088b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80088b4:	4b32      	ldr	r3, [pc, #200]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80088b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088ba:	0f1b      	lsrs	r3, r3, #28
 80088bc:	f003 0307 	and.w	r3, r3, #7
 80088c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	019a      	lsls	r2, r3, #6
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a1b      	ldr	r3, [r3, #32]
 80088cc:	041b      	lsls	r3, r3, #16
 80088ce:	431a      	orrs	r2, r3
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	061b      	lsls	r3, r3, #24
 80088d4:	431a      	orrs	r2, r3
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	071b      	lsls	r3, r3, #28
 80088da:	4929      	ldr	r1, [pc, #164]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80088dc:	4313      	orrs	r3, r2
 80088de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 0308 	and.w	r3, r3, #8
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d028      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80088ee:	4b24      	ldr	r3, [pc, #144]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80088f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088f4:	0e1b      	lsrs	r3, r3, #24
 80088f6:	f003 030f 	and.w	r3, r3, #15
 80088fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80088fc:	4b20      	ldr	r3, [pc, #128]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	0c1b      	lsrs	r3, r3, #16
 8008904:	f003 0303 	and.w	r3, r3, #3
 8008908:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	019a      	lsls	r2, r3, #6
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	041b      	lsls	r3, r3, #16
 8008914:	431a      	orrs	r2, r3
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	061b      	lsls	r3, r3, #24
 800891a:	431a      	orrs	r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	69db      	ldr	r3, [r3, #28]
 8008920:	071b      	lsls	r3, r3, #28
 8008922:	4917      	ldr	r1, [pc, #92]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008924:	4313      	orrs	r3, r2
 8008926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800892a:	4b15      	ldr	r3, [pc, #84]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800892c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008930:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008938:	4911      	ldr	r1, [pc, #68]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800893a:	4313      	orrs	r3, r2
 800893c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008940:	4b0f      	ldr	r3, [pc, #60]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a0e      	ldr	r2, [pc, #56]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800894a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800894c:	f7fc faba 	bl	8004ec4 <HAL_GetTick>
 8008950:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008952:	e008      	b.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008954:	f7fc fab6 	bl	8004ec4 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b64      	cmp	r3, #100	; 0x64
 8008960:	d901      	bls.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e007      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008966:	4b06      	ldr	r3, [pc, #24]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800896e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008972:	d1ef      	bne.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3720      	adds	r7, #32
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	40023800 	.word	0x40023800

08008984 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	e09d      	b.n	8008ad2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899a:	2b00      	cmp	r3, #0
 800899c:	d108      	bne.n	80089b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80089a6:	d009      	beq.n	80089bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	61da      	str	r2, [r3, #28]
 80089ae:	e005      	b.n	80089bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2200      	movs	r2, #0
 80089ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d106      	bne.n	80089dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7fb faf4 	bl	8003fc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2202      	movs	r2, #2
 80089e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089fc:	d902      	bls.n	8008a04 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80089fe:	2300      	movs	r3, #0
 8008a00:	60fb      	str	r3, [r7, #12]
 8008a02:	e002      	b.n	8008a0a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a08:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008a12:	d007      	beq.n	8008a24 <HAL_SPI_Init+0xa0>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008a1c:	d002      	beq.n	8008a24 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008a34:	431a      	orrs	r2, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	691b      	ldr	r3, [r3, #16]
 8008a3a:	f003 0302 	and.w	r3, r3, #2
 8008a3e:	431a      	orrs	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	695b      	ldr	r3, [r3, #20]
 8008a44:	f003 0301 	and.w	r3, r3, #1
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	699b      	ldr	r3, [r3, #24]
 8008a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a52:	431a      	orrs	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	69db      	ldr	r3, [r3, #28]
 8008a58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a5c:	431a      	orrs	r2, r3
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a66:	ea42 0103 	orr.w	r1, r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a6e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	0c1b      	lsrs	r3, r3, #16
 8008a80:	f003 0204 	and.w	r2, r3, #4
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a88:	f003 0310 	and.w	r3, r3, #16
 8008a8c:	431a      	orrs	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a92:	f003 0308 	and.w	r3, r3, #8
 8008a96:	431a      	orrs	r2, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008aa0:	ea42 0103 	orr.w	r1, r2, r3
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	430a      	orrs	r2, r1
 8008ab0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69da      	ldr	r2, [r3, #28]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ac0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b088      	sub	sp, #32
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	60f8      	str	r0, [r7, #12]
 8008ae2:	60b9      	str	r1, [r7, #8]
 8008ae4:	603b      	str	r3, [r7, #0]
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d101      	bne.n	8008afc <HAL_SPI_Transmit+0x22>
 8008af8:	2302      	movs	r3, #2
 8008afa:	e158      	b.n	8008dae <HAL_SPI_Transmit+0x2d4>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b04:	f7fc f9de 	bl	8004ec4 <HAL_GetTick>
 8008b08:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008b0a:	88fb      	ldrh	r3, [r7, #6]
 8008b0c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d002      	beq.n	8008b20 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008b1a:	2302      	movs	r3, #2
 8008b1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b1e:	e13d      	b.n	8008d9c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d002      	beq.n	8008b2c <HAL_SPI_Transmit+0x52>
 8008b26:	88fb      	ldrh	r3, [r7, #6]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d102      	bne.n	8008b32 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b30:	e134      	b.n	8008d9c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2203      	movs	r2, #3
 8008b36:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	88fa      	ldrh	r2, [r7, #6]
 8008b4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	88fa      	ldrh	r2, [r7, #6]
 8008b50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2200      	movs	r2, #0
 8008b64:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b7c:	d10f      	bne.n	8008b9e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	681a      	ldr	r2, [r3, #0]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba8:	2b40      	cmp	r3, #64	; 0x40
 8008baa:	d007      	beq.n	8008bbc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008bc4:	d94b      	bls.n	8008c5e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	685b      	ldr	r3, [r3, #4]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d002      	beq.n	8008bd4 <HAL_SPI_Transmit+0xfa>
 8008bce:	8afb      	ldrh	r3, [r7, #22]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d13e      	bne.n	8008c52 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd8:	881a      	ldrh	r2, [r3, #0]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be4:	1c9a      	adds	r2, r3, #2
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	b29a      	uxth	r2, r3
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008bf8:	e02b      	b.n	8008c52 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	f003 0302 	and.w	r3, r3, #2
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d112      	bne.n	8008c2e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0c:	881a      	ldrh	r2, [r3, #0]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c18:	1c9a      	adds	r2, r3, #2
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	3b01      	subs	r3, #1
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c2c:	e011      	b.n	8008c52 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c2e:	f7fc f949 	bl	8004ec4 <HAL_GetTick>
 8008c32:	4602      	mov	r2, r0
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	1ad3      	subs	r3, r2, r3
 8008c38:	683a      	ldr	r2, [r7, #0]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d803      	bhi.n	8008c46 <HAL_SPI_Transmit+0x16c>
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c44:	d102      	bne.n	8008c4c <HAL_SPI_Transmit+0x172>
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d102      	bne.n	8008c52 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c50:	e0a4      	b.n	8008d9c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1ce      	bne.n	8008bfa <HAL_SPI_Transmit+0x120>
 8008c5c:	e07c      	b.n	8008d58 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <HAL_SPI_Transmit+0x192>
 8008c66:	8afb      	ldrh	r3, [r7, #22]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d170      	bne.n	8008d4e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d912      	bls.n	8008c9c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7a:	881a      	ldrh	r2, [r3, #0]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c86:	1c9a      	adds	r2, r3, #2
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	3b02      	subs	r3, #2
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c9a:	e058      	b.n	8008d4e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	330c      	adds	r3, #12
 8008ca6:	7812      	ldrb	r2, [r2, #0]
 8008ca8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cae:	1c5a      	adds	r2, r3, #1
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	b29a      	uxth	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008cc2:	e044      	b.n	8008d4e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	f003 0302 	and.w	r3, r3, #2
 8008cce:	2b02      	cmp	r3, #2
 8008cd0:	d12b      	bne.n	8008d2a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d912      	bls.n	8008d02 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce0:	881a      	ldrh	r2, [r3, #0]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cec:	1c9a      	adds	r2, r3, #2
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	3b02      	subs	r3, #2
 8008cfa:	b29a      	uxth	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d00:	e025      	b.n	8008d4e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	330c      	adds	r3, #12
 8008d0c:	7812      	ldrb	r2, [r2, #0]
 8008d0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	3b01      	subs	r3, #1
 8008d22:	b29a      	uxth	r2, r3
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d28:	e011      	b.n	8008d4e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d2a:	f7fc f8cb 	bl	8004ec4 <HAL_GetTick>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d803      	bhi.n	8008d42 <HAL_SPI_Transmit+0x268>
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d40:	d102      	bne.n	8008d48 <HAL_SPI_Transmit+0x26e>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d102      	bne.n	8008d4e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008d4c:	e026      	b.n	8008d9c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1b5      	bne.n	8008cc4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d58:	69ba      	ldr	r2, [r7, #24]
 8008d5a:	6839      	ldr	r1, [r7, #0]
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 fc7b 	bl	8009658 <SPI_EndRxTxTransaction>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d002      	beq.n	8008d6e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d10a      	bne.n	8008d8c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d76:	2300      	movs	r3, #0
 8008d78:	613b      	str	r3, [r7, #16]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	613b      	str	r3, [r7, #16]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	613b      	str	r3, [r7, #16]
 8008d8a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d002      	beq.n	8008d9a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	77fb      	strb	r3, [r7, #31]
 8008d98:	e000      	b.n	8008d9c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008d9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008dac:	7ffb      	ldrb	r3, [r7, #31]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3720      	adds	r7, #32
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	b08a      	sub	sp, #40	; 0x28
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	60f8      	str	r0, [r7, #12]
 8008dbe:	60b9      	str	r1, [r7, #8]
 8008dc0:	607a      	str	r2, [r7, #4]
 8008dc2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d101      	bne.n	8008ddc <HAL_SPI_TransmitReceive+0x26>
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e1fb      	b.n	80091d4 <HAL_SPI_TransmitReceive+0x41e>
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008de4:	f7fc f86e 	bl	8004ec4 <HAL_GetTick>
 8008de8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008df0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008df8:	887b      	ldrh	r3, [r7, #2]
 8008dfa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008dfc:	887b      	ldrh	r3, [r7, #2]
 8008dfe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e00:	7efb      	ldrb	r3, [r7, #27]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d00e      	beq.n	8008e24 <HAL_SPI_TransmitReceive+0x6e>
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e0c:	d106      	bne.n	8008e1c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	689b      	ldr	r3, [r3, #8]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d102      	bne.n	8008e1c <HAL_SPI_TransmitReceive+0x66>
 8008e16:	7efb      	ldrb	r3, [r7, #27]
 8008e18:	2b04      	cmp	r3, #4
 8008e1a:	d003      	beq.n	8008e24 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e22:	e1cd      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d005      	beq.n	8008e36 <HAL_SPI_TransmitReceive+0x80>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <HAL_SPI_TransmitReceive+0x80>
 8008e30:	887b      	ldrh	r3, [r7, #2]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d103      	bne.n	8008e3e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e3c:	e1c0      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	2b04      	cmp	r3, #4
 8008e48:	d003      	beq.n	8008e52 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2205      	movs	r2, #5
 8008e4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2200      	movs	r2, #0
 8008e56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	887a      	ldrh	r2, [r7, #2]
 8008e62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	887a      	ldrh	r2, [r7, #2]
 8008e6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	68ba      	ldr	r2, [r7, #8]
 8008e72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	887a      	ldrh	r2, [r7, #2]
 8008e78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	887a      	ldrh	r2, [r7, #2]
 8008e7e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2200      	movs	r2, #0
 8008e84:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e94:	d802      	bhi.n	8008e9c <HAL_SPI_TransmitReceive+0xe6>
 8008e96:	8a3b      	ldrh	r3, [r7, #16]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d908      	bls.n	8008eae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008eaa:	605a      	str	r2, [r3, #4]
 8008eac:	e007      	b.n	8008ebe <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	685a      	ldr	r2, [r3, #4]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ebc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ec8:	2b40      	cmp	r3, #64	; 0x40
 8008eca:	d007      	beq.n	8008edc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008eda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ee4:	d97c      	bls.n	8008fe0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d002      	beq.n	8008ef4 <HAL_SPI_TransmitReceive+0x13e>
 8008eee:	8a7b      	ldrh	r3, [r7, #18]
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d169      	bne.n	8008fc8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef8:	881a      	ldrh	r2, [r3, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f04:	1c9a      	adds	r2, r3, #2
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	3b01      	subs	r3, #1
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f18:	e056      	b.n	8008fc8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	f003 0302 	and.w	r3, r3, #2
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d11b      	bne.n	8008f60 <HAL_SPI_TransmitReceive+0x1aa>
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d016      	beq.n	8008f60 <HAL_SPI_TransmitReceive+0x1aa>
 8008f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d113      	bne.n	8008f60 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f3c:	881a      	ldrh	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f48:	1c9a      	adds	r2, r3, #2
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	3b01      	subs	r3, #1
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f003 0301 	and.w	r3, r3, #1
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d11c      	bne.n	8008fa8 <HAL_SPI_TransmitReceive+0x1f2>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d016      	beq.n	8008fa8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f84:	b292      	uxth	r2, r2
 8008f86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f8c:	1c9a      	adds	r2, r3, #2
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	3b01      	subs	r3, #1
 8008f9c:	b29a      	uxth	r2, r3
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008fa8:	f7fb ff8c 	bl	8004ec4 <HAL_GetTick>
 8008fac:	4602      	mov	r2, r0
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	1ad3      	subs	r3, r2, r3
 8008fb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d807      	bhi.n	8008fc8 <HAL_SPI_TransmitReceive+0x212>
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fbe:	d003      	beq.n	8008fc8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008fc6:	e0fb      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1a3      	bne.n	8008f1a <HAL_SPI_TransmitReceive+0x164>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d19d      	bne.n	8008f1a <HAL_SPI_TransmitReceive+0x164>
 8008fde:	e0df      	b.n	80091a0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d003      	beq.n	8008ff0 <HAL_SPI_TransmitReceive+0x23a>
 8008fe8:	8a7b      	ldrh	r3, [r7, #18]
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	f040 80cb 	bne.w	8009186 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d912      	bls.n	8009020 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffe:	881a      	ldrh	r2, [r3, #0]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900a:	1c9a      	adds	r2, r3, #2
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b02      	subs	r3, #2
 8009018:	b29a      	uxth	r2, r3
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800901e:	e0b2      	b.n	8009186 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	330c      	adds	r3, #12
 800902a:	7812      	ldrb	r2, [r2, #0]
 800902c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009032:	1c5a      	adds	r2, r3, #1
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800903c:	b29b      	uxth	r3, r3
 800903e:	3b01      	subs	r3, #1
 8009040:	b29a      	uxth	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009046:	e09e      	b.n	8009186 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	f003 0302 	and.w	r3, r3, #2
 8009052:	2b02      	cmp	r3, #2
 8009054:	d134      	bne.n	80090c0 <HAL_SPI_TransmitReceive+0x30a>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800905a:	b29b      	uxth	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d02f      	beq.n	80090c0 <HAL_SPI_TransmitReceive+0x30a>
 8009060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009062:	2b01      	cmp	r3, #1
 8009064:	d12c      	bne.n	80090c0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906a:	b29b      	uxth	r3, r3
 800906c:	2b01      	cmp	r3, #1
 800906e:	d912      	bls.n	8009096 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009074:	881a      	ldrh	r2, [r3, #0]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009080:	1c9a      	adds	r2, r3, #2
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800908a:	b29b      	uxth	r3, r3
 800908c:	3b02      	subs	r3, #2
 800908e:	b29a      	uxth	r2, r3
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009094:	e012      	b.n	80090bc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	330c      	adds	r3, #12
 80090a0:	7812      	ldrb	r2, [r2, #0]
 80090a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	3b01      	subs	r3, #1
 80090b6:	b29a      	uxth	r2, r3
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090bc:	2300      	movs	r3, #0
 80090be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	f003 0301 	and.w	r3, r3, #1
 80090ca:	2b01      	cmp	r3, #1
 80090cc:	d148      	bne.n	8009160 <HAL_SPI_TransmitReceive+0x3aa>
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d042      	beq.n	8009160 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d923      	bls.n	800912e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	68da      	ldr	r2, [r3, #12]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f0:	b292      	uxth	r2, r2
 80090f2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f8:	1c9a      	adds	r2, r3, #2
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009104:	b29b      	uxth	r3, r3
 8009106:	3b02      	subs	r3, #2
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009116:	b29b      	uxth	r3, r3
 8009118:	2b01      	cmp	r3, #1
 800911a:	d81f      	bhi.n	800915c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	685a      	ldr	r2, [r3, #4]
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800912a:	605a      	str	r2, [r3, #4]
 800912c:	e016      	b.n	800915c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f103 020c 	add.w	r2, r3, #12
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800913a:	7812      	ldrb	r2, [r2, #0]
 800913c:	b2d2      	uxtb	r2, r2
 800913e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009150:	b29b      	uxth	r3, r3
 8009152:	3b01      	subs	r3, #1
 8009154:	b29a      	uxth	r2, r3
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800915c:	2301      	movs	r3, #1
 800915e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009160:	f7fb feb0 	bl	8004ec4 <HAL_GetTick>
 8009164:	4602      	mov	r2, r0
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	1ad3      	subs	r3, r2, r3
 800916a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800916c:	429a      	cmp	r2, r3
 800916e:	d803      	bhi.n	8009178 <HAL_SPI_TransmitReceive+0x3c2>
 8009170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009176:	d102      	bne.n	800917e <HAL_SPI_TransmitReceive+0x3c8>
 8009178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917a:	2b00      	cmp	r3, #0
 800917c:	d103      	bne.n	8009186 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009184:	e01c      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800918a:	b29b      	uxth	r3, r3
 800918c:	2b00      	cmp	r3, #0
 800918e:	f47f af5b 	bne.w	8009048 <HAL_SPI_TransmitReceive+0x292>
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009198:	b29b      	uxth	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	f47f af54 	bne.w	8009048 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091a0:	69fa      	ldr	r2, [r7, #28]
 80091a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 fa57 	bl	8009658 <SPI_EndRxTxTransaction>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d006      	beq.n	80091be <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2220      	movs	r2, #32
 80091ba:	661a      	str	r2, [r3, #96]	; 0x60
 80091bc:	e000      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80091be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80091d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3728      	adds	r7, #40	; 0x28
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b088      	sub	sp, #32
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	099b      	lsrs	r3, r3, #6
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10f      	bne.n	8009220 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009200:	69bb      	ldr	r3, [r7, #24]
 8009202:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00a      	beq.n	8009220 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800920a:	69fb      	ldr	r3, [r7, #28]
 800920c:	099b      	lsrs	r3, r3, #6
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	2b00      	cmp	r3, #0
 8009214:	d004      	beq.n	8009220 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	4798      	blx	r3
    return;
 800921e:	e0d7      	b.n	80093d0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	085b      	lsrs	r3, r3, #1
 8009224:	f003 0301 	and.w	r3, r3, #1
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00a      	beq.n	8009242 <HAL_SPI_IRQHandler+0x66>
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	09db      	lsrs	r3, r3, #7
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b00      	cmp	r3, #0
 8009236:	d004      	beq.n	8009242 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	4798      	blx	r3
    return;
 8009240:	e0c6      	b.n	80093d0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	095b      	lsrs	r3, r3, #5
 8009246:	f003 0301 	and.w	r3, r3, #1
 800924a:	2b00      	cmp	r3, #0
 800924c:	d10c      	bne.n	8009268 <HAL_SPI_IRQHandler+0x8c>
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	099b      	lsrs	r3, r3, #6
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d106      	bne.n	8009268 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	0a1b      	lsrs	r3, r3, #8
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	2b00      	cmp	r3, #0
 8009264:	f000 80b4 	beq.w	80093d0 <HAL_SPI_IRQHandler+0x1f4>
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	095b      	lsrs	r3, r3, #5
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	2b00      	cmp	r3, #0
 8009272:	f000 80ad 	beq.w	80093d0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	099b      	lsrs	r3, r3, #6
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	d023      	beq.n	80092ca <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009288:	b2db      	uxtb	r3, r3
 800928a:	2b03      	cmp	r3, #3
 800928c:	d011      	beq.n	80092b2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009292:	f043 0204 	orr.w	r2, r3, #4
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800929a:	2300      	movs	r3, #0
 800929c:	617b      	str	r3, [r7, #20]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	617b      	str	r3, [r7, #20]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	617b      	str	r3, [r7, #20]
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	e00b      	b.n	80092ca <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092b2:	2300      	movs	r3, #0
 80092b4:	613b      	str	r3, [r7, #16]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68db      	ldr	r3, [r3, #12]
 80092bc:	613b      	str	r3, [r7, #16]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	613b      	str	r3, [r7, #16]
 80092c6:	693b      	ldr	r3, [r7, #16]
        return;
 80092c8:	e082      	b.n	80093d0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	095b      	lsrs	r3, r3, #5
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d014      	beq.n	8009300 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092da:	f043 0201 	orr.w	r2, r3, #1
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80092e2:	2300      	movs	r3, #0
 80092e4:	60fb      	str	r3, [r7, #12]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	60fb      	str	r3, [r7, #12]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092fc:	601a      	str	r2, [r3, #0]
 80092fe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009300:	69bb      	ldr	r3, [r7, #24]
 8009302:	0a1b      	lsrs	r3, r3, #8
 8009304:	f003 0301 	and.w	r3, r3, #1
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00c      	beq.n	8009326 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009310:	f043 0208 	orr.w	r2, r3, #8
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009318:	2300      	movs	r3, #0
 800931a:	60bb      	str	r3, [r7, #8]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	60bb      	str	r3, [r7, #8]
 8009324:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800932a:	2b00      	cmp	r3, #0
 800932c:	d04f      	beq.n	80093ce <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	685a      	ldr	r2, [r3, #4]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800933c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	f003 0302 	and.w	r3, r3, #2
 800934c:	2b00      	cmp	r3, #0
 800934e:	d104      	bne.n	800935a <HAL_SPI_IRQHandler+0x17e>
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	f003 0301 	and.w	r3, r3, #1
 8009356:	2b00      	cmp	r3, #0
 8009358:	d034      	beq.n	80093c4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f022 0203 	bic.w	r2, r2, #3
 8009368:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800936e:	2b00      	cmp	r3, #0
 8009370:	d011      	beq.n	8009396 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009376:	4a18      	ldr	r2, [pc, #96]	; (80093d8 <HAL_SPI_IRQHandler+0x1fc>)
 8009378:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800937e:	4618      	mov	r0, r3
 8009380:	f7fc fd4e 	bl	8005e20 <HAL_DMA_Abort_IT>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d005      	beq.n	8009396 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800938e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800939a:	2b00      	cmp	r3, #0
 800939c:	d016      	beq.n	80093cc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093a2:	4a0d      	ldr	r2, [pc, #52]	; (80093d8 <HAL_SPI_IRQHandler+0x1fc>)
 80093a4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fc fd38 	bl	8005e20 <HAL_DMA_Abort_IT>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00a      	beq.n	80093cc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80093c2:	e003      	b.n	80093cc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f809 	bl	80093dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80093ca:	e000      	b.n	80093ce <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80093cc:	bf00      	nop
    return;
 80093ce:	bf00      	nop
  }
}
 80093d0:	3720      	adds	r7, #32
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	080093f1 	.word	0x080093f1

080093dc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80093dc:	b480      	push	{r7}
 80093de:	b083      	sub	sp, #12
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80093e4:	bf00      	nop
 80093e6:	370c      	adds	r7, #12
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr

080093f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f7ff ffe5 	bl	80093dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009412:	bf00      	nop
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b088      	sub	sp, #32
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	603b      	str	r3, [r7, #0]
 8009428:	4613      	mov	r3, r2
 800942a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800942c:	f7fb fd4a 	bl	8004ec4 <HAL_GetTick>
 8009430:	4602      	mov	r2, r0
 8009432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009434:	1a9b      	subs	r3, r3, r2
 8009436:	683a      	ldr	r2, [r7, #0]
 8009438:	4413      	add	r3, r2
 800943a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800943c:	f7fb fd42 	bl	8004ec4 <HAL_GetTick>
 8009440:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009442:	4b39      	ldr	r3, [pc, #228]	; (8009528 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	015b      	lsls	r3, r3, #5
 8009448:	0d1b      	lsrs	r3, r3, #20
 800944a:	69fa      	ldr	r2, [r7, #28]
 800944c:	fb02 f303 	mul.w	r3, r2, r3
 8009450:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009452:	e054      	b.n	80094fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945a:	d050      	beq.n	80094fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800945c:	f7fb fd32 	bl	8004ec4 <HAL_GetTick>
 8009460:	4602      	mov	r2, r0
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	1ad3      	subs	r3, r2, r3
 8009466:	69fa      	ldr	r2, [r7, #28]
 8009468:	429a      	cmp	r2, r3
 800946a:	d902      	bls.n	8009472 <SPI_WaitFlagStateUntilTimeout+0x56>
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d13d      	bne.n	80094ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	685a      	ldr	r2, [r3, #4]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009480:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800948a:	d111      	bne.n	80094b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009494:	d004      	beq.n	80094a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800949e:	d107      	bne.n	80094b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094b8:	d10f      	bne.n	80094da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80094c8:	601a      	str	r2, [r3, #0]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80094d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80094ea:	2303      	movs	r3, #3
 80094ec:	e017      	b.n	800951e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	3b01      	subs	r3, #1
 80094fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689a      	ldr	r2, [r3, #8]
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	4013      	ands	r3, r2
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	429a      	cmp	r2, r3
 800950c:	bf0c      	ite	eq
 800950e:	2301      	moveq	r3, #1
 8009510:	2300      	movne	r3, #0
 8009512:	b2db      	uxtb	r3, r3
 8009514:	461a      	mov	r2, r3
 8009516:	79fb      	ldrb	r3, [r7, #7]
 8009518:	429a      	cmp	r2, r3
 800951a:	d19b      	bne.n	8009454 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	4618      	mov	r0, r3
 8009520:	3720      	adds	r7, #32
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	200002f8 	.word	0x200002f8

0800952c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b08a      	sub	sp, #40	; 0x28
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
 8009538:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800953a:	2300      	movs	r3, #0
 800953c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800953e:	f7fb fcc1 	bl	8004ec4 <HAL_GetTick>
 8009542:	4602      	mov	r2, r0
 8009544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009546:	1a9b      	subs	r3, r3, r2
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	4413      	add	r3, r2
 800954c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800954e:	f7fb fcb9 	bl	8004ec4 <HAL_GetTick>
 8009552:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	330c      	adds	r3, #12
 800955a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800955c:	4b3d      	ldr	r3, [pc, #244]	; (8009654 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800955e:	681a      	ldr	r2, [r3, #0]
 8009560:	4613      	mov	r3, r2
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	00da      	lsls	r2, r3, #3
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	0d1b      	lsrs	r3, r3, #20
 800956c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800956e:	fb02 f303 	mul.w	r3, r2, r3
 8009572:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009574:	e060      	b.n	8009638 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800957c:	d107      	bne.n	800958e <SPI_WaitFifoStateUntilTimeout+0x62>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d104      	bne.n	800958e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	b2db      	uxtb	r3, r3
 800958a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800958c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009594:	d050      	beq.n	8009638 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009596:	f7fb fc95 	bl	8004ec4 <HAL_GetTick>
 800959a:	4602      	mov	r2, r0
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	1ad3      	subs	r3, r2, r3
 80095a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d902      	bls.n	80095ac <SPI_WaitFifoStateUntilTimeout+0x80>
 80095a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d13d      	bne.n	8009628 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80095ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095c4:	d111      	bne.n	80095ea <SPI_WaitFifoStateUntilTimeout+0xbe>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095ce:	d004      	beq.n	80095da <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095d8:	d107      	bne.n	80095ea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095f2:	d10f      	bne.n	8009614 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009602:	601a      	str	r2, [r3, #0]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009612:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2201      	movs	r2, #1
 8009618:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009624:	2303      	movs	r3, #3
 8009626:	e010      	b.n	800964a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d101      	bne.n	8009632 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	3b01      	subs	r3, #1
 8009636:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	689a      	ldr	r2, [r3, #8]
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	4013      	ands	r3, r2
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	429a      	cmp	r2, r3
 8009646:	d196      	bne.n	8009576 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	3728      	adds	r7, #40	; 0x28
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	200002f8 	.word	0x200002f8

08009658 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b088      	sub	sp, #32
 800965c:	af02      	add	r7, sp, #8
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	9300      	str	r3, [sp, #0]
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	2200      	movs	r2, #0
 800966c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff ff5b 	bl	800952c <SPI_WaitFifoStateUntilTimeout>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d007      	beq.n	800968c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009680:	f043 0220 	orr.w	r2, r3, #32
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009688:	2303      	movs	r3, #3
 800968a:	e046      	b.n	800971a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800968c:	4b25      	ldr	r3, [pc, #148]	; (8009724 <SPI_EndRxTxTransaction+0xcc>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a25      	ldr	r2, [pc, #148]	; (8009728 <SPI_EndRxTxTransaction+0xd0>)
 8009692:	fba2 2303 	umull	r2, r3, r2, r3
 8009696:	0d5b      	lsrs	r3, r3, #21
 8009698:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800969c:	fb02 f303 	mul.w	r3, r2, r3
 80096a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096aa:	d112      	bne.n	80096d2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	2200      	movs	r2, #0
 80096b4:	2180      	movs	r1, #128	; 0x80
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f7ff feb0 	bl	800941c <SPI_WaitFlagStateUntilTimeout>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d016      	beq.n	80096f0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096c6:	f043 0220 	orr.w	r2, r3, #32
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80096ce:	2303      	movs	r3, #3
 80096d0:	e023      	b.n	800971a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00a      	beq.n	80096ee <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	3b01      	subs	r3, #1
 80096dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096e8:	2b80      	cmp	r3, #128	; 0x80
 80096ea:	d0f2      	beq.n	80096d2 <SPI_EndRxTxTransaction+0x7a>
 80096ec:	e000      	b.n	80096f0 <SPI_EndRxTxTransaction+0x98>
        break;
 80096ee:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f7ff ff15 	bl	800952c <SPI_WaitFifoStateUntilTimeout>
 8009702:	4603      	mov	r3, r0
 8009704:	2b00      	cmp	r3, #0
 8009706:	d007      	beq.n	8009718 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800970c:	f043 0220 	orr.w	r2, r3, #32
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009714:	2303      	movs	r3, #3
 8009716:	e000      	b.n	800971a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009718:	2300      	movs	r3, #0
}
 800971a:	4618      	mov	r0, r3
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	200002f8 	.word	0x200002f8
 8009728:	165e9f81 	.word	0x165e9f81

0800972c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d101      	bne.n	800973e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e049      	b.n	80097d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b00      	cmp	r3, #0
 8009748:	d106      	bne.n	8009758 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7fb f83e 	bl	80047d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2202      	movs	r2, #2
 800975c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	3304      	adds	r3, #4
 8009768:	4619      	mov	r1, r3
 800976a:	4610      	mov	r0, r2
 800976c:	f000 fb5a 	bl	8009e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2201      	movs	r2, #1
 8009784:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2201      	movs	r2, #1
 8009794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2201      	movs	r2, #1
 80097b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
	...

080097dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097dc:	b480      	push	{r7}
 80097de:	b085      	sub	sp, #20
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ea:	b2db      	uxtb	r3, r3
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d001      	beq.n	80097f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80097f0:	2301      	movs	r3, #1
 80097f2:	e054      	b.n	800989e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2202      	movs	r2, #2
 80097f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	68da      	ldr	r2, [r3, #12]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f042 0201 	orr.w	r2, r2, #1
 800980a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a26      	ldr	r2, [pc, #152]	; (80098ac <HAL_TIM_Base_Start_IT+0xd0>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d022      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800981e:	d01d      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a22      	ldr	r2, [pc, #136]	; (80098b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d018      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a21      	ldr	r2, [pc, #132]	; (80098b4 <HAL_TIM_Base_Start_IT+0xd8>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d013      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a1f      	ldr	r2, [pc, #124]	; (80098b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d00e      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a1e      	ldr	r2, [pc, #120]	; (80098bc <HAL_TIM_Base_Start_IT+0xe0>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d009      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a1c      	ldr	r2, [pc, #112]	; (80098c0 <HAL_TIM_Base_Start_IT+0xe4>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d004      	beq.n	800985c <HAL_TIM_Base_Start_IT+0x80>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a1b      	ldr	r2, [pc, #108]	; (80098c4 <HAL_TIM_Base_Start_IT+0xe8>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d115      	bne.n	8009888 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	689a      	ldr	r2, [r3, #8]
 8009862:	4b19      	ldr	r3, [pc, #100]	; (80098c8 <HAL_TIM_Base_Start_IT+0xec>)
 8009864:	4013      	ands	r3, r2
 8009866:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b06      	cmp	r3, #6
 800986c:	d015      	beq.n	800989a <HAL_TIM_Base_Start_IT+0xbe>
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009874:	d011      	beq.n	800989a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f042 0201 	orr.w	r2, r2, #1
 8009884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009886:	e008      	b.n	800989a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f042 0201 	orr.w	r2, r2, #1
 8009896:	601a      	str	r2, [r3, #0]
 8009898:	e000      	b.n	800989c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800989a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800989c:	2300      	movs	r3, #0
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop
 80098ac:	40010000 	.word	0x40010000
 80098b0:	40000400 	.word	0x40000400
 80098b4:	40000800 	.word	0x40000800
 80098b8:	40000c00 	.word	0x40000c00
 80098bc:	40010400 	.word	0x40010400
 80098c0:	40014000 	.word	0x40014000
 80098c4:	40001800 	.word	0x40001800
 80098c8:	00010007 	.word	0x00010007

080098cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68da      	ldr	r2, [r3, #12]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f022 0201 	bic.w	r2, r2, #1
 80098e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	6a1a      	ldr	r2, [r3, #32]
 80098ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80098ee:	4013      	ands	r3, r2
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10f      	bne.n	8009914 <HAL_TIM_Base_Stop_IT+0x48>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	6a1a      	ldr	r2, [r3, #32]
 80098fa:	f240 4344 	movw	r3, #1092	; 0x444
 80098fe:	4013      	ands	r3, r2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d107      	bne.n	8009914 <HAL_TIM_Base_Stop_IT+0x48>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 0201 	bic.w	r2, r2, #1
 8009912:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	370c      	adds	r7, #12
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr
	...

0800992c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d101      	bne.n	8009940 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	e08f      	b.n	8009a60 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009946:	b2db      	uxtb	r3, r3
 8009948:	2b00      	cmp	r3, #0
 800994a:	d106      	bne.n	800995a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f7fa fec7 	bl	80046e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2202      	movs	r2, #2
 800995e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	6899      	ldr	r1, [r3, #8]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	4b3e      	ldr	r3, [pc, #248]	; (8009a68 <HAL_TIM_Encoder_Init+0x13c>)
 800996e:	400b      	ands	r3, r1
 8009970:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	3304      	adds	r3, #4
 800997a:	4619      	mov	r1, r3
 800997c:	4610      	mov	r0, r2
 800997e:	f000 fa51 	bl	8009e24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	699b      	ldr	r3, [r3, #24]
 8009990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	6a1b      	ldr	r3, [r3, #32]
 8009998:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	697a      	ldr	r2, [r7, #20]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80099a4:	693a      	ldr	r2, [r7, #16]
 80099a6:	4b31      	ldr	r3, [pc, #196]	; (8009a6c <HAL_TIM_Encoder_Init+0x140>)
 80099a8:	4013      	ands	r3, r2
 80099aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	689a      	ldr	r2, [r3, #8]
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	699b      	ldr	r3, [r3, #24]
 80099b4:	021b      	lsls	r3, r3, #8
 80099b6:	4313      	orrs	r3, r2
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	4b2b      	ldr	r3, [pc, #172]	; (8009a70 <HAL_TIM_Encoder_Init+0x144>)
 80099c2:	4013      	ands	r3, r2
 80099c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	4b2a      	ldr	r3, [pc, #168]	; (8009a74 <HAL_TIM_Encoder_Init+0x148>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	68da      	ldr	r2, [r3, #12]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	69db      	ldr	r3, [r3, #28]
 80099d6:	021b      	lsls	r3, r3, #8
 80099d8:	4313      	orrs	r3, r2
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	4313      	orrs	r3, r2
 80099de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	011a      	lsls	r2, r3, #4
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	031b      	lsls	r3, r3, #12
 80099ec:	4313      	orrs	r3, r2
 80099ee:	693a      	ldr	r2, [r7, #16]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80099fa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009a02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	695b      	ldr	r3, [r3, #20]
 8009a0c:	011b      	lsls	r3, r3, #4
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	697a      	ldr	r2, [r7, #20]
 8009a1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	693a      	ldr	r2, [r7, #16]
 8009a24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2201      	movs	r2, #1
 8009a32:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2201      	movs	r2, #1
 8009a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2201      	movs	r2, #1
 8009a42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2201      	movs	r2, #1
 8009a4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3718      	adds	r7, #24
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	fffebff8 	.word	0xfffebff8
 8009a6c:	fffffcfc 	.word	0xfffffcfc
 8009a70:	fffff3f3 	.word	0xfffff3f3
 8009a74:	ffff0f0f 	.word	0xffff0f0f

08009a78 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a88:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009a90:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a98:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009aa0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d110      	bne.n	8009aca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009aa8:	7bfb      	ldrb	r3, [r7, #15]
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d102      	bne.n	8009ab4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009aae:	7b7b      	ldrb	r3, [r7, #13]
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d001      	beq.n	8009ab8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	e069      	b.n	8009b8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2202      	movs	r2, #2
 8009abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2202      	movs	r2, #2
 8009ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ac8:	e031      	b.n	8009b2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b04      	cmp	r3, #4
 8009ace:	d110      	bne.n	8009af2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ad0:	7bbb      	ldrb	r3, [r7, #14]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d102      	bne.n	8009adc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ad6:	7b3b      	ldrb	r3, [r7, #12]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d001      	beq.n	8009ae0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e055      	b.n	8009b8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2202      	movs	r2, #2
 8009aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009af0:	e01d      	b.n	8009b2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d108      	bne.n	8009b0a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009af8:	7bbb      	ldrb	r3, [r7, #14]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d105      	bne.n	8009b0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009afe:	7b7b      	ldrb	r3, [r7, #13]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d102      	bne.n	8009b0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009b04:	7b3b      	ldrb	r3, [r7, #12]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d001      	beq.n	8009b0e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e03e      	b.n	8009b8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2202      	movs	r2, #2
 8009b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2202      	movs	r2, #2
 8009b1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2202      	movs	r2, #2
 8009b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2202      	movs	r2, #2
 8009b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d003      	beq.n	8009b3c <HAL_TIM_Encoder_Start+0xc4>
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	2b04      	cmp	r3, #4
 8009b38:	d008      	beq.n	8009b4c <HAL_TIM_Encoder_Start+0xd4>
 8009b3a:	e00f      	b.n	8009b5c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2201      	movs	r2, #1
 8009b42:	2100      	movs	r1, #0
 8009b44:	4618      	mov	r0, r3
 8009b46:	f000 fa0d 	bl	8009f64 <TIM_CCxChannelCmd>
      break;
 8009b4a:	e016      	b.n	8009b7a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2201      	movs	r2, #1
 8009b52:	2104      	movs	r1, #4
 8009b54:	4618      	mov	r0, r3
 8009b56:	f000 fa05 	bl	8009f64 <TIM_CCxChannelCmd>
      break;
 8009b5a:	e00e      	b.n	8009b7a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2201      	movs	r2, #1
 8009b62:	2100      	movs	r1, #0
 8009b64:	4618      	mov	r0, r3
 8009b66:	f000 f9fd 	bl	8009f64 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	2104      	movs	r1, #4
 8009b72:	4618      	mov	r0, r3
 8009b74:	f000 f9f6 	bl	8009f64 <TIM_CCxChannelCmd>
      break;
 8009b78:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f042 0201 	orr.w	r2, r2, #1
 8009b88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b082      	sub	sp, #8
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	691b      	ldr	r3, [r3, #16]
 8009ba2:	f003 0302 	and.w	r3, r3, #2
 8009ba6:	2b02      	cmp	r3, #2
 8009ba8:	d122      	bne.n	8009bf0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	f003 0302 	and.w	r3, r3, #2
 8009bb4:	2b02      	cmp	r3, #2
 8009bb6:	d11b      	bne.n	8009bf0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f06f 0202 	mvn.w	r2, #2
 8009bc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	f003 0303 	and.w	r3, r3, #3
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d003      	beq.n	8009bde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 f905 	bl	8009de6 <HAL_TIM_IC_CaptureCallback>
 8009bdc:	e005      	b.n	8009bea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f8f7 	bl	8009dd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 f908 	bl	8009dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	f003 0304 	and.w	r3, r3, #4
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	d122      	bne.n	8009c44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	f003 0304 	and.w	r3, r3, #4
 8009c08:	2b04      	cmp	r3, #4
 8009c0a:	d11b      	bne.n	8009c44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f06f 0204 	mvn.w	r2, #4
 8009c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2202      	movs	r2, #2
 8009c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	699b      	ldr	r3, [r3, #24]
 8009c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d003      	beq.n	8009c32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f8db 	bl	8009de6 <HAL_TIM_IC_CaptureCallback>
 8009c30:	e005      	b.n	8009c3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f8cd 	bl	8009dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f8de 	bl	8009dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	f003 0308 	and.w	r3, r3, #8
 8009c4e:	2b08      	cmp	r3, #8
 8009c50:	d122      	bne.n	8009c98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	f003 0308 	and.w	r3, r3, #8
 8009c5c:	2b08      	cmp	r3, #8
 8009c5e:	d11b      	bne.n	8009c98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f06f 0208 	mvn.w	r2, #8
 8009c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2204      	movs	r2, #4
 8009c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	f003 0303 	and.w	r3, r3, #3
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d003      	beq.n	8009c86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f8b1 	bl	8009de6 <HAL_TIM_IC_CaptureCallback>
 8009c84:	e005      	b.n	8009c92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f8a3 	bl	8009dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 f8b4 	bl	8009dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	f003 0310 	and.w	r3, r3, #16
 8009ca2:	2b10      	cmp	r3, #16
 8009ca4:	d122      	bne.n	8009cec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	f003 0310 	and.w	r3, r3, #16
 8009cb0:	2b10      	cmp	r3, #16
 8009cb2:	d11b      	bne.n	8009cec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f06f 0210 	mvn.w	r2, #16
 8009cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2208      	movs	r2, #8
 8009cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d003      	beq.n	8009cda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f887 	bl	8009de6 <HAL_TIM_IC_CaptureCallback>
 8009cd8:	e005      	b.n	8009ce6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 f879 	bl	8009dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 f88a 	bl	8009dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	f003 0301 	and.w	r3, r3, #1
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d10e      	bne.n	8009d18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d107      	bne.n	8009d18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f06f 0201 	mvn.w	r2, #1
 8009d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7f9 fda6 	bl	8003864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	691b      	ldr	r3, [r3, #16]
 8009d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d22:	2b80      	cmp	r3, #128	; 0x80
 8009d24:	d10e      	bne.n	8009d44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d30:	2b80      	cmp	r3, #128	; 0x80
 8009d32:	d107      	bne.n	8009d44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 f9ce 	bl	800a0e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	691b      	ldr	r3, [r3, #16]
 8009d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d52:	d10e      	bne.n	8009d72 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	68db      	ldr	r3, [r3, #12]
 8009d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d5e:	2b80      	cmp	r3, #128	; 0x80
 8009d60:	d107      	bne.n	8009d72 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 f9c1 	bl	800a0f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d7c:	2b40      	cmp	r3, #64	; 0x40
 8009d7e:	d10e      	bne.n	8009d9e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68db      	ldr	r3, [r3, #12]
 8009d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d8a:	2b40      	cmp	r3, #64	; 0x40
 8009d8c:	d107      	bne.n	8009d9e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f838 	bl	8009e0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	691b      	ldr	r3, [r3, #16]
 8009da4:	f003 0320 	and.w	r3, r3, #32
 8009da8:	2b20      	cmp	r3, #32
 8009daa:	d10e      	bne.n	8009dca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	f003 0320 	and.w	r3, r3, #32
 8009db6:	2b20      	cmp	r3, #32
 8009db8:	d107      	bne.n	8009dca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f06f 0220 	mvn.w	r2, #32
 8009dc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 f981 	bl	800a0cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009dca:	bf00      	nop
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b083      	sub	sp, #12
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009dda:	bf00      	nop
 8009ddc:	370c      	adds	r7, #12
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr

08009de6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009de6:	b480      	push	{r7}
 8009de8:	b083      	sub	sp, #12
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009dee:	bf00      	nop
 8009df0:	370c      	adds	r7, #12
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b083      	sub	sp, #12
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e02:	bf00      	nop
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b083      	sub	sp, #12
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e16:	bf00      	nop
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
	...

08009e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	4a40      	ldr	r2, [pc, #256]	; (8009f38 <TIM_Base_SetConfig+0x114>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d013      	beq.n	8009e64 <TIM_Base_SetConfig+0x40>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e42:	d00f      	beq.n	8009e64 <TIM_Base_SetConfig+0x40>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	4a3d      	ldr	r2, [pc, #244]	; (8009f3c <TIM_Base_SetConfig+0x118>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d00b      	beq.n	8009e64 <TIM_Base_SetConfig+0x40>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4a3c      	ldr	r2, [pc, #240]	; (8009f40 <TIM_Base_SetConfig+0x11c>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d007      	beq.n	8009e64 <TIM_Base_SetConfig+0x40>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	4a3b      	ldr	r2, [pc, #236]	; (8009f44 <TIM_Base_SetConfig+0x120>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d003      	beq.n	8009e64 <TIM_Base_SetConfig+0x40>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	4a3a      	ldr	r2, [pc, #232]	; (8009f48 <TIM_Base_SetConfig+0x124>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d108      	bne.n	8009e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	4a2f      	ldr	r2, [pc, #188]	; (8009f38 <TIM_Base_SetConfig+0x114>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d02b      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e84:	d027      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a2c      	ldr	r2, [pc, #176]	; (8009f3c <TIM_Base_SetConfig+0x118>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d023      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a2b      	ldr	r2, [pc, #172]	; (8009f40 <TIM_Base_SetConfig+0x11c>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d01f      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a2a      	ldr	r2, [pc, #168]	; (8009f44 <TIM_Base_SetConfig+0x120>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d01b      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a29      	ldr	r2, [pc, #164]	; (8009f48 <TIM_Base_SetConfig+0x124>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d017      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a28      	ldr	r2, [pc, #160]	; (8009f4c <TIM_Base_SetConfig+0x128>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d013      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a27      	ldr	r2, [pc, #156]	; (8009f50 <TIM_Base_SetConfig+0x12c>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d00f      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4a26      	ldr	r2, [pc, #152]	; (8009f54 <TIM_Base_SetConfig+0x130>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d00b      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	4a25      	ldr	r2, [pc, #148]	; (8009f58 <TIM_Base_SetConfig+0x134>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d007      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a24      	ldr	r2, [pc, #144]	; (8009f5c <TIM_Base_SetConfig+0x138>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d003      	beq.n	8009ed6 <TIM_Base_SetConfig+0xb2>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a23      	ldr	r2, [pc, #140]	; (8009f60 <TIM_Base_SetConfig+0x13c>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d108      	bne.n	8009ee8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	695b      	ldr	r3, [r3, #20]
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	68fa      	ldr	r2, [r7, #12]
 8009efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	689a      	ldr	r2, [r3, #8]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	681a      	ldr	r2, [r3, #0]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a0a      	ldr	r2, [pc, #40]	; (8009f38 <TIM_Base_SetConfig+0x114>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d003      	beq.n	8009f1c <TIM_Base_SetConfig+0xf8>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a0c      	ldr	r2, [pc, #48]	; (8009f48 <TIM_Base_SetConfig+0x124>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d103      	bne.n	8009f24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	691a      	ldr	r2, [r3, #16]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	615a      	str	r2, [r3, #20]
}
 8009f2a:	bf00      	nop
 8009f2c:	3714      	adds	r7, #20
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr
 8009f36:	bf00      	nop
 8009f38:	40010000 	.word	0x40010000
 8009f3c:	40000400 	.word	0x40000400
 8009f40:	40000800 	.word	0x40000800
 8009f44:	40000c00 	.word	0x40000c00
 8009f48:	40010400 	.word	0x40010400
 8009f4c:	40014000 	.word	0x40014000
 8009f50:	40014400 	.word	0x40014400
 8009f54:	40014800 	.word	0x40014800
 8009f58:	40001800 	.word	0x40001800
 8009f5c:	40001c00 	.word	0x40001c00
 8009f60:	40002000 	.word	0x40002000

08009f64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	60b9      	str	r1, [r7, #8]
 8009f6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	f003 031f 	and.w	r3, r3, #31
 8009f76:	2201      	movs	r2, #1
 8009f78:	fa02 f303 	lsl.w	r3, r2, r3
 8009f7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	6a1a      	ldr	r2, [r3, #32]
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	43db      	mvns	r3, r3
 8009f86:	401a      	ands	r2, r3
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6a1a      	ldr	r2, [r3, #32]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	f003 031f 	and.w	r3, r3, #31
 8009f96:	6879      	ldr	r1, [r7, #4]
 8009f98:	fa01 f303 	lsl.w	r3, r1, r3
 8009f9c:	431a      	orrs	r2, r3
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	621a      	str	r2, [r3, #32]
}
 8009fa2:	bf00      	nop
 8009fa4:	371c      	adds	r7, #28
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
	...

08009fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d101      	bne.n	8009fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fc4:	2302      	movs	r3, #2
 8009fc6:	e06d      	b.n	800a0a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a30      	ldr	r2, [pc, #192]	; (800a0b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d004      	beq.n	8009ffc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a2f      	ldr	r2, [pc, #188]	; (800a0b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d108      	bne.n	800a00e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a002:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a014:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	68fa      	ldr	r2, [r7, #12]
 800a01c:	4313      	orrs	r3, r2
 800a01e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a20      	ldr	r2, [pc, #128]	; (800a0b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d022      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a03a:	d01d      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a1d      	ldr	r2, [pc, #116]	; (800a0b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d018      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a1c      	ldr	r2, [pc, #112]	; (800a0bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d013      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a1a      	ldr	r2, [pc, #104]	; (800a0c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d00e      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a15      	ldr	r2, [pc, #84]	; (800a0b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d009      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a16      	ldr	r2, [pc, #88]	; (800a0c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d004      	beq.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a15      	ldr	r2, [pc, #84]	; (800a0c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d10c      	bne.n	800a092 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a07e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	68ba      	ldr	r2, [r7, #8]
 800a086:	4313      	orrs	r3, r2
 800a088:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2201      	movs	r2, #1
 800a096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3714      	adds	r7, #20
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr
 800a0b0:	40010000 	.word	0x40010000
 800a0b4:	40010400 	.word	0x40010400
 800a0b8:	40000400 	.word	0x40000400
 800a0bc:	40000800 	.word	0x40000800
 800a0c0:	40000c00 	.word	0x40000c00
 800a0c4:	40014000 	.word	0x40014000
 800a0c8:	40001800 	.word	0x40001800

0800a0cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0d4:	bf00      	nop
 800a0d6:	370c      	adds	r7, #12
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr

0800a0e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0e8:	bf00      	nop
 800a0ea:	370c      	adds	r7, #12
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b083      	sub	sp, #12
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a0fc:	bf00      	nop
 800a0fe:	370c      	adds	r7, #12
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr

0800a108 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d101      	bne.n	800a11a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a116:	2301      	movs	r3, #1
 800a118:	e040      	b.n	800a19c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d106      	bne.n	800a130 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f7fa fc1c 	bl	8004968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2224      	movs	r2, #36	; 0x24
 800a134:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f022 0201 	bic.w	r2, r2, #1
 800a144:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fd46 	bl	800abd8 <UART_SetConfig>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d101      	bne.n	800a156 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a152:	2301      	movs	r3, #1
 800a154:	e022      	b.n	800a19c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d002      	beq.n	800a164 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 ff9e 	bl	800b0a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685a      	ldr	r2, [r3, #4]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a172:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	689a      	ldr	r2, [r3, #8]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a182:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f042 0201 	orr.w	r2, r2, #1
 800a192:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f001 f825 	bl	800b1e4 <UART_CheckIdleState>
 800a19a:	4603      	mov	r3, r0
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d101      	bne.n	800a1b8 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e05f      	b.n	800a278 <HAL_LIN_Init+0xd4>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	69db      	ldr	r3, [r3, #28]
 800a1bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1c0:	d101      	bne.n	800a1c6 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e058      	b.n	800a278 <HAL_LIN_Init+0xd4>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d001      	beq.n	800a1d2 <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e052      	b.n	800a278 <HAL_LIN_Init+0xd4>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d106      	bne.n	800a1e8 <HAL_LIN_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f7fa fbc0 	bl	8004968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2224      	movs	r2, #36	; 0x24
 800a1ec:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f022 0201 	bic.w	r2, r2, #1
 800a1fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fcea 	bl	800abd8 <UART_SetConfig>
 800a204:	4603      	mov	r3, r0
 800a206:	2b01      	cmp	r3, #1
 800a208:	d101      	bne.n	800a20e <HAL_LIN_Init+0x6a>
  {
    return HAL_ERROR;
 800a20a:	2301      	movs	r3, #1
 800a20c:	e034      	b.n	800a278 <HAL_LIN_Init+0xd4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a212:	2b00      	cmp	r3, #0
 800a214:	d002      	beq.n	800a21c <HAL_LIN_Init+0x78>
  {
    UART_AdvFeatureConfig(huart);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 ff42 	bl	800b0a0 <UART_AdvFeatureConfig>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	685a      	ldr	r2, [r3, #4]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a22a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	689a      	ldr	r2, [r3, #8]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a23a:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	685a      	ldr	r2, [r3, #4]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a24a:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	f023 0120 	bic.w	r1, r3, #32
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	683a      	ldr	r2, [r7, #0]
 800a25c:	430a      	orrs	r2, r1
 800a25e:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f042 0201 	orr.w	r2, r2, #1
 800a26e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 ffb7 	bl	800b1e4 <UART_CheckIdleState>
 800a276:	4603      	mov	r3, r0
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3708      	adds	r7, #8
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b08a      	sub	sp, #40	; 0x28
 800a284:	af02      	add	r7, sp, #8
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	603b      	str	r3, [r7, #0]
 800a28c:	4613      	mov	r3, r2
 800a28e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a294:	2b20      	cmp	r3, #32
 800a296:	d171      	bne.n	800a37c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d002      	beq.n	800a2a4 <HAL_UART_Transmit+0x24>
 800a29e:	88fb      	ldrh	r3, [r7, #6]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d101      	bne.n	800a2a8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e06a      	b.n	800a37e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2221      	movs	r2, #33	; 0x21
 800a2b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a2b6:	f7fa fe05 	bl	8004ec4 <HAL_GetTick>
 800a2ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	88fa      	ldrh	r2, [r7, #6]
 800a2c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	88fa      	ldrh	r2, [r7, #6]
 800a2c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	689b      	ldr	r3, [r3, #8]
 800a2d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2d4:	d108      	bne.n	800a2e8 <HAL_UART_Transmit+0x68>
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d104      	bne.n	800a2e8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	61bb      	str	r3, [r7, #24]
 800a2e6:	e003      	b.n	800a2f0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a2f0:	e02c      	b.n	800a34c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	9300      	str	r3, [sp, #0]
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	2180      	movs	r1, #128	; 0x80
 800a2fc:	68f8      	ldr	r0, [r7, #12]
 800a2fe:	f000 ffbe 	bl	800b27e <UART_WaitOnFlagUntilTimeout>
 800a302:	4603      	mov	r3, r0
 800a304:	2b00      	cmp	r3, #0
 800a306:	d001      	beq.n	800a30c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800a308:	2303      	movs	r3, #3
 800a30a:	e038      	b.n	800a37e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10b      	bne.n	800a32a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	881b      	ldrh	r3, [r3, #0]
 800a316:	461a      	mov	r2, r3
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a320:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	3302      	adds	r3, #2
 800a326:	61bb      	str	r3, [r7, #24]
 800a328:	e007      	b.n	800a33a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a32a:	69fb      	ldr	r3, [r7, #28]
 800a32c:	781a      	ldrb	r2, [r3, #0]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	3301      	adds	r3, #1
 800a338:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a340:	b29b      	uxth	r3, r3
 800a342:	3b01      	subs	r3, #1
 800a344:	b29a      	uxth	r2, r3
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a352:	b29b      	uxth	r3, r3
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1cc      	bne.n	800a2f2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	2200      	movs	r2, #0
 800a360:	2140      	movs	r1, #64	; 0x40
 800a362:	68f8      	ldr	r0, [r7, #12]
 800a364:	f000 ff8b 	bl	800b27e <UART_WaitOnFlagUntilTimeout>
 800a368:	4603      	mov	r3, r0
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d001      	beq.n	800a372 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800a36e:	2303      	movs	r3, #3
 800a370:	e005      	b.n	800a37e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2220      	movs	r2, #32
 800a376:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	e000      	b.n	800a37e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a37c:	2302      	movs	r3, #2
  }
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3720      	adds	r7, #32
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b08a      	sub	sp, #40	; 0x28
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	4613      	mov	r3, r2
 800a392:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a39a:	2b20      	cmp	r3, #32
 800a39c:	d132      	bne.n	800a404 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d002      	beq.n	800a3aa <HAL_UART_Receive_IT+0x24>
 800a3a4:	88fb      	ldrh	r3, [r7, #6]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d101      	bne.n	800a3ae <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	e02b      	b.n	800a406 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d018      	beq.n	800a3f4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	e853 3f00 	ldrex	r3, [r3]
 800a3ce:	613b      	str	r3, [r7, #16]
   return(result);
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a3d6:	627b      	str	r3, [r7, #36]	; 0x24
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	461a      	mov	r2, r3
 800a3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e0:	623b      	str	r3, [r7, #32]
 800a3e2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e4:	69f9      	ldr	r1, [r7, #28]
 800a3e6:	6a3a      	ldr	r2, [r7, #32]
 800a3e8:	e841 2300 	strex	r3, r2, [r1]
 800a3ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d1e6      	bne.n	800a3c2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a3f4:	88fb      	ldrh	r3, [r7, #6]
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	68b9      	ldr	r1, [r7, #8]
 800a3fa:	68f8      	ldr	r0, [r7, #12]
 800a3fc:	f001 f806 	bl	800b40c <UART_Start_Receive_IT>
 800a400:	4603      	mov	r3, r0
 800a402:	e000      	b.n	800a406 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800a404:	2302      	movs	r3, #2
  }
}
 800a406:	4618      	mov	r0, r3
 800a408:	3728      	adds	r7, #40	; 0x28
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b09a      	sub	sp, #104	; 0x68
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a41e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a420:	e853 3f00 	ldrex	r3, [r3]
 800a424:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a428:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a42c:	667b      	str	r3, [r7, #100]	; 0x64
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	461a      	mov	r2, r3
 800a434:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a436:	657b      	str	r3, [r7, #84]	; 0x54
 800a438:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a43c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a43e:	e841 2300 	strex	r3, r2, [r1]
 800a442:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1e6      	bne.n	800a418 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	3308      	adds	r3, #8
 800a450:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a454:	e853 3f00 	ldrex	r3, [r3]
 800a458:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a45a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a45c:	f023 0301 	bic.w	r3, r3, #1
 800a460:	663b      	str	r3, [r7, #96]	; 0x60
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	3308      	adds	r3, #8
 800a468:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a46a:	643a      	str	r2, [r7, #64]	; 0x40
 800a46c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a470:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a472:	e841 2300 	strex	r3, r2, [r1]
 800a476:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1e5      	bne.n	800a44a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a482:	2b01      	cmp	r3, #1
 800a484:	d118      	bne.n	800a4b8 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	e853 3f00 	ldrex	r3, [r3]
 800a492:	61fb      	str	r3, [r7, #28]
   return(result);
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	f023 0310 	bic.w	r3, r3, #16
 800a49a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a4a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a4a6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4ac:	e841 2300 	strex	r3, r2, [r1]
 800a4b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1e6      	bne.n	800a486 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4c2:	2b40      	cmp	r3, #64	; 0x40
 800a4c4:	d14f      	bne.n	800a566 <HAL_UART_AbortReceive_IT+0x156>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3308      	adds	r3, #8
 800a4cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	e853 3f00 	ldrex	r3, [r3]
 800a4d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4dc:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3308      	adds	r3, #8
 800a4e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4e6:	61ba      	str	r2, [r7, #24]
 800a4e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ea:	6979      	ldr	r1, [r7, #20]
 800a4ec:	69ba      	ldr	r2, [r7, #24]
 800a4ee:	e841 2300 	strex	r3, r2, [r1]
 800a4f2:	613b      	str	r3, [r7, #16]
   return(result);
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d1e5      	bne.n	800a4c6 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d013      	beq.n	800a52a <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a506:	4a25      	ldr	r2, [pc, #148]	; (800a59c <HAL_UART_AbortReceive_IT+0x18c>)
 800a508:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a50e:	4618      	mov	r0, r3
 800a510:	f7fb fc86 	bl	8005e20 <HAL_DMA_Abort_IT>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d03a      	beq.n	800a590 <HAL_UART_AbortReceive_IT+0x180>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a51e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a520:	687a      	ldr	r2, [r7, #4]
 800a522:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a524:	4610      	mov	r0, r2
 800a526:	4798      	blx	r3
 800a528:	e032      	b.n	800a590 <HAL_UART_AbortReceive_IT+0x180>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	220f      	movs	r2, #15
 800a53e:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	699a      	ldr	r2, [r3, #24]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f042 0208 	orr.w	r2, r2, #8
 800a54e:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2220      	movs	r2, #32
 800a554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2200      	movs	r2, #0
 800a55c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fb1a 	bl	800ab98 <HAL_UART_AbortReceiveCpltCallback>
 800a564:	e014      	b.n	800a590 <HAL_UART_AbortReceive_IT+0x180>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	220f      	movs	r2, #15
 800a57a:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2220      	movs	r2, #32
 800a580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fb04 	bl	800ab98 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a590:	2300      	movs	r3, #0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3768      	adds	r7, #104	; 0x68
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	0800b68d 	.word	0x0800b68d

0800a5a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b0ba      	sub	sp, #232	; 0xe8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	69db      	ldr	r3, [r3, #28]
 800a5ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a5c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a5ca:	f640 030f 	movw	r3, #2063	; 0x80f
 800a5ce:	4013      	ands	r3, r2
 800a5d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a5d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d115      	bne.n	800a608 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a5dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5e0:	f003 0320 	and.w	r3, r3, #32
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00f      	beq.n	800a608 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a5e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ec:	f003 0320 	and.w	r3, r3, #32
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d009      	beq.n	800a608 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	f000 82ac 	beq.w	800ab56 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	4798      	blx	r3
      }
      return;
 800a606:	e2a6      	b.n	800ab56 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a608:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	f000 8117 	beq.w	800a840 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a616:	f003 0301 	and.w	r3, r3, #1
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d106      	bne.n	800a62c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a61e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a622:	4b85      	ldr	r3, [pc, #532]	; (800a838 <HAL_UART_IRQHandler+0x298>)
 800a624:	4013      	ands	r3, r2
 800a626:	2b00      	cmp	r3, #0
 800a628:	f000 810a 	beq.w	800a840 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a62c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a630:	f003 0301 	and.w	r3, r3, #1
 800a634:	2b00      	cmp	r3, #0
 800a636:	d011      	beq.n	800a65c <HAL_UART_IRQHandler+0xbc>
 800a638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a63c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00b      	beq.n	800a65c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2201      	movs	r2, #1
 800a64a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a652:	f043 0201 	orr.w	r2, r3, #1
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a65c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a660:	f003 0302 	and.w	r3, r3, #2
 800a664:	2b00      	cmp	r3, #0
 800a666:	d011      	beq.n	800a68c <HAL_UART_IRQHandler+0xec>
 800a668:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b00      	cmp	r3, #0
 800a672:	d00b      	beq.n	800a68c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	2202      	movs	r2, #2
 800a67a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a682:	f043 0204 	orr.w	r2, r3, #4
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a68c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a690:	f003 0304 	and.w	r3, r3, #4
 800a694:	2b00      	cmp	r3, #0
 800a696:	d011      	beq.n	800a6bc <HAL_UART_IRQHandler+0x11c>
 800a698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00b      	beq.n	800a6bc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	2204      	movs	r2, #4
 800a6aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6b2:	f043 0202 	orr.w	r2, r3, #2
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6c0:	f003 0308 	and.w	r3, r3, #8
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d017      	beq.n	800a6f8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6cc:	f003 0320 	and.w	r3, r3, #32
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d105      	bne.n	800a6e0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a6d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a6d8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00b      	beq.n	800a6f8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2208      	movs	r2, #8
 800a6e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6ee:	f043 0208 	orr.w	r2, r3, #8
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a6f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a700:	2b00      	cmp	r3, #0
 800a702:	d012      	beq.n	800a72a <HAL_UART_IRQHandler+0x18a>
 800a704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a708:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00c      	beq.n	800a72a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a718:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a720:	f043 0220 	orr.w	r2, r3, #32
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a730:	2b00      	cmp	r3, #0
 800a732:	f000 8212 	beq.w	800ab5a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a73a:	f003 0320 	and.w	r3, r3, #32
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d00d      	beq.n	800a75e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a746:	f003 0320 	and.w	r3, r3, #32
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d007      	beq.n	800a75e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a752:	2b00      	cmp	r3, #0
 800a754:	d003      	beq.n	800a75e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a764:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a772:	2b40      	cmp	r3, #64	; 0x40
 800a774:	d005      	beq.n	800a782 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a77a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d04f      	beq.n	800a822 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 ff08 	bl	800b598 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689b      	ldr	r3, [r3, #8]
 800a78e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a792:	2b40      	cmp	r3, #64	; 0x40
 800a794:	d141      	bne.n	800a81a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	3308      	adds	r3, #8
 800a79c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a7a4:	e853 3f00 	ldrex	r3, [r3]
 800a7a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a7ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a7b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	3308      	adds	r3, #8
 800a7be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a7c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a7c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a7ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a7d2:	e841 2300 	strex	r3, r2, [r1]
 800a7d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a7da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d1d9      	bne.n	800a796 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d013      	beq.n	800a812 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7ee:	4a13      	ldr	r2, [pc, #76]	; (800a83c <HAL_UART_IRQHandler+0x29c>)
 800a7f0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7fb fb12 	bl	8005e20 <HAL_DMA_Abort_IT>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d017      	beq.n	800a832 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a80c:	4610      	mov	r0, r2
 800a80e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a810:	e00f      	b.n	800a832 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 f9b6 	bl	800ab84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a818:	e00b      	b.n	800a832 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 f9b2 	bl	800ab84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a820:	e007      	b.n	800a832 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 f9ae 	bl	800ab84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a830:	e193      	b.n	800ab5a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a832:	bf00      	nop
    return;
 800a834:	e191      	b.n	800ab5a <HAL_UART_IRQHandler+0x5ba>
 800a836:	bf00      	nop
 800a838:	04000120 	.word	0x04000120
 800a83c:	0800b661 	.word	0x0800b661

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a844:	2b01      	cmp	r3, #1
 800a846:	f040 814c 	bne.w	800aae2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a84a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a84e:	f003 0310 	and.w	r3, r3, #16
 800a852:	2b00      	cmp	r3, #0
 800a854:	f000 8145 	beq.w	800aae2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a85c:	f003 0310 	and.w	r3, r3, #16
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 813e 	beq.w	800aae2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2210      	movs	r2, #16
 800a86c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a878:	2b40      	cmp	r3, #64	; 0x40
 800a87a:	f040 80b6 	bne.w	800a9ea <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a88a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f000 8165 	beq.w	800ab5e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a89a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	f080 815d 	bcs.w	800ab5e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a8aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a8b2:	69db      	ldr	r3, [r3, #28]
 800a8b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8b8:	f000 8086 	beq.w	800a9c8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a8c8:	e853 3f00 	ldrex	r3, [r3]
 800a8cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a8d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a8d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a8e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a8ea:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a8f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a8f6:	e841 2300 	strex	r3, r2, [r1]
 800a8fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a8fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a902:	2b00      	cmp	r3, #0
 800a904:	d1da      	bne.n	800a8bc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	3308      	adds	r3, #8
 800a90c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a90e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a910:	e853 3f00 	ldrex	r3, [r3]
 800a914:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a916:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a918:	f023 0301 	bic.w	r3, r3, #1
 800a91c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3308      	adds	r3, #8
 800a926:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a92a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a92e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a930:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a932:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a936:	e841 2300 	strex	r3, r2, [r1]
 800a93a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a93c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1e1      	bne.n	800a906 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	3308      	adds	r3, #8
 800a948:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a94c:	e853 3f00 	ldrex	r3, [r3]
 800a950:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a952:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a954:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a958:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3308      	adds	r3, #8
 800a962:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a966:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a968:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a96a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a96c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a96e:	e841 2300 	strex	r3, r2, [r1]
 800a972:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a974:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a976:	2b00      	cmp	r3, #0
 800a978:	d1e3      	bne.n	800a942 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2220      	movs	r2, #32
 800a97e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a990:	e853 3f00 	ldrex	r3, [r3]
 800a994:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a998:	f023 0310 	bic.w	r3, r3, #16
 800a99c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a9aa:	65bb      	str	r3, [r7, #88]	; 0x58
 800a9ac:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a9b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a9b2:	e841 2300 	strex	r3, r2, [r1]
 800a9b6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a9b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1e4      	bne.n	800a988 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fb f9bc 	bl	8005d40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2202      	movs	r2, #2
 800a9cc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 f8e2 	bl	800abac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a9e8:	e0b9      	b.n	800ab5e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	1ad3      	subs	r3, r2, r3
 800a9fa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	f000 80ab 	beq.w	800ab62 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 800aa0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	f000 80a6 	beq.w	800ab62 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa1e:	e853 3f00 	ldrex	r3, [r3]
 800aa22:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aa24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	461a      	mov	r2, r3
 800aa34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa38:	647b      	str	r3, [r7, #68]	; 0x44
 800aa3a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aa3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aa40:	e841 2300 	strex	r3, r2, [r1]
 800aa44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aa46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1e4      	bne.n	800aa16 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	3308      	adds	r3, #8
 800aa52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa56:	e853 3f00 	ldrex	r3, [r3]
 800aa5a:	623b      	str	r3, [r7, #32]
   return(result);
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	f023 0301 	bic.w	r3, r3, #1
 800aa62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3308      	adds	r3, #8
 800aa6c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800aa70:	633a      	str	r2, [r7, #48]	; 0x30
 800aa72:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa78:	e841 2300 	strex	r3, r2, [r1]
 800aa7c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d1e3      	bne.n	800aa4c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2220      	movs	r2, #32
 800aa88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2200      	movs	r2, #0
 800aa96:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	e853 3f00 	ldrex	r3, [r3]
 800aaa4:	60fb      	str	r3, [r7, #12]
   return(result);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	f023 0310 	bic.w	r3, r3, #16
 800aaac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	461a      	mov	r2, r3
 800aab6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aaba:	61fb      	str	r3, [r7, #28]
 800aabc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabe:	69b9      	ldr	r1, [r7, #24]
 800aac0:	69fa      	ldr	r2, [r7, #28]
 800aac2:	e841 2300 	strex	r3, r2, [r1]
 800aac6:	617b      	str	r3, [r7, #20]
   return(result);
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1e4      	bne.n	800aa98 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2202      	movs	r2, #2
 800aad2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aad4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aad8:	4619      	mov	r1, r3
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 f866 	bl	800abac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aae0:	e03f      	b.n	800ab62 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aae6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d00e      	beq.n	800ab0c <HAL_UART_IRQHandler+0x56c>
 800aaee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aaf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d008      	beq.n	800ab0c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ab02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 f85d 	bl	800abc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab0a:	e02d      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ab0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d00e      	beq.n	800ab36 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ab18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d008      	beq.n	800ab36 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d01c      	beq.n	800ab66 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	4798      	blx	r3
    }
    return;
 800ab34:	e017      	b.n	800ab66 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ab36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d012      	beq.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
 800ab42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00c      	beq.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 fdc1 	bl	800b6d6 <UART_EndTransmit_IT>
    return;
 800ab54:	e008      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
      return;
 800ab56:	bf00      	nop
 800ab58:	e006      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
    return;
 800ab5a:	bf00      	nop
 800ab5c:	e004      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
      return;
 800ab5e:	bf00      	nop
 800ab60:	e002      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
      return;
 800ab62:	bf00      	nop
 800ab64:	e000      	b.n	800ab68 <HAL_UART_IRQHandler+0x5c8>
    return;
 800ab66:	bf00      	nop
  }

}
 800ab68:	37e8      	adds	r7, #232	; 0xe8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop

0800ab70 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ab78:	bf00      	nop
 800ab7a:	370c      	adds	r7, #12
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b083      	sub	sp, #12
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ab8c:	bf00      	nop
 800ab8e:	370c      	adds	r7, #12
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr

0800ab98 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800aba0:	bf00      	nop
 800aba2:	370c      	adds	r7, #12
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800abcc:	bf00      	nop
 800abce:	370c      	adds	r7, #12
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b088      	sub	sp, #32
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800abe0:	2300      	movs	r3, #0
 800abe2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	431a      	orrs	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	695b      	ldr	r3, [r3, #20]
 800abf2:	431a      	orrs	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	69db      	ldr	r3, [r3, #28]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	4ba6      	ldr	r3, [pc, #664]	; (800ae9c <UART_SetConfig+0x2c4>)
 800ac04:	4013      	ands	r3, r2
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	6812      	ldr	r2, [r2, #0]
 800ac0a:	6979      	ldr	r1, [r7, #20]
 800ac0c:	430b      	orrs	r3, r1
 800ac0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	68da      	ldr	r2, [r3, #12]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	430a      	orrs	r2, r1
 800ac24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6a1b      	ldr	r3, [r3, #32]
 800ac30:	697a      	ldr	r2, [r7, #20]
 800ac32:	4313      	orrs	r3, r2
 800ac34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	697a      	ldr	r2, [r7, #20]
 800ac46:	430a      	orrs	r2, r1
 800ac48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	4a94      	ldr	r2, [pc, #592]	; (800aea0 <UART_SetConfig+0x2c8>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d120      	bne.n	800ac96 <UART_SetConfig+0xbe>
 800ac54:	4b93      	ldr	r3, [pc, #588]	; (800aea4 <UART_SetConfig+0x2cc>)
 800ac56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac5a:	f003 0303 	and.w	r3, r3, #3
 800ac5e:	2b03      	cmp	r3, #3
 800ac60:	d816      	bhi.n	800ac90 <UART_SetConfig+0xb8>
 800ac62:	a201      	add	r2, pc, #4	; (adr r2, 800ac68 <UART_SetConfig+0x90>)
 800ac64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac68:	0800ac79 	.word	0x0800ac79
 800ac6c:	0800ac85 	.word	0x0800ac85
 800ac70:	0800ac7f 	.word	0x0800ac7f
 800ac74:	0800ac8b 	.word	0x0800ac8b
 800ac78:	2301      	movs	r3, #1
 800ac7a:	77fb      	strb	r3, [r7, #31]
 800ac7c:	e150      	b.n	800af20 <UART_SetConfig+0x348>
 800ac7e:	2302      	movs	r3, #2
 800ac80:	77fb      	strb	r3, [r7, #31]
 800ac82:	e14d      	b.n	800af20 <UART_SetConfig+0x348>
 800ac84:	2304      	movs	r3, #4
 800ac86:	77fb      	strb	r3, [r7, #31]
 800ac88:	e14a      	b.n	800af20 <UART_SetConfig+0x348>
 800ac8a:	2308      	movs	r3, #8
 800ac8c:	77fb      	strb	r3, [r7, #31]
 800ac8e:	e147      	b.n	800af20 <UART_SetConfig+0x348>
 800ac90:	2310      	movs	r3, #16
 800ac92:	77fb      	strb	r3, [r7, #31]
 800ac94:	e144      	b.n	800af20 <UART_SetConfig+0x348>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a83      	ldr	r2, [pc, #524]	; (800aea8 <UART_SetConfig+0x2d0>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d132      	bne.n	800ad06 <UART_SetConfig+0x12e>
 800aca0:	4b80      	ldr	r3, [pc, #512]	; (800aea4 <UART_SetConfig+0x2cc>)
 800aca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aca6:	f003 030c 	and.w	r3, r3, #12
 800acaa:	2b0c      	cmp	r3, #12
 800acac:	d828      	bhi.n	800ad00 <UART_SetConfig+0x128>
 800acae:	a201      	add	r2, pc, #4	; (adr r2, 800acb4 <UART_SetConfig+0xdc>)
 800acb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acb4:	0800ace9 	.word	0x0800ace9
 800acb8:	0800ad01 	.word	0x0800ad01
 800acbc:	0800ad01 	.word	0x0800ad01
 800acc0:	0800ad01 	.word	0x0800ad01
 800acc4:	0800acf5 	.word	0x0800acf5
 800acc8:	0800ad01 	.word	0x0800ad01
 800accc:	0800ad01 	.word	0x0800ad01
 800acd0:	0800ad01 	.word	0x0800ad01
 800acd4:	0800acef 	.word	0x0800acef
 800acd8:	0800ad01 	.word	0x0800ad01
 800acdc:	0800ad01 	.word	0x0800ad01
 800ace0:	0800ad01 	.word	0x0800ad01
 800ace4:	0800acfb 	.word	0x0800acfb
 800ace8:	2300      	movs	r3, #0
 800acea:	77fb      	strb	r3, [r7, #31]
 800acec:	e118      	b.n	800af20 <UART_SetConfig+0x348>
 800acee:	2302      	movs	r3, #2
 800acf0:	77fb      	strb	r3, [r7, #31]
 800acf2:	e115      	b.n	800af20 <UART_SetConfig+0x348>
 800acf4:	2304      	movs	r3, #4
 800acf6:	77fb      	strb	r3, [r7, #31]
 800acf8:	e112      	b.n	800af20 <UART_SetConfig+0x348>
 800acfa:	2308      	movs	r3, #8
 800acfc:	77fb      	strb	r3, [r7, #31]
 800acfe:	e10f      	b.n	800af20 <UART_SetConfig+0x348>
 800ad00:	2310      	movs	r3, #16
 800ad02:	77fb      	strb	r3, [r7, #31]
 800ad04:	e10c      	b.n	800af20 <UART_SetConfig+0x348>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a68      	ldr	r2, [pc, #416]	; (800aeac <UART_SetConfig+0x2d4>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d120      	bne.n	800ad52 <UART_SetConfig+0x17a>
 800ad10:	4b64      	ldr	r3, [pc, #400]	; (800aea4 <UART_SetConfig+0x2cc>)
 800ad12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad16:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ad1a:	2b30      	cmp	r3, #48	; 0x30
 800ad1c:	d013      	beq.n	800ad46 <UART_SetConfig+0x16e>
 800ad1e:	2b30      	cmp	r3, #48	; 0x30
 800ad20:	d814      	bhi.n	800ad4c <UART_SetConfig+0x174>
 800ad22:	2b20      	cmp	r3, #32
 800ad24:	d009      	beq.n	800ad3a <UART_SetConfig+0x162>
 800ad26:	2b20      	cmp	r3, #32
 800ad28:	d810      	bhi.n	800ad4c <UART_SetConfig+0x174>
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d002      	beq.n	800ad34 <UART_SetConfig+0x15c>
 800ad2e:	2b10      	cmp	r3, #16
 800ad30:	d006      	beq.n	800ad40 <UART_SetConfig+0x168>
 800ad32:	e00b      	b.n	800ad4c <UART_SetConfig+0x174>
 800ad34:	2300      	movs	r3, #0
 800ad36:	77fb      	strb	r3, [r7, #31]
 800ad38:	e0f2      	b.n	800af20 <UART_SetConfig+0x348>
 800ad3a:	2302      	movs	r3, #2
 800ad3c:	77fb      	strb	r3, [r7, #31]
 800ad3e:	e0ef      	b.n	800af20 <UART_SetConfig+0x348>
 800ad40:	2304      	movs	r3, #4
 800ad42:	77fb      	strb	r3, [r7, #31]
 800ad44:	e0ec      	b.n	800af20 <UART_SetConfig+0x348>
 800ad46:	2308      	movs	r3, #8
 800ad48:	77fb      	strb	r3, [r7, #31]
 800ad4a:	e0e9      	b.n	800af20 <UART_SetConfig+0x348>
 800ad4c:	2310      	movs	r3, #16
 800ad4e:	77fb      	strb	r3, [r7, #31]
 800ad50:	e0e6      	b.n	800af20 <UART_SetConfig+0x348>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	4a56      	ldr	r2, [pc, #344]	; (800aeb0 <UART_SetConfig+0x2d8>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d120      	bne.n	800ad9e <UART_SetConfig+0x1c6>
 800ad5c:	4b51      	ldr	r3, [pc, #324]	; (800aea4 <UART_SetConfig+0x2cc>)
 800ad5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ad66:	2bc0      	cmp	r3, #192	; 0xc0
 800ad68:	d013      	beq.n	800ad92 <UART_SetConfig+0x1ba>
 800ad6a:	2bc0      	cmp	r3, #192	; 0xc0
 800ad6c:	d814      	bhi.n	800ad98 <UART_SetConfig+0x1c0>
 800ad6e:	2b80      	cmp	r3, #128	; 0x80
 800ad70:	d009      	beq.n	800ad86 <UART_SetConfig+0x1ae>
 800ad72:	2b80      	cmp	r3, #128	; 0x80
 800ad74:	d810      	bhi.n	800ad98 <UART_SetConfig+0x1c0>
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d002      	beq.n	800ad80 <UART_SetConfig+0x1a8>
 800ad7a:	2b40      	cmp	r3, #64	; 0x40
 800ad7c:	d006      	beq.n	800ad8c <UART_SetConfig+0x1b4>
 800ad7e:	e00b      	b.n	800ad98 <UART_SetConfig+0x1c0>
 800ad80:	2300      	movs	r3, #0
 800ad82:	77fb      	strb	r3, [r7, #31]
 800ad84:	e0cc      	b.n	800af20 <UART_SetConfig+0x348>
 800ad86:	2302      	movs	r3, #2
 800ad88:	77fb      	strb	r3, [r7, #31]
 800ad8a:	e0c9      	b.n	800af20 <UART_SetConfig+0x348>
 800ad8c:	2304      	movs	r3, #4
 800ad8e:	77fb      	strb	r3, [r7, #31]
 800ad90:	e0c6      	b.n	800af20 <UART_SetConfig+0x348>
 800ad92:	2308      	movs	r3, #8
 800ad94:	77fb      	strb	r3, [r7, #31]
 800ad96:	e0c3      	b.n	800af20 <UART_SetConfig+0x348>
 800ad98:	2310      	movs	r3, #16
 800ad9a:	77fb      	strb	r3, [r7, #31]
 800ad9c:	e0c0      	b.n	800af20 <UART_SetConfig+0x348>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a44      	ldr	r2, [pc, #272]	; (800aeb4 <UART_SetConfig+0x2dc>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d125      	bne.n	800adf4 <UART_SetConfig+0x21c>
 800ada8:	4b3e      	ldr	r3, [pc, #248]	; (800aea4 <UART_SetConfig+0x2cc>)
 800adaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800adb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800adb6:	d017      	beq.n	800ade8 <UART_SetConfig+0x210>
 800adb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800adbc:	d817      	bhi.n	800adee <UART_SetConfig+0x216>
 800adbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adc2:	d00b      	beq.n	800addc <UART_SetConfig+0x204>
 800adc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adc8:	d811      	bhi.n	800adee <UART_SetConfig+0x216>
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d003      	beq.n	800add6 <UART_SetConfig+0x1fe>
 800adce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800add2:	d006      	beq.n	800ade2 <UART_SetConfig+0x20a>
 800add4:	e00b      	b.n	800adee <UART_SetConfig+0x216>
 800add6:	2300      	movs	r3, #0
 800add8:	77fb      	strb	r3, [r7, #31]
 800adda:	e0a1      	b.n	800af20 <UART_SetConfig+0x348>
 800addc:	2302      	movs	r3, #2
 800adde:	77fb      	strb	r3, [r7, #31]
 800ade0:	e09e      	b.n	800af20 <UART_SetConfig+0x348>
 800ade2:	2304      	movs	r3, #4
 800ade4:	77fb      	strb	r3, [r7, #31]
 800ade6:	e09b      	b.n	800af20 <UART_SetConfig+0x348>
 800ade8:	2308      	movs	r3, #8
 800adea:	77fb      	strb	r3, [r7, #31]
 800adec:	e098      	b.n	800af20 <UART_SetConfig+0x348>
 800adee:	2310      	movs	r3, #16
 800adf0:	77fb      	strb	r3, [r7, #31]
 800adf2:	e095      	b.n	800af20 <UART_SetConfig+0x348>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a2f      	ldr	r2, [pc, #188]	; (800aeb8 <UART_SetConfig+0x2e0>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d125      	bne.n	800ae4a <UART_SetConfig+0x272>
 800adfe:	4b29      	ldr	r3, [pc, #164]	; (800aea4 <UART_SetConfig+0x2cc>)
 800ae00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae04:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ae08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ae0c:	d017      	beq.n	800ae3e <UART_SetConfig+0x266>
 800ae0e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ae12:	d817      	bhi.n	800ae44 <UART_SetConfig+0x26c>
 800ae14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae18:	d00b      	beq.n	800ae32 <UART_SetConfig+0x25a>
 800ae1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae1e:	d811      	bhi.n	800ae44 <UART_SetConfig+0x26c>
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d003      	beq.n	800ae2c <UART_SetConfig+0x254>
 800ae24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae28:	d006      	beq.n	800ae38 <UART_SetConfig+0x260>
 800ae2a:	e00b      	b.n	800ae44 <UART_SetConfig+0x26c>
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	77fb      	strb	r3, [r7, #31]
 800ae30:	e076      	b.n	800af20 <UART_SetConfig+0x348>
 800ae32:	2302      	movs	r3, #2
 800ae34:	77fb      	strb	r3, [r7, #31]
 800ae36:	e073      	b.n	800af20 <UART_SetConfig+0x348>
 800ae38:	2304      	movs	r3, #4
 800ae3a:	77fb      	strb	r3, [r7, #31]
 800ae3c:	e070      	b.n	800af20 <UART_SetConfig+0x348>
 800ae3e:	2308      	movs	r3, #8
 800ae40:	77fb      	strb	r3, [r7, #31]
 800ae42:	e06d      	b.n	800af20 <UART_SetConfig+0x348>
 800ae44:	2310      	movs	r3, #16
 800ae46:	77fb      	strb	r3, [r7, #31]
 800ae48:	e06a      	b.n	800af20 <UART_SetConfig+0x348>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a1b      	ldr	r2, [pc, #108]	; (800aebc <UART_SetConfig+0x2e4>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d138      	bne.n	800aec6 <UART_SetConfig+0x2ee>
 800ae54:	4b13      	ldr	r3, [pc, #76]	; (800aea4 <UART_SetConfig+0x2cc>)
 800ae56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae5a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ae5e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ae62:	d017      	beq.n	800ae94 <UART_SetConfig+0x2bc>
 800ae64:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ae68:	d82a      	bhi.n	800aec0 <UART_SetConfig+0x2e8>
 800ae6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae6e:	d00b      	beq.n	800ae88 <UART_SetConfig+0x2b0>
 800ae70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae74:	d824      	bhi.n	800aec0 <UART_SetConfig+0x2e8>
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d003      	beq.n	800ae82 <UART_SetConfig+0x2aa>
 800ae7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae7e:	d006      	beq.n	800ae8e <UART_SetConfig+0x2b6>
 800ae80:	e01e      	b.n	800aec0 <UART_SetConfig+0x2e8>
 800ae82:	2300      	movs	r3, #0
 800ae84:	77fb      	strb	r3, [r7, #31]
 800ae86:	e04b      	b.n	800af20 <UART_SetConfig+0x348>
 800ae88:	2302      	movs	r3, #2
 800ae8a:	77fb      	strb	r3, [r7, #31]
 800ae8c:	e048      	b.n	800af20 <UART_SetConfig+0x348>
 800ae8e:	2304      	movs	r3, #4
 800ae90:	77fb      	strb	r3, [r7, #31]
 800ae92:	e045      	b.n	800af20 <UART_SetConfig+0x348>
 800ae94:	2308      	movs	r3, #8
 800ae96:	77fb      	strb	r3, [r7, #31]
 800ae98:	e042      	b.n	800af20 <UART_SetConfig+0x348>
 800ae9a:	bf00      	nop
 800ae9c:	efff69f3 	.word	0xefff69f3
 800aea0:	40011000 	.word	0x40011000
 800aea4:	40023800 	.word	0x40023800
 800aea8:	40004400 	.word	0x40004400
 800aeac:	40004800 	.word	0x40004800
 800aeb0:	40004c00 	.word	0x40004c00
 800aeb4:	40005000 	.word	0x40005000
 800aeb8:	40011400 	.word	0x40011400
 800aebc:	40007800 	.word	0x40007800
 800aec0:	2310      	movs	r3, #16
 800aec2:	77fb      	strb	r3, [r7, #31]
 800aec4:	e02c      	b.n	800af20 <UART_SetConfig+0x348>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a72      	ldr	r2, [pc, #456]	; (800b094 <UART_SetConfig+0x4bc>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d125      	bne.n	800af1c <UART_SetConfig+0x344>
 800aed0:	4b71      	ldr	r3, [pc, #452]	; (800b098 <UART_SetConfig+0x4c0>)
 800aed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aed6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aeda:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aede:	d017      	beq.n	800af10 <UART_SetConfig+0x338>
 800aee0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aee4:	d817      	bhi.n	800af16 <UART_SetConfig+0x33e>
 800aee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aeea:	d00b      	beq.n	800af04 <UART_SetConfig+0x32c>
 800aeec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aef0:	d811      	bhi.n	800af16 <UART_SetConfig+0x33e>
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d003      	beq.n	800aefe <UART_SetConfig+0x326>
 800aef6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aefa:	d006      	beq.n	800af0a <UART_SetConfig+0x332>
 800aefc:	e00b      	b.n	800af16 <UART_SetConfig+0x33e>
 800aefe:	2300      	movs	r3, #0
 800af00:	77fb      	strb	r3, [r7, #31]
 800af02:	e00d      	b.n	800af20 <UART_SetConfig+0x348>
 800af04:	2302      	movs	r3, #2
 800af06:	77fb      	strb	r3, [r7, #31]
 800af08:	e00a      	b.n	800af20 <UART_SetConfig+0x348>
 800af0a:	2304      	movs	r3, #4
 800af0c:	77fb      	strb	r3, [r7, #31]
 800af0e:	e007      	b.n	800af20 <UART_SetConfig+0x348>
 800af10:	2308      	movs	r3, #8
 800af12:	77fb      	strb	r3, [r7, #31]
 800af14:	e004      	b.n	800af20 <UART_SetConfig+0x348>
 800af16:	2310      	movs	r3, #16
 800af18:	77fb      	strb	r3, [r7, #31]
 800af1a:	e001      	b.n	800af20 <UART_SetConfig+0x348>
 800af1c:	2310      	movs	r3, #16
 800af1e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	69db      	ldr	r3, [r3, #28]
 800af24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af28:	d15b      	bne.n	800afe2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800af2a:	7ffb      	ldrb	r3, [r7, #31]
 800af2c:	2b08      	cmp	r3, #8
 800af2e:	d828      	bhi.n	800af82 <UART_SetConfig+0x3aa>
 800af30:	a201      	add	r2, pc, #4	; (adr r2, 800af38 <UART_SetConfig+0x360>)
 800af32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af36:	bf00      	nop
 800af38:	0800af5d 	.word	0x0800af5d
 800af3c:	0800af65 	.word	0x0800af65
 800af40:	0800af6d 	.word	0x0800af6d
 800af44:	0800af83 	.word	0x0800af83
 800af48:	0800af73 	.word	0x0800af73
 800af4c:	0800af83 	.word	0x0800af83
 800af50:	0800af83 	.word	0x0800af83
 800af54:	0800af83 	.word	0x0800af83
 800af58:	0800af7b 	.word	0x0800af7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af5c:	f7fd f890 	bl	8008080 <HAL_RCC_GetPCLK1Freq>
 800af60:	61b8      	str	r0, [r7, #24]
        break;
 800af62:	e013      	b.n	800af8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af64:	f7fd f8a0 	bl	80080a8 <HAL_RCC_GetPCLK2Freq>
 800af68:	61b8      	str	r0, [r7, #24]
        break;
 800af6a:	e00f      	b.n	800af8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af6c:	4b4b      	ldr	r3, [pc, #300]	; (800b09c <UART_SetConfig+0x4c4>)
 800af6e:	61bb      	str	r3, [r7, #24]
        break;
 800af70:	e00c      	b.n	800af8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af72:	f7fc ff75 	bl	8007e60 <HAL_RCC_GetSysClockFreq>
 800af76:	61b8      	str	r0, [r7, #24]
        break;
 800af78:	e008      	b.n	800af8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af7e:	61bb      	str	r3, [r7, #24]
        break;
 800af80:	e004      	b.n	800af8c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800af82:	2300      	movs	r3, #0
 800af84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800af86:	2301      	movs	r3, #1
 800af88:	77bb      	strb	r3, [r7, #30]
        break;
 800af8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d074      	beq.n	800b07c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	005a      	lsls	r2, r3, #1
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	085b      	lsrs	r3, r3, #1
 800af9c:	441a      	add	r2, r3
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	2b0f      	cmp	r3, #15
 800afac:	d916      	bls.n	800afdc <UART_SetConfig+0x404>
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afb4:	d212      	bcs.n	800afdc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	b29b      	uxth	r3, r3
 800afba:	f023 030f 	bic.w	r3, r3, #15
 800afbe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	085b      	lsrs	r3, r3, #1
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	f003 0307 	and.w	r3, r3, #7
 800afca:	b29a      	uxth	r2, r3
 800afcc:	89fb      	ldrh	r3, [r7, #14]
 800afce:	4313      	orrs	r3, r2
 800afd0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	89fa      	ldrh	r2, [r7, #14]
 800afd8:	60da      	str	r2, [r3, #12]
 800afda:	e04f      	b.n	800b07c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	77bb      	strb	r3, [r7, #30]
 800afe0:	e04c      	b.n	800b07c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800afe2:	7ffb      	ldrb	r3, [r7, #31]
 800afe4:	2b08      	cmp	r3, #8
 800afe6:	d828      	bhi.n	800b03a <UART_SetConfig+0x462>
 800afe8:	a201      	add	r2, pc, #4	; (adr r2, 800aff0 <UART_SetConfig+0x418>)
 800afea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afee:	bf00      	nop
 800aff0:	0800b015 	.word	0x0800b015
 800aff4:	0800b01d 	.word	0x0800b01d
 800aff8:	0800b025 	.word	0x0800b025
 800affc:	0800b03b 	.word	0x0800b03b
 800b000:	0800b02b 	.word	0x0800b02b
 800b004:	0800b03b 	.word	0x0800b03b
 800b008:	0800b03b 	.word	0x0800b03b
 800b00c:	0800b03b 	.word	0x0800b03b
 800b010:	0800b033 	.word	0x0800b033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b014:	f7fd f834 	bl	8008080 <HAL_RCC_GetPCLK1Freq>
 800b018:	61b8      	str	r0, [r7, #24]
        break;
 800b01a:	e013      	b.n	800b044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b01c:	f7fd f844 	bl	80080a8 <HAL_RCC_GetPCLK2Freq>
 800b020:	61b8      	str	r0, [r7, #24]
        break;
 800b022:	e00f      	b.n	800b044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b024:	4b1d      	ldr	r3, [pc, #116]	; (800b09c <UART_SetConfig+0x4c4>)
 800b026:	61bb      	str	r3, [r7, #24]
        break;
 800b028:	e00c      	b.n	800b044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b02a:	f7fc ff19 	bl	8007e60 <HAL_RCC_GetSysClockFreq>
 800b02e:	61b8      	str	r0, [r7, #24]
        break;
 800b030:	e008      	b.n	800b044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b036:	61bb      	str	r3, [r7, #24]
        break;
 800b038:	e004      	b.n	800b044 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b03a:	2300      	movs	r3, #0
 800b03c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	77bb      	strb	r3, [r7, #30]
        break;
 800b042:	bf00      	nop
    }

    if (pclk != 0U)
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d018      	beq.n	800b07c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	085a      	lsrs	r2, r3, #1
 800b050:	69bb      	ldr	r3, [r7, #24]
 800b052:	441a      	add	r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	fbb2 f3f3 	udiv	r3, r2, r3
 800b05c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	2b0f      	cmp	r3, #15
 800b062:	d909      	bls.n	800b078 <UART_SetConfig+0x4a0>
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b06a:	d205      	bcs.n	800b078 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	b29a      	uxth	r2, r3
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	60da      	str	r2, [r3, #12]
 800b076:	e001      	b.n	800b07c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b078:	2301      	movs	r3, #1
 800b07a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800b088:	7fbb      	ldrb	r3, [r7, #30]
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3720      	adds	r7, #32
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
 800b092:	bf00      	nop
 800b094:	40007c00 	.word	0x40007c00
 800b098:	40023800 	.word	0x40023800
 800b09c:	00f42400 	.word	0x00f42400

0800b0a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b083      	sub	sp, #12
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ac:	f003 0301 	and.w	r3, r3, #1
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d00a      	beq.n	800b0ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	430a      	orrs	r2, r1
 800b0c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ce:	f003 0302 	and.w	r3, r3, #2
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d00a      	beq.n	800b0ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	430a      	orrs	r2, r1
 800b0ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f0:	f003 0304 	and.w	r3, r3, #4
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d00a      	beq.n	800b10e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	430a      	orrs	r2, r1
 800b10c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b112:	f003 0308 	and.w	r3, r3, #8
 800b116:	2b00      	cmp	r3, #0
 800b118:	d00a      	beq.n	800b130 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	430a      	orrs	r2, r1
 800b12e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b134:	f003 0310 	and.w	r3, r3, #16
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d00a      	beq.n	800b152 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	430a      	orrs	r2, r1
 800b150:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b156:	f003 0320 	and.w	r3, r3, #32
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d00a      	beq.n	800b174 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	430a      	orrs	r2, r1
 800b172:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d01a      	beq.n	800b1b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	430a      	orrs	r2, r1
 800b194:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b19a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b19e:	d10a      	bne.n	800b1b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	430a      	orrs	r2, r1
 800b1b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d00a      	beq.n	800b1d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	685b      	ldr	r3, [r3, #4]
 800b1c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	430a      	orrs	r2, r1
 800b1d6:	605a      	str	r2, [r3, #4]
  }
}
 800b1d8:	bf00      	nop
 800b1da:	370c      	adds	r7, #12
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr

0800b1e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b086      	sub	sp, #24
 800b1e8:	af02      	add	r7, sp, #8
 800b1ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b1f4:	f7f9 fe66 	bl	8004ec4 <HAL_GetTick>
 800b1f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f003 0308 	and.w	r3, r3, #8
 800b204:	2b08      	cmp	r3, #8
 800b206:	d10e      	bne.n	800b226 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b208:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2200      	movs	r2, #0
 800b212:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f000 f831 	bl	800b27e <UART_WaitOnFlagUntilTimeout>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d001      	beq.n	800b226 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b222:	2303      	movs	r3, #3
 800b224:	e027      	b.n	800b276 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f003 0304 	and.w	r3, r3, #4
 800b230:	2b04      	cmp	r3, #4
 800b232:	d10e      	bne.n	800b252 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b234:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b238:	9300      	str	r3, [sp, #0]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f81b 	bl	800b27e <UART_WaitOnFlagUntilTimeout>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d001      	beq.n	800b252 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b24e:	2303      	movs	r3, #3
 800b250:	e011      	b.n	800b276 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2220      	movs	r2, #32
 800b256:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2220      	movs	r2, #32
 800b25c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2200      	movs	r2, #0
 800b26a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2200      	movs	r2, #0
 800b270:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800b274:	2300      	movs	r3, #0
}
 800b276:	4618      	mov	r0, r3
 800b278:	3710      	adds	r7, #16
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}

0800b27e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b27e:	b580      	push	{r7, lr}
 800b280:	b09c      	sub	sp, #112	; 0x70
 800b282:	af00      	add	r7, sp, #0
 800b284:	60f8      	str	r0, [r7, #12]
 800b286:	60b9      	str	r1, [r7, #8]
 800b288:	603b      	str	r3, [r7, #0]
 800b28a:	4613      	mov	r3, r2
 800b28c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b28e:	e0a7      	b.n	800b3e0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b290:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b292:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b296:	f000 80a3 	beq.w	800b3e0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b29a:	f7f9 fe13 	bl	8004ec4 <HAL_GetTick>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d302      	bcc.n	800b2b0 <UART_WaitOnFlagUntilTimeout+0x32>
 800b2aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d13f      	bne.n	800b330 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2b8:	e853 3f00 	ldrex	r3, [r3]
 800b2bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b2be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2c4:	667b      	str	r3, [r7, #100]	; 0x64
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b2d0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b2d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b2d6:	e841 2300 	strex	r3, r2, [r1]
 800b2da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b2dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d1e6      	bne.n	800b2b0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	3308      	adds	r3, #8
 800b2e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2ec:	e853 3f00 	ldrex	r3, [r3]
 800b2f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f4:	f023 0301 	bic.w	r3, r3, #1
 800b2f8:	663b      	str	r3, [r7, #96]	; 0x60
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	3308      	adds	r3, #8
 800b300:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b302:	64ba      	str	r2, [r7, #72]	; 0x48
 800b304:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b306:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b308:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b30a:	e841 2300 	strex	r3, r2, [r1]
 800b30e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1e5      	bne.n	800b2e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	2220      	movs	r2, #32
 800b31a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2220      	movs	r2, #32
 800b320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800b32c:	2303      	movs	r3, #3
 800b32e:	e068      	b.n	800b402 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f003 0304 	and.w	r3, r3, #4
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d050      	beq.n	800b3e0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	69db      	ldr	r3, [r3, #28]
 800b344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b34c:	d148      	bne.n	800b3e0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b356:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b360:	e853 3f00 	ldrex	r3, [r3]
 800b364:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b368:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b36c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	461a      	mov	r2, r3
 800b374:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b376:	637b      	str	r3, [r7, #52]	; 0x34
 800b378:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b37a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b37c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b37e:	e841 2300 	strex	r3, r2, [r1]
 800b382:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b386:	2b00      	cmp	r3, #0
 800b388:	d1e6      	bne.n	800b358 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	3308      	adds	r3, #8
 800b390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	e853 3f00 	ldrex	r3, [r3]
 800b398:	613b      	str	r3, [r7, #16]
   return(result);
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	f023 0301 	bic.w	r3, r3, #1
 800b3a0:	66bb      	str	r3, [r7, #104]	; 0x68
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	3308      	adds	r3, #8
 800b3a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b3aa:	623a      	str	r2, [r7, #32]
 800b3ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ae:	69f9      	ldr	r1, [r7, #28]
 800b3b0:	6a3a      	ldr	r2, [r7, #32]
 800b3b2:	e841 2300 	strex	r3, r2, [r1]
 800b3b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3b8:	69bb      	ldr	r3, [r7, #24]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d1e5      	bne.n	800b38a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	2220      	movs	r2, #32
 800b3c2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2220      	movs	r2, #32
 800b3c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2220      	movs	r2, #32
 800b3d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800b3dc:	2303      	movs	r3, #3
 800b3de:	e010      	b.n	800b402 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	69da      	ldr	r2, [r3, #28]
 800b3e6:	68bb      	ldr	r3, [r7, #8]
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	68ba      	ldr	r2, [r7, #8]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	bf0c      	ite	eq
 800b3f0:	2301      	moveq	r3, #1
 800b3f2:	2300      	movne	r3, #0
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	79fb      	ldrb	r3, [r7, #7]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	f43f af48 	beq.w	800b290 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	3770      	adds	r7, #112	; 0x70
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
	...

0800b40c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b097      	sub	sp, #92	; 0x5c
 800b410:	af00      	add	r7, sp, #0
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	60b9      	str	r1, [r7, #8]
 800b416:	4613      	mov	r3, r2
 800b418:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	88fa      	ldrh	r2, [r7, #6]
 800b424:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	88fa      	ldrh	r2, [r7, #6]
 800b42c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	2200      	movs	r2, #0
 800b434:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	689b      	ldr	r3, [r3, #8]
 800b43a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b43e:	d10e      	bne.n	800b45e <UART_Start_Receive_IT+0x52>
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d105      	bne.n	800b454 <UART_Start_Receive_IT+0x48>
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800b44e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b452:	e02d      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	22ff      	movs	r2, #255	; 0xff
 800b458:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b45c:	e028      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	689b      	ldr	r3, [r3, #8]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d10d      	bne.n	800b482 <UART_Start_Receive_IT+0x76>
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	691b      	ldr	r3, [r3, #16]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d104      	bne.n	800b478 <UART_Start_Receive_IT+0x6c>
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	22ff      	movs	r2, #255	; 0xff
 800b472:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b476:	e01b      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	227f      	movs	r2, #127	; 0x7f
 800b47c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b480:	e016      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b48a:	d10d      	bne.n	800b4a8 <UART_Start_Receive_IT+0x9c>
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	691b      	ldr	r3, [r3, #16]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d104      	bne.n	800b49e <UART_Start_Receive_IT+0x92>
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	227f      	movs	r2, #127	; 0x7f
 800b498:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b49c:	e008      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	223f      	movs	r2, #63	; 0x3f
 800b4a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800b4a6:	e003      	b.n	800b4b0 <UART_Start_Receive_IT+0xa4>
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2222      	movs	r2, #34	; 0x22
 800b4bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	3308      	adds	r3, #8
 800b4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4ca:	e853 3f00 	ldrex	r3, [r3]
 800b4ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4d2:	f043 0301 	orr.w	r3, r3, #1
 800b4d6:	657b      	str	r3, [r7, #84]	; 0x54
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	3308      	adds	r3, #8
 800b4de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b4e0:	64ba      	str	r2, [r7, #72]	; 0x48
 800b4e2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4e4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b4e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4e8:	e841 2300 	strex	r3, r2, [r1]
 800b4ec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b4ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d1e5      	bne.n	800b4c0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	689b      	ldr	r3, [r3, #8]
 800b4f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4fc:	d107      	bne.n	800b50e <UART_Start_Receive_IT+0x102>
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	691b      	ldr	r3, [r3, #16]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d103      	bne.n	800b50e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	4a21      	ldr	r2, [pc, #132]	; (800b590 <UART_Start_Receive_IT+0x184>)
 800b50a:	669a      	str	r2, [r3, #104]	; 0x68
 800b50c:	e002      	b.n	800b514 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	4a20      	ldr	r2, [pc, #128]	; (800b594 <UART_Start_Receive_IT+0x188>)
 800b512:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	691b      	ldr	r3, [r3, #16]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d019      	beq.n	800b550 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b524:	e853 3f00 	ldrex	r3, [r3]
 800b528:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800b530:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	461a      	mov	r2, r3
 800b538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b53a:	637b      	str	r3, [r7, #52]	; 0x34
 800b53c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b53e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b540:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b542:	e841 2300 	strex	r3, r2, [r1]
 800b546:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d1e6      	bne.n	800b51c <UART_Start_Receive_IT+0x110>
 800b54e:	e018      	b.n	800b582 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	e853 3f00 	ldrex	r3, [r3]
 800b55c:	613b      	str	r3, [r7, #16]
   return(result);
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	f043 0320 	orr.w	r3, r3, #32
 800b564:	653b      	str	r3, [r7, #80]	; 0x50
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	461a      	mov	r2, r3
 800b56c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b56e:	623b      	str	r3, [r7, #32]
 800b570:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b572:	69f9      	ldr	r1, [r7, #28]
 800b574:	6a3a      	ldr	r2, [r7, #32]
 800b576:	e841 2300 	strex	r3, r2, [r1]
 800b57a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b57c:	69bb      	ldr	r3, [r7, #24]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d1e6      	bne.n	800b550 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	375c      	adds	r7, #92	; 0x5c
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr
 800b590:	0800b891 	.word	0x0800b891
 800b594:	0800b72b 	.word	0x0800b72b

0800b598 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b598:	b480      	push	{r7}
 800b59a:	b095      	sub	sp, #84	; 0x54
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5a8:	e853 3f00 	ldrex	r3, [r3]
 800b5ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b5b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5be:	643b      	str	r3, [r7, #64]	; 0x40
 800b5c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b5c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b5c6:	e841 2300 	strex	r3, r2, [r1]
 800b5ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b5cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1e6      	bne.n	800b5a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	3308      	adds	r3, #8
 800b5d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5da:	6a3b      	ldr	r3, [r7, #32]
 800b5dc:	e853 3f00 	ldrex	r3, [r3]
 800b5e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b5e2:	69fb      	ldr	r3, [r7, #28]
 800b5e4:	f023 0301 	bic.w	r3, r3, #1
 800b5e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	3308      	adds	r3, #8
 800b5f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b5f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b5f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b5f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b5fa:	e841 2300 	strex	r3, r2, [r1]
 800b5fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b602:	2b00      	cmp	r3, #0
 800b604:	d1e5      	bne.n	800b5d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d118      	bne.n	800b640 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	e853 3f00 	ldrex	r3, [r3]
 800b61a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	f023 0310 	bic.w	r3, r3, #16
 800b622:	647b      	str	r3, [r7, #68]	; 0x44
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	461a      	mov	r2, r3
 800b62a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b62c:	61bb      	str	r3, [r7, #24]
 800b62e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b630:	6979      	ldr	r1, [r7, #20]
 800b632:	69ba      	ldr	r2, [r7, #24]
 800b634:	e841 2300 	strex	r3, r2, [r1]
 800b638:	613b      	str	r3, [r7, #16]
   return(result);
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1e6      	bne.n	800b60e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2220      	movs	r2, #32
 800b644:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2200      	movs	r2, #0
 800b64c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	669a      	str	r2, [r3, #104]	; 0x68
}
 800b654:	bf00      	nop
 800b656:	3754      	adds	r7, #84	; 0x54
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr

0800b660 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b66c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2200      	movs	r2, #0
 800b672:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2200      	movs	r2, #0
 800b67a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b67e:	68f8      	ldr	r0, [r7, #12]
 800b680:	f7ff fa80 	bl	800ab84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b684:	bf00      	nop
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b698:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	220f      	movs	r2, #15
 800b6a8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	699a      	ldr	r2, [r3, #24]
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f042 0208 	orr.w	r2, r2, #8
 800b6b8:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2220      	movs	r2, #32
 800b6be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f7ff fa65 	bl	800ab98 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ce:	bf00      	nop
 800b6d0:	3710      	adds	r7, #16
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b088      	sub	sp, #32
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	e853 3f00 	ldrex	r3, [r3]
 800b6ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b6f2:	61fb      	str	r3, [r7, #28]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	61bb      	str	r3, [r7, #24]
 800b6fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b700:	6979      	ldr	r1, [r7, #20]
 800b702:	69ba      	ldr	r2, [r7, #24]
 800b704:	e841 2300 	strex	r3, r2, [r1]
 800b708:	613b      	str	r3, [r7, #16]
   return(result);
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d1e6      	bne.n	800b6de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2220      	movs	r2, #32
 800b714:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2200      	movs	r2, #0
 800b71a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f7ff fa27 	bl	800ab70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b722:	bf00      	nop
 800b724:	3720      	adds	r7, #32
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b096      	sub	sp, #88	; 0x58
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b738:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b742:	2b22      	cmp	r3, #34	; 0x22
 800b744:	f040 8098 	bne.w	800b878 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b74e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b752:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800b756:	b2d9      	uxtb	r1, r3
 800b758:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b75c:	b2da      	uxtb	r2, r3
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b762:	400a      	ands	r2, r1
 800b764:	b2d2      	uxtb	r2, r2
 800b766:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b76c:	1c5a      	adds	r2, r3, #1
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b778:	b29b      	uxth	r3, r3
 800b77a:	3b01      	subs	r3, #1
 800b77c:	b29a      	uxth	r2, r3
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d17b      	bne.n	800b888 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b798:	e853 3f00 	ldrex	r3, [r3]
 800b79c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b79e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b7a4:	653b      	str	r3, [r7, #80]	; 0x50
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7ae:	647b      	str	r3, [r7, #68]	; 0x44
 800b7b0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b7b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7b6:	e841 2300 	strex	r3, r2, [r1]
 800b7ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b7bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d1e6      	bne.n	800b790 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	3308      	adds	r3, #8
 800b7c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7cc:	e853 3f00 	ldrex	r3, [r3]
 800b7d0:	623b      	str	r3, [r7, #32]
   return(result);
 800b7d2:	6a3b      	ldr	r3, [r7, #32]
 800b7d4:	f023 0301 	bic.w	r3, r3, #1
 800b7d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	3308      	adds	r3, #8
 800b7e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b7e2:	633a      	str	r2, [r7, #48]	; 0x30
 800b7e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7ea:	e841 2300 	strex	r3, r2, [r1]
 800b7ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b7f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d1e5      	bne.n	800b7c2 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2220      	movs	r2, #32
 800b7fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2200      	movs	r2, #0
 800b808:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b80e:	2b01      	cmp	r3, #1
 800b810:	d12e      	bne.n	800b870 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	e853 3f00 	ldrex	r3, [r3]
 800b824:	60fb      	str	r3, [r7, #12]
   return(result);
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f023 0310 	bic.w	r3, r3, #16
 800b82c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	461a      	mov	r2, r3
 800b834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b836:	61fb      	str	r3, [r7, #28]
 800b838:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b83a:	69b9      	ldr	r1, [r7, #24]
 800b83c:	69fa      	ldr	r2, [r7, #28]
 800b83e:	e841 2300 	strex	r3, r2, [r1]
 800b842:	617b      	str	r3, [r7, #20]
   return(result);
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d1e6      	bne.n	800b818 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	69db      	ldr	r3, [r3, #28]
 800b850:	f003 0310 	and.w	r3, r3, #16
 800b854:	2b10      	cmp	r3, #16
 800b856:	d103      	bne.n	800b860 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	2210      	movs	r2, #16
 800b85e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b866:	4619      	mov	r1, r3
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f7ff f99f 	bl	800abac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b86e:	e00b      	b.n	800b888 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f7f5 ff71 	bl	8001758 <HAL_UART_RxCpltCallback>
}
 800b876:	e007      	b.n	800b888 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	699a      	ldr	r2, [r3, #24]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f042 0208 	orr.w	r2, r2, #8
 800b886:	619a      	str	r2, [r3, #24]
}
 800b888:	bf00      	nop
 800b88a:	3758      	adds	r7, #88	; 0x58
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b096      	sub	sp, #88	; 0x58
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b89e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8a8:	2b22      	cmp	r3, #34	; 0x22
 800b8aa:	f040 8098 	bne.w	800b9de <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8b4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8bc:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800b8be:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800b8c2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b8c6:	4013      	ands	r3, r2
 800b8c8:	b29a      	uxth	r2, r3
 800b8ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8cc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8d2:	1c9a      	adds	r2, r3, #2
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b8de:	b29b      	uxth	r3, r3
 800b8e0:	3b01      	subs	r3, #1
 800b8e2:	b29a      	uxth	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d17b      	bne.n	800b9ee <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8fe:	e853 3f00 	ldrex	r3, [r3]
 800b902:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b906:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b90a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	461a      	mov	r2, r3
 800b912:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b914:	643b      	str	r3, [r7, #64]	; 0x40
 800b916:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b918:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b91a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b91c:	e841 2300 	strex	r3, r2, [r1]
 800b920:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1e6      	bne.n	800b8f6 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	3308      	adds	r3, #8
 800b92e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b930:	6a3b      	ldr	r3, [r7, #32]
 800b932:	e853 3f00 	ldrex	r3, [r3]
 800b936:	61fb      	str	r3, [r7, #28]
   return(result);
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	f023 0301 	bic.w	r3, r3, #1
 800b93e:	64bb      	str	r3, [r7, #72]	; 0x48
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3308      	adds	r3, #8
 800b946:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b948:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b94a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b94e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b950:	e841 2300 	strex	r3, r2, [r1]
 800b954:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1e5      	bne.n	800b928 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2220      	movs	r2, #32
 800b960:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2200      	movs	r2, #0
 800b96e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b974:	2b01      	cmp	r3, #1
 800b976:	d12e      	bne.n	800b9d6 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	e853 3f00 	ldrex	r3, [r3]
 800b98a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	f023 0310 	bic.w	r3, r3, #16
 800b992:	647b      	str	r3, [r7, #68]	; 0x44
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	461a      	mov	r2, r3
 800b99a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b99c:	61bb      	str	r3, [r7, #24]
 800b99e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9a0:	6979      	ldr	r1, [r7, #20]
 800b9a2:	69ba      	ldr	r2, [r7, #24]
 800b9a4:	e841 2300 	strex	r3, r2, [r1]
 800b9a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d1e6      	bne.n	800b97e <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	69db      	ldr	r3, [r3, #28]
 800b9b6:	f003 0310 	and.w	r3, r3, #16
 800b9ba:	2b10      	cmp	r3, #16
 800b9bc:	d103      	bne.n	800b9c6 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2210      	movs	r2, #16
 800b9c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f7ff f8ec 	bl	800abac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b9d4:	e00b      	b.n	800b9ee <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f7f5 febe 	bl	8001758 <HAL_UART_RxCpltCallback>
}
 800b9dc:	e007      	b.n	800b9ee <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	699a      	ldr	r2, [r3, #24]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f042 0208 	orr.w	r2, r2, #8
 800b9ec:	619a      	str	r2, [r3, #24]
}
 800b9ee:	bf00      	nop
 800b9f0:	3758      	adds	r7, #88	; 0x58
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
	...

0800b9f8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b9f8:	b5b0      	push	{r4, r5, r7, lr}
 800b9fa:	b08c      	sub	sp, #48	; 0x30
 800b9fc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800b9fe:	4b96      	ldr	r3, [pc, #600]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba00:	22c0      	movs	r2, #192	; 0xc0
 800ba02:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800ba04:	4b94      	ldr	r3, [pc, #592]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba06:	22a8      	movs	r2, #168	; 0xa8
 800ba08:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800ba0a:	4b93      	ldr	r3, [pc, #588]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 101;
 800ba10:	4b91      	ldr	r3, [pc, #580]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba12:	2265      	movs	r2, #101	; 0x65
 800ba14:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ba16:	4b91      	ldr	r3, [pc, #580]	; (800bc5c <MX_LWIP_Init+0x264>)
 800ba18:	22ff      	movs	r2, #255	; 0xff
 800ba1a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ba1c:	4b8f      	ldr	r3, [pc, #572]	; (800bc5c <MX_LWIP_Init+0x264>)
 800ba1e:	22ff      	movs	r2, #255	; 0xff
 800ba20:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800ba22:	4b8e      	ldr	r3, [pc, #568]	; (800bc5c <MX_LWIP_Init+0x264>)
 800ba24:	22ff      	movs	r2, #255	; 0xff
 800ba26:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ba28:	4b8c      	ldr	r3, [pc, #560]	; (800bc5c <MX_LWIP_Init+0x264>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800ba2e:	4b8c      	ldr	r3, [pc, #560]	; (800bc60 <MX_LWIP_Init+0x268>)
 800ba30:	22c0      	movs	r2, #192	; 0xc0
 800ba32:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800ba34:	4b8a      	ldr	r3, [pc, #552]	; (800bc60 <MX_LWIP_Init+0x268>)
 800ba36:	22a8      	movs	r2, #168	; 0xa8
 800ba38:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800ba3a:	4b89      	ldr	r3, [pc, #548]	; (800bc60 <MX_LWIP_Init+0x268>)
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 254;
 800ba40:	4b87      	ldr	r3, [pc, #540]	; (800bc60 <MX_LWIP_Init+0x268>)
 800ba42:	22fe      	movs	r2, #254	; 0xfe
 800ba44:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ba46:	2100      	movs	r1, #0
 800ba48:	2000      	movs	r0, #0
 800ba4a:	f004 fc03 	bl	8010254 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ba4e:	4b82      	ldr	r3, [pc, #520]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	061a      	lsls	r2, r3, #24
 800ba54:	4b80      	ldr	r3, [pc, #512]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba56:	785b      	ldrb	r3, [r3, #1]
 800ba58:	041b      	lsls	r3, r3, #16
 800ba5a:	431a      	orrs	r2, r3
 800ba5c:	4b7e      	ldr	r3, [pc, #504]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba5e:	789b      	ldrb	r3, [r3, #2]
 800ba60:	021b      	lsls	r3, r3, #8
 800ba62:	4313      	orrs	r3, r2
 800ba64:	4a7c      	ldr	r2, [pc, #496]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba66:	78d2      	ldrb	r2, [r2, #3]
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	061a      	lsls	r2, r3, #24
 800ba6c:	4b7a      	ldr	r3, [pc, #488]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba6e:	781b      	ldrb	r3, [r3, #0]
 800ba70:	0619      	lsls	r1, r3, #24
 800ba72:	4b79      	ldr	r3, [pc, #484]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba74:	785b      	ldrb	r3, [r3, #1]
 800ba76:	041b      	lsls	r3, r3, #16
 800ba78:	4319      	orrs	r1, r3
 800ba7a:	4b77      	ldr	r3, [pc, #476]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba7c:	789b      	ldrb	r3, [r3, #2]
 800ba7e:	021b      	lsls	r3, r3, #8
 800ba80:	430b      	orrs	r3, r1
 800ba82:	4975      	ldr	r1, [pc, #468]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba84:	78c9      	ldrb	r1, [r1, #3]
 800ba86:	430b      	orrs	r3, r1
 800ba88:	021b      	lsls	r3, r3, #8
 800ba8a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ba8e:	431a      	orrs	r2, r3
 800ba90:	4b71      	ldr	r3, [pc, #452]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba92:	781b      	ldrb	r3, [r3, #0]
 800ba94:	0619      	lsls	r1, r3, #24
 800ba96:	4b70      	ldr	r3, [pc, #448]	; (800bc58 <MX_LWIP_Init+0x260>)
 800ba98:	785b      	ldrb	r3, [r3, #1]
 800ba9a:	041b      	lsls	r3, r3, #16
 800ba9c:	4319      	orrs	r1, r3
 800ba9e:	4b6e      	ldr	r3, [pc, #440]	; (800bc58 <MX_LWIP_Init+0x260>)
 800baa0:	789b      	ldrb	r3, [r3, #2]
 800baa2:	021b      	lsls	r3, r3, #8
 800baa4:	430b      	orrs	r3, r1
 800baa6:	496c      	ldr	r1, [pc, #432]	; (800bc58 <MX_LWIP_Init+0x260>)
 800baa8:	78c9      	ldrb	r1, [r1, #3]
 800baaa:	430b      	orrs	r3, r1
 800baac:	0a1b      	lsrs	r3, r3, #8
 800baae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bab2:	431a      	orrs	r2, r3
 800bab4:	4b68      	ldr	r3, [pc, #416]	; (800bc58 <MX_LWIP_Init+0x260>)
 800bab6:	781b      	ldrb	r3, [r3, #0]
 800bab8:	0619      	lsls	r1, r3, #24
 800baba:	4b67      	ldr	r3, [pc, #412]	; (800bc58 <MX_LWIP_Init+0x260>)
 800babc:	785b      	ldrb	r3, [r3, #1]
 800babe:	041b      	lsls	r3, r3, #16
 800bac0:	4319      	orrs	r1, r3
 800bac2:	4b65      	ldr	r3, [pc, #404]	; (800bc58 <MX_LWIP_Init+0x260>)
 800bac4:	789b      	ldrb	r3, [r3, #2]
 800bac6:	021b      	lsls	r3, r3, #8
 800bac8:	430b      	orrs	r3, r1
 800baca:	4963      	ldr	r1, [pc, #396]	; (800bc58 <MX_LWIP_Init+0x260>)
 800bacc:	78c9      	ldrb	r1, [r1, #3]
 800bace:	430b      	orrs	r3, r1
 800bad0:	0e1b      	lsrs	r3, r3, #24
 800bad2:	4313      	orrs	r3, r2
 800bad4:	4a63      	ldr	r2, [pc, #396]	; (800bc64 <MX_LWIP_Init+0x26c>)
 800bad6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800bad8:	4b60      	ldr	r3, [pc, #384]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	061a      	lsls	r2, r3, #24
 800bade:	4b5f      	ldr	r3, [pc, #380]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bae0:	785b      	ldrb	r3, [r3, #1]
 800bae2:	041b      	lsls	r3, r3, #16
 800bae4:	431a      	orrs	r2, r3
 800bae6:	4b5d      	ldr	r3, [pc, #372]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bae8:	789b      	ldrb	r3, [r3, #2]
 800baea:	021b      	lsls	r3, r3, #8
 800baec:	4313      	orrs	r3, r2
 800baee:	4a5b      	ldr	r2, [pc, #364]	; (800bc5c <MX_LWIP_Init+0x264>)
 800baf0:	78d2      	ldrb	r2, [r2, #3]
 800baf2:	4313      	orrs	r3, r2
 800baf4:	061a      	lsls	r2, r3, #24
 800baf6:	4b59      	ldr	r3, [pc, #356]	; (800bc5c <MX_LWIP_Init+0x264>)
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	0619      	lsls	r1, r3, #24
 800bafc:	4b57      	ldr	r3, [pc, #348]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bafe:	785b      	ldrb	r3, [r3, #1]
 800bb00:	041b      	lsls	r3, r3, #16
 800bb02:	4319      	orrs	r1, r3
 800bb04:	4b55      	ldr	r3, [pc, #340]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb06:	789b      	ldrb	r3, [r3, #2]
 800bb08:	021b      	lsls	r3, r3, #8
 800bb0a:	430b      	orrs	r3, r1
 800bb0c:	4953      	ldr	r1, [pc, #332]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb0e:	78c9      	ldrb	r1, [r1, #3]
 800bb10:	430b      	orrs	r3, r1
 800bb12:	021b      	lsls	r3, r3, #8
 800bb14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bb18:	431a      	orrs	r2, r3
 800bb1a:	4b50      	ldr	r3, [pc, #320]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	0619      	lsls	r1, r3, #24
 800bb20:	4b4e      	ldr	r3, [pc, #312]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb22:	785b      	ldrb	r3, [r3, #1]
 800bb24:	041b      	lsls	r3, r3, #16
 800bb26:	4319      	orrs	r1, r3
 800bb28:	4b4c      	ldr	r3, [pc, #304]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb2a:	789b      	ldrb	r3, [r3, #2]
 800bb2c:	021b      	lsls	r3, r3, #8
 800bb2e:	430b      	orrs	r3, r1
 800bb30:	494a      	ldr	r1, [pc, #296]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb32:	78c9      	ldrb	r1, [r1, #3]
 800bb34:	430b      	orrs	r3, r1
 800bb36:	0a1b      	lsrs	r3, r3, #8
 800bb38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bb3c:	431a      	orrs	r2, r3
 800bb3e:	4b47      	ldr	r3, [pc, #284]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	0619      	lsls	r1, r3, #24
 800bb44:	4b45      	ldr	r3, [pc, #276]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb46:	785b      	ldrb	r3, [r3, #1]
 800bb48:	041b      	lsls	r3, r3, #16
 800bb4a:	4319      	orrs	r1, r3
 800bb4c:	4b43      	ldr	r3, [pc, #268]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb4e:	789b      	ldrb	r3, [r3, #2]
 800bb50:	021b      	lsls	r3, r3, #8
 800bb52:	430b      	orrs	r3, r1
 800bb54:	4941      	ldr	r1, [pc, #260]	; (800bc5c <MX_LWIP_Init+0x264>)
 800bb56:	78c9      	ldrb	r1, [r1, #3]
 800bb58:	430b      	orrs	r3, r1
 800bb5a:	0e1b      	lsrs	r3, r3, #24
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	4a42      	ldr	r2, [pc, #264]	; (800bc68 <MX_LWIP_Init+0x270>)
 800bb60:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800bb62:	4b3f      	ldr	r3, [pc, #252]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb64:	781b      	ldrb	r3, [r3, #0]
 800bb66:	061a      	lsls	r2, r3, #24
 800bb68:	4b3d      	ldr	r3, [pc, #244]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb6a:	785b      	ldrb	r3, [r3, #1]
 800bb6c:	041b      	lsls	r3, r3, #16
 800bb6e:	431a      	orrs	r2, r3
 800bb70:	4b3b      	ldr	r3, [pc, #236]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb72:	789b      	ldrb	r3, [r3, #2]
 800bb74:	021b      	lsls	r3, r3, #8
 800bb76:	4313      	orrs	r3, r2
 800bb78:	4a39      	ldr	r2, [pc, #228]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb7a:	78d2      	ldrb	r2, [r2, #3]
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	061a      	lsls	r2, r3, #24
 800bb80:	4b37      	ldr	r3, [pc, #220]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	0619      	lsls	r1, r3, #24
 800bb86:	4b36      	ldr	r3, [pc, #216]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb88:	785b      	ldrb	r3, [r3, #1]
 800bb8a:	041b      	lsls	r3, r3, #16
 800bb8c:	4319      	orrs	r1, r3
 800bb8e:	4b34      	ldr	r3, [pc, #208]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb90:	789b      	ldrb	r3, [r3, #2]
 800bb92:	021b      	lsls	r3, r3, #8
 800bb94:	430b      	orrs	r3, r1
 800bb96:	4932      	ldr	r1, [pc, #200]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bb98:	78c9      	ldrb	r1, [r1, #3]
 800bb9a:	430b      	orrs	r3, r1
 800bb9c:	021b      	lsls	r3, r3, #8
 800bb9e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bba2:	431a      	orrs	r2, r3
 800bba4:	4b2e      	ldr	r3, [pc, #184]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bba6:	781b      	ldrb	r3, [r3, #0]
 800bba8:	0619      	lsls	r1, r3, #24
 800bbaa:	4b2d      	ldr	r3, [pc, #180]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbac:	785b      	ldrb	r3, [r3, #1]
 800bbae:	041b      	lsls	r3, r3, #16
 800bbb0:	4319      	orrs	r1, r3
 800bbb2:	4b2b      	ldr	r3, [pc, #172]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbb4:	789b      	ldrb	r3, [r3, #2]
 800bbb6:	021b      	lsls	r3, r3, #8
 800bbb8:	430b      	orrs	r3, r1
 800bbba:	4929      	ldr	r1, [pc, #164]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbbc:	78c9      	ldrb	r1, [r1, #3]
 800bbbe:	430b      	orrs	r3, r1
 800bbc0:	0a1b      	lsrs	r3, r3, #8
 800bbc2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bbc6:	431a      	orrs	r2, r3
 800bbc8:	4b25      	ldr	r3, [pc, #148]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	0619      	lsls	r1, r3, #24
 800bbce:	4b24      	ldr	r3, [pc, #144]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbd0:	785b      	ldrb	r3, [r3, #1]
 800bbd2:	041b      	lsls	r3, r3, #16
 800bbd4:	4319      	orrs	r1, r3
 800bbd6:	4b22      	ldr	r3, [pc, #136]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbd8:	789b      	ldrb	r3, [r3, #2]
 800bbda:	021b      	lsls	r3, r3, #8
 800bbdc:	430b      	orrs	r3, r1
 800bbde:	4920      	ldr	r1, [pc, #128]	; (800bc60 <MX_LWIP_Init+0x268>)
 800bbe0:	78c9      	ldrb	r1, [r1, #3]
 800bbe2:	430b      	orrs	r3, r1
 800bbe4:	0e1b      	lsrs	r3, r3, #24
 800bbe6:	4313      	orrs	r3, r2
 800bbe8:	4a20      	ldr	r2, [pc, #128]	; (800bc6c <MX_LWIP_Init+0x274>)
 800bbea:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800bbec:	4b20      	ldr	r3, [pc, #128]	; (800bc70 <MX_LWIP_Init+0x278>)
 800bbee:	9302      	str	r3, [sp, #8]
 800bbf0:	4b20      	ldr	r3, [pc, #128]	; (800bc74 <MX_LWIP_Init+0x27c>)
 800bbf2:	9301      	str	r3, [sp, #4]
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	9300      	str	r3, [sp, #0]
 800bbf8:	4b1c      	ldr	r3, [pc, #112]	; (800bc6c <MX_LWIP_Init+0x274>)
 800bbfa:	4a1b      	ldr	r2, [pc, #108]	; (800bc68 <MX_LWIP_Init+0x270>)
 800bbfc:	4919      	ldr	r1, [pc, #100]	; (800bc64 <MX_LWIP_Init+0x26c>)
 800bbfe:	481e      	ldr	r0, [pc, #120]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc00:	f006 fe68 	bl	80128d4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800bc04:	481c      	ldr	r0, [pc, #112]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc06:	f007 f817 	bl	8012c38 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800bc0a:	4b1b      	ldr	r3, [pc, #108]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc0c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bc10:	089b      	lsrs	r3, r3, #2
 800bc12:	f003 0301 	and.w	r3, r3, #1
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d003      	beq.n	800bc24 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800bc1c:	4816      	ldr	r0, [pc, #88]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc1e:	f007 f81b 	bl	8012c58 <netif_set_up>
 800bc22:	e002      	b.n	800bc2a <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800bc24:	4814      	ldr	r0, [pc, #80]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc26:	f007 f883 	bl	8012d30 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800bc2a:	4914      	ldr	r1, [pc, #80]	; (800bc7c <MX_LWIP_Init+0x284>)
 800bc2c:	4812      	ldr	r0, [pc, #72]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc2e:	f007 f915 	bl	8012e5c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800bc32:	4b13      	ldr	r3, [pc, #76]	; (800bc80 <MX_LWIP_Init+0x288>)
 800bc34:	1d3c      	adds	r4, r7, #4
 800bc36:	461d      	mov	r5, r3
 800bc38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800bc44:	1d3b      	adds	r3, r7, #4
 800bc46:	490c      	ldr	r1, [pc, #48]	; (800bc78 <MX_LWIP_Init+0x280>)
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f000 fd43 	bl	800c6d4 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800bc4e:	bf00      	nop
 800bc50:	3720      	adds	r7, #32
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bdb0      	pop	{r4, r5, r7, pc}
 800bc56:	bf00      	nop
 800bc58:	200431a8 	.word	0x200431a8
 800bc5c:	200431ac 	.word	0x200431ac
 800bc60:	200431b0 	.word	0x200431b0
 800bc64:	2004319c 	.word	0x2004319c
 800bc68:	200431a0 	.word	0x200431a0
 800bc6c:	200431a4 	.word	0x200431a4
 800bc70:	08010191 	.word	0x08010191
 800bc74:	0800c1b1 	.word	0x0800c1b1
 800bc78:	20043168 	.word	0x20043168
 800bc7c:	0800bc85 	.word	0x0800bc85
 800bc80:	08021438 	.word	0x08021438

0800bc84 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b082      	sub	sp, #8
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  if (netif_is_up(netif))
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bc92:	f003 0301 	and.w	r3, r3, #1
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d00b      	beq.n	800bcb4 <ethernet_link_status_updated+0x30>
  {
/* USER CODE BEGIN 5 */
	  if(EthLinkDown)
 800bc9c:	4b09      	ldr	r3, [pc, #36]	; (800bcc4 <ethernet_link_status_updated+0x40>)
 800bc9e:	781b      	ldrb	r3, [r3, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d00a      	beq.n	800bcba <ethernet_link_status_updated+0x36>
	  {
		  mqtt_disconnect(mqtt_client_instance);
 800bca4:	4b08      	ldr	r3, [pc, #32]	; (800bcc8 <ethernet_link_status_updated+0x44>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f006 f84b 	bl	8011d44 <mqtt_disconnect>
		  Mqtt_AddConnectOperation();
 800bcae:	f7f8 f80d 	bl	8003ccc <Mqtt_AddConnectOperation>
/* USER CODE BEGIN 6 */
	  EthLinkDown = 1;
	  //netif_remove(netif);
/* USER CODE END 6 */
  }
}
 800bcb2:	e002      	b.n	800bcba <ethernet_link_status_updated+0x36>
	  EthLinkDown = 1;
 800bcb4:	4b03      	ldr	r3, [pc, #12]	; (800bcc4 <ethernet_link_status_updated+0x40>)
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	701a      	strb	r2, [r3, #0]
}
 800bcba:	bf00      	nop
 800bcbc:	3708      	adds	r7, #8
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	200431b4 	.word	0x200431b4
 800bcc8:	20042978 	.word	0x20042978

0800bccc <SCB_InvalidateDCache_by_Addr>:
{
 800bccc:	b480      	push	{r7}
 800bcce:	b087      	sub	sp, #28
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800bcde:	2320      	movs	r3, #32
 800bce0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800bce2:	f3bf 8f4f 	dsb	sy
}
 800bce6:	bf00      	nop
    while (op_size > 0) {
 800bce8:	e00b      	b.n	800bd02 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800bcea:	4a0d      	ldr	r2, [pc, #52]	; (800bd20 <SCB_InvalidateDCache_by_Addr+0x54>)
 800bcec:	693b      	ldr	r3, [r7, #16]
 800bcee:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	693a      	ldr	r2, [r7, #16]
 800bcf6:	4413      	add	r3, r2
 800bcf8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800bcfa:	697a      	ldr	r2, [r7, #20]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	dcf0      	bgt.n	800bcea <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800bd08:	f3bf 8f4f 	dsb	sy
}
 800bd0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800bd0e:	f3bf 8f6f 	isb	sy
}
 800bd12:	bf00      	nop
}
 800bd14:	bf00      	nop
 800bd16:	371c      	adds	r7, #28
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1e:	4770      	bx	lr
 800bd20:	e000ed00 	.word	0xe000ed00

0800bd24 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b082      	sub	sp, #8
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800bd2c:	4b04      	ldr	r3, [pc, #16]	; (800bd40 <HAL_ETH_RxCpltCallback+0x1c>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4618      	mov	r0, r3
 800bd32:	f000 fe19 	bl	800c968 <osSemaphoreRelease>
}
 800bd36:	bf00      	nop
 800bd38:	3708      	adds	r7, #8
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	20047b44 	.word	0x20047b44

0800bd44 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800bd4c:	4b04      	ldr	r3, [pc, #16]	; (800bd60 <HAL_ETH_TxCpltCallback+0x1c>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4618      	mov	r0, r3
 800bd52:	f000 fe09 	bl	800c968 <osSemaphoreRelease>
}
 800bd56:	bf00      	nop
 800bd58:	3708      	adds	r7, #8
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	20047b48 	.word	0x20047b48

0800bd64 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f7fa feb7 	bl	8006ae0 <HAL_ETH_GetDMAError>
 800bd72:	4603      	mov	r3, r0
 800bd74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd78:	2b80      	cmp	r3, #128	; 0x80
 800bd7a:	d104      	bne.n	800bd86 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800bd7c:	4b04      	ldr	r3, [pc, #16]	; (800bd90 <HAL_ETH_ErrorCallback+0x2c>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f000 fdf1 	bl	800c968 <osSemaphoreRelease>
  }
}
 800bd86:	bf00      	nop
 800bd88:	3708      	adds	r7, #8
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop
 800bd90:	20047b44 	.word	0x20047b44

0800bd94 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800bd94:	b5b0      	push	{r4, r5, r7, lr}
 800bd96:	b0a8      	sub	sp, #160	; 0xa0
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t duplex, speed = 0;
 800bda2:	2300      	movs	r3, #0
 800bda4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  int32_t PHYLinkState = 0;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  ETH_MACConfigTypeDef MACConf = {0};
 800bdae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800bdb2:	2264      	movs	r2, #100	; 0x64
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f011 ff9a 	bl	801dcf0 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800bdbc:	4b85      	ldr	r3, [pc, #532]	; (800bfd4 <low_level_init+0x240>)
 800bdbe:	4a86      	ldr	r2, [pc, #536]	; (800bfd8 <low_level_init+0x244>)
 800bdc0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  MACAddr[1] = 0x80;
 800bdc8:	2380      	movs	r3, #128	; 0x80
 800bdca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  MACAddr[2] = 0xE1;
 800bdce:	23e1      	movs	r3, #225	; 0xe1
 800bdd0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  MACAddr[3] = 0x00;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  MACAddr[4] = 0x00;
 800bdda:	2300      	movs	r3, #0
 800bddc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  MACAddr[5] = 0x00;
 800bde0:	2300      	movs	r3, #0
 800bde2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  heth.Init.MACAddr = &MACAddr[0];
 800bde6:	4a7b      	ldr	r2, [pc, #492]	; (800bfd4 <low_level_init+0x240>)
 800bde8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdec:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800bdee:	4b79      	ldr	r3, [pc, #484]	; (800bfd4 <low_level_init+0x240>)
 800bdf0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800bdf4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800bdf6:	4b77      	ldr	r3, [pc, #476]	; (800bfd4 <low_level_init+0x240>)
 800bdf8:	4a78      	ldr	r2, [pc, #480]	; (800bfdc <low_level_init+0x248>)
 800bdfa:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800bdfc:	4b75      	ldr	r3, [pc, #468]	; (800bfd4 <low_level_init+0x240>)
 800bdfe:	4a78      	ldr	r2, [pc, #480]	; (800bfe0 <low_level_init+0x24c>)
 800be00:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800be02:	4b74      	ldr	r3, [pc, #464]	; (800bfd4 <low_level_init+0x240>)
 800be04:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800be08:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800be0a:	4872      	ldr	r0, [pc, #456]	; (800bfd4 <low_level_init+0x240>)
 800be0c:	f7fa f82a 	bl	8005e64 <HAL_ETH_Init>
 800be10:	4603      	mov	r3, r0
 800be12:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800be16:	2238      	movs	r2, #56	; 0x38
 800be18:	2100      	movs	r1, #0
 800be1a:	4872      	ldr	r0, [pc, #456]	; (800bfe4 <low_level_init+0x250>)
 800be1c:	f011 ff68 	bl	801dcf0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800be20:	4b70      	ldr	r3, [pc, #448]	; (800bfe4 <low_level_init+0x250>)
 800be22:	2221      	movs	r2, #33	; 0x21
 800be24:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800be26:	4b6f      	ldr	r3, [pc, #444]	; (800bfe4 <low_level_init+0x250>)
 800be28:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800be2c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800be2e:	4b6d      	ldr	r3, [pc, #436]	; (800bfe4 <low_level_init+0x250>)
 800be30:	2200      	movs	r2, #0
 800be32:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800be34:	486c      	ldr	r0, [pc, #432]	; (800bfe8 <low_level_init+0x254>)
 800be36:	f006 fc06 	bl	8012646 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2206      	movs	r2, #6
 800be3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800be42:	4b64      	ldr	r3, [pc, #400]	; (800bfd4 <low_level_init+0x240>)
 800be44:	685b      	ldr	r3, [r3, #4]
 800be46:	781a      	ldrb	r2, [r3, #0]
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800be4e:	4b61      	ldr	r3, [pc, #388]	; (800bfd4 <low_level_init+0x240>)
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	785a      	ldrb	r2, [r3, #1]
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800be5a:	4b5e      	ldr	r3, [pc, #376]	; (800bfd4 <low_level_init+0x240>)
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	789a      	ldrb	r2, [r3, #2]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800be66:	4b5b      	ldr	r3, [pc, #364]	; (800bfd4 <low_level_init+0x240>)
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	78da      	ldrb	r2, [r3, #3]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800be72:	4b58      	ldr	r3, [pc, #352]	; (800bfd4 <low_level_init+0x240>)
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	791a      	ldrb	r2, [r3, #4]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800be7e:	4b55      	ldr	r3, [pc, #340]	; (800bfd4 <low_level_init+0x240>)
 800be80:	685b      	ldr	r3, [r3, #4]
 800be82:	795a      	ldrb	r2, [r3, #5]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800be90:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800be98:	f043 030a 	orr.w	r3, r3, #10
 800be9c:	b2da      	uxtb	r2, r3
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = xSemaphoreCreateBinary();
 800bea4:	2203      	movs	r2, #3
 800bea6:	2100      	movs	r1, #0
 800bea8:	2001      	movs	r0, #1
 800beaa:	f001 f80f 	bl	800cecc <xQueueGenericCreate>
 800beae:	4603      	mov	r3, r0
 800beb0:	4a4e      	ldr	r2, [pc, #312]	; (800bfec <low_level_init+0x258>)
 800beb2:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = xSemaphoreCreateBinary();
 800beb4:	2203      	movs	r2, #3
 800beb6:	2100      	movs	r1, #0
 800beb8:	2001      	movs	r0, #1
 800beba:	f001 f807 	bl	800cecc <xQueueGenericCreate>
 800bebe:	4603      	mov	r3, r0
 800bec0:	4a4b      	ldr	r2, [pc, #300]	; (800bff0 <low_level_init+0x25c>)
 800bec2:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800bec4:	4b4b      	ldr	r3, [pc, #300]	; (800bff4 <low_level_init+0x260>)
 800bec6:	f107 0408 	add.w	r4, r7, #8
 800beca:	461d      	mov	r5, r3
 800becc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bed0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bed4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800bed8:	f107 0308 	add.w	r3, r7, #8
 800bedc:	6879      	ldr	r1, [r7, #4]
 800bede:	4618      	mov	r0, r3
 800bee0:	f000 fbf8 	bl	800c6d4 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800bee4:	4944      	ldr	r1, [pc, #272]	; (800bff8 <low_level_init+0x264>)
 800bee6:	4845      	ldr	r0, [pc, #276]	; (800bffc <low_level_init+0x268>)
 800bee8:	f7f8 fe69 	bl	8004bbe <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800beec:	4843      	ldr	r0, [pc, #268]	; (800bffc <low_level_init+0x268>)
 800beee:	f7f8 fe98 	bl	8004c22 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800bef2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d165      	bne.n	800bfc6 <low_level_init+0x232>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800befa:	4840      	ldr	r0, [pc, #256]	; (800bffc <low_level_init+0x268>)
 800befc:	f7f8 ff39 	bl	8004d72 <LAN8742_GetLinkState>
 800bf00:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800bf04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	dc06      	bgt.n	800bf1a <low_level_init+0x186>
    {
      netif_set_link_down(netif);
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f006 ff75 	bl	8012dfc <netif_set_link_down>
      netif_set_down(netif);
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f006 ff0c 	bl	8012d30 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800bf18:	e057      	b.n	800bfca <low_level_init+0x236>
      switch (PHYLinkState)
 800bf1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bf1e:	3b02      	subs	r3, #2
 800bf20:	2b03      	cmp	r3, #3
 800bf22:	d82b      	bhi.n	800bf7c <low_level_init+0x1e8>
 800bf24:	a201      	add	r2, pc, #4	; (adr r2, 800bf2c <low_level_init+0x198>)
 800bf26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf2a:	bf00      	nop
 800bf2c:	0800bf3d 	.word	0x0800bf3d
 800bf30:	0800bf4f 	.word	0x0800bf4f
 800bf34:	0800bf5f 	.word	0x0800bf5f
 800bf38:	0800bf6f 	.word	0x0800bf6f
        duplex = ETH_FULLDUPLEX_MODE;
 800bf3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        speed = ETH_SPEED_100M;
 800bf44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bf48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        break;
 800bf4c:	e01f      	b.n	800bf8e <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        speed = ETH_SPEED_100M;
 800bf54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bf58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        break;
 800bf5c:	e017      	b.n	800bf8e <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800bf5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        speed = ETH_SPEED_10M;
 800bf66:	2300      	movs	r3, #0
 800bf68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        break;
 800bf6c:	e00f      	b.n	800bf8e <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        speed = ETH_SPEED_10M;
 800bf74:	2300      	movs	r3, #0
 800bf76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        break;
 800bf7a:	e008      	b.n	800bf8e <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800bf7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        speed = ETH_SPEED_100M;
 800bf84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bf88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        break;
 800bf8c:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800bf8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800bf92:	4619      	mov	r1, r3
 800bf94:	480f      	ldr	r0, [pc, #60]	; (800bfd4 <low_level_init+0x240>)
 800bf96:	f7fa fc49 	bl	800682c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800bf9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bf9e:	647b      	str	r3, [r7, #68]	; 0x44
    MACConf.Speed = speed;
 800bfa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bfa4:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800bfa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800bfaa:	4619      	mov	r1, r3
 800bfac:	4809      	ldr	r0, [pc, #36]	; (800bfd4 <low_level_init+0x240>)
 800bfae:	f7fa fd27 	bl	8006a00 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800bfb2:	4808      	ldr	r0, [pc, #32]	; (800bfd4 <low_level_init+0x240>)
 800bfb4:	f7f9 ffd2 	bl	8005f5c <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f006 fe4d 	bl	8012c58 <netif_set_up>
    netif_set_link_up(netif);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f006 fee8 	bl	8012d94 <netif_set_link_up>
}
 800bfc4:	e001      	b.n	800bfca <low_level_init+0x236>
    Error_Handler();
 800bfc6:	f7f7 fcad 	bl	8003924 <Error_Handler>
}
 800bfca:	bf00      	nop
 800bfcc:	37a0      	adds	r7, #160	; 0xa0
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bdb0      	pop	{r4, r5, r7, pc}
 800bfd2:	bf00      	nop
 800bfd4:	20047b4c 	.word	0x20047b4c
 800bfd8:	40028000 	.word	0x40028000
 800bfdc:	20000598 	.word	0x20000598
 800bfe0:	200004f8 	.word	0x200004f8
 800bfe4:	20047bfc 	.word	0x20047bfc
 800bfe8:	080247a0 	.word	0x080247a0
 800bfec:	20047b44 	.word	0x20047b44
 800bff0:	20047b48 	.word	0x20047b48
 800bff4:	0802145c 	.word	0x0802145c
 800bff8:	20000304 	.word	0x20000304
 800bffc:	20047c34 	.word	0x20047c34

0800c000 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b092      	sub	sp, #72	; 0x48
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800c00a:	2300      	movs	r3, #0
 800c00c:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800c00e:	2300      	movs	r3, #0
 800c010:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800c012:	2300      	movs	r3, #0
 800c014:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800c018:	f107 030c 	add.w	r3, r7, #12
 800c01c:	2230      	movs	r2, #48	; 0x30
 800c01e:	2100      	movs	r1, #0
 800c020:	4618      	mov	r0, r3
 800c022:	f011 fe65 	bl	801dcf0 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800c026:	f107 030c 	add.w	r3, r7, #12
 800c02a:	2230      	movs	r2, #48	; 0x30
 800c02c:	2100      	movs	r1, #0
 800c02e:	4618      	mov	r0, r3
 800c030:	f011 fe5e 	bl	801dcf0 <memset>

  for(q = p; q != NULL; q = q->next)
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	643b      	str	r3, [r7, #64]	; 0x40
 800c038:	e045      	b.n	800c0c6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800c03a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c03c:	2b03      	cmp	r3, #3
 800c03e:	d902      	bls.n	800c046 <low_level_output+0x46>
      return ERR_IF;
 800c040:	f06f 030b 	mvn.w	r3, #11
 800c044:	e065      	b.n	800c112 <low_level_output+0x112>

    Txbuffer[i].buffer = q->payload;
 800c046:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c048:	6859      	ldr	r1, [r3, #4]
 800c04a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c04c:	4613      	mov	r3, r2
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	3348      	adds	r3, #72	; 0x48
 800c056:	443b      	add	r3, r7
 800c058:	3b3c      	subs	r3, #60	; 0x3c
 800c05a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800c05c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c05e:	895b      	ldrh	r3, [r3, #10]
 800c060:	4619      	mov	r1, r3
 800c062:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c064:	4613      	mov	r3, r2
 800c066:	005b      	lsls	r3, r3, #1
 800c068:	4413      	add	r3, r2
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	3348      	adds	r3, #72	; 0x48
 800c06e:	443b      	add	r3, r7
 800c070:	3b38      	subs	r3, #56	; 0x38
 800c072:	6019      	str	r1, [r3, #0]

    if(i>0)
 800c074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c076:	2b00      	cmp	r3, #0
 800c078:	d011      	beq.n	800c09e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800c07a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c07c:	1e5a      	subs	r2, r3, #1
 800c07e:	f107 000c 	add.w	r0, r7, #12
 800c082:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c084:	460b      	mov	r3, r1
 800c086:	005b      	lsls	r3, r3, #1
 800c088:	440b      	add	r3, r1
 800c08a:	009b      	lsls	r3, r3, #2
 800c08c:	18c1      	adds	r1, r0, r3
 800c08e:	4613      	mov	r3, r2
 800c090:	005b      	lsls	r3, r3, #1
 800c092:	4413      	add	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	3348      	adds	r3, #72	; 0x48
 800c098:	443b      	add	r3, r7
 800c09a:	3b34      	subs	r3, #52	; 0x34
 800c09c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800c09e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d109      	bne.n	800c0ba <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800c0a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c0a8:	4613      	mov	r3, r2
 800c0aa:	005b      	lsls	r3, r3, #1
 800c0ac:	4413      	add	r3, r2
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	3348      	adds	r3, #72	; 0x48
 800c0b2:	443b      	add	r3, r7
 800c0b4:	3b34      	subs	r3, #52	; 0x34
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800c0ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c0bc:	3301      	adds	r3, #1
 800c0be:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800c0c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	643b      	str	r3, [r7, #64]	; 0x40
 800c0c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d1b6      	bne.n	800c03a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	891b      	ldrh	r3, [r3, #8]
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4b12      	ldr	r3, [pc, #72]	; (800c11c <low_level_output+0x11c>)
 800c0d4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800c0d6:	4a11      	ldr	r2, [pc, #68]	; (800c11c <low_level_output+0x11c>)
 800c0d8:	f107 030c 	add.w	r3, r7, #12
 800c0dc:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800c0de:	4a0f      	ldr	r2, [pc, #60]	; (800c11c <low_level_output+0x11c>)
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	6353      	str	r3, [r2, #52]	; 0x34

  pbuf_ref(p);
 800c0e4:	6838      	ldr	r0, [r7, #0]
 800c0e6:	f007 fb0b 	bl	8013700 <pbuf_ref>

  HAL_ETH_Transmit_IT(&heth, &TxConfig);
 800c0ea:	490c      	ldr	r1, [pc, #48]	; (800c11c <low_level_output+0x11c>)
 800c0ec:	480c      	ldr	r0, [pc, #48]	; (800c120 <low_level_output+0x120>)
 800c0ee:	f7fa f843 	bl	8006178 <HAL_ETH_Transmit_IT>
  while(osSemaphoreWait(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 800c0f2:	bf00      	nop
 800c0f4:	4b0b      	ldr	r3, [pc, #44]	; (800c124 <low_level_output+0x124>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f04f 31ff 	mov.w	r1, #4294967295
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f000 fbe5 	bl	800c8cc <osSemaphoreWait>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d1f5      	bne.n	800c0f4 <low_level_output+0xf4>

  {
  }

  HAL_ETH_ReleaseTxPacket(&heth);
 800c108:	4805      	ldr	r0, [pc, #20]	; (800c120 <low_level_output+0x120>)
 800c10a:	f7fa f9c9 	bl	80064a0 <HAL_ETH_ReleaseTxPacket>

  return errval;
 800c10e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c112:	4618      	mov	r0, r3
 800c114:	3748      	adds	r7, #72	; 0x48
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	bf00      	nop
 800c11c:	20047bfc 	.word	0x20047bfc
 800c120:	20047b4c 	.word	0x20047b4c
 800c124:	20047b48 	.word	0x20047b48

0800c128 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c130:	2300      	movs	r3, #0
 800c132:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800c134:	4b07      	ldr	r3, [pc, #28]	; (800c154 <low_level_input+0x2c>)
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d105      	bne.n	800c148 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800c13c:	f107 030c 	add.w	r3, r7, #12
 800c140:	4619      	mov	r1, r3
 800c142:	4805      	ldr	r0, [pc, #20]	; (800c158 <low_level_input+0x30>)
 800c144:	f7fa f874 	bl	8006230 <HAL_ETH_ReadData>
  }

  return p;
 800c148:	68fb      	ldr	r3, [r7, #12]
}
 800c14a:	4618      	mov	r0, r3
 800c14c:	3710      	adds	r7, #16
 800c14e:	46bd      	mov	sp, r7
 800c150:	bd80      	pop	{r7, pc}
 800c152:	bf00      	nop
 800c154:	20047b40 	.word	0x20047b40
 800c158:	20047b4c 	.word	0x20047b4c

0800c15c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b084      	sub	sp, #16
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c164:	2300      	movs	r3, #0
 800c166:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c16c:	4b0f      	ldr	r3, [pc, #60]	; (800c1ac <ethernetif_input+0x50>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f04f 31ff 	mov.w	r1, #4294967295
 800c174:	4618      	mov	r0, r3
 800c176:	f000 fba9 	bl	800c8cc <osSemaphoreWait>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1f5      	bne.n	800c16c <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800c180:	68b8      	ldr	r0, [r7, #8]
 800c182:	f7ff ffd1 	bl	800c128 <low_level_input>
 800c186:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d00a      	beq.n	800c1a4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	691b      	ldr	r3, [r3, #16]
 800c192:	68b9      	ldr	r1, [r7, #8]
 800c194:	68f8      	ldr	r0, [r7, #12]
 800c196:	4798      	blx	r3
 800c198:	4603      	mov	r3, r0
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d002      	beq.n	800c1a4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f007 fa08 	bl	80135b4 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d1ea      	bne.n	800c180 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c1aa:	e7df      	b.n	800c16c <ethernetif_input+0x10>
 800c1ac:	20047b44 	.word	0x20047b44

0800c1b0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b082      	sub	sp, #8
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d106      	bne.n	800c1cc <ethernetif_init+0x1c>
 800c1be:	4b0e      	ldr	r3, [pc, #56]	; (800c1f8 <ethernetif_init+0x48>)
 800c1c0:	f240 12ef 	movw	r2, #495	; 0x1ef
 800c1c4:	490d      	ldr	r1, [pc, #52]	; (800c1fc <ethernetif_init+0x4c>)
 800c1c6:	480e      	ldr	r0, [pc, #56]	; (800c200 <ethernetif_init+0x50>)
 800c1c8:	f012 fad4 	bl	801e774 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2273      	movs	r2, #115	; 0x73
 800c1d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2274      	movs	r2, #116	; 0x74
 800c1d8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	4a09      	ldr	r2, [pc, #36]	; (800c204 <ethernetif_init+0x54>)
 800c1e0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	4a08      	ldr	r2, [pc, #32]	; (800c208 <ethernetif_init+0x58>)
 800c1e6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	f7ff fdd3 	bl	800bd94 <low_level_init>

  return ERR_OK;
 800c1ee:	2300      	movs	r3, #0
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3708      	adds	r7, #8
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	08021478 	.word	0x08021478
 800c1fc:	08021494 	.word	0x08021494
 800c200:	080214a4 	.word	0x080214a4
 800c204:	0801abe5 	.word	0x0801abe5
 800c208:	0800c001 	.word	0x0800c001

0800c20c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800c218:	68f9      	ldr	r1, [r7, #12]
 800c21a:	4809      	ldr	r0, [pc, #36]	; (800c240 <pbuf_free_custom+0x34>)
 800c21c:	f006 fb04 	bl	8012828 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800c220:	4b08      	ldr	r3, [pc, #32]	; (800c244 <pbuf_free_custom+0x38>)
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	2b01      	cmp	r3, #1
 800c226:	d107      	bne.n	800c238 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800c228:	4b06      	ldr	r3, [pc, #24]	; (800c244 <pbuf_free_custom+0x38>)
 800c22a:	2200      	movs	r2, #0
 800c22c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800c22e:	4b06      	ldr	r3, [pc, #24]	; (800c248 <pbuf_free_custom+0x3c>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4618      	mov	r0, r3
 800c234:	f000 fb98 	bl	800c968 <osSemaphoreRelease>
  }
}
 800c238:	bf00      	nop
 800c23a:	3710      	adds	r7, #16
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}
 800c240:	080247a0 	.word	0x080247a0
 800c244:	20047b40 	.word	0x20047b40
 800c248:	20047b44 	.word	0x20047b44

0800c24c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c250:	f7f8 fe38 	bl	8004ec4 <HAL_GetTick>
 800c254:	4603      	mov	r3, r0
}
 800c256:	4618      	mov	r0, r3
 800c258:	bd80      	pop	{r7, pc}
	...

0800c25c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b08e      	sub	sp, #56	; 0x38
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c268:	2200      	movs	r2, #0
 800c26a:	601a      	str	r2, [r3, #0]
 800c26c:	605a      	str	r2, [r3, #4]
 800c26e:	609a      	str	r2, [r3, #8]
 800c270:	60da      	str	r2, [r3, #12]
 800c272:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a44      	ldr	r2, [pc, #272]	; (800c38c <HAL_ETH_MspInit+0x130>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	f040 8081 	bne.w	800c382 <HAL_ETH_MspInit+0x126>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c280:	4b43      	ldr	r3, [pc, #268]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c284:	4a42      	ldr	r2, [pc, #264]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c286:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c28a:	6313      	str	r3, [r2, #48]	; 0x30
 800c28c:	4b40      	ldr	r3, [pc, #256]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c28e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c294:	623b      	str	r3, [r7, #32]
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	4b3d      	ldr	r3, [pc, #244]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c29c:	4a3c      	ldr	r2, [pc, #240]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c29e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c2a2:	6313      	str	r3, [r2, #48]	; 0x30
 800c2a4:	4b3a      	ldr	r3, [pc, #232]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c2ac:	61fb      	str	r3, [r7, #28]
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	4b37      	ldr	r3, [pc, #220]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2b4:	4a36      	ldr	r2, [pc, #216]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2b6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c2ba:	6313      	str	r3, [r2, #48]	; 0x30
 800c2bc:	4b34      	ldr	r3, [pc, #208]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2c4:	61bb      	str	r3, [r7, #24]
 800c2c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c2c8:	4b31      	ldr	r3, [pc, #196]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2cc:	4a30      	ldr	r2, [pc, #192]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2ce:	f043 0304 	orr.w	r3, r3, #4
 800c2d2:	6313      	str	r3, [r2, #48]	; 0x30
 800c2d4:	4b2e      	ldr	r3, [pc, #184]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d8:	f003 0304 	and.w	r3, r3, #4
 800c2dc:	617b      	str	r3, [r7, #20]
 800c2de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c2e0:	4b2b      	ldr	r3, [pc, #172]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2e4:	4a2a      	ldr	r2, [pc, #168]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2e6:	f043 0301 	orr.w	r3, r3, #1
 800c2ea:	6313      	str	r3, [r2, #48]	; 0x30
 800c2ec:	4b28      	ldr	r3, [pc, #160]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2f0:	f003 0301 	and.w	r3, r3, #1
 800c2f4:	613b      	str	r3, [r7, #16]
 800c2f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c2f8:	4b25      	ldr	r3, [pc, #148]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2fc:	4a24      	ldr	r2, [pc, #144]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c2fe:	f043 0302 	orr.w	r3, r3, #2
 800c302:	6313      	str	r3, [r2, #48]	; 0x30
 800c304:	4b22      	ldr	r3, [pc, #136]	; (800c390 <HAL_ETH_MspInit+0x134>)
 800c306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c308:	f003 0302 	and.w	r3, r3, #2
 800c30c:	60fb      	str	r3, [r7, #12]
 800c30e:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800c310:	2332      	movs	r3, #50	; 0x32
 800c312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c314:	2302      	movs	r3, #2
 800c316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c318:	2300      	movs	r3, #0
 800c31a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c31c:	2303      	movs	r3, #3
 800c31e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c320:	230b      	movs	r3, #11
 800c322:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c324:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c328:	4619      	mov	r1, r3
 800c32a:	481a      	ldr	r0, [pc, #104]	; (800c394 <HAL_ETH_MspInit+0x138>)
 800c32c:	f7fa ffe8 	bl	8007300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800c330:	2386      	movs	r3, #134	; 0x86
 800c332:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c334:	2302      	movs	r3, #2
 800c336:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c338:	2300      	movs	r3, #0
 800c33a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c33c:	2303      	movs	r3, #3
 800c33e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c340:	230b      	movs	r3, #11
 800c342:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c348:	4619      	mov	r1, r3
 800c34a:	4813      	ldr	r0, [pc, #76]	; (800c398 <HAL_ETH_MspInit+0x13c>)
 800c34c:	f7fa ffd8 	bl	8007300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800c350:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800c354:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c356:	2302      	movs	r3, #2
 800c358:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c35a:	2300      	movs	r3, #0
 800c35c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c35e:	2303      	movs	r3, #3
 800c360:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c362:	230b      	movs	r3, #11
 800c364:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c36a:	4619      	mov	r1, r3
 800c36c:	480b      	ldr	r0, [pc, #44]	; (800c39c <HAL_ETH_MspInit+0x140>)
 800c36e:	f7fa ffc7 	bl	8007300 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800c372:	2200      	movs	r2, #0
 800c374:	2105      	movs	r1, #5
 800c376:	203d      	movs	r0, #61	; 0x3d
 800c378:	f7f9 fc3c 	bl	8005bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800c37c:	203d      	movs	r0, #61	; 0x3d
 800c37e:	f7f9 fc55 	bl	8005c2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800c382:	bf00      	nop
 800c384:	3738      	adds	r7, #56	; 0x38
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	40028000 	.word	0x40028000
 800c390:	40023800 	.word	0x40023800
 800c394:	40020800 	.word	0x40020800
 800c398:	40020000 	.word	0x40020000
 800c39c:	40020400 	.word	0x40020400

0800c3a0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800c3a4:	4802      	ldr	r0, [pc, #8]	; (800c3b0 <ETH_PHY_IO_Init+0x10>)
 800c3a6:	f7fa fb45 	bl	8006a34 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800c3aa:	2300      	movs	r3, #0
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	20047b4c 	.word	0x20047b4c

0800c3b4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800c3b4:	b480      	push	{r7}
 800c3b6:	af00      	add	r7, sp, #0
  return 0;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c2:	4770      	bx	lr

0800c3c4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	68ba      	ldr	r2, [r7, #8]
 800c3d4:	68f9      	ldr	r1, [r7, #12]
 800c3d6:	4807      	ldr	r0, [pc, #28]	; (800c3f4 <ETH_PHY_IO_ReadReg+0x30>)
 800c3d8:	f7fa f994 	bl	8006704 <HAL_ETH_ReadPHYRegister>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d002      	beq.n	800c3e8 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800c3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3e6:	e000      	b.n	800c3ea <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800c3e8:	2300      	movs	r3, #0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3710      	adds	r7, #16
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}
 800c3f2:	bf00      	nop
 800c3f4:	20047b4c 	.word	0x20047b4c

0800c3f8 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b084      	sub	sp, #16
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	60f8      	str	r0, [r7, #12]
 800c400:	60b9      	str	r1, [r7, #8]
 800c402:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	68ba      	ldr	r2, [r7, #8]
 800c408:	68f9      	ldr	r1, [r7, #12]
 800c40a:	4807      	ldr	r0, [pc, #28]	; (800c428 <ETH_PHY_IO_WriteReg+0x30>)
 800c40c:	f7fa f9c5 	bl	800679a <HAL_ETH_WritePHYRegister>
 800c410:	4603      	mov	r3, r0
 800c412:	2b00      	cmp	r3, #0
 800c414:	d002      	beq.n	800c41c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800c416:	f04f 33ff 	mov.w	r3, #4294967295
 800c41a:	e000      	b.n	800c41e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800c41c:	2300      	movs	r3, #0
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3710      	adds	r7, #16
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
 800c426:	bf00      	nop
 800c428:	20047b4c 	.word	0x20047b4c

0800c42c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c430:	f7f8 fd48 	bl	8004ec4 <HAL_GetTick>
 800c434:	4603      	mov	r3, r0
}
 800c436:	4618      	mov	r0, r3
 800c438:	bd80      	pop	{r7, pc}
	...

0800c43c <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b0a0      	sub	sp, #128	; 0x80
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800c444:	f107 0308 	add.w	r3, r7, #8
 800c448:	2264      	movs	r2, #100	; 0x64
 800c44a:	2100      	movs	r1, #0
 800c44c:	4618      	mov	r0, r3
 800c44e:	f011 fc4f 	bl	801dcf0 <memset>
  int32_t PHYLinkState = 0;
 800c452:	2300      	movs	r3, #0
 800c454:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800c456:	2300      	movs	r3, #0
 800c458:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c45a:	2300      	movs	r3, #0
 800c45c:	67bb      	str	r3, [r7, #120]	; 0x78
 800c45e:	2300      	movs	r3, #0
 800c460:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	66fb      	str	r3, [r7, #108]	; 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c466:	483a      	ldr	r0, [pc, #232]	; (800c550 <ethernet_link_thread+0x114>)
 800c468:	f7f8 fc83 	bl	8004d72 <LAN8742_GetLinkState>
 800c46c:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800c46e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c470:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c474:	089b      	lsrs	r3, r3, #2
 800c476:	f003 0301 	and.w	r3, r3, #1
 800c47a:	b2db      	uxtb	r3, r3
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d00c      	beq.n	800c49a <ethernet_link_thread+0x5e>
 800c480:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c482:	2b01      	cmp	r3, #1
 800c484:	dc09      	bgt.n	800c49a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800c486:	4833      	ldr	r0, [pc, #204]	; (800c554 <ethernet_link_thread+0x118>)
 800c488:	f7f9 fdf6 	bl	8006078 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800c48c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c48e:	f006 fc4f 	bl	8012d30 <netif_set_down>
    netif_set_link_down(netif);
 800c492:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c494:	f006 fcb2 	bl	8012dfc <netif_set_link_down>
 800c498:	e055      	b.n	800c546 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800c49a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c49c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c4a0:	f003 0304 	and.w	r3, r3, #4
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d14e      	bne.n	800c546 <ethernet_link_thread+0x10a>
 800c4a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	dd4b      	ble.n	800c546 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800c4ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c4b0:	3b02      	subs	r3, #2
 800c4b2:	2b03      	cmp	r3, #3
 800c4b4:	d82a      	bhi.n	800c50c <ethernet_link_thread+0xd0>
 800c4b6:	a201      	add	r2, pc, #4	; (adr r2, 800c4bc <ethernet_link_thread+0x80>)
 800c4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4bc:	0800c4cd 	.word	0x0800c4cd
 800c4c0:	0800c4df 	.word	0x0800c4df
 800c4c4:	0800c4ef 	.word	0x0800c4ef
 800c4c8:	0800c4ff 	.word	0x0800c4ff
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c4cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c4d0:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c4d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c4d6:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4dc:	e017      	b.n	800c50e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c4e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c4e6:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4ec:	e00f      	b.n	800c50e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c4ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c4f2:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4fc:	e007      	b.n	800c50e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c4fe:	2300      	movs	r3, #0
 800c500:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c502:	2300      	movs	r3, #0
 800c504:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c506:	2301      	movs	r3, #1
 800c508:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c50a:	e000      	b.n	800c50e <ethernet_link_thread+0xd2>
    default:
      break;
 800c50c:	bf00      	nop
    }

    if(linkchanged)
 800c50e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c510:	2b00      	cmp	r3, #0
 800c512:	d018      	beq.n	800c546 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c514:	f107 0308 	add.w	r3, r7, #8
 800c518:	4619      	mov	r1, r3
 800c51a:	480e      	ldr	r0, [pc, #56]	; (800c554 <ethernet_link_thread+0x118>)
 800c51c:	f7fa f986 	bl	800682c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800c520:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c522:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800c524:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c526:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c528:	f107 0308 	add.w	r3, r7, #8
 800c52c:	4619      	mov	r1, r3
 800c52e:	4809      	ldr	r0, [pc, #36]	; (800c554 <ethernet_link_thread+0x118>)
 800c530:	f7fa fa66 	bl	8006a00 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800c534:	4807      	ldr	r0, [pc, #28]	; (800c554 <ethernet_link_thread+0x118>)
 800c536:	f7f9 fd11 	bl	8005f5c <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800c53a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c53c:	f006 fb8c 	bl	8012c58 <netif_set_up>
      netif_set_link_up(netif);
 800c540:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c542:	f006 fc27 	bl	8012d94 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800c546:	2064      	movs	r0, #100	; 0x64
 800c548:	f000 f910 	bl	800c76c <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c54c:	e78b      	b.n	800c466 <ethernet_link_thread+0x2a>
 800c54e:	bf00      	nop
 800c550:	20047c34 	.word	0x20047c34
 800c554:	20047b4c 	.word	0x20047b4c

0800c558 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b086      	sub	sp, #24
 800c55c:	af02      	add	r7, sp, #8
 800c55e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800c560:	4812      	ldr	r0, [pc, #72]	; (800c5ac <HAL_ETH_RxAllocateCallback+0x54>)
 800c562:	f006 f8ed 	bl	8012740 <memp_malloc_pool>
 800c566:	60f8      	str	r0, [r7, #12]
  if (p)
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d014      	beq.n	800c598 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f103 0220 	add.w	r2, r3, #32
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	4a0d      	ldr	r2, [pc, #52]	; (800c5b0 <HAL_ETH_RxAllocateCallback+0x58>)
 800c57c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800c586:	9201      	str	r2, [sp, #4]
 800c588:	9300      	str	r3, [sp, #0]
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2241      	movs	r2, #65	; 0x41
 800c58e:	2100      	movs	r1, #0
 800c590:	2000      	movs	r0, #0
 800c592:	f006 fe57 	bl	8013244 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800c596:	e005      	b.n	800c5a4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800c598:	4b06      	ldr	r3, [pc, #24]	; (800c5b4 <HAL_ETH_RxAllocateCallback+0x5c>)
 800c59a:	2201      	movs	r2, #1
 800c59c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	601a      	str	r2, [r3, #0]
}
 800c5a4:	bf00      	nop
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	080247a0 	.word	0x080247a0
 800c5b0:	0800c20d 	.word	0x0800c20d
 800c5b4:	20047b40 	.word	0x20047b40

0800c5b8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b088      	sub	sp, #32
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	60f8      	str	r0, [r7, #12]
 800c5c0:	60b9      	str	r1, [r7, #8]
 800c5c2:	607a      	str	r2, [r7, #4]
 800c5c4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800c5ca:	68bb      	ldr	r3, [r7, #8]
 800c5cc:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	3b20      	subs	r3, #32
 800c5d6:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800c5d8:	69fb      	ldr	r3, [r7, #28]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800c5de:	69fb      	ldr	r3, [r7, #28]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800c5e4:	69fb      	ldr	r3, [r7, #28]
 800c5e6:	887a      	ldrh	r2, [r7, #2]
 800c5e8:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d103      	bne.n	800c5fa <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800c5f2:	69bb      	ldr	r3, [r7, #24]
 800c5f4:	69fa      	ldr	r2, [r7, #28]
 800c5f6:	601a      	str	r2, [r3, #0]
 800c5f8:	e003      	b.n	800c602 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	69fa      	ldr	r2, [r7, #28]
 800c600:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	69fa      	ldr	r2, [r7, #28]
 800c606:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800c608:	69bb      	ldr	r3, [r7, #24]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	61fb      	str	r3, [r7, #28]
 800c60e:	e009      	b.n	800c624 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	891a      	ldrh	r2, [r3, #8]
 800c614:	887b      	ldrh	r3, [r7, #2]
 800c616:	4413      	add	r3, r2
 800c618:	b29a      	uxth	r2, r3
 800c61a:	69fb      	ldr	r3, [r7, #28]
 800c61c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	61fb      	str	r3, [r7, #28]
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d1f2      	bne.n	800c610 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800c62a:	887b      	ldrh	r3, [r7, #2]
 800c62c:	4619      	mov	r1, r3
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f7ff fb4c 	bl	800bccc <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800c634:	bf00      	nop
 800c636:	3720      	adds	r7, #32
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	f006 ffb5 	bl	80135b4 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800c64a:	bf00      	nop
 800c64c:	3708      	adds	r7, #8
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}

0800c652 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c652:	b480      	push	{r7}
 800c654:	b085      	sub	sp, #20
 800c656:	af00      	add	r7, sp, #0
 800c658:	4603      	mov	r3, r0
 800c65a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c65c:	2300      	movs	r3, #0
 800c65e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c660:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c664:	2b84      	cmp	r3, #132	; 0x84
 800c666:	d005      	beq.n	800c674 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c668:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	4413      	add	r3, r2
 800c670:	3303      	adds	r3, #3
 800c672:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c674:	68fb      	ldr	r3, [r7, #12]
}
 800c676:	4618      	mov	r0, r3
 800c678:	3714      	adds	r7, #20
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr

0800c682 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800c682:	b480      	push	{r7}
 800c684:	b083      	sub	sp, #12
 800c686:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c688:	f3ef 8305 	mrs	r3, IPSR
 800c68c:	607b      	str	r3, [r7, #4]
  return(result);
 800c68e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800c690:	2b00      	cmp	r3, #0
 800c692:	bf14      	ite	ne
 800c694:	2301      	movne	r3, #1
 800c696:	2300      	moveq	r3, #0
 800c698:	b2db      	uxtb	r3, r3
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	370c      	adds	r7, #12
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr

0800c6a6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c6a6:	b580      	push	{r7, lr}
 800c6a8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c6aa:	f002 f823 	bl	800e6f4 <vTaskStartScheduler>
  
  return osOK;
 800c6ae:	2300      	movs	r3, #0
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800c6b8:	f7ff ffe3 	bl	800c682 <inHandlerMode>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d003      	beq.n	800c6ca <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800c6c2:	f002 f94f 	bl	800e964 <xTaskGetTickCountFromISR>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	e002      	b.n	800c6d0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800c6ca:	f002 f93b 	bl	800e944 <xTaskGetTickCount>
 800c6ce:	4603      	mov	r3, r0
  }
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c6d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6d6:	b089      	sub	sp, #36	; 0x24
 800c6d8:	af04      	add	r7, sp, #16
 800c6da:	6078      	str	r0, [r7, #4]
 800c6dc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	695b      	ldr	r3, [r3, #20]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d020      	beq.n	800c728 <osThreadCreate+0x54>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	699b      	ldr	r3, [r3, #24]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d01c      	beq.n	800c728 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	685c      	ldr	r4, [r3, #4]
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681d      	ldr	r5, [r3, #0]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	691e      	ldr	r6, [r3, #16]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c700:	4618      	mov	r0, r3
 800c702:	f7ff ffa6 	bl	800c652 <makeFreeRtosPriority>
 800c706:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	695b      	ldr	r3, [r3, #20]
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c710:	9202      	str	r2, [sp, #8]
 800c712:	9301      	str	r3, [sp, #4]
 800c714:	9100      	str	r1, [sp, #0]
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	4632      	mov	r2, r6
 800c71a:	4629      	mov	r1, r5
 800c71c:	4620      	mov	r0, r4
 800c71e:	f001 fdd9 	bl	800e2d4 <xTaskCreateStatic>
 800c722:	4603      	mov	r3, r0
 800c724:	60fb      	str	r3, [r7, #12]
 800c726:	e01c      	b.n	800c762 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	685c      	ldr	r4, [r3, #4]
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c734:	b29e      	uxth	r6, r3
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7ff ff88 	bl	800c652 <makeFreeRtosPriority>
 800c742:	4602      	mov	r2, r0
 800c744:	f107 030c 	add.w	r3, r7, #12
 800c748:	9301      	str	r3, [sp, #4]
 800c74a:	9200      	str	r2, [sp, #0]
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	4632      	mov	r2, r6
 800c750:	4629      	mov	r1, r5
 800c752:	4620      	mov	r0, r4
 800c754:	f001 fe21 	bl	800e39a <xTaskCreate>
 800c758:	4603      	mov	r3, r0
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d001      	beq.n	800c762 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c75e:	2300      	movs	r3, #0
 800c760:	e000      	b.n	800c764 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c762:	68fb      	ldr	r3, [r7, #12]
}
 800c764:	4618      	mov	r0, r3
 800c766:	3714      	adds	r7, #20
 800c768:	46bd      	mov	sp, r7
 800c76a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c76c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b084      	sub	sp, #16
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d001      	beq.n	800c782 <osDelay+0x16>
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	e000      	b.n	800c784 <osDelay+0x18>
 800c782:	2301      	movs	r3, #1
 800c784:	4618      	mov	r0, r3
 800c786:	f001 ff7b 	bl	800e680 <vTaskDelay>
  
  return osOK;
 800c78a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3710      	adds	r7, #16
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}

0800c794 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	685b      	ldr	r3, [r3, #4]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d007      	beq.n	800c7b4 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	2001      	movs	r0, #1
 800c7ac:	f000 fc80 	bl	800d0b0 <xQueueCreateMutexStatic>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	e003      	b.n	800c7bc <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800c7b4:	2001      	movs	r0, #1
 800c7b6:	f000 fc63 	bl	800d080 <xQueueCreateMutex>
 800c7ba:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3708      	adds	r7, #8
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b084      	sub	sp, #16
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d101      	bne.n	800c7dc <osMutexWait+0x18>
    return osErrorParameter;
 800c7d8:	2380      	movs	r3, #128	; 0x80
 800c7da:	e03a      	b.n	800c852 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7e6:	d103      	bne.n	800c7f0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800c7e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c7ec:	60fb      	str	r3, [r7, #12]
 800c7ee:	e009      	b.n	800c804 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d006      	beq.n	800c804 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d101      	bne.n	800c804 <osMutexWait+0x40>
      ticks = 1;
 800c800:	2301      	movs	r3, #1
 800c802:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800c804:	f7ff ff3d 	bl	800c682 <inHandlerMode>
 800c808:	4603      	mov	r3, r0
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d017      	beq.n	800c83e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800c80e:	f107 0308 	add.w	r3, r7, #8
 800c812:	461a      	mov	r2, r3
 800c814:	2100      	movs	r1, #0
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f001 fb76 	bl	800df08 <xQueueReceiveFromISR>
 800c81c:	4603      	mov	r3, r0
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d001      	beq.n	800c826 <osMutexWait+0x62>
      return osErrorOS;
 800c822:	23ff      	movs	r3, #255	; 0xff
 800c824:	e015      	b.n	800c852 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d011      	beq.n	800c850 <osMutexWait+0x8c>
 800c82c:	4b0b      	ldr	r3, [pc, #44]	; (800c85c <osMutexWait+0x98>)
 800c82e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c832:	601a      	str	r2, [r3, #0]
 800c834:	f3bf 8f4f 	dsb	sy
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	e008      	b.n	800c850 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800c83e:	68f9      	ldr	r1, [r7, #12]
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f001 f98b 	bl	800db5c <xQueueSemaphoreTake>
 800c846:	4603      	mov	r3, r0
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d001      	beq.n	800c850 <osMutexWait+0x8c>
    return osErrorOS;
 800c84c:	23ff      	movs	r3, #255	; 0xff
 800c84e:	e000      	b.n	800c852 <osMutexWait+0x8e>
  }
  
  return osOK;
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	3710      	adds	r7, #16
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	e000ed04 	.word	0xe000ed04

0800c860 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b084      	sub	sp, #16
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800c868:	2300      	movs	r3, #0
 800c86a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800c86c:	2300      	movs	r3, #0
 800c86e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800c870:	f7ff ff07 	bl	800c682 <inHandlerMode>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d016      	beq.n	800c8a8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800c87a:	f107 0308 	add.w	r3, r7, #8
 800c87e:	4619      	mov	r1, r3
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f000 fed7 	bl	800d634 <xQueueGiveFromISR>
 800c886:	4603      	mov	r3, r0
 800c888:	2b01      	cmp	r3, #1
 800c88a:	d001      	beq.n	800c890 <osMutexRelease+0x30>
      return osErrorOS;
 800c88c:	23ff      	movs	r3, #255	; 0xff
 800c88e:	e017      	b.n	800c8c0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d013      	beq.n	800c8be <osMutexRelease+0x5e>
 800c896:	4b0c      	ldr	r3, [pc, #48]	; (800c8c8 <osMutexRelease+0x68>)
 800c898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c89c:	601a      	str	r2, [r3, #0]
 800c89e:	f3bf 8f4f 	dsb	sy
 800c8a2:	f3bf 8f6f 	isb	sy
 800c8a6:	e00a      	b.n	800c8be <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 fc1a 	bl	800d0e8 <xQueueGenericSend>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	2b01      	cmp	r3, #1
 800c8b8:	d001      	beq.n	800c8be <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800c8ba:	23ff      	movs	r3, #255	; 0xff
 800c8bc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800c8be:	68fb      	ldr	r3, [r7, #12]
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3710      	adds	r7, #16
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	e000ed04 	.word	0xe000ed04

0800c8cc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b084      	sub	sp, #16
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
 800c8d4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d101      	bne.n	800c8e4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800c8e0:	2380      	movs	r3, #128	; 0x80
 800c8e2:	e03a      	b.n	800c95a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ee:	d103      	bne.n	800c8f8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800c8f0:	f04f 33ff 	mov.w	r3, #4294967295
 800c8f4:	60fb      	str	r3, [r7, #12]
 800c8f6:	e009      	b.n	800c90c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d006      	beq.n	800c90c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d101      	bne.n	800c90c <osSemaphoreWait+0x40>
      ticks = 1;
 800c908:	2301      	movs	r3, #1
 800c90a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800c90c:	f7ff feb9 	bl	800c682 <inHandlerMode>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d017      	beq.n	800c946 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800c916:	f107 0308 	add.w	r3, r7, #8
 800c91a:	461a      	mov	r2, r3
 800c91c:	2100      	movs	r1, #0
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f001 faf2 	bl	800df08 <xQueueReceiveFromISR>
 800c924:	4603      	mov	r3, r0
 800c926:	2b01      	cmp	r3, #1
 800c928:	d001      	beq.n	800c92e <osSemaphoreWait+0x62>
      return osErrorOS;
 800c92a:	23ff      	movs	r3, #255	; 0xff
 800c92c:	e015      	b.n	800c95a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d011      	beq.n	800c958 <osSemaphoreWait+0x8c>
 800c934:	4b0b      	ldr	r3, [pc, #44]	; (800c964 <osSemaphoreWait+0x98>)
 800c936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c93a:	601a      	str	r2, [r3, #0]
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	f3bf 8f6f 	isb	sy
 800c944:	e008      	b.n	800c958 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800c946:	68f9      	ldr	r1, [r7, #12]
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f001 f907 	bl	800db5c <xQueueSemaphoreTake>
 800c94e:	4603      	mov	r3, r0
 800c950:	2b01      	cmp	r3, #1
 800c952:	d001      	beq.n	800c958 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800c954:	23ff      	movs	r3, #255	; 0xff
 800c956:	e000      	b.n	800c95a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3710      	adds	r7, #16
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	e000ed04 	.word	0xe000ed04

0800c968 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800c970:	2300      	movs	r3, #0
 800c972:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800c974:	2300      	movs	r3, #0
 800c976:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800c978:	f7ff fe83 	bl	800c682 <inHandlerMode>
 800c97c:	4603      	mov	r3, r0
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d016      	beq.n	800c9b0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800c982:	f107 0308 	add.w	r3, r7, #8
 800c986:	4619      	mov	r1, r3
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 fe53 	bl	800d634 <xQueueGiveFromISR>
 800c98e:	4603      	mov	r3, r0
 800c990:	2b01      	cmp	r3, #1
 800c992:	d001      	beq.n	800c998 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800c994:	23ff      	movs	r3, #255	; 0xff
 800c996:	e017      	b.n	800c9c8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d013      	beq.n	800c9c6 <osSemaphoreRelease+0x5e>
 800c99e:	4b0c      	ldr	r3, [pc, #48]	; (800c9d0 <osSemaphoreRelease+0x68>)
 800c9a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9a4:	601a      	str	r2, [r3, #0]
 800c9a6:	f3bf 8f4f 	dsb	sy
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	e00a      	b.n	800c9c6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 fb96 	bl	800d0e8 <xQueueGenericSend>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b01      	cmp	r3, #1
 800c9c0:	d001      	beq.n	800c9c6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800c9c2:	23ff      	movs	r3, #255	; 0xff
 800c9c4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3710      	adds	r7, #16
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}
 800c9d0:	e000ed04 	.word	0xe000ed04

0800c9d4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800c9d4:	b590      	push	{r4, r7, lr}
 800c9d6:	b085      	sub	sp, #20
 800c9d8:	af02      	add	r7, sp, #8
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	689b      	ldr	r3, [r3, #8]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d011      	beq.n	800ca0a <osMessageCreate+0x36>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	68db      	ldr	r3, [r3, #12]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d00d      	beq.n	800ca0a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6818      	ldr	r0, [r3, #0]
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6859      	ldr	r1, [r3, #4]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	689a      	ldr	r2, [r3, #8]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	68db      	ldr	r3, [r3, #12]
 800c9fe:	2400      	movs	r4, #0
 800ca00:	9400      	str	r4, [sp, #0]
 800ca02:	f000 f9e1 	bl	800cdc8 <xQueueGenericCreateStatic>
 800ca06:	4603      	mov	r3, r0
 800ca08:	e008      	b.n	800ca1c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6818      	ldr	r0, [r3, #0]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	2200      	movs	r2, #0
 800ca14:	4619      	mov	r1, r3
 800ca16:	f000 fa59 	bl	800cecc <xQueueGenericCreate>
 800ca1a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	370c      	adds	r7, #12
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd90      	pop	{r4, r7, pc}

0800ca24 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b086      	sub	sp, #24
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ca30:	2300      	movs	r3, #0
 800ca32:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d101      	bne.n	800ca42 <osMessagePut+0x1e>
    ticks = 1;
 800ca3e:	2301      	movs	r3, #1
 800ca40:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ca42:	f7ff fe1e 	bl	800c682 <inHandlerMode>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d018      	beq.n	800ca7e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ca4c:	f107 0210 	add.w	r2, r7, #16
 800ca50:	f107 0108 	add.w	r1, r7, #8
 800ca54:	2300      	movs	r3, #0
 800ca56:	68f8      	ldr	r0, [r7, #12]
 800ca58:	f000 fd0a 	bl	800d470 <xQueueGenericSendFromISR>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d001      	beq.n	800ca66 <osMessagePut+0x42>
      return osErrorOS;
 800ca62:	23ff      	movs	r3, #255	; 0xff
 800ca64:	e018      	b.n	800ca98 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d014      	beq.n	800ca96 <osMessagePut+0x72>
 800ca6c:	4b0c      	ldr	r3, [pc, #48]	; (800caa0 <osMessagePut+0x7c>)
 800ca6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	e00b      	b.n	800ca96 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ca7e:	f107 0108 	add.w	r1, r7, #8
 800ca82:	2300      	movs	r3, #0
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	68f8      	ldr	r0, [r7, #12]
 800ca88:	f000 fb2e 	bl	800d0e8 <xQueueGenericSend>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d001      	beq.n	800ca96 <osMessagePut+0x72>
      return osErrorOS;
 800ca92:	23ff      	movs	r3, #255	; 0xff
 800ca94:	e000      	b.n	800ca98 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ca96:	2300      	movs	r3, #0
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3718      	adds	r7, #24
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	e000ed04 	.word	0xe000ed04

0800caa4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800caa4:	b590      	push	{r4, r7, lr}
 800caa6:	b08b      	sub	sp, #44	; 0x2c
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	60b9      	str	r1, [r7, #8]
 800caae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800cab4:	2300      	movs	r3, #0
 800cab6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d10a      	bne.n	800cad4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800cabe:	2380      	movs	r3, #128	; 0x80
 800cac0:	617b      	str	r3, [r7, #20]
    return event;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	461c      	mov	r4, r3
 800cac6:	f107 0314 	add.w	r3, r7, #20
 800caca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cace:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cad2:	e054      	b.n	800cb7e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800cad4:	2300      	movs	r3, #0
 800cad6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800cad8:	2300      	movs	r3, #0
 800cada:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cae2:	d103      	bne.n	800caec <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800cae4:	f04f 33ff 	mov.w	r3, #4294967295
 800cae8:	627b      	str	r3, [r7, #36]	; 0x24
 800caea:	e009      	b.n	800cb00 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d006      	beq.n	800cb00 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800caf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d101      	bne.n	800cb00 <osMessageGet+0x5c>
      ticks = 1;
 800cafc:	2301      	movs	r3, #1
 800cafe:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800cb00:	f7ff fdbf 	bl	800c682 <inHandlerMode>
 800cb04:	4603      	mov	r3, r0
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d01c      	beq.n	800cb44 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800cb0a:	f107 0220 	add.w	r2, r7, #32
 800cb0e:	f107 0314 	add.w	r3, r7, #20
 800cb12:	3304      	adds	r3, #4
 800cb14:	4619      	mov	r1, r3
 800cb16:	68b8      	ldr	r0, [r7, #8]
 800cb18:	f001 f9f6 	bl	800df08 <xQueueReceiveFromISR>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	d102      	bne.n	800cb28 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800cb22:	2310      	movs	r3, #16
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	e001      	b.n	800cb2c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800cb28:	2300      	movs	r3, #0
 800cb2a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cb2c:	6a3b      	ldr	r3, [r7, #32]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d01d      	beq.n	800cb6e <osMessageGet+0xca>
 800cb32:	4b15      	ldr	r3, [pc, #84]	; (800cb88 <osMessageGet+0xe4>)
 800cb34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb38:	601a      	str	r2, [r3, #0]
 800cb3a:	f3bf 8f4f 	dsb	sy
 800cb3e:	f3bf 8f6f 	isb	sy
 800cb42:	e014      	b.n	800cb6e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800cb44:	f107 0314 	add.w	r3, r7, #20
 800cb48:	3304      	adds	r3, #4
 800cb4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	68b8      	ldr	r0, [r7, #8]
 800cb50:	f000 fe58 	bl	800d804 <xQueueReceive>
 800cb54:	4603      	mov	r3, r0
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d102      	bne.n	800cb60 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800cb5a:	2310      	movs	r3, #16
 800cb5c:	617b      	str	r3, [r7, #20]
 800cb5e:	e006      	b.n	800cb6e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800cb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d101      	bne.n	800cb6a <osMessageGet+0xc6>
 800cb66:	2300      	movs	r3, #0
 800cb68:	e000      	b.n	800cb6c <osMessageGet+0xc8>
 800cb6a:	2340      	movs	r3, #64	; 0x40
 800cb6c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	461c      	mov	r4, r3
 800cb72:	f107 0314 	add.w	r3, r7, #20
 800cb76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	372c      	adds	r7, #44	; 0x2c
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd90      	pop	{r4, r7, pc}
 800cb86:	bf00      	nop
 800cb88:	e000ed04 	.word	0xe000ed04

0800cb8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f103 0208 	add.w	r2, r3, #8
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f04f 32ff 	mov.w	r2, #4294967295
 800cba4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f103 0208 	add.w	r2, r3, #8
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f103 0208 	add.w	r2, r3, #8
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cbc0:	bf00      	nop
 800cbc2:	370c      	adds	r7, #12
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b083      	sub	sp, #12
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cbda:	bf00      	nop
 800cbdc:	370c      	adds	r7, #12
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe4:	4770      	bx	lr

0800cbe6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cbe6:	b480      	push	{r7}
 800cbe8:	b085      	sub	sp, #20
 800cbea:	af00      	add	r7, sp, #0
 800cbec:	6078      	str	r0, [r7, #4]
 800cbee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	685b      	ldr	r3, [r3, #4]
 800cbf4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	68fa      	ldr	r2, [r7, #12]
 800cbfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	689a      	ldr	r2, [r3, #8]
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	683a      	ldr	r2, [r7, #0]
 800cc0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	683a      	ldr	r2, [r7, #0]
 800cc10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	1c5a      	adds	r2, r3, #1
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	601a      	str	r2, [r3, #0]
}
 800cc22:	bf00      	nop
 800cc24:	3714      	adds	r7, #20
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr

0800cc2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc2e:	b480      	push	{r7}
 800cc30:	b085      	sub	sp, #20
 800cc32:	af00      	add	r7, sp, #0
 800cc34:	6078      	str	r0, [r7, #4]
 800cc36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc44:	d103      	bne.n	800cc4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	691b      	ldr	r3, [r3, #16]
 800cc4a:	60fb      	str	r3, [r7, #12]
 800cc4c:	e00c      	b.n	800cc68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	3308      	adds	r3, #8
 800cc52:	60fb      	str	r3, [r7, #12]
 800cc54:	e002      	b.n	800cc5c <vListInsert+0x2e>
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	685b      	ldr	r3, [r3, #4]
 800cc5a:	60fb      	str	r3, [r7, #12]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	68ba      	ldr	r2, [r7, #8]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d2f6      	bcs.n	800cc56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	685a      	ldr	r2, [r3, #4]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	685b      	ldr	r3, [r3, #4]
 800cc74:	683a      	ldr	r2, [r7, #0]
 800cc76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	68fa      	ldr	r2, [r7, #12]
 800cc7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	683a      	ldr	r2, [r7, #0]
 800cc82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	687a      	ldr	r2, [r7, #4]
 800cc88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	1c5a      	adds	r2, r3, #1
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	601a      	str	r2, [r3, #0]
}
 800cc94:	bf00      	nop
 800cc96:	3714      	adds	r7, #20
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9e:	4770      	bx	lr

0800cca0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cca0:	b480      	push	{r7}
 800cca2:	b085      	sub	sp, #20
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	691b      	ldr	r3, [r3, #16]
 800ccac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	685b      	ldr	r3, [r3, #4]
 800ccb2:	687a      	ldr	r2, [r7, #4]
 800ccb4:	6892      	ldr	r2, [r2, #8]
 800ccb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	689b      	ldr	r3, [r3, #8]
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	6852      	ldr	r2, [r2, #4]
 800ccc0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	685b      	ldr	r3, [r3, #4]
 800ccc6:	687a      	ldr	r2, [r7, #4]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d103      	bne.n	800ccd4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	689a      	ldr	r2, [r3, #8]
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	1e5a      	subs	r2, r3, #1
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	681b      	ldr	r3, [r3, #0]
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3714      	adds	r7, #20
 800ccec:	46bd      	mov	sp, r7
 800ccee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf2:	4770      	bx	lr

0800ccf4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b084      	sub	sp, #16
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d10c      	bne.n	800cd22 <xQueueGenericReset+0x2e>
	__asm volatile
 800cd08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd0c:	b672      	cpsid	i
 800cd0e:	f383 8811 	msr	BASEPRI, r3
 800cd12:	f3bf 8f6f 	isb	sy
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	b662      	cpsie	i
 800cd1c:	60bb      	str	r3, [r7, #8]
}
 800cd1e:	bf00      	nop
 800cd20:	e7fe      	b.n	800cd20 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800cd22:	f002 fe45 	bl	800f9b0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681a      	ldr	r2, [r3, #0]
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd2e:	68f9      	ldr	r1, [r7, #12]
 800cd30:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cd32:	fb01 f303 	mul.w	r3, r1, r3
 800cd36:	441a      	add	r2, r3
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	2200      	movs	r2, #0
 800cd40:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	681a      	ldr	r2, [r3, #0]
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681a      	ldr	r2, [r3, #0]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd52:	3b01      	subs	r3, #1
 800cd54:	68f9      	ldr	r1, [r7, #12]
 800cd56:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cd58:	fb01 f303 	mul.w	r3, r1, r3
 800cd5c:	441a      	add	r2, r3
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	22ff      	movs	r2, #255	; 0xff
 800cd66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	22ff      	movs	r2, #255	; 0xff
 800cd6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d114      	bne.n	800cda2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	691b      	ldr	r3, [r3, #16]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d01a      	beq.n	800cdb6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	3310      	adds	r3, #16
 800cd84:	4618      	mov	r0, r3
 800cd86:	f001 ff6b 	bl	800ec60 <xTaskRemoveFromEventList>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d012      	beq.n	800cdb6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cd90:	4b0c      	ldr	r3, [pc, #48]	; (800cdc4 <xQueueGenericReset+0xd0>)
 800cd92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd96:	601a      	str	r2, [r3, #0]
 800cd98:	f3bf 8f4f 	dsb	sy
 800cd9c:	f3bf 8f6f 	isb	sy
 800cda0:	e009      	b.n	800cdb6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	3310      	adds	r3, #16
 800cda6:	4618      	mov	r0, r3
 800cda8:	f7ff fef0 	bl	800cb8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	3324      	adds	r3, #36	; 0x24
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f7ff feeb 	bl	800cb8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cdb6:	f002 fe2f 	bl	800fa18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cdba:	2301      	movs	r3, #1
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}
 800cdc4:	e000ed04 	.word	0xe000ed04

0800cdc8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b08e      	sub	sp, #56	; 0x38
 800cdcc:	af02      	add	r7, sp, #8
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	60b9      	str	r1, [r7, #8]
 800cdd2:	607a      	str	r2, [r7, #4]
 800cdd4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d10c      	bne.n	800cdf6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800cddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde0:	b672      	cpsid	i
 800cde2:	f383 8811 	msr	BASEPRI, r3
 800cde6:	f3bf 8f6f 	isb	sy
 800cdea:	f3bf 8f4f 	dsb	sy
 800cdee:	b662      	cpsie	i
 800cdf0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cdf2:	bf00      	nop
 800cdf4:	e7fe      	b.n	800cdf4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d10c      	bne.n	800ce16 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800cdfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce00:	b672      	cpsid	i
 800ce02:	f383 8811 	msr	BASEPRI, r3
 800ce06:	f3bf 8f6f 	isb	sy
 800ce0a:	f3bf 8f4f 	dsb	sy
 800ce0e:	b662      	cpsie	i
 800ce10:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce12:	bf00      	nop
 800ce14:	e7fe      	b.n	800ce14 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d002      	beq.n	800ce22 <xQueueGenericCreateStatic+0x5a>
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d001      	beq.n	800ce26 <xQueueGenericCreateStatic+0x5e>
 800ce22:	2301      	movs	r3, #1
 800ce24:	e000      	b.n	800ce28 <xQueueGenericCreateStatic+0x60>
 800ce26:	2300      	movs	r3, #0
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d10c      	bne.n	800ce46 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800ce2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce30:	b672      	cpsid	i
 800ce32:	f383 8811 	msr	BASEPRI, r3
 800ce36:	f3bf 8f6f 	isb	sy
 800ce3a:	f3bf 8f4f 	dsb	sy
 800ce3e:	b662      	cpsie	i
 800ce40:	623b      	str	r3, [r7, #32]
}
 800ce42:	bf00      	nop
 800ce44:	e7fe      	b.n	800ce44 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d102      	bne.n	800ce52 <xQueueGenericCreateStatic+0x8a>
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d101      	bne.n	800ce56 <xQueueGenericCreateStatic+0x8e>
 800ce52:	2301      	movs	r3, #1
 800ce54:	e000      	b.n	800ce58 <xQueueGenericCreateStatic+0x90>
 800ce56:	2300      	movs	r3, #0
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d10c      	bne.n	800ce76 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce60:	b672      	cpsid	i
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	b662      	cpsie	i
 800ce70:	61fb      	str	r3, [r7, #28]
}
 800ce72:	bf00      	nop
 800ce74:	e7fe      	b.n	800ce74 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ce76:	2350      	movs	r3, #80	; 0x50
 800ce78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ce7a:	697b      	ldr	r3, [r7, #20]
 800ce7c:	2b50      	cmp	r3, #80	; 0x50
 800ce7e:	d00c      	beq.n	800ce9a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800ce80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce84:	b672      	cpsid	i
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	b662      	cpsie	i
 800ce94:	61bb      	str	r3, [r7, #24]
}
 800ce96:	bf00      	nop
 800ce98:	e7fe      	b.n	800ce98 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ce9a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800cea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d00d      	beq.n	800cec2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cea8:	2201      	movs	r2, #1
 800ceaa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ceae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ceb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb4:	9300      	str	r3, [sp, #0]
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	687a      	ldr	r2, [r7, #4]
 800ceba:	68b9      	ldr	r1, [r7, #8]
 800cebc:	68f8      	ldr	r0, [r7, #12]
 800cebe:	f000 f871 	bl	800cfa4 <prvInitialiseNewQueue>
		{
			//traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cec4:	4618      	mov	r0, r3
 800cec6:	3730      	adds	r7, #48	; 0x30
 800cec8:	46bd      	mov	sp, r7
 800ceca:	bd80      	pop	{r7, pc}

0800cecc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b08a      	sub	sp, #40	; 0x28
 800ced0:	af02      	add	r7, sp, #8
 800ced2:	60f8      	str	r0, [r7, #12]
 800ced4:	60b9      	str	r1, [r7, #8]
 800ced6:	4613      	mov	r3, r2
 800ced8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d10c      	bne.n	800cefa <xQueueGenericCreate+0x2e>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee4:	b672      	cpsid	i
 800cee6:	f383 8811 	msr	BASEPRI, r3
 800ceea:	f3bf 8f6f 	isb	sy
 800ceee:	f3bf 8f4f 	dsb	sy
 800cef2:	b662      	cpsie	i
 800cef4:	613b      	str	r3, [r7, #16]
}
 800cef6:	bf00      	nop
 800cef8:	e7fe      	b.n	800cef8 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d102      	bne.n	800cf06 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800cf00:	2300      	movs	r3, #0
 800cf02:	61fb      	str	r3, [r7, #28]
 800cf04:	e004      	b.n	800cf10 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	fb02 f303 	mul.w	r3, r2, r3
 800cf0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cf10:	69fb      	ldr	r3, [r7, #28]
 800cf12:	3350      	adds	r3, #80	; 0x50
 800cf14:	4618      	mov	r0, r3
 800cf16:	f002 fe75 	bl	800fc04 <pvPortMalloc>
 800cf1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cf1c:	69bb      	ldr	r3, [r7, #24]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d012      	beq.n	800cf48 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cf22:	69bb      	ldr	r3, [r7, #24]
 800cf24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	3350      	adds	r3, #80	; 0x50
 800cf2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	2200      	movs	r2, #0
 800cf30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cf34:	79fa      	ldrb	r2, [r7, #7]
 800cf36:	69bb      	ldr	r3, [r7, #24]
 800cf38:	9300      	str	r3, [sp, #0]
 800cf3a:	4613      	mov	r3, r2
 800cf3c:	697a      	ldr	r2, [r7, #20]
 800cf3e:	68b9      	ldr	r1, [r7, #8]
 800cf40:	68f8      	ldr	r0, [r7, #12]
 800cf42:	f000 f82f 	bl	800cfa4 <prvInitialiseNewQueue>
 800cf46:	e027      	b.n	800cf98 <xQueueGenericCreate+0xcc>
		}
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
 800cf48:	79fb      	ldrb	r3, [r7, #7]
 800cf4a:	2b04      	cmp	r3, #4
 800cf4c:	d824      	bhi.n	800cf98 <xQueueGenericCreate+0xcc>
 800cf4e:	a201      	add	r2, pc, #4	; (adr r2, 800cf54 <xQueueGenericCreate+0x88>)
 800cf50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf54:	0800cf69 	.word	0x0800cf69
 800cf58:	0800cf81 	.word	0x0800cf81
 800cf5c:	0800cf99 	.word	0x0800cf99
 800cf60:	0800cf75 	.word	0x0800cf75
 800cf64:	0800cf8d 	.word	0x0800cf8d
 800cf68:	68fa      	ldr	r2, [r7, #12]
 800cf6a:	2100      	movs	r1, #0
 800cf6c:	2041      	movs	r0, #65	; 0x41
 800cf6e:	f010 f891 	bl	801d094 <xTraceEventCreate2>
 800cf72:	e010      	b.n	800cf96 <xQueueGenericCreate+0xca>
 800cf74:	2200      	movs	r2, #0
 800cf76:	2100      	movs	r1, #0
 800cf78:	2042      	movs	r0, #66	; 0x42
 800cf7a:	f010 f88b 	bl	801d094 <xTraceEventCreate2>
 800cf7e:	e00a      	b.n	800cf96 <xQueueGenericCreate+0xca>
 800cf80:	2200      	movs	r2, #0
 800cf82:	2100      	movs	r1, #0
 800cf84:	2043      	movs	r0, #67	; 0x43
 800cf86:	f010 f885 	bl	801d094 <xTraceEventCreate2>
 800cf8a:	e004      	b.n	800cf96 <xQueueGenericCreate+0xca>
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	2100      	movs	r1, #0
 800cf90:	2047      	movs	r0, #71	; 0x47
 800cf92:	f010 f87f 	bl	801d094 <xTraceEventCreate2>
 800cf96:	bf00      	nop
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cf98:	69bb      	ldr	r3, [r7, #24]
	}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3720      	adds	r7, #32
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop

0800cfa4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b084      	sub	sp, #16
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	607a      	str	r2, [r7, #4]
 800cfb0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cfb2:	68bb      	ldr	r3, [r7, #8]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d103      	bne.n	800cfc0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cfb8:	69bb      	ldr	r3, [r7, #24]
 800cfba:	69ba      	ldr	r2, [r7, #24]
 800cfbc:	601a      	str	r2, [r3, #0]
 800cfbe:	e002      	b.n	800cfc6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	687a      	ldr	r2, [r7, #4]
 800cfc4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cfc6:	69bb      	ldr	r3, [r7, #24]
 800cfc8:	68fa      	ldr	r2, [r7, #12]
 800cfca:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	68ba      	ldr	r2, [r7, #8]
 800cfd0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cfd2:	2101      	movs	r1, #1
 800cfd4:	69b8      	ldr	r0, [r7, #24]
 800cfd6:	f7ff fe8d 	bl	800ccf4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cfda:	69bb      	ldr	r3, [r7, #24]
 800cfdc:	78fa      	ldrb	r2, [r7, #3]
 800cfde:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800cfe8:	2b04      	cmp	r3, #4
 800cfea:	d829      	bhi.n	800d040 <prvInitialiseNewQueue+0x9c>
 800cfec:	a201      	add	r2, pc, #4	; (adr r2, 800cff4 <prvInitialiseNewQueue+0x50>)
 800cfee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff2:	bf00      	nop
 800cff4:	0800d009 	.word	0x0800d009
 800cff8:	0800d025 	.word	0x0800d025
 800cffc:	0800d041 	.word	0x0800d041
 800d000:	0800d017 	.word	0x0800d017
 800d004:	0800d033 	.word	0x0800d033
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	4a0f      	ldr	r2, [pc, #60]	; (800d048 <prvInitialiseNewQueue+0xa4>)
 800d00c:	69b9      	ldr	r1, [r7, #24]
 800d00e:	2011      	movs	r0, #17
 800d010:	f010 fbb0 	bl	801d774 <xTraceObjectRegisterWithoutHandle>
 800d014:	e013      	b.n	800d03e <prvInitialiseNewQueue+0x9a>
 800d016:	2300      	movs	r3, #0
 800d018:	4a0b      	ldr	r2, [pc, #44]	; (800d048 <prvInitialiseNewQueue+0xa4>)
 800d01a:	69b9      	ldr	r1, [r7, #24]
 800d01c:	2012      	movs	r0, #18
 800d01e:	f010 fba9 	bl	801d774 <xTraceObjectRegisterWithoutHandle>
 800d022:	e00c      	b.n	800d03e <prvInitialiseNewQueue+0x9a>
 800d024:	2300      	movs	r3, #0
 800d026:	4a08      	ldr	r2, [pc, #32]	; (800d048 <prvInitialiseNewQueue+0xa4>)
 800d028:	69b9      	ldr	r1, [r7, #24]
 800d02a:	2013      	movs	r0, #19
 800d02c:	f010 fba2 	bl	801d774 <xTraceObjectRegisterWithoutHandle>
 800d030:	e005      	b.n	800d03e <prvInitialiseNewQueue+0x9a>
 800d032:	2300      	movs	r3, #0
 800d034:	4a04      	ldr	r2, [pc, #16]	; (800d048 <prvInitialiseNewQueue+0xa4>)
 800d036:	69b9      	ldr	r1, [r7, #24]
 800d038:	2017      	movs	r0, #23
 800d03a:	f010 fb9b 	bl	801d774 <xTraceObjectRegisterWithoutHandle>
 800d03e:	bf00      	nop
}
 800d040:	bf00      	nop
 800d042:	3710      	adds	r7, #16
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}
 800d048:	080214cc 	.word	0x080214cc

0800d04c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d00e      	beq.n	800d078 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2200      	movs	r2, #0
 800d05e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2200      	movs	r2, #0
 800d06a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d06c:	2300      	movs	r3, #0
 800d06e:	2200      	movs	r2, #0
 800d070:	2100      	movs	r1, #0
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f000 f838 	bl	800d0e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d078:	bf00      	nop
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d080:	b580      	push	{r7, lr}
 800d082:	b086      	sub	sp, #24
 800d084:	af00      	add	r7, sp, #0
 800d086:	4603      	mov	r3, r0
 800d088:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d08a:	2301      	movs	r3, #1
 800d08c:	617b      	str	r3, [r7, #20]
 800d08e:	2300      	movs	r3, #0
 800d090:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d092:	79fb      	ldrb	r3, [r7, #7]
 800d094:	461a      	mov	r2, r3
 800d096:	6939      	ldr	r1, [r7, #16]
 800d098:	6978      	ldr	r0, [r7, #20]
 800d09a:	f7ff ff17 	bl	800cecc <xQueueGenericCreate>
 800d09e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d0a0:	68f8      	ldr	r0, [r7, #12]
 800d0a2:	f7ff ffd3 	bl	800d04c <prvInitialiseMutex>

		return xNewQueue;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
	}
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	3718      	adds	r7, #24
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	bd80      	pop	{r7, pc}

0800d0b0 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b088      	sub	sp, #32
 800d0b4:	af02      	add	r7, sp, #8
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	6039      	str	r1, [r7, #0]
 800d0ba:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d0bc:	2301      	movs	r3, #1
 800d0be:	617b      	str	r3, [r7, #20]
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d0c4:	79fb      	ldrb	r3, [r7, #7]
 800d0c6:	9300      	str	r3, [sp, #0]
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	6939      	ldr	r1, [r7, #16]
 800d0ce:	6978      	ldr	r0, [r7, #20]
 800d0d0:	f7ff fe7a 	bl	800cdc8 <xQueueGenericCreateStatic>
 800d0d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d0d6:	68f8      	ldr	r0, [r7, #12]
 800d0d8:	f7ff ffb8 	bl	800d04c <prvInitialiseMutex>

		return xNewQueue;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
	}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3718      	adds	r7, #24
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
	...

0800d0e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b08e      	sub	sp, #56	; 0x38
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
 800d0f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d100:	2b00      	cmp	r3, #0
 800d102:	d10c      	bne.n	800d11e <xQueueGenericSend+0x36>
	__asm volatile
 800d104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d108:	b672      	cpsid	i
 800d10a:	f383 8811 	msr	BASEPRI, r3
 800d10e:	f3bf 8f6f 	isb	sy
 800d112:	f3bf 8f4f 	dsb	sy
 800d116:	b662      	cpsie	i
 800d118:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d11a:	bf00      	nop
 800d11c:	e7fe      	b.n	800d11c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d103      	bne.n	800d12c <xQueueGenericSend+0x44>
 800d124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d101      	bne.n	800d130 <xQueueGenericSend+0x48>
 800d12c:	2301      	movs	r3, #1
 800d12e:	e000      	b.n	800d132 <xQueueGenericSend+0x4a>
 800d130:	2300      	movs	r3, #0
 800d132:	2b00      	cmp	r3, #0
 800d134:	d10c      	bne.n	800d150 <xQueueGenericSend+0x68>
	__asm volatile
 800d136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13a:	b672      	cpsid	i
 800d13c:	f383 8811 	msr	BASEPRI, r3
 800d140:	f3bf 8f6f 	isb	sy
 800d144:	f3bf 8f4f 	dsb	sy
 800d148:	b662      	cpsie	i
 800d14a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d14c:	bf00      	nop
 800d14e:	e7fe      	b.n	800d14e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	2b02      	cmp	r3, #2
 800d154:	d103      	bne.n	800d15e <xQueueGenericSend+0x76>
 800d156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d15a:	2b01      	cmp	r3, #1
 800d15c:	d101      	bne.n	800d162 <xQueueGenericSend+0x7a>
 800d15e:	2301      	movs	r3, #1
 800d160:	e000      	b.n	800d164 <xQueueGenericSend+0x7c>
 800d162:	2300      	movs	r3, #0
 800d164:	2b00      	cmp	r3, #0
 800d166:	d10c      	bne.n	800d182 <xQueueGenericSend+0x9a>
	__asm volatile
 800d168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d16c:	b672      	cpsid	i
 800d16e:	f383 8811 	msr	BASEPRI, r3
 800d172:	f3bf 8f6f 	isb	sy
 800d176:	f3bf 8f4f 	dsb	sy
 800d17a:	b662      	cpsie	i
 800d17c:	623b      	str	r3, [r7, #32]
}
 800d17e:	bf00      	nop
 800d180:	e7fe      	b.n	800d180 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d182:	f001 ff4b 	bl	800f01c <xTaskGetSchedulerState>
 800d186:	4603      	mov	r3, r0
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d102      	bne.n	800d192 <xQueueGenericSend+0xaa>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d101      	bne.n	800d196 <xQueueGenericSend+0xae>
 800d192:	2301      	movs	r3, #1
 800d194:	e000      	b.n	800d198 <xQueueGenericSend+0xb0>
 800d196:	2300      	movs	r3, #0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10c      	bne.n	800d1b6 <xQueueGenericSend+0xce>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a0:	b672      	cpsid	i
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	b662      	cpsie	i
 800d1b0:	61fb      	str	r3, [r7, #28]
}
 800d1b2:	bf00      	nop
 800d1b4:	e7fe      	b.n	800d1b4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1b6:	f002 fbfb 	bl	800f9b0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d302      	bcc.n	800d1cc <xQueueGenericSend+0xe4>
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	2b02      	cmp	r3, #2
 800d1ca:	d15e      	bne.n	800d28a <xQueueGenericSend+0x1a2>
			{
				traceQUEUE_SEND( pxQueue );
 800d1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1ce:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d1d2:	2b04      	cmp	r3, #4
 800d1d4:	d82f      	bhi.n	800d236 <xQueueGenericSend+0x14e>
 800d1d6:	a201      	add	r2, pc, #4	; (adr r2, 800d1dc <xQueueGenericSend+0xf4>)
 800d1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1dc:	0800d1f1 	.word	0x0800d1f1
 800d1e0:	0800d21f 	.word	0x0800d21f
 800d1e4:	0800d20d 	.word	0x0800d20d
 800d1e8:	0800d20d 	.word	0x0800d20d
 800d1ec:	0800d22b 	.word	0x0800d22b
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d101      	bne.n	800d1fa <xQueueGenericSend+0x112>
 800d1f6:	2050      	movs	r0, #80	; 0x50
 800d1f8:	e000      	b.n	800d1fc <xQueueGenericSend+0x114>
 800d1fa:	20c0      	movs	r0, #192	; 0xc0
 800d1fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d1fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d202:	3301      	adds	r3, #1
 800d204:	461a      	mov	r2, r3
 800d206:	f00f ff45 	bl	801d094 <xTraceEventCreate2>
 800d20a:	e013      	b.n	800d234 <xQueueGenericSend+0x14c>
 800d20c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d212:	3301      	adds	r3, #1
 800d214:	461a      	mov	r2, r3
 800d216:	2051      	movs	r0, #81	; 0x51
 800d218:	f00f ff3c 	bl	801d094 <xTraceEventCreate2>
 800d21c:	e00a      	b.n	800d234 <xQueueGenericSend+0x14c>
 800d21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d220:	4619      	mov	r1, r3
 800d222:	2052      	movs	r0, #82	; 0x52
 800d224:	f00f fec0 	bl	801cfa8 <xTraceEventCreate1>
 800d228:	e004      	b.n	800d234 <xQueueGenericSend+0x14c>
 800d22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d22c:	4619      	mov	r1, r3
 800d22e:	20c5      	movs	r0, #197	; 0xc5
 800d230:	f00f feba 	bl	801cfa8 <xTraceEventCreate1>
 800d234:	bf00      	nop
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d236:	683a      	ldr	r2, [r7, #0]
 800d238:	68b9      	ldr	r1, [r7, #8]
 800d23a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d23c:	f000 ff3a 	bl	800e0b4 <prvCopyDataToQueue>
 800d240:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d246:	2b00      	cmp	r3, #0
 800d248:	d010      	beq.n	800d26c <xQueueGenericSend+0x184>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d24c:	3324      	adds	r3, #36	; 0x24
 800d24e:	4618      	mov	r0, r3
 800d250:	f001 fd06 	bl	800ec60 <xTaskRemoveFromEventList>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d013      	beq.n	800d282 <xQueueGenericSend+0x19a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d25a:	4b84      	ldr	r3, [pc, #528]	; (800d46c <xQueueGenericSend+0x384>)
 800d25c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d260:	601a      	str	r2, [r3, #0]
 800d262:	f3bf 8f4f 	dsb	sy
 800d266:	f3bf 8f6f 	isb	sy
 800d26a:	e00a      	b.n	800d282 <xQueueGenericSend+0x19a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d26c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d007      	beq.n	800d282 <xQueueGenericSend+0x19a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d272:	4b7e      	ldr	r3, [pc, #504]	; (800d46c <xQueueGenericSend+0x384>)
 800d274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d278:	601a      	str	r2, [r3, #0]
 800d27a:	f3bf 8f4f 	dsb	sy
 800d27e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d282:	f002 fbc9 	bl	800fa18 <vPortExitCritical>
				return pdPASS;
 800d286:	2301      	movs	r3, #1
 800d288:	e0ec      	b.n	800d464 <xQueueGenericSend+0x37c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d130      	bne.n	800d2f2 <xQueueGenericSend+0x20a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d290:	f002 fbc2 	bl	800fa18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 800d294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d296:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d29a:	2b04      	cmp	r3, #4
 800d29c:	d827      	bhi.n	800d2ee <xQueueGenericSend+0x206>
 800d29e:	a201      	add	r2, pc, #4	; (adr r2, 800d2a4 <xQueueGenericSend+0x1bc>)
 800d2a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2a4:	0800d2b9 	.word	0x0800d2b9
 800d2a8:	0800d2e3 	.word	0x0800d2e3
 800d2ac:	0800d2d3 	.word	0x0800d2d3
 800d2b0:	0800d2d3 	.word	0x0800d2d3
 800d2b4:	0800d2e3 	.word	0x0800d2e3
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d101      	bne.n	800d2c2 <xQueueGenericSend+0x1da>
 800d2be:	2053      	movs	r0, #83	; 0x53
 800d2c0:	e000      	b.n	800d2c4 <xQueueGenericSend+0x1dc>
 800d2c2:	20c1      	movs	r0, #193	; 0xc1
 800d2c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d2c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	f00f fee2 	bl	801d094 <xTraceEventCreate2>
 800d2d0:	e00c      	b.n	800d2ec <xQueueGenericSend+0x204>
 800d2d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2d8:	461a      	mov	r2, r3
 800d2da:	2054      	movs	r0, #84	; 0x54
 800d2dc:	f00f feda 	bl	801d094 <xTraceEventCreate2>
 800d2e0:	e004      	b.n	800d2ec <xQueueGenericSend+0x204>
 800d2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	2055      	movs	r0, #85	; 0x55
 800d2e8:	f00f fe5e 	bl	801cfa8 <xTraceEventCreate1>
 800d2ec:	bf00      	nop
					return errQUEUE_FULL;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	e0b8      	b.n	800d464 <xQueueGenericSend+0x37c>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d2f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d106      	bne.n	800d306 <xQueueGenericSend+0x21e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d2f8:	f107 0314 	add.w	r3, r7, #20
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f001 fd19 	bl	800ed34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d302:	2301      	movs	r3, #1
 800d304:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d306:	f002 fb87 	bl	800fa18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d30a:	f001 fa69 	bl	800e7e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d30e:	f002 fb4f 	bl	800f9b0 <vPortEnterCritical>
 800d312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d318:	b25b      	sxtb	r3, r3
 800d31a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d31e:	d103      	bne.n	800d328 <xQueueGenericSend+0x240>
 800d320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d322:	2200      	movs	r2, #0
 800d324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d32a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d32e:	b25b      	sxtb	r3, r3
 800d330:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d334:	d103      	bne.n	800d33e <xQueueGenericSend+0x256>
 800d336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d338:	2200      	movs	r2, #0
 800d33a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d33e:	f002 fb6b 	bl	800fa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d342:	1d3a      	adds	r2, r7, #4
 800d344:	f107 0314 	add.w	r3, r7, #20
 800d348:	4611      	mov	r1, r2
 800d34a:	4618      	mov	r0, r3
 800d34c:	f001 fd08 	bl	800ed60 <xTaskCheckForTimeOut>
 800d350:	4603      	mov	r3, r0
 800d352:	2b00      	cmp	r3, #0
 800d354:	d152      	bne.n	800d3fc <xQueueGenericSend+0x314>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d356:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d358:	f000 ffa4 	bl	800e2a4 <prvIsQueueFull>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d046      	beq.n	800d3f0 <xQueueGenericSend+0x308>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 800d362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d364:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d368:	2b04      	cmp	r3, #4
 800d36a:	d828      	bhi.n	800d3be <xQueueGenericSend+0x2d6>
 800d36c:	a201      	add	r2, pc, #4	; (adr r2, 800d374 <xQueueGenericSend+0x28c>)
 800d36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d372:	bf00      	nop
 800d374:	0800d389 	.word	0x0800d389
 800d378:	0800d3b3 	.word	0x0800d3b3
 800d37c:	0800d3a3 	.word	0x0800d3a3
 800d380:	0800d3a3 	.word	0x0800d3a3
 800d384:	0800d3b3 	.word	0x0800d3b3
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d101      	bne.n	800d392 <xQueueGenericSend+0x2aa>
 800d38e:	2056      	movs	r0, #86	; 0x56
 800d390:	e000      	b.n	800d394 <xQueueGenericSend+0x2ac>
 800d392:	20c2      	movs	r0, #194	; 0xc2
 800d394:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d39a:	461a      	mov	r2, r3
 800d39c:	f00f fe7a 	bl	801d094 <xTraceEventCreate2>
 800d3a0:	e00c      	b.n	800d3bc <xQueueGenericSend+0x2d4>
 800d3a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	2057      	movs	r0, #87	; 0x57
 800d3ac:	f00f fe72 	bl	801d094 <xTraceEventCreate2>
 800d3b0:	e004      	b.n	800d3bc <xQueueGenericSend+0x2d4>
 800d3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3b4:	4619      	mov	r1, r3
 800d3b6:	2058      	movs	r0, #88	; 0x58
 800d3b8:	f00f fdf6 	bl	801cfa8 <xTraceEventCreate1>
 800d3bc:	bf00      	nop
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3c0:	3310      	adds	r3, #16
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	4611      	mov	r1, r2
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f001 fc24 	bl	800ec14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d3cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3ce:	f000 ff01 	bl	800e1d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d3d2:	f001 fa13 	bl	800e7fc <xTaskResumeAll>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	f47f aeec 	bne.w	800d1b6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800d3de:	4b23      	ldr	r3, [pc, #140]	; (800d46c <xQueueGenericSend+0x384>)
 800d3e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3e4:	601a      	str	r2, [r3, #0]
 800d3e6:	f3bf 8f4f 	dsb	sy
 800d3ea:	f3bf 8f6f 	isb	sy
 800d3ee:	e6e2      	b.n	800d1b6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d3f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3f2:	f000 feef 	bl	800e1d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3f6:	f001 fa01 	bl	800e7fc <xTaskResumeAll>
 800d3fa:	e6dc      	b.n	800d1b6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d3fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3fe:	f000 fee9 	bl	800e1d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d402:	f001 f9fb 	bl	800e7fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 800d406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d408:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d40c:	2b04      	cmp	r3, #4
 800d40e:	d828      	bhi.n	800d462 <xQueueGenericSend+0x37a>
 800d410:	a201      	add	r2, pc, #4	; (adr r2, 800d418 <xQueueGenericSend+0x330>)
 800d412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d416:	bf00      	nop
 800d418:	0800d42d 	.word	0x0800d42d
 800d41c:	0800d457 	.word	0x0800d457
 800d420:	0800d447 	.word	0x0800d447
 800d424:	0800d447 	.word	0x0800d447
 800d428:	0800d457 	.word	0x0800d457
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d101      	bne.n	800d436 <xQueueGenericSend+0x34e>
 800d432:	2053      	movs	r0, #83	; 0x53
 800d434:	e000      	b.n	800d438 <xQueueGenericSend+0x350>
 800d436:	20c1      	movs	r0, #193	; 0xc1
 800d438:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d43a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d43c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d43e:	461a      	mov	r2, r3
 800d440:	f00f fe28 	bl	801d094 <xTraceEventCreate2>
 800d444:	e00c      	b.n	800d460 <xQueueGenericSend+0x378>
 800d446:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d44c:	461a      	mov	r2, r3
 800d44e:	2054      	movs	r0, #84	; 0x54
 800d450:	f00f fe20 	bl	801d094 <xTraceEventCreate2>
 800d454:	e004      	b.n	800d460 <xQueueGenericSend+0x378>
 800d456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d458:	4619      	mov	r1, r3
 800d45a:	2055      	movs	r0, #85	; 0x55
 800d45c:	f00f fda4 	bl	801cfa8 <xTraceEventCreate1>
 800d460:	bf00      	nop
			return errQUEUE_FULL;
 800d462:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d464:	4618      	mov	r0, r3
 800d466:	3738      	adds	r7, #56	; 0x38
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}
 800d46c:	e000ed04 	.word	0xe000ed04

0800d470 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b08e      	sub	sp, #56	; 0x38
 800d474:	af00      	add	r7, sp, #0
 800d476:	60f8      	str	r0, [r7, #12]
 800d478:	60b9      	str	r1, [r7, #8]
 800d47a:	607a      	str	r2, [r7, #4]
 800d47c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d484:	2b00      	cmp	r3, #0
 800d486:	d10c      	bne.n	800d4a2 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800d488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d48c:	b672      	cpsid	i
 800d48e:	f383 8811 	msr	BASEPRI, r3
 800d492:	f3bf 8f6f 	isb	sy
 800d496:	f3bf 8f4f 	dsb	sy
 800d49a:	b662      	cpsie	i
 800d49c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d49e:	bf00      	nop
 800d4a0:	e7fe      	b.n	800d4a0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d103      	bne.n	800d4b0 <xQueueGenericSendFromISR+0x40>
 800d4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d101      	bne.n	800d4b4 <xQueueGenericSendFromISR+0x44>
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	e000      	b.n	800d4b6 <xQueueGenericSendFromISR+0x46>
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d10c      	bne.n	800d4d4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800d4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4be:	b672      	cpsid	i
 800d4c0:	f383 8811 	msr	BASEPRI, r3
 800d4c4:	f3bf 8f6f 	isb	sy
 800d4c8:	f3bf 8f4f 	dsb	sy
 800d4cc:	b662      	cpsie	i
 800d4ce:	623b      	str	r3, [r7, #32]
}
 800d4d0:	bf00      	nop
 800d4d2:	e7fe      	b.n	800d4d2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	2b02      	cmp	r3, #2
 800d4d8:	d103      	bne.n	800d4e2 <xQueueGenericSendFromISR+0x72>
 800d4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4de:	2b01      	cmp	r3, #1
 800d4e0:	d101      	bne.n	800d4e6 <xQueueGenericSendFromISR+0x76>
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	e000      	b.n	800d4e8 <xQueueGenericSendFromISR+0x78>
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d10c      	bne.n	800d506 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800d4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f0:	b672      	cpsid	i
 800d4f2:	f383 8811 	msr	BASEPRI, r3
 800d4f6:	f3bf 8f6f 	isb	sy
 800d4fa:	f3bf 8f4f 	dsb	sy
 800d4fe:	b662      	cpsie	i
 800d500:	61fb      	str	r3, [r7, #28]
}
 800d502:	bf00      	nop
 800d504:	e7fe      	b.n	800d504 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d506:	f002 fb39 	bl	800fb7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d50a:	f3ef 8211 	mrs	r2, BASEPRI
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	b672      	cpsid	i
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	b662      	cpsie	i
 800d522:	61ba      	str	r2, [r7, #24]
 800d524:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d526:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d528:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d52c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d532:	429a      	cmp	r2, r3
 800d534:	d302      	bcc.n	800d53c <xQueueGenericSendFromISR+0xcc>
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b02      	cmp	r3, #2
 800d53a:	d14e      	bne.n	800d5da <xQueueGenericSendFromISR+0x16a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d53c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d53e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800d546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d548:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d005      	beq.n	800d55c <xQueueGenericSendFromISR+0xec>
 800d550:	2b00      	cmp	r3, #0
 800d552:	db1a      	blt.n	800d58a <xQueueGenericSendFromISR+0x11a>
 800d554:	3b02      	subs	r3, #2
 800d556:	2b01      	cmp	r3, #1
 800d558:	d817      	bhi.n	800d58a <xQueueGenericSendFromISR+0x11a>
 800d55a:	e00d      	b.n	800d578 <xQueueGenericSendFromISR+0x108>
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d101      	bne.n	800d566 <xQueueGenericSendFromISR+0xf6>
 800d562:	2059      	movs	r0, #89	; 0x59
 800d564:	e000      	b.n	800d568 <xQueueGenericSendFromISR+0xf8>
 800d566:	20c3      	movs	r0, #195	; 0xc3
 800d568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d56c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d56e:	3301      	adds	r3, #1
 800d570:	461a      	mov	r2, r3
 800d572:	f00f fd8f 	bl	801d094 <xTraceEventCreate2>
 800d576:	e007      	b.n	800d588 <xQueueGenericSendFromISR+0x118>
 800d578:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d57e:	3301      	adds	r3, #1
 800d580:	461a      	mov	r2, r3
 800d582:	205a      	movs	r0, #90	; 0x5a
 800d584:	f00f fd86 	bl	801d094 <xTraceEventCreate2>
 800d588:	bf00      	nop
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d58a:	683a      	ldr	r2, [r7, #0]
 800d58c:	68b9      	ldr	r1, [r7, #8]
 800d58e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d590:	f000 fd90 	bl	800e0b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d594:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d59c:	d112      	bne.n	800d5c4 <xQueueGenericSendFromISR+0x154>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d016      	beq.n	800d5d4 <xQueueGenericSendFromISR+0x164>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5a8:	3324      	adds	r3, #36	; 0x24
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f001 fb58 	bl	800ec60 <xTaskRemoveFromEventList>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d00e      	beq.n	800d5d4 <xQueueGenericSendFromISR+0x164>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00b      	beq.n	800d5d4 <xQueueGenericSendFromISR+0x164>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2201      	movs	r2, #1
 800d5c0:	601a      	str	r2, [r3, #0]
 800d5c2:	e007      	b.n	800d5d4 <xQueueGenericSendFromISR+0x164>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d5c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	b2db      	uxtb	r3, r3
 800d5cc:	b25a      	sxtb	r2, r3
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800d5d8:	e021      	b.n	800d61e <xQueueGenericSendFromISR+0x1ae>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800d5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5dc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d005      	beq.n	800d5f0 <xQueueGenericSendFromISR+0x180>
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	db18      	blt.n	800d61a <xQueueGenericSendFromISR+0x1aa>
 800d5e8:	3b02      	subs	r3, #2
 800d5ea:	2b01      	cmp	r3, #1
 800d5ec:	d815      	bhi.n	800d61a <xQueueGenericSendFromISR+0x1aa>
 800d5ee:	e00c      	b.n	800d60a <xQueueGenericSendFromISR+0x19a>
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d101      	bne.n	800d5fa <xQueueGenericSendFromISR+0x18a>
 800d5f6:	205c      	movs	r0, #92	; 0x5c
 800d5f8:	e000      	b.n	800d5fc <xQueueGenericSendFromISR+0x18c>
 800d5fa:	20c4      	movs	r0, #196	; 0xc4
 800d5fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d602:	461a      	mov	r2, r3
 800d604:	f00f fd46 	bl	801d094 <xTraceEventCreate2>
 800d608:	e006      	b.n	800d618 <xQueueGenericSendFromISR+0x1a8>
 800d60a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d60e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d610:	461a      	mov	r2, r3
 800d612:	205d      	movs	r0, #93	; 0x5d
 800d614:	f00f fd3e 	bl	801d094 <xTraceEventCreate2>
 800d618:	bf00      	nop
			xReturn = errQUEUE_FULL;
 800d61a:	2300      	movs	r3, #0
 800d61c:	637b      	str	r3, [r7, #52]	; 0x34
 800d61e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d620:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d628:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d62a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3738      	adds	r7, #56	; 0x38
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
 800d634:	b580      	push	{r7, lr}
 800d636:	b082      	sub	sp, #8
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
 800d63e:	2200      	movs	r2, #0
 800d640:	6839      	ldr	r1, [r7, #0]
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f000 f805 	bl	800d652 <MyWrapper_xQueueGiveFromISR>
 800d648:	4603      	mov	r3, r0
 800d64a:	4618      	mov	r0, r3
 800d64c:	3708      	adds	r7, #8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}

0800d652 <MyWrapper_xQueueGiveFromISR>:
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b090      	sub	sp, #64	; 0x40
 800d656:	af00      	add	r7, sp, #0
 800d658:	60f8      	str	r0, [r7, #12]
 800d65a:	60b9      	str	r1, [r7, #8]
 800d65c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	63bb      	str	r3, [r7, #56]	; 0x38
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d664:	2b00      	cmp	r3, #0
 800d666:	d10c      	bne.n	800d682 <MyWrapper_xQueueGiveFromISR+0x30>
	__asm volatile
 800d668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d66c:	b672      	cpsid	i
 800d66e:	f383 8811 	msr	BASEPRI, r3
 800d672:	f3bf 8f6f 	isb	sy
 800d676:	f3bf 8f4f 	dsb	sy
 800d67a:	b662      	cpsie	i
 800d67c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d67e:	bf00      	nop
 800d680:	e7fe      	b.n	800d680 <MyWrapper_xQueueGiveFromISR+0x2e>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00c      	beq.n	800d6a4 <MyWrapper_xQueueGiveFromISR+0x52>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68e:	b672      	cpsid	i
 800d690:	f383 8811 	msr	BASEPRI, r3
 800d694:	f3bf 8f6f 	isb	sy
 800d698:	f3bf 8f4f 	dsb	sy
 800d69c:	b662      	cpsie	i
 800d69e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d6a0:	bf00      	nop
 800d6a2:	e7fe      	b.n	800d6a2 <MyWrapper_xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d103      	bne.n	800d6b4 <MyWrapper_xQueueGiveFromISR+0x62>
 800d6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ae:	689b      	ldr	r3, [r3, #8]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d101      	bne.n	800d6b8 <MyWrapper_xQueueGiveFromISR+0x66>
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	e000      	b.n	800d6ba <MyWrapper_xQueueGiveFromISR+0x68>
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d10c      	bne.n	800d6d8 <MyWrapper_xQueueGiveFromISR+0x86>
	__asm volatile
 800d6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6c2:	b672      	cpsid	i
 800d6c4:	f383 8811 	msr	BASEPRI, r3
 800d6c8:	f3bf 8f6f 	isb	sy
 800d6cc:	f3bf 8f4f 	dsb	sy
 800d6d0:	b662      	cpsie	i
 800d6d2:	623b      	str	r3, [r7, #32]
}
 800d6d4:	bf00      	nop
 800d6d6:	e7fe      	b.n	800d6d6 <MyWrapper_xQueueGiveFromISR+0x84>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d6d8:	f002 fa50 	bl	800fb7c <vPortValidateInterruptPriority>
	__asm volatile
 800d6dc:	f3ef 8211 	mrs	r2, BASEPRI
 800d6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e4:	b672      	cpsid	i
 800d6e6:	f383 8811 	msr	BASEPRI, r3
 800d6ea:	f3bf 8f6f 	isb	sy
 800d6ee:	f3bf 8f4f 	dsb	sy
 800d6f2:	b662      	cpsie	i
 800d6f4:	61fa      	str	r2, [r7, #28]
 800d6f6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800d6f8:	69fb      	ldr	r3, [r7, #28]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d6fa:	637b      	str	r3, [r7, #52]	; 0x34
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d700:	633b      	str	r3, [r7, #48]	; 0x30

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d706:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d708:	429a      	cmp	r2, r3
 800d70a:	d24d      	bcs.n	800d7a8 <MyWrapper_xQueueGiveFromISR+0x156>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d70e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d712:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800d716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d718:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d005      	beq.n	800d72c <MyWrapper_xQueueGiveFromISR+0xda>
 800d720:	2b00      	cmp	r3, #0
 800d722:	db1a      	blt.n	800d75a <MyWrapper_xQueueGiveFromISR+0x108>
 800d724:	3b02      	subs	r3, #2
 800d726:	2b01      	cmp	r3, #1
 800d728:	d817      	bhi.n	800d75a <MyWrapper_xQueueGiveFromISR+0x108>
 800d72a:	e00d      	b.n	800d748 <MyWrapper_xQueueGiveFromISR+0xf6>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d101      	bne.n	800d736 <MyWrapper_xQueueGiveFromISR+0xe4>
 800d732:	2059      	movs	r0, #89	; 0x59
 800d734:	e000      	b.n	800d738 <MyWrapper_xQueueGiveFromISR+0xe6>
 800d736:	20c3      	movs	r0, #195	; 0xc3
 800d738:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d73e:	3301      	adds	r3, #1
 800d740:	461a      	mov	r2, r3
 800d742:	f00f fca7 	bl	801d094 <xTraceEventCreate2>
 800d746:	e007      	b.n	800d758 <MyWrapper_xQueueGiveFromISR+0x106>
 800d748:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d74e:	3301      	adds	r3, #1
 800d750:	461a      	mov	r2, r3
 800d752:	205a      	movs	r0, #90	; 0x5a
 800d754:	f00f fc9e 	bl	801d094 <xTraceEventCreate2>
 800d758:	bf00      	nop
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d75c:	1c5a      	adds	r2, r3, #1
 800d75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d760:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d762:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d76a:	d112      	bne.n	800d792 <MyWrapper_xQueueGiveFromISR+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d76e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d770:	2b00      	cmp	r3, #0
 800d772:	d016      	beq.n	800d7a2 <MyWrapper_xQueueGiveFromISR+0x150>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d776:	3324      	adds	r3, #36	; 0x24
 800d778:	4618      	mov	r0, r3
 800d77a:	f001 fa71 	bl	800ec60 <xTaskRemoveFromEventList>
 800d77e:	4603      	mov	r3, r0
 800d780:	2b00      	cmp	r3, #0
 800d782:	d00e      	beq.n	800d7a2 <MyWrapper_xQueueGiveFromISR+0x150>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00b      	beq.n	800d7a2 <MyWrapper_xQueueGiveFromISR+0x150>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	2201      	movs	r2, #1
 800d78e:	601a      	str	r2, [r3, #0]
 800d790:	e007      	b.n	800d7a2 <MyWrapper_xQueueGiveFromISR+0x150>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d796:	3301      	adds	r3, #1
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	b25a      	sxtb	r2, r3
 800d79c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d79e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d7a6:	e021      	b.n	800d7ec <MyWrapper_xQueueGiveFromISR+0x19a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800d7a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7aa:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d005      	beq.n	800d7be <MyWrapper_xQueueGiveFromISR+0x16c>
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	db18      	blt.n	800d7e8 <MyWrapper_xQueueGiveFromISR+0x196>
 800d7b6:	3b02      	subs	r3, #2
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d815      	bhi.n	800d7e8 <MyWrapper_xQueueGiveFromISR+0x196>
 800d7bc:	e00c      	b.n	800d7d8 <MyWrapper_xQueueGiveFromISR+0x186>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d101      	bne.n	800d7c8 <MyWrapper_xQueueGiveFromISR+0x176>
 800d7c4:	205c      	movs	r0, #92	; 0x5c
 800d7c6:	e000      	b.n	800d7ca <MyWrapper_xQueueGiveFromISR+0x178>
 800d7c8:	20c4      	movs	r0, #196	; 0xc4
 800d7ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7d0:	461a      	mov	r2, r3
 800d7d2:	f00f fc5f 	bl	801d094 <xTraceEventCreate2>
 800d7d6:	e006      	b.n	800d7e6 <MyWrapper_xQueueGiveFromISR+0x194>
 800d7d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d7da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7de:	461a      	mov	r2, r3
 800d7e0:	205d      	movs	r0, #93	; 0x5d
 800d7e2:	f00f fc57 	bl	801d094 <xTraceEventCreate2>
 800d7e6:	bf00      	nop
			xReturn = errQUEUE_FULL;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d7ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7ee:	617b      	str	r3, [r7, #20]
	__asm volatile
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	f383 8811 	msr	BASEPRI, r3
}
 800d7f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d7f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3740      	adds	r7, #64	; 0x40
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
	...

0800d804 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b08c      	sub	sp, #48	; 0x30
 800d808:	af00      	add	r7, sp, #0
 800d80a:	60f8      	str	r0, [r7, #12]
 800d80c:	60b9      	str	r1, [r7, #8]
 800d80e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d810:	2300      	movs	r3, #0
 800d812:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d10c      	bne.n	800d838 <xQueueReceive+0x34>
	__asm volatile
 800d81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d822:	b672      	cpsid	i
 800d824:	f383 8811 	msr	BASEPRI, r3
 800d828:	f3bf 8f6f 	isb	sy
 800d82c:	f3bf 8f4f 	dsb	sy
 800d830:	b662      	cpsie	i
 800d832:	623b      	str	r3, [r7, #32]
}
 800d834:	bf00      	nop
 800d836:	e7fe      	b.n	800d836 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d103      	bne.n	800d846 <xQueueReceive+0x42>
 800d83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d842:	2b00      	cmp	r3, #0
 800d844:	d101      	bne.n	800d84a <xQueueReceive+0x46>
 800d846:	2301      	movs	r3, #1
 800d848:	e000      	b.n	800d84c <xQueueReceive+0x48>
 800d84a:	2300      	movs	r3, #0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d10c      	bne.n	800d86a <xQueueReceive+0x66>
	__asm volatile
 800d850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d854:	b672      	cpsid	i
 800d856:	f383 8811 	msr	BASEPRI, r3
 800d85a:	f3bf 8f6f 	isb	sy
 800d85e:	f3bf 8f4f 	dsb	sy
 800d862:	b662      	cpsie	i
 800d864:	61fb      	str	r3, [r7, #28]
}
 800d866:	bf00      	nop
 800d868:	e7fe      	b.n	800d868 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d86a:	f001 fbd7 	bl	800f01c <xTaskGetSchedulerState>
 800d86e:	4603      	mov	r3, r0
 800d870:	2b00      	cmp	r3, #0
 800d872:	d102      	bne.n	800d87a <xQueueReceive+0x76>
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d101      	bne.n	800d87e <xQueueReceive+0x7a>
 800d87a:	2301      	movs	r3, #1
 800d87c:	e000      	b.n	800d880 <xQueueReceive+0x7c>
 800d87e:	2300      	movs	r3, #0
 800d880:	2b00      	cmp	r3, #0
 800d882:	d10c      	bne.n	800d89e <xQueueReceive+0x9a>
	__asm volatile
 800d884:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d888:	b672      	cpsid	i
 800d88a:	f383 8811 	msr	BASEPRI, r3
 800d88e:	f3bf 8f6f 	isb	sy
 800d892:	f3bf 8f4f 	dsb	sy
 800d896:	b662      	cpsie	i
 800d898:	61bb      	str	r3, [r7, #24]
}
 800d89a:	bf00      	nop
 800d89c:	e7fe      	b.n	800d89c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d89e:	f002 f887 	bl	800f9b0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8a6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d052      	beq.n	800d954 <xQueueReceive+0x150>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d8ae:	68b9      	ldr	r1, [r7, #8]
 800d8b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8b2:	f000 fc69 	bl	800e188 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800d8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8b8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d8bc:	2b04      	cmp	r3, #4
 800d8be:	d82d      	bhi.n	800d91c <xQueueReceive+0x118>
 800d8c0:	a201      	add	r2, pc, #4	; (adr r2, 800d8c8 <xQueueReceive+0xc4>)
 800d8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8c6:	bf00      	nop
 800d8c8:	0800d8dd 	.word	0x0800d8dd
 800d8cc:	0800d901 	.word	0x0800d901
 800d8d0:	0800d8ef 	.word	0x0800d8ef
 800d8d4:	0800d8ef 	.word	0x0800d8ef
 800d8d8:	0800d90f 	.word	0x0800d90f
 800d8dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8de:	687a      	ldr	r2, [r7, #4]
 800d8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8e4:	3b01      	subs	r3, #1
 800d8e6:	2060      	movs	r0, #96	; 0x60
 800d8e8:	f00f fc4e 	bl	801d188 <xTraceEventCreate3>
 800d8ec:	e015      	b.n	800d91a <xQueueReceive+0x116>
 800d8ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8f0:	687a      	ldr	r2, [r7, #4]
 800d8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8f6:	3b01      	subs	r3, #1
 800d8f8:	2061      	movs	r0, #97	; 0x61
 800d8fa:	f00f fc45 	bl	801d188 <xTraceEventCreate3>
 800d8fe:	e00c      	b.n	800d91a <xQueueReceive+0x116>
 800d900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d902:	687a      	ldr	r2, [r7, #4]
 800d904:	4619      	mov	r1, r3
 800d906:	2062      	movs	r0, #98	; 0x62
 800d908:	f00f fbc4 	bl	801d094 <xTraceEventCreate2>
 800d90c:	e005      	b.n	800d91a <xQueueReceive+0x116>
 800d90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d910:	687a      	ldr	r2, [r7, #4]
 800d912:	4619      	mov	r1, r3
 800d914:	20c7      	movs	r0, #199	; 0xc7
 800d916:	f00f fbbd 	bl	801d094 <xTraceEventCreate2>
 800d91a:	bf00      	nop
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d91e:	1e5a      	subs	r2, r3, #1
 800d920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d922:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d926:	691b      	ldr	r3, [r3, #16]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d00f      	beq.n	800d94c <xQueueReceive+0x148>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d92e:	3310      	adds	r3, #16
 800d930:	4618      	mov	r0, r3
 800d932:	f001 f995 	bl	800ec60 <xTaskRemoveFromEventList>
 800d936:	4603      	mov	r3, r0
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d007      	beq.n	800d94c <xQueueReceive+0x148>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d93c:	4b86      	ldr	r3, [pc, #536]	; (800db58 <xQueueReceive+0x354>)
 800d93e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d942:	601a      	str	r2, [r3, #0]
 800d944:	f3bf 8f4f 	dsb	sy
 800d948:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d94c:	f002 f864 	bl	800fa18 <vPortExitCritical>
				return pdPASS;
 800d950:	2301      	movs	r3, #1
 800d952:	e0fc      	b.n	800db4e <xQueueReceive+0x34a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d134      	bne.n	800d9c4 <xQueueReceive+0x1c0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d95a:	f002 f85d 	bl	800fa18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800d95e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d960:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d964:	2b04      	cmp	r3, #4
 800d966:	d82b      	bhi.n	800d9c0 <xQueueReceive+0x1bc>
 800d968:	a201      	add	r2, pc, #4	; (adr r2, 800d970 <xQueueReceive+0x16c>)
 800d96a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d96e:	bf00      	nop
 800d970:	0800d985 	.word	0x0800d985
 800d974:	0800d9a5 	.word	0x0800d9a5
 800d978:	0800d995 	.word	0x0800d995
 800d97c:	0800d995 	.word	0x0800d995
 800d980:	0800d9b3 	.word	0x0800d9b3
 800d984:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d98a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d98c:	2063      	movs	r0, #99	; 0x63
 800d98e:	f00f fbfb 	bl	801d188 <xTraceEventCreate3>
 800d992:	e014      	b.n	800d9be <xQueueReceive+0x1ba>
 800d994:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d996:	687a      	ldr	r2, [r7, #4]
 800d998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d99c:	2064      	movs	r0, #100	; 0x64
 800d99e:	f00f fbf3 	bl	801d188 <xTraceEventCreate3>
 800d9a2:	e00c      	b.n	800d9be <xQueueReceive+0x1ba>
 800d9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9a6:	687a      	ldr	r2, [r7, #4]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	2065      	movs	r0, #101	; 0x65
 800d9ac:	f00f fb72 	bl	801d094 <xTraceEventCreate2>
 800d9b0:	e005      	b.n	800d9be <xQueueReceive+0x1ba>
 800d9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b4:	687a      	ldr	r2, [r7, #4]
 800d9b6:	4619      	mov	r1, r3
 800d9b8:	20c8      	movs	r0, #200	; 0xc8
 800d9ba:	f00f fb6b 	bl	801d094 <xTraceEventCreate2>
 800d9be:	bf00      	nop
					return errQUEUE_EMPTY;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	e0c4      	b.n	800db4e <xQueueReceive+0x34a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d106      	bne.n	800d9d8 <xQueueReceive+0x1d4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d9ca:	f107 0310 	add.w	r3, r7, #16
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f001 f9b0 	bl	800ed34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d9d8:	f002 f81e 	bl	800fa18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d9dc:	f000 ff00 	bl	800e7e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9e0:	f001 ffe6 	bl	800f9b0 <vPortEnterCritical>
 800d9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d9ea:	b25b      	sxtb	r3, r3
 800d9ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f0:	d103      	bne.n	800d9fa <xQueueReceive+0x1f6>
 800d9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d9fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da00:	b25b      	sxtb	r3, r3
 800da02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da06:	d103      	bne.n	800da10 <xQueueReceive+0x20c>
 800da08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da0a:	2200      	movs	r2, #0
 800da0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da10:	f002 f802 	bl	800fa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da14:	1d3a      	adds	r2, r7, #4
 800da16:	f107 0310 	add.w	r3, r7, #16
 800da1a:	4611      	mov	r1, r2
 800da1c:	4618      	mov	r0, r3
 800da1e:	f001 f99f 	bl	800ed60 <xTaskCheckForTimeOut>
 800da22:	4603      	mov	r3, r0
 800da24:	2b00      	cmp	r3, #0
 800da26:	d154      	bne.n	800dad2 <xQueueReceive+0x2ce>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da2a:	f000 fc25 	bl	800e278 <prvIsQueueEmpty>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d048      	beq.n	800dac6 <xQueueReceive+0x2c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 800da34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da36:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800da3a:	2b04      	cmp	r3, #4
 800da3c:	d82a      	bhi.n	800da94 <xQueueReceive+0x290>
 800da3e:	a201      	add	r2, pc, #4	; (adr r2, 800da44 <xQueueReceive+0x240>)
 800da40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da44:	0800da59 	.word	0x0800da59
 800da48:	0800da79 	.word	0x0800da79
 800da4c:	0800da69 	.word	0x0800da69
 800da50:	0800da69 	.word	0x0800da69
 800da54:	0800da87 	.word	0x0800da87
 800da58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da5a:	687a      	ldr	r2, [r7, #4]
 800da5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da60:	2066      	movs	r0, #102	; 0x66
 800da62:	f00f fb91 	bl	801d188 <xTraceEventCreate3>
 800da66:	e014      	b.n	800da92 <xQueueReceive+0x28e>
 800da68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da6a:	687a      	ldr	r2, [r7, #4]
 800da6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da70:	2067      	movs	r0, #103	; 0x67
 800da72:	f00f fb89 	bl	801d188 <xTraceEventCreate3>
 800da76:	e00c      	b.n	800da92 <xQueueReceive+0x28e>
 800da78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da7a:	687a      	ldr	r2, [r7, #4]
 800da7c:	4619      	mov	r1, r3
 800da7e:	2068      	movs	r0, #104	; 0x68
 800da80:	f00f fb08 	bl	801d094 <xTraceEventCreate2>
 800da84:	e005      	b.n	800da92 <xQueueReceive+0x28e>
 800da86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	4619      	mov	r1, r3
 800da8c:	20f6      	movs	r0, #246	; 0xf6
 800da8e:	f00f fb01 	bl	801d094 <xTraceEventCreate2>
 800da92:	bf00      	nop
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da96:	3324      	adds	r3, #36	; 0x24
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	4611      	mov	r1, r2
 800da9c:	4618      	mov	r0, r3
 800da9e:	f001 f8b9 	bl	800ec14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800daa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800daa4:	f000 fb96 	bl	800e1d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800daa8:	f000 fea8 	bl	800e7fc <xTaskResumeAll>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	f47f aef5 	bne.w	800d89e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800dab4:	4b28      	ldr	r3, [pc, #160]	; (800db58 <xQueueReceive+0x354>)
 800dab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	f3bf 8f6f 	isb	sy
 800dac4:	e6eb      	b.n	800d89e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dac6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dac8:	f000 fb84 	bl	800e1d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dacc:	f000 fe96 	bl	800e7fc <xTaskResumeAll>
 800dad0:	e6e5      	b.n	800d89e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dad2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dad4:	f000 fb7e 	bl	800e1d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dad8:	f000 fe90 	bl	800e7fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dadc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dade:	f000 fbcb 	bl	800e278 <prvIsQueueEmpty>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	f43f aeda 	beq.w	800d89e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800daea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daec:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800daf0:	2b04      	cmp	r3, #4
 800daf2:	d82b      	bhi.n	800db4c <xQueueReceive+0x348>
 800daf4:	a201      	add	r2, pc, #4	; (adr r2, 800dafc <xQueueReceive+0x2f8>)
 800daf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dafa:	bf00      	nop
 800dafc:	0800db11 	.word	0x0800db11
 800db00:	0800db31 	.word	0x0800db31
 800db04:	0800db21 	.word	0x0800db21
 800db08:	0800db21 	.word	0x0800db21
 800db0c:	0800db3f 	.word	0x0800db3f
 800db10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db18:	2063      	movs	r0, #99	; 0x63
 800db1a:	f00f fb35 	bl	801d188 <xTraceEventCreate3>
 800db1e:	e014      	b.n	800db4a <xQueueReceive+0x346>
 800db20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800db22:	687a      	ldr	r2, [r7, #4]
 800db24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db28:	2064      	movs	r0, #100	; 0x64
 800db2a:	f00f fb2d 	bl	801d188 <xTraceEventCreate3>
 800db2e:	e00c      	b.n	800db4a <xQueueReceive+0x346>
 800db30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db32:	687a      	ldr	r2, [r7, #4]
 800db34:	4619      	mov	r1, r3
 800db36:	2065      	movs	r0, #101	; 0x65
 800db38:	f00f faac 	bl	801d094 <xTraceEventCreate2>
 800db3c:	e005      	b.n	800db4a <xQueueReceive+0x346>
 800db3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	4619      	mov	r1, r3
 800db44:	20c8      	movs	r0, #200	; 0xc8
 800db46:	f00f faa5 	bl	801d094 <xTraceEventCreate2>
 800db4a:	bf00      	nop
				return errQUEUE_EMPTY;
 800db4c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3730      	adds	r7, #48	; 0x30
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	e000ed04 	.word	0xe000ed04

0800db5c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b08e      	sub	sp, #56	; 0x38
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800db66:	2300      	movs	r3, #0
 800db68:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800db6e:	2300      	movs	r3, #0
 800db70:	637b      	str	r3, [r7, #52]	; 0x34
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800db72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db74:	2b00      	cmp	r3, #0
 800db76:	d10c      	bne.n	800db92 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800db78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db7c:	b672      	cpsid	i
 800db7e:	f383 8811 	msr	BASEPRI, r3
 800db82:	f3bf 8f6f 	isb	sy
 800db86:	f3bf 8f4f 	dsb	sy
 800db8a:	b662      	cpsie	i
 800db8c:	623b      	str	r3, [r7, #32]
}
 800db8e:	bf00      	nop
 800db90:	e7fe      	b.n	800db90 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800db92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db96:	2b00      	cmp	r3, #0
 800db98:	d00c      	beq.n	800dbb4 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800db9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db9e:	b672      	cpsid	i
 800dba0:	f383 8811 	msr	BASEPRI, r3
 800dba4:	f3bf 8f6f 	isb	sy
 800dba8:	f3bf 8f4f 	dsb	sy
 800dbac:	b662      	cpsie	i
 800dbae:	61fb      	str	r3, [r7, #28]
}
 800dbb0:	bf00      	nop
 800dbb2:	e7fe      	b.n	800dbb2 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dbb4:	f001 fa32 	bl	800f01c <xTaskGetSchedulerState>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d102      	bne.n	800dbc4 <xQueueSemaphoreTake+0x68>
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d101      	bne.n	800dbc8 <xQueueSemaphoreTake+0x6c>
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	e000      	b.n	800dbca <xQueueSemaphoreTake+0x6e>
 800dbc8:	2300      	movs	r3, #0
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d10c      	bne.n	800dbe8 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800dbce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd2:	b672      	cpsid	i
 800dbd4:	f383 8811 	msr	BASEPRI, r3
 800dbd8:	f3bf 8f6f 	isb	sy
 800dbdc:	f3bf 8f4f 	dsb	sy
 800dbe0:	b662      	cpsie	i
 800dbe2:	61bb      	str	r3, [r7, #24]
}
 800dbe4:	bf00      	nop
 800dbe6:	e7fe      	b.n	800dbe6 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dbe8:	f001 fee2 	bl	800f9b0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800dbec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbf0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d056      	beq.n	800dca6 <xQueueSemaphoreTake+0x14a>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800dbf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbfa:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800dbfe:	2b04      	cmp	r3, #4
 800dc00:	d82c      	bhi.n	800dc5c <xQueueSemaphoreTake+0x100>
 800dc02:	a201      	add	r2, pc, #4	; (adr r2, 800dc08 <xQueueSemaphoreTake+0xac>)
 800dc04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc08:	0800dc1d 	.word	0x0800dc1d
 800dc0c:	0800dc41 	.word	0x0800dc41
 800dc10:	0800dc2f 	.word	0x0800dc2f
 800dc14:	0800dc2f 	.word	0x0800dc2f
 800dc18:	0800dc4f 	.word	0x0800dc4f
 800dc1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc1e:	683a      	ldr	r2, [r7, #0]
 800dc20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc24:	3b01      	subs	r3, #1
 800dc26:	2060      	movs	r0, #96	; 0x60
 800dc28:	f00f faae 	bl	801d188 <xTraceEventCreate3>
 800dc2c:	e015      	b.n	800dc5a <xQueueSemaphoreTake+0xfe>
 800dc2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc30:	683a      	ldr	r2, [r7, #0]
 800dc32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc36:	3b01      	subs	r3, #1
 800dc38:	2061      	movs	r0, #97	; 0x61
 800dc3a:	f00f faa5 	bl	801d188 <xTraceEventCreate3>
 800dc3e:	e00c      	b.n	800dc5a <xQueueSemaphoreTake+0xfe>
 800dc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc42:	683a      	ldr	r2, [r7, #0]
 800dc44:	4619      	mov	r1, r3
 800dc46:	2062      	movs	r0, #98	; 0x62
 800dc48:	f00f fa24 	bl	801d094 <xTraceEventCreate2>
 800dc4c:	e005      	b.n	800dc5a <xQueueSemaphoreTake+0xfe>
 800dc4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc50:	683a      	ldr	r2, [r7, #0]
 800dc52:	4619      	mov	r1, r3
 800dc54:	20c7      	movs	r0, #199	; 0xc7
 800dc56:	f00f fa1d 	bl	801d094 <xTraceEventCreate2>
 800dc5a:	bf00      	nop

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800dc5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc5e:	1e5a      	subs	r2, r3, #1
 800dc60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc62:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d104      	bne.n	800dc76 <xQueueSemaphoreTake+0x11a>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800dc6c:	f001 fbc2 	bl	800f3f4 <pvTaskIncrementMutexHeldCount>
 800dc70:	4602      	mov	r2, r0
 800dc72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc74:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc78:	691b      	ldr	r3, [r3, #16]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00f      	beq.n	800dc9e <xQueueSemaphoreTake+0x142>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc80:	3310      	adds	r3, #16
 800dc82:	4618      	mov	r0, r3
 800dc84:	f000 ffec 	bl	800ec60 <xTaskRemoveFromEventList>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d007      	beq.n	800dc9e <xQueueSemaphoreTake+0x142>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dc8e:	4b9d      	ldr	r3, [pc, #628]	; (800df04 <xQueueSemaphoreTake+0x3a8>)
 800dc90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc94:	601a      	str	r2, [r3, #0]
 800dc96:	f3bf 8f4f 	dsb	sy
 800dc9a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dc9e:	f001 febb 	bl	800fa18 <vPortExitCritical>
				return pdPASS;
 800dca2:	2301      	movs	r3, #1
 800dca4:	e129      	b.n	800defa <xQueueSemaphoreTake+0x39e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d143      	bne.n	800dd34 <xQueueSemaphoreTake+0x1d8>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dcac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d00c      	beq.n	800dccc <xQueueSemaphoreTake+0x170>
	__asm volatile
 800dcb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb6:	b672      	cpsid	i
 800dcb8:	f383 8811 	msr	BASEPRI, r3
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f3bf 8f4f 	dsb	sy
 800dcc4:	b662      	cpsie	i
 800dcc6:	617b      	str	r3, [r7, #20]
}
 800dcc8:	bf00      	nop
 800dcca:	e7fe      	b.n	800dcca <xQueueSemaphoreTake+0x16e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800dccc:	f001 fea4 	bl	800fa18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800dcd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcd2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800dcd6:	2b04      	cmp	r3, #4
 800dcd8:	d82a      	bhi.n	800dd30 <xQueueSemaphoreTake+0x1d4>
 800dcda:	a201      	add	r2, pc, #4	; (adr r2, 800dce0 <xQueueSemaphoreTake+0x184>)
 800dcdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dce0:	0800dcf5 	.word	0x0800dcf5
 800dce4:	0800dd15 	.word	0x0800dd15
 800dce8:	0800dd05 	.word	0x0800dd05
 800dcec:	0800dd05 	.word	0x0800dd05
 800dcf0:	0800dd23 	.word	0x0800dd23
 800dcf4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dcf6:	683a      	ldr	r2, [r7, #0]
 800dcf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcfc:	2063      	movs	r0, #99	; 0x63
 800dcfe:	f00f fa43 	bl	801d188 <xTraceEventCreate3>
 800dd02:	e014      	b.n	800dd2e <xQueueSemaphoreTake+0x1d2>
 800dd04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dd06:	683a      	ldr	r2, [r7, #0]
 800dd08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd0c:	2064      	movs	r0, #100	; 0x64
 800dd0e:	f00f fa3b 	bl	801d188 <xTraceEventCreate3>
 800dd12:	e00c      	b.n	800dd2e <xQueueSemaphoreTake+0x1d2>
 800dd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd16:	683a      	ldr	r2, [r7, #0]
 800dd18:	4619      	mov	r1, r3
 800dd1a:	2065      	movs	r0, #101	; 0x65
 800dd1c:	f00f f9ba 	bl	801d094 <xTraceEventCreate2>
 800dd20:	e005      	b.n	800dd2e <xQueueSemaphoreTake+0x1d2>
 800dd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd24:	683a      	ldr	r2, [r7, #0]
 800dd26:	4619      	mov	r1, r3
 800dd28:	20c8      	movs	r0, #200	; 0xc8
 800dd2a:	f00f f9b3 	bl	801d094 <xTraceEventCreate2>
 800dd2e:	bf00      	nop
					return errQUEUE_EMPTY;
 800dd30:	2300      	movs	r3, #0
 800dd32:	e0e2      	b.n	800defa <xQueueSemaphoreTake+0x39e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d106      	bne.n	800dd48 <xQueueSemaphoreTake+0x1ec>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dd3a:	f107 030c 	add.w	r3, r7, #12
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f000 fff8 	bl	800ed34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dd44:	2301      	movs	r3, #1
 800dd46:	633b      	str	r3, [r7, #48]	; 0x30
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dd48:	f001 fe66 	bl	800fa18 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dd4c:	f000 fd48 	bl	800e7e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dd50:	f001 fe2e 	bl	800f9b0 <vPortEnterCritical>
 800dd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd5a:	b25b      	sxtb	r3, r3
 800dd5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd60:	d103      	bne.n	800dd6a <xQueueSemaphoreTake+0x20e>
 800dd62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd64:	2200      	movs	r2, #0
 800dd66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dd70:	b25b      	sxtb	r3, r3
 800dd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd76:	d103      	bne.n	800dd80 <xQueueSemaphoreTake+0x224>
 800dd78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dd80:	f001 fe4a 	bl	800fa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dd84:	463a      	mov	r2, r7
 800dd86:	f107 030c 	add.w	r3, r7, #12
 800dd8a:	4611      	mov	r1, r2
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	f000 ffe7 	bl	800ed60 <xTaskCheckForTimeOut>
 800dd92:	4603      	mov	r3, r0
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d162      	bne.n	800de5e <xQueueSemaphoreTake+0x302>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dd98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dd9a:	f000 fa6d 	bl	800e278 <prvIsQueueEmpty>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d056      	beq.n	800de52 <xQueueSemaphoreTake+0x2f6>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 800dda4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dda6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ddaa:	2b04      	cmp	r3, #4
 800ddac:	d82a      	bhi.n	800de04 <xQueueSemaphoreTake+0x2a8>
 800ddae:	a201      	add	r2, pc, #4	; (adr r2, 800ddb4 <xQueueSemaphoreTake+0x258>)
 800ddb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb4:	0800ddc9 	.word	0x0800ddc9
 800ddb8:	0800dde9 	.word	0x0800dde9
 800ddbc:	0800ddd9 	.word	0x0800ddd9
 800ddc0:	0800ddd9 	.word	0x0800ddd9
 800ddc4:	0800ddf7 	.word	0x0800ddf7
 800ddc8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddca:	683a      	ldr	r2, [r7, #0]
 800ddcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddd0:	2066      	movs	r0, #102	; 0x66
 800ddd2:	f00f f9d9 	bl	801d188 <xTraceEventCreate3>
 800ddd6:	e014      	b.n	800de02 <xQueueSemaphoreTake+0x2a6>
 800ddd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddda:	683a      	ldr	r2, [r7, #0]
 800dddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dde0:	2067      	movs	r0, #103	; 0x67
 800dde2:	f00f f9d1 	bl	801d188 <xTraceEventCreate3>
 800dde6:	e00c      	b.n	800de02 <xQueueSemaphoreTake+0x2a6>
 800dde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddea:	683a      	ldr	r2, [r7, #0]
 800ddec:	4619      	mov	r1, r3
 800ddee:	2068      	movs	r0, #104	; 0x68
 800ddf0:	f00f f950 	bl	801d094 <xTraceEventCreate2>
 800ddf4:	e005      	b.n	800de02 <xQueueSemaphoreTake+0x2a6>
 800ddf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddf8:	683a      	ldr	r2, [r7, #0]
 800ddfa:	4619      	mov	r1, r3
 800ddfc:	20f6      	movs	r0, #246	; 0xf6
 800ddfe:	f00f f949 	bl	801d094 <xTraceEventCreate2>
 800de02:	bf00      	nop

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800de04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d109      	bne.n	800de20 <xQueueSemaphoreTake+0x2c4>
					{
						taskENTER_CRITICAL();
 800de0c:	f001 fdd0 	bl	800f9b0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800de10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de12:	689b      	ldr	r3, [r3, #8]
 800de14:	4618      	mov	r0, r3
 800de16:	f001 f91f 	bl	800f058 <xTaskPriorityInherit>
 800de1a:	6378      	str	r0, [r7, #52]	; 0x34
						}
						taskEXIT_CRITICAL();
 800de1c:	f001 fdfc 	bl	800fa18 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800de20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de22:	3324      	adds	r3, #36	; 0x24
 800de24:	683a      	ldr	r2, [r7, #0]
 800de26:	4611      	mov	r1, r2
 800de28:	4618      	mov	r0, r3
 800de2a:	f000 fef3 	bl	800ec14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800de2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de30:	f000 f9d0 	bl	800e1d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800de34:	f000 fce2 	bl	800e7fc <xTaskResumeAll>
 800de38:	4603      	mov	r3, r0
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	f47f aed4 	bne.w	800dbe8 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800de40:	4b30      	ldr	r3, [pc, #192]	; (800df04 <xQueueSemaphoreTake+0x3a8>)
 800de42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de46:	601a      	str	r2, [r3, #0]
 800de48:	f3bf 8f4f 	dsb	sy
 800de4c:	f3bf 8f6f 	isb	sy
 800de50:	e6ca      	b.n	800dbe8 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800de52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de54:	f000 f9be 	bl	800e1d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800de58:	f000 fcd0 	bl	800e7fc <xTaskResumeAll>
 800de5c:	e6c4      	b.n	800dbe8 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800de5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de60:	f000 f9b8 	bl	800e1d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800de64:	f000 fcca 	bl	800e7fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800de68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de6a:	f000 fa05 	bl	800e278 <prvIsQueueEmpty>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	f43f aeb9 	beq.w	800dbe8 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800de76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d00d      	beq.n	800de98 <xQueueSemaphoreTake+0x33c>
					{
						taskENTER_CRITICAL();
 800de7c:	f001 fd98 	bl	800f9b0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800de80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de82:	f000 f8ff 	bl	800e084 <prvGetDisinheritPriorityAfterTimeout>
 800de86:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800de88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de8a:	689b      	ldr	r3, [r3, #8]
 800de8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de8e:	4618      	mov	r0, r3
 800de90:	f001 fa06 	bl	800f2a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800de94:	f001 fdc0 	bl	800fa18 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800de98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de9a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800de9e:	2b04      	cmp	r3, #4
 800dea0:	d82a      	bhi.n	800def8 <xQueueSemaphoreTake+0x39c>
 800dea2:	a201      	add	r2, pc, #4	; (adr r2, 800dea8 <xQueueSemaphoreTake+0x34c>)
 800dea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dea8:	0800debd 	.word	0x0800debd
 800deac:	0800dedd 	.word	0x0800dedd
 800deb0:	0800decd 	.word	0x0800decd
 800deb4:	0800decd 	.word	0x0800decd
 800deb8:	0800deeb 	.word	0x0800deeb
 800debc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800debe:	683a      	ldr	r2, [r7, #0]
 800dec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dec4:	2063      	movs	r0, #99	; 0x63
 800dec6:	f00f f95f 	bl	801d188 <xTraceEventCreate3>
 800deca:	e014      	b.n	800def6 <xQueueSemaphoreTake+0x39a>
 800decc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dece:	683a      	ldr	r2, [r7, #0]
 800ded0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ded2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ded4:	2064      	movs	r0, #100	; 0x64
 800ded6:	f00f f957 	bl	801d188 <xTraceEventCreate3>
 800deda:	e00c      	b.n	800def6 <xQueueSemaphoreTake+0x39a>
 800dedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dede:	683a      	ldr	r2, [r7, #0]
 800dee0:	4619      	mov	r1, r3
 800dee2:	2065      	movs	r0, #101	; 0x65
 800dee4:	f00f f8d6 	bl	801d094 <xTraceEventCreate2>
 800dee8:	e005      	b.n	800def6 <xQueueSemaphoreTake+0x39a>
 800deea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deec:	683a      	ldr	r2, [r7, #0]
 800deee:	4619      	mov	r1, r3
 800def0:	20c8      	movs	r0, #200	; 0xc8
 800def2:	f00f f8cf 	bl	801d094 <xTraceEventCreate2>
 800def6:	bf00      	nop
				return errQUEUE_EMPTY;
 800def8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800defa:	4618      	mov	r0, r3
 800defc:	3738      	adds	r7, #56	; 0x38
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}
 800df02:	bf00      	nop
 800df04:	e000ed04 	.word	0xe000ed04

0800df08 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b08e      	sub	sp, #56	; 0x38
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	60f8      	str	r0, [r7, #12]
 800df10:	60b9      	str	r1, [r7, #8]
 800df12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800df18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d10c      	bne.n	800df38 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800df1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df22:	b672      	cpsid	i
 800df24:	f383 8811 	msr	BASEPRI, r3
 800df28:	f3bf 8f6f 	isb	sy
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	b662      	cpsie	i
 800df32:	623b      	str	r3, [r7, #32]
}
 800df34:	bf00      	nop
 800df36:	e7fe      	b.n	800df36 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d103      	bne.n	800df46 <xQueueReceiveFromISR+0x3e>
 800df3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df42:	2b00      	cmp	r3, #0
 800df44:	d101      	bne.n	800df4a <xQueueReceiveFromISR+0x42>
 800df46:	2301      	movs	r3, #1
 800df48:	e000      	b.n	800df4c <xQueueReceiveFromISR+0x44>
 800df4a:	2300      	movs	r3, #0
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d10c      	bne.n	800df6a <xQueueReceiveFromISR+0x62>
	__asm volatile
 800df50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df54:	b672      	cpsid	i
 800df56:	f383 8811 	msr	BASEPRI, r3
 800df5a:	f3bf 8f6f 	isb	sy
 800df5e:	f3bf 8f4f 	dsb	sy
 800df62:	b662      	cpsie	i
 800df64:	61fb      	str	r3, [r7, #28]
}
 800df66:	bf00      	nop
 800df68:	e7fe      	b.n	800df68 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800df6a:	f001 fe07 	bl	800fb7c <vPortValidateInterruptPriority>
	__asm volatile
 800df6e:	f3ef 8211 	mrs	r2, BASEPRI
 800df72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df76:	b672      	cpsid	i
 800df78:	f383 8811 	msr	BASEPRI, r3
 800df7c:	f3bf 8f6f 	isb	sy
 800df80:	f3bf 8f4f 	dsb	sy
 800df84:	b662      	cpsie	i
 800df86:	61ba      	str	r2, [r7, #24]
 800df88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800df8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800df8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800df8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df92:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df96:	2b00      	cmp	r3, #0
 800df98:	d04c      	beq.n	800e034 <xQueueReceiveFromISR+0x12c>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800df9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dfa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 800dfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d005      	beq.n	800dfba <xQueueReceiveFromISR+0xb2>
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	db15      	blt.n	800dfde <xQueueReceiveFromISR+0xd6>
 800dfb2:	3b02      	subs	r3, #2
 800dfb4:	2b01      	cmp	r3, #1
 800dfb6:	d812      	bhi.n	800dfde <xQueueReceiveFromISR+0xd6>
 800dfb8:	e008      	b.n	800dfcc <xQueueReceiveFromISR+0xc4>
 800dfba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dfbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfc0:	3b01      	subs	r3, #1
 800dfc2:	461a      	mov	r2, r3
 800dfc4:	2069      	movs	r0, #105	; 0x69
 800dfc6:	f00f f865 	bl	801d094 <xTraceEventCreate2>
 800dfca:	e007      	b.n	800dfdc <xQueueReceiveFromISR+0xd4>
 800dfcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfd2:	3b01      	subs	r3, #1
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	206a      	movs	r0, #106	; 0x6a
 800dfd8:	f00f f85c 	bl	801d094 <xTraceEventCreate2>
 800dfdc:	bf00      	nop

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dfde:	68b9      	ldr	r1, [r7, #8]
 800dfe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dfe2:	f000 f8d1 	bl	800e188 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dfe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfe8:	1e5a      	subs	r2, r3, #1
 800dfea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfec:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dfee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800dff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff6:	d112      	bne.n	800e01e <xQueueReceiveFromISR+0x116>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dffa:	691b      	ldr	r3, [r3, #16]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d016      	beq.n	800e02e <xQueueReceiveFromISR+0x126>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e002:	3310      	adds	r3, #16
 800e004:	4618      	mov	r0, r3
 800e006:	f000 fe2b 	bl	800ec60 <xTaskRemoveFromEventList>
 800e00a:	4603      	mov	r3, r0
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d00e      	beq.n	800e02e <xQueueReceiveFromISR+0x126>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d00b      	beq.n	800e02e <xQueueReceiveFromISR+0x126>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2201      	movs	r2, #1
 800e01a:	601a      	str	r2, [r3, #0]
 800e01c:	e007      	b.n	800e02e <xQueueReceiveFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e01e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e022:	3301      	adds	r3, #1
 800e024:	b2db      	uxtb	r3, r3
 800e026:	b25a      	sxtb	r2, r3
 800e028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e02e:	2301      	movs	r3, #1
 800e030:	637b      	str	r3, [r7, #52]	; 0x34
 800e032:	e01c      	b.n	800e06e <xQueueReceiveFromISR+0x166>
		}
		else
		{
			xReturn = pdFAIL;
 800e034:	2300      	movs	r3, #0
 800e036:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 800e038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e03a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d005      	beq.n	800e04e <xQueueReceiveFromISR+0x146>
 800e042:	2b00      	cmp	r3, #0
 800e044:	db13      	blt.n	800e06e <xQueueReceiveFromISR+0x166>
 800e046:	3b02      	subs	r3, #2
 800e048:	2b01      	cmp	r3, #1
 800e04a:	d810      	bhi.n	800e06e <xQueueReceiveFromISR+0x166>
 800e04c:	e007      	b.n	800e05e <xQueueReceiveFromISR+0x156>
 800e04e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e054:	461a      	mov	r2, r3
 800e056:	206c      	movs	r0, #108	; 0x6c
 800e058:	f00f f81c 	bl	801d094 <xTraceEventCreate2>
 800e05c:	e006      	b.n	800e06c <xQueueReceiveFromISR+0x164>
 800e05e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e064:	461a      	mov	r2, r3
 800e066:	206d      	movs	r0, #109	; 0x6d
 800e068:	f00f f814 	bl	801d094 <xTraceEventCreate2>
 800e06c:	bf00      	nop
 800e06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e070:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	f383 8811 	msr	BASEPRI, r3
}
 800e078:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e07a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	3738      	adds	r7, #56	; 0x38
 800e080:	46bd      	mov	sp, r7
 800e082:	bd80      	pop	{r7, pc}

0800e084 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e084:	b480      	push	{r7}
 800e086:	b085      	sub	sp, #20
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e090:	2b00      	cmp	r3, #0
 800e092:	d006      	beq.n	800e0a2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	f1c3 0307 	rsb	r3, r3, #7
 800e09e:	60fb      	str	r3, [r7, #12]
 800e0a0:	e001      	b.n	800e0a6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
	}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	3714      	adds	r7, #20
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b2:	4770      	bx	lr

0800e0b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b086      	sub	sp, #24
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	60f8      	str	r0, [r7, #12]
 800e0bc:	60b9      	str	r1, [r7, #8]
 800e0be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d10d      	bne.n	800e0ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d14d      	bne.n	800e176 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	689b      	ldr	r3, [r3, #8]
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f001 f848 	bl	800f174 <xTaskPriorityDisinherit>
 800e0e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	609a      	str	r2, [r3, #8]
 800e0ec:	e043      	b.n	800e176 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d119      	bne.n	800e128 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6858      	ldr	r0, [r3, #4]
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0fc:	461a      	mov	r2, r3
 800e0fe:	68b9      	ldr	r1, [r7, #8]
 800e100:	f00f fdce 	bl	801dca0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	685a      	ldr	r2, [r3, #4]
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e10c:	441a      	add	r2, r3
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	685a      	ldr	r2, [r3, #4]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	689b      	ldr	r3, [r3, #8]
 800e11a:	429a      	cmp	r2, r3
 800e11c:	d32b      	bcc.n	800e176 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681a      	ldr	r2, [r3, #0]
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	605a      	str	r2, [r3, #4]
 800e126:	e026      	b.n	800e176 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	68d8      	ldr	r0, [r3, #12]
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e130:	461a      	mov	r2, r3
 800e132:	68b9      	ldr	r1, [r7, #8]
 800e134:	f00f fdb4 	bl	801dca0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	68da      	ldr	r2, [r3, #12]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e140:	425b      	negs	r3, r3
 800e142:	441a      	add	r2, r3
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	68da      	ldr	r2, [r3, #12]
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	429a      	cmp	r2, r3
 800e152:	d207      	bcs.n	800e164 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	689a      	ldr	r2, [r3, #8]
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e15c:	425b      	negs	r3, r3
 800e15e:	441a      	add	r2, r3
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2b02      	cmp	r3, #2
 800e168:	d105      	bne.n	800e176 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d002      	beq.n	800e176 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	3b01      	subs	r3, #1
 800e174:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	1c5a      	adds	r2, r3, #1
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e17e:	697b      	ldr	r3, [r7, #20]
}
 800e180:	4618      	mov	r0, r3
 800e182:	3718      	adds	r7, #24
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}

0800e188 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
 800e190:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e196:	2b00      	cmp	r3, #0
 800e198:	d018      	beq.n	800e1cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	68da      	ldr	r2, [r3, #12]
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1a2:	441a      	add	r2, r3
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	68da      	ldr	r2, [r3, #12]
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d303      	bcc.n	800e1bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681a      	ldr	r2, [r3, #0]
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	68d9      	ldr	r1, [r3, #12]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1c4:	461a      	mov	r2, r3
 800e1c6:	6838      	ldr	r0, [r7, #0]
 800e1c8:	f00f fd6a 	bl	801dca0 <memcpy>
	}
}
 800e1cc:	bf00      	nop
 800e1ce:	3708      	adds	r7, #8
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}

0800e1d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b084      	sub	sp, #16
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e1dc:	f001 fbe8 	bl	800f9b0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e1e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e1e8:	e011      	b.n	800e20e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d012      	beq.n	800e218 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	3324      	adds	r3, #36	; 0x24
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	f000 fd32 	bl	800ec60 <xTaskRemoveFromEventList>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d001      	beq.n	800e206 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e202:	f000 fe13 	bl	800ee2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e206:	7bfb      	ldrb	r3, [r7, #15]
 800e208:	3b01      	subs	r3, #1
 800e20a:	b2db      	uxtb	r3, r3
 800e20c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e20e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e212:	2b00      	cmp	r3, #0
 800e214:	dce9      	bgt.n	800e1ea <prvUnlockQueue+0x16>
 800e216:	e000      	b.n	800e21a <prvUnlockQueue+0x46>
					break;
 800e218:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	22ff      	movs	r2, #255	; 0xff
 800e21e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e222:	f001 fbf9 	bl	800fa18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e226:	f001 fbc3 	bl	800f9b0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e230:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e232:	e011      	b.n	800e258 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	691b      	ldr	r3, [r3, #16]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d012      	beq.n	800e262 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	3310      	adds	r3, #16
 800e240:	4618      	mov	r0, r3
 800e242:	f000 fd0d 	bl	800ec60 <xTaskRemoveFromEventList>
 800e246:	4603      	mov	r3, r0
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d001      	beq.n	800e250 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e24c:	f000 fdee 	bl	800ee2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e250:	7bbb      	ldrb	r3, [r7, #14]
 800e252:	3b01      	subs	r3, #1
 800e254:	b2db      	uxtb	r3, r3
 800e256:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e258:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	dce9      	bgt.n	800e234 <prvUnlockQueue+0x60>
 800e260:	e000      	b.n	800e264 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e262:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	22ff      	movs	r2, #255	; 0xff
 800e268:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e26c:	f001 fbd4 	bl	800fa18 <vPortExitCritical>
}
 800e270:	bf00      	nop
 800e272:	3710      	adds	r7, #16
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b084      	sub	sp, #16
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e280:	f001 fb96 	bl	800f9b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d102      	bne.n	800e292 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e28c:	2301      	movs	r3, #1
 800e28e:	60fb      	str	r3, [r7, #12]
 800e290:	e001      	b.n	800e296 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e292:	2300      	movs	r3, #0
 800e294:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e296:	f001 fbbf 	bl	800fa18 <vPortExitCritical>

	return xReturn;
 800e29a:	68fb      	ldr	r3, [r7, #12]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3710      	adds	r7, #16
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e2ac:	f001 fb80 	bl	800f9b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2b8:	429a      	cmp	r2, r3
 800e2ba:	d102      	bne.n	800e2c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	60fb      	str	r3, [r7, #12]
 800e2c0:	e001      	b.n	800e2c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e2c6:	f001 fba7 	bl	800fa18 <vPortExitCritical>

	return xReturn;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3710      	adds	r7, #16
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b08e      	sub	sp, #56	; 0x38
 800e2d8:	af04      	add	r7, sp, #16
 800e2da:	60f8      	str	r0, [r7, #12]
 800e2dc:	60b9      	str	r1, [r7, #8]
 800e2de:	607a      	str	r2, [r7, #4]
 800e2e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e2e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d10c      	bne.n	800e302 <xTaskCreateStatic+0x2e>
	__asm volatile
 800e2e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ec:	b672      	cpsid	i
 800e2ee:	f383 8811 	msr	BASEPRI, r3
 800e2f2:	f3bf 8f6f 	isb	sy
 800e2f6:	f3bf 8f4f 	dsb	sy
 800e2fa:	b662      	cpsie	i
 800e2fc:	623b      	str	r3, [r7, #32]
}
 800e2fe:	bf00      	nop
 800e300:	e7fe      	b.n	800e300 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800e302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e304:	2b00      	cmp	r3, #0
 800e306:	d10c      	bne.n	800e322 <xTaskCreateStatic+0x4e>
	__asm volatile
 800e308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e30c:	b672      	cpsid	i
 800e30e:	f383 8811 	msr	BASEPRI, r3
 800e312:	f3bf 8f6f 	isb	sy
 800e316:	f3bf 8f4f 	dsb	sy
 800e31a:	b662      	cpsie	i
 800e31c:	61fb      	str	r3, [r7, #28]
}
 800e31e:	bf00      	nop
 800e320:	e7fe      	b.n	800e320 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e322:	23bc      	movs	r3, #188	; 0xbc
 800e324:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	2bbc      	cmp	r3, #188	; 0xbc
 800e32a:	d00c      	beq.n	800e346 <xTaskCreateStatic+0x72>
	__asm volatile
 800e32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e330:	b672      	cpsid	i
 800e332:	f383 8811 	msr	BASEPRI, r3
 800e336:	f3bf 8f6f 	isb	sy
 800e33a:	f3bf 8f4f 	dsb	sy
 800e33e:	b662      	cpsie	i
 800e340:	61bb      	str	r3, [r7, #24]
}
 800e342:	bf00      	nop
 800e344:	e7fe      	b.n	800e344 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e346:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d01e      	beq.n	800e38c <xTaskCreateStatic+0xb8>
 800e34e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e350:	2b00      	cmp	r3, #0
 800e352:	d01b      	beq.n	800e38c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e356:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e35c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e360:	2202      	movs	r2, #2
 800e362:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e366:	2300      	movs	r3, #0
 800e368:	9303      	str	r3, [sp, #12]
 800e36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e36c:	9302      	str	r3, [sp, #8]
 800e36e:	f107 0314 	add.w	r3, r7, #20
 800e372:	9301      	str	r3, [sp, #4]
 800e374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e376:	9300      	str	r3, [sp, #0]
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	687a      	ldr	r2, [r7, #4]
 800e37c:	68b9      	ldr	r1, [r7, #8]
 800e37e:	68f8      	ldr	r0, [r7, #12]
 800e380:	f000 f850 	bl	800e424 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e384:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e386:	f000 f8f5 	bl	800e574 <prvAddNewTaskToReadyList>
 800e38a:	e001      	b.n	800e390 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800e38c:	2300      	movs	r3, #0
 800e38e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e390:	697b      	ldr	r3, [r7, #20]
	}
 800e392:	4618      	mov	r0, r3
 800e394:	3728      	adds	r7, #40	; 0x28
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}

0800e39a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e39a:	b580      	push	{r7, lr}
 800e39c:	b08c      	sub	sp, #48	; 0x30
 800e39e:	af04      	add	r7, sp, #16
 800e3a0:	60f8      	str	r0, [r7, #12]
 800e3a2:	60b9      	str	r1, [r7, #8]
 800e3a4:	603b      	str	r3, [r7, #0]
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e3aa:	88fb      	ldrh	r3, [r7, #6]
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f001 fc28 	bl	800fc04 <pvPortMalloc>
 800e3b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e3b6:	697b      	ldr	r3, [r7, #20]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d00e      	beq.n	800e3da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e3bc:	20bc      	movs	r0, #188	; 0xbc
 800e3be:	f001 fc21 	bl	800fc04 <pvPortMalloc>
 800e3c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d003      	beq.n	800e3d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e3ca:	69fb      	ldr	r3, [r7, #28]
 800e3cc:	697a      	ldr	r2, [r7, #20]
 800e3ce:	631a      	str	r2, [r3, #48]	; 0x30
 800e3d0:	e005      	b.n	800e3de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e3d2:	6978      	ldr	r0, [r7, #20]
 800e3d4:	f001 fcf8 	bl	800fdc8 <vPortFree>
 800e3d8:	e001      	b.n	800e3de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e3da:	2300      	movs	r3, #0
 800e3dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e3de:	69fb      	ldr	r3, [r7, #28]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d017      	beq.n	800e414 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e3ec:	88fa      	ldrh	r2, [r7, #6]
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	9303      	str	r3, [sp, #12]
 800e3f2:	69fb      	ldr	r3, [r7, #28]
 800e3f4:	9302      	str	r3, [sp, #8]
 800e3f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3f8:	9301      	str	r3, [sp, #4]
 800e3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3fc:	9300      	str	r3, [sp, #0]
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	68b9      	ldr	r1, [r7, #8]
 800e402:	68f8      	ldr	r0, [r7, #12]
 800e404:	f000 f80e 	bl	800e424 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e408:	69f8      	ldr	r0, [r7, #28]
 800e40a:	f000 f8b3 	bl	800e574 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e40e:	2301      	movs	r3, #1
 800e410:	61bb      	str	r3, [r7, #24]
 800e412:	e002      	b.n	800e41a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e414:	f04f 33ff 	mov.w	r3, #4294967295
 800e418:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e41a:	69bb      	ldr	r3, [r7, #24]
	}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3720      	adds	r7, #32
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b088      	sub	sp, #32
 800e428:	af00      	add	r7, sp, #0
 800e42a:	60f8      	str	r0, [r7, #12]
 800e42c:	60b9      	str	r1, [r7, #8]
 800e42e:	607a      	str	r2, [r7, #4]
 800e430:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e434:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	009b      	lsls	r3, r3, #2
 800e43a:	461a      	mov	r2, r3
 800e43c:	21a5      	movs	r1, #165	; 0xa5
 800e43e:	f00f fc57 	bl	801dcf0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e446:	6879      	ldr	r1, [r7, #4]
 800e448:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800e44c:	440b      	add	r3, r1
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	4413      	add	r3, r2
 800e452:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e454:	69bb      	ldr	r3, [r7, #24]
 800e456:	f023 0307 	bic.w	r3, r3, #7
 800e45a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e45c:	69bb      	ldr	r3, [r7, #24]
 800e45e:	f003 0307 	and.w	r3, r3, #7
 800e462:	2b00      	cmp	r3, #0
 800e464:	d00c      	beq.n	800e480 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800e466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e46a:	b672      	cpsid	i
 800e46c:	f383 8811 	msr	BASEPRI, r3
 800e470:	f3bf 8f6f 	isb	sy
 800e474:	f3bf 8f4f 	dsb	sy
 800e478:	b662      	cpsie	i
 800e47a:	617b      	str	r3, [r7, #20]
}
 800e47c:	bf00      	nop
 800e47e:	e7fe      	b.n	800e47e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d01f      	beq.n	800e4c6 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e486:	2300      	movs	r3, #0
 800e488:	61fb      	str	r3, [r7, #28]
 800e48a:	e012      	b.n	800e4b2 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e48c:	68ba      	ldr	r2, [r7, #8]
 800e48e:	69fb      	ldr	r3, [r7, #28]
 800e490:	4413      	add	r3, r2
 800e492:	7819      	ldrb	r1, [r3, #0]
 800e494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	4413      	add	r3, r2
 800e49a:	3334      	adds	r3, #52	; 0x34
 800e49c:	460a      	mov	r2, r1
 800e49e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e4a0:	68ba      	ldr	r2, [r7, #8]
 800e4a2:	69fb      	ldr	r3, [r7, #28]
 800e4a4:	4413      	add	r3, r2
 800e4a6:	781b      	ldrb	r3, [r3, #0]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d006      	beq.n	800e4ba <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e4ac:	69fb      	ldr	r3, [r7, #28]
 800e4ae:	3301      	adds	r3, #1
 800e4b0:	61fb      	str	r3, [r7, #28]
 800e4b2:	69fb      	ldr	r3, [r7, #28]
 800e4b4:	2b0f      	cmp	r3, #15
 800e4b6:	d9e9      	bls.n	800e48c <prvInitialiseNewTask+0x68>
 800e4b8:	e000      	b.n	800e4bc <prvInitialiseNewTask+0x98>
			{
				break;
 800e4ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4be:	2200      	movs	r2, #0
 800e4c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e4c4:	e003      	b.n	800e4ce <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d0:	2b06      	cmp	r3, #6
 800e4d2:	d901      	bls.n	800e4d8 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e4d4:	2306      	movs	r3, #6
 800e4d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e4dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e4e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4ec:	3304      	adds	r3, #4
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f7fe fb6c 	bl	800cbcc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f6:	3318      	adds	r3, #24
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f7fe fb67 	bl	800cbcc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e502:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e506:	f1c3 0207 	rsb	r2, r3, #7
 800e50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e50c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e512:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e516:	2200      	movs	r2, #0
 800e518:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e51e:	2200      	movs	r2, #0
 800e520:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e526:	3354      	adds	r3, #84	; 0x54
 800e528:	2260      	movs	r2, #96	; 0x60
 800e52a:	2100      	movs	r1, #0
 800e52c:	4618      	mov	r0, r3
 800e52e:	f00f fbdf 	bl	801dcf0 <memset>
 800e532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e534:	4a0c      	ldr	r2, [pc, #48]	; (800e568 <prvInitialiseNewTask+0x144>)
 800e536:	659a      	str	r2, [r3, #88]	; 0x58
 800e538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e53a:	4a0c      	ldr	r2, [pc, #48]	; (800e56c <prvInitialiseNewTask+0x148>)
 800e53c:	65da      	str	r2, [r3, #92]	; 0x5c
 800e53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e540:	4a0b      	ldr	r2, [pc, #44]	; (800e570 <prvInitialiseNewTask+0x14c>)
 800e542:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	68f9      	ldr	r1, [r7, #12]
 800e548:	69b8      	ldr	r0, [r7, #24]
 800e54a:	f001 f913 	bl	800f774 <pxPortInitialiseStack>
 800e54e:	4602      	mov	r2, r0
 800e550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e552:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e556:	2b00      	cmp	r3, #0
 800e558:	d002      	beq.n	800e560 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e55c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e55e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e560:	bf00      	nop
 800e562:	3720      	adds	r7, #32
 800e564:	46bd      	mov	sp, r7
 800e566:	bd80      	pop	{r7, pc}
 800e568:	08024a0c 	.word	0x08024a0c
 800e56c:	08024a2c 	.word	0x08024a2c
 800e570:	080249ec 	.word	0x080249ec

0800e574 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b082      	sub	sp, #8
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e57c:	f001 fa18 	bl	800f9b0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e580:	4b38      	ldr	r3, [pc, #224]	; (800e664 <prvAddNewTaskToReadyList+0xf0>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	3301      	adds	r3, #1
 800e586:	4a37      	ldr	r2, [pc, #220]	; (800e664 <prvAddNewTaskToReadyList+0xf0>)
 800e588:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e58a:	4b37      	ldr	r3, [pc, #220]	; (800e668 <prvAddNewTaskToReadyList+0xf4>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d109      	bne.n	800e5a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e592:	4a35      	ldr	r2, [pc, #212]	; (800e668 <prvAddNewTaskToReadyList+0xf4>)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e598:	4b32      	ldr	r3, [pc, #200]	; (800e664 <prvAddNewTaskToReadyList+0xf0>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	2b01      	cmp	r3, #1
 800e59e:	d110      	bne.n	800e5c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e5a0:	f000 fc68 	bl	800ee74 <prvInitialiseTaskLists>
 800e5a4:	e00d      	b.n	800e5c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e5a6:	4b31      	ldr	r3, [pc, #196]	; (800e66c <prvAddNewTaskToReadyList+0xf8>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d109      	bne.n	800e5c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e5ae:	4b2e      	ldr	r3, [pc, #184]	; (800e668 <prvAddNewTaskToReadyList+0xf4>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	d802      	bhi.n	800e5c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e5bc:	4a2a      	ldr	r2, [pc, #168]	; (800e668 <prvAddNewTaskToReadyList+0xf4>)
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e5c2:	4b2b      	ldr	r3, [pc, #172]	; (800e670 <prvAddNewTaskToReadyList+0xfc>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	4a29      	ldr	r2, [pc, #164]	; (800e670 <prvAddNewTaskToReadyList+0xfc>)
 800e5ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e5cc:	4b28      	ldr	r3, [pc, #160]	; (800e670 <prvAddNewTaskToReadyList+0xfc>)
 800e5ce:	681a      	ldr	r2, [r3, #0]
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d00e      	beq.n	800e5f8 <prvAddNewTaskToReadyList+0x84>
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d00b      	beq.n	800e5f8 <prvAddNewTaskToReadyList+0x84>
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5ea:	6879      	ldr	r1, [r7, #4]
 800e5ec:	2010      	movs	r0, #16
 800e5ee:	f00f f8c1 	bl	801d774 <xTraceObjectRegisterWithoutHandle>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	bf00      	nop

		prvAddTaskToReadyList( pxNewTCB );
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	4619      	mov	r1, r3
 800e5fc:	2030      	movs	r0, #48	; 0x30
 800e5fe:	f00e fcd3 	bl	801cfa8 <xTraceEventCreate1>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e606:	2201      	movs	r2, #1
 800e608:	409a      	lsls	r2, r3
 800e60a:	4b1a      	ldr	r3, [pc, #104]	; (800e674 <prvAddNewTaskToReadyList+0x100>)
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	4313      	orrs	r3, r2
 800e610:	4a18      	ldr	r2, [pc, #96]	; (800e674 <prvAddNewTaskToReadyList+0x100>)
 800e612:	6013      	str	r3, [r2, #0]
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e618:	4613      	mov	r3, r2
 800e61a:	009b      	lsls	r3, r3, #2
 800e61c:	4413      	add	r3, r2
 800e61e:	009b      	lsls	r3, r3, #2
 800e620:	4a15      	ldr	r2, [pc, #84]	; (800e678 <prvAddNewTaskToReadyList+0x104>)
 800e622:	441a      	add	r2, r3
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	3304      	adds	r3, #4
 800e628:	4619      	mov	r1, r3
 800e62a:	4610      	mov	r0, r2
 800e62c:	f7fe fadb 	bl	800cbe6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e630:	f001 f9f2 	bl	800fa18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e634:	4b0d      	ldr	r3, [pc, #52]	; (800e66c <prvAddNewTaskToReadyList+0xf8>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d00e      	beq.n	800e65a <prvAddNewTaskToReadyList+0xe6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e63c:	4b0a      	ldr	r3, [pc, #40]	; (800e668 <prvAddNewTaskToReadyList+0xf4>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e646:	429a      	cmp	r2, r3
 800e648:	d207      	bcs.n	800e65a <prvAddNewTaskToReadyList+0xe6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e64a:	4b0c      	ldr	r3, [pc, #48]	; (800e67c <prvAddNewTaskToReadyList+0x108>)
 800e64c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e650:	601a      	str	r2, [r3, #0]
 800e652:	f3bf 8f4f 	dsb	sy
 800e656:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e65a:	bf00      	nop
 800e65c:	3708      	adds	r7, #8
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
 800e662:	bf00      	nop
 800e664:	20047d54 	.word	0x20047d54
 800e668:	20047c54 	.word	0x20047c54
 800e66c:	20047d60 	.word	0x20047d60
 800e670:	20047d70 	.word	0x20047d70
 800e674:	20047d5c 	.word	0x20047d5c
 800e678:	20047c58 	.word	0x20047c58
 800e67c:	e000ed04 	.word	0xe000ed04

0800e680 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e688:	2300      	movs	r3, #0
 800e68a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d01d      	beq.n	800e6ce <vTaskDelay+0x4e>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e692:	4b16      	ldr	r3, [pc, #88]	; (800e6ec <vTaskDelay+0x6c>)
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d00c      	beq.n	800e6b4 <vTaskDelay+0x34>
	__asm volatile
 800e69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69e:	b672      	cpsid	i
 800e6a0:	f383 8811 	msr	BASEPRI, r3
 800e6a4:	f3bf 8f6f 	isb	sy
 800e6a8:	f3bf 8f4f 	dsb	sy
 800e6ac:	b662      	cpsie	i
 800e6ae:	60bb      	str	r3, [r7, #8]
}
 800e6b0:	bf00      	nop
 800e6b2:	e7fe      	b.n	800e6b2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800e6b4:	f000 f894 	bl	800e7e0 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 800e6b8:	6879      	ldr	r1, [r7, #4]
 800e6ba:	207a      	movs	r0, #122	; 0x7a
 800e6bc:	f00e fc74 	bl	801cfa8 <xTraceEventCreate1>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e6c0:	2100      	movs	r1, #0
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fff0 	bl	800f6a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e6c8:	f000 f898 	bl	800e7fc <xTaskResumeAll>
 800e6cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d107      	bne.n	800e6e4 <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
 800e6d4:	4b06      	ldr	r3, [pc, #24]	; (800e6f0 <vTaskDelay+0x70>)
 800e6d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6da:	601a      	str	r2, [r3, #0]
 800e6dc:	f3bf 8f4f 	dsb	sy
 800e6e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e6e4:	bf00      	nop
 800e6e6:	3710      	adds	r7, #16
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	bd80      	pop	{r7, pc}
 800e6ec:	20047d7c 	.word	0x20047d7c
 800e6f0:	e000ed04 	.word	0xe000ed04

0800e6f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	b08a      	sub	sp, #40	; 0x28
 800e6f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e6fe:	2300      	movs	r3, #0
 800e700:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e702:	463a      	mov	r2, r7
 800e704:	1d39      	adds	r1, r7, #4
 800e706:	f107 0308 	add.w	r3, r7, #8
 800e70a:	4618      	mov	r0, r3
 800e70c:	f7f2 fa6e 	bl	8000bec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e710:	6839      	ldr	r1, [r7, #0]
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	68ba      	ldr	r2, [r7, #8]
 800e716:	9202      	str	r2, [sp, #8]
 800e718:	9301      	str	r3, [sp, #4]
 800e71a:	2300      	movs	r3, #0
 800e71c:	9300      	str	r3, [sp, #0]
 800e71e:	2300      	movs	r3, #0
 800e720:	460a      	mov	r2, r1
 800e722:	4927      	ldr	r1, [pc, #156]	; (800e7c0 <vTaskStartScheduler+0xcc>)
 800e724:	4827      	ldr	r0, [pc, #156]	; (800e7c4 <vTaskStartScheduler+0xd0>)
 800e726:	f7ff fdd5 	bl	800e2d4 <xTaskCreateStatic>
 800e72a:	4603      	mov	r3, r0
 800e72c:	4a26      	ldr	r2, [pc, #152]	; (800e7c8 <vTaskStartScheduler+0xd4>)
 800e72e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e730:	4b25      	ldr	r3, [pc, #148]	; (800e7c8 <vTaskStartScheduler+0xd4>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d002      	beq.n	800e73e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e738:	2301      	movs	r3, #1
 800e73a:	617b      	str	r3, [r7, #20]
 800e73c:	e001      	b.n	800e742 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e73e:	2300      	movs	r3, #0
 800e740:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	2b01      	cmp	r3, #1
 800e746:	d126      	bne.n	800e796 <vTaskStartScheduler+0xa2>
	__asm volatile
 800e748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e74c:	b672      	cpsid	i
 800e74e:	f383 8811 	msr	BASEPRI, r3
 800e752:	f3bf 8f6f 	isb	sy
 800e756:	f3bf 8f4f 	dsb	sy
 800e75a:	b662      	cpsie	i
 800e75c:	613b      	str	r3, [r7, #16]
}
 800e75e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e760:	4b1a      	ldr	r3, [pc, #104]	; (800e7cc <vTaskStartScheduler+0xd8>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	3354      	adds	r3, #84	; 0x54
 800e766:	4a1a      	ldr	r2, [pc, #104]	; (800e7d0 <vTaskStartScheduler+0xdc>)
 800e768:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e76a:	4b1a      	ldr	r3, [pc, #104]	; (800e7d4 <vTaskStartScheduler+0xe0>)
 800e76c:	f04f 32ff 	mov.w	r2, #4294967295
 800e770:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e772:	4b19      	ldr	r3, [pc, #100]	; (800e7d8 <vTaskStartScheduler+0xe4>)
 800e774:	2201      	movs	r2, #1
 800e776:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e778:	4b18      	ldr	r3, [pc, #96]	; (800e7dc <vTaskStartScheduler+0xe8>)
 800e77a:	2200      	movs	r2, #0
 800e77c:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 800e77e:	4b13      	ldr	r3, [pc, #76]	; (800e7cc <vTaskStartScheduler+0xd8>)
 800e780:	681a      	ldr	r2, [r3, #0]
 800e782:	4b12      	ldr	r3, [pc, #72]	; (800e7cc <vTaskStartScheduler+0xd8>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e788:	4619      	mov	r1, r3
 800e78a:	4610      	mov	r0, r2
 800e78c:	f00f f8ee 	bl	801d96c <xTraceTaskSwitch>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e790:	f001 f87e 	bl	800f890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e794:	e010      	b.n	800e7b8 <vTaskStartScheduler+0xc4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e79c:	d10c      	bne.n	800e7b8 <vTaskStartScheduler+0xc4>
	__asm volatile
 800e79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a2:	b672      	cpsid	i
 800e7a4:	f383 8811 	msr	BASEPRI, r3
 800e7a8:	f3bf 8f6f 	isb	sy
 800e7ac:	f3bf 8f4f 	dsb	sy
 800e7b0:	b662      	cpsie	i
 800e7b2:	60fb      	str	r3, [r7, #12]
}
 800e7b4:	bf00      	nop
 800e7b6:	e7fe      	b.n	800e7b6 <vTaskStartScheduler+0xc2>
}
 800e7b8:	bf00      	nop
 800e7ba:	3718      	adds	r7, #24
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}
 800e7c0:	080214d0 	.word	0x080214d0
 800e7c4:	0800ee45 	.word	0x0800ee45
 800e7c8:	20047d78 	.word	0x20047d78
 800e7cc:	20047c54 	.word	0x20047c54
 800e7d0:	20000328 	.word	0x20000328
 800e7d4:	20047d74 	.word	0x20047d74
 800e7d8:	20047d60 	.word	0x20047d60
 800e7dc:	20047d58 	.word	0x20047d58

0800e7e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e7e0:	b480      	push	{r7}
 800e7e2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e7e4:	4b04      	ldr	r3, [pc, #16]	; (800e7f8 <vTaskSuspendAll+0x18>)
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	3301      	adds	r3, #1
 800e7ea:	4a03      	ldr	r2, [pc, #12]	; (800e7f8 <vTaskSuspendAll+0x18>)
 800e7ec:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e7ee:	bf00      	nop
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr
 800e7f8:	20047d7c 	.word	0x20047d7c

0800e7fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e802:	2300      	movs	r3, #0
 800e804:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e806:	2300      	movs	r3, #0
 800e808:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e80a:	4b45      	ldr	r3, [pc, #276]	; (800e920 <xTaskResumeAll+0x124>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d10c      	bne.n	800e82c <xTaskResumeAll+0x30>
	__asm volatile
 800e812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e816:	b672      	cpsid	i
 800e818:	f383 8811 	msr	BASEPRI, r3
 800e81c:	f3bf 8f6f 	isb	sy
 800e820:	f3bf 8f4f 	dsb	sy
 800e824:	b662      	cpsie	i
 800e826:	603b      	str	r3, [r7, #0]
}
 800e828:	bf00      	nop
 800e82a:	e7fe      	b.n	800e82a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e82c:	f001 f8c0 	bl	800f9b0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e830:	4b3b      	ldr	r3, [pc, #236]	; (800e920 <xTaskResumeAll+0x124>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	3b01      	subs	r3, #1
 800e836:	4a3a      	ldr	r2, [pc, #232]	; (800e920 <xTaskResumeAll+0x124>)
 800e838:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e83a:	4b39      	ldr	r3, [pc, #228]	; (800e920 <xTaskResumeAll+0x124>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d166      	bne.n	800e910 <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e842:	4b38      	ldr	r3, [pc, #224]	; (800e924 <xTaskResumeAll+0x128>)
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d062      	beq.n	800e910 <xTaskResumeAll+0x114>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e84a:	e033      	b.n	800e8b4 <xTaskResumeAll+0xb8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e84c:	4b36      	ldr	r3, [pc, #216]	; (800e928 <xTaskResumeAll+0x12c>)
 800e84e:	68db      	ldr	r3, [r3, #12]
 800e850:	68db      	ldr	r3, [r3, #12]
 800e852:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	3318      	adds	r3, #24
 800e858:	4618      	mov	r0, r3
 800e85a:	f7fe fa21 	bl	800cca0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	3304      	adds	r3, #4
 800e862:	4618      	mov	r0, r3
 800e864:	f7fe fa1c 	bl	800cca0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	4619      	mov	r1, r3
 800e86c:	2030      	movs	r0, #48	; 0x30
 800e86e:	f00e fb9b 	bl	801cfa8 <xTraceEventCreate1>
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e876:	2201      	movs	r2, #1
 800e878:	409a      	lsls	r2, r3
 800e87a:	4b2c      	ldr	r3, [pc, #176]	; (800e92c <xTaskResumeAll+0x130>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	4313      	orrs	r3, r2
 800e880:	4a2a      	ldr	r2, [pc, #168]	; (800e92c <xTaskResumeAll+0x130>)
 800e882:	6013      	str	r3, [r2, #0]
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e888:	4613      	mov	r3, r2
 800e88a:	009b      	lsls	r3, r3, #2
 800e88c:	4413      	add	r3, r2
 800e88e:	009b      	lsls	r3, r3, #2
 800e890:	4a27      	ldr	r2, [pc, #156]	; (800e930 <xTaskResumeAll+0x134>)
 800e892:	441a      	add	r2, r3
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	3304      	adds	r3, #4
 800e898:	4619      	mov	r1, r3
 800e89a:	4610      	mov	r0, r2
 800e89c:	f7fe f9a3 	bl	800cbe6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8a4:	4b23      	ldr	r3, [pc, #140]	; (800e934 <xTaskResumeAll+0x138>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8aa:	429a      	cmp	r2, r3
 800e8ac:	d302      	bcc.n	800e8b4 <xTaskResumeAll+0xb8>
					{
						xYieldPending = pdTRUE;
 800e8ae:	4b22      	ldr	r3, [pc, #136]	; (800e938 <xTaskResumeAll+0x13c>)
 800e8b0:	2201      	movs	r2, #1
 800e8b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e8b4:	4b1c      	ldr	r3, [pc, #112]	; (800e928 <xTaskResumeAll+0x12c>)
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d1c7      	bne.n	800e84c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d001      	beq.n	800e8c6 <xTaskResumeAll+0xca>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e8c2:	f000 fb7b 	bl	800efbc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e8c6:	4b1d      	ldr	r3, [pc, #116]	; (800e93c <xTaskResumeAll+0x140>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d010      	beq.n	800e8f4 <xTaskResumeAll+0xf8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e8d2:	f000 f859 	bl	800e988 <xTaskIncrementTick>
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <xTaskResumeAll+0xe6>
							{
								xYieldPending = pdTRUE;
 800e8dc:	4b16      	ldr	r3, [pc, #88]	; (800e938 <xTaskResumeAll+0x13c>)
 800e8de:	2201      	movs	r2, #1
 800e8e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	3b01      	subs	r3, #1
 800e8e6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d1f1      	bne.n	800e8d2 <xTaskResumeAll+0xd6>

						uxPendedTicks = 0;
 800e8ee:	4b13      	ldr	r3, [pc, #76]	; (800e93c <xTaskResumeAll+0x140>)
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e8f4:	4b10      	ldr	r3, [pc, #64]	; (800e938 <xTaskResumeAll+0x13c>)
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d009      	beq.n	800e910 <xTaskResumeAll+0x114>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e900:	4b0f      	ldr	r3, [pc, #60]	; (800e940 <xTaskResumeAll+0x144>)
 800e902:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e906:	601a      	str	r2, [r3, #0]
 800e908:	f3bf 8f4f 	dsb	sy
 800e90c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e910:	f001 f882 	bl	800fa18 <vPortExitCritical>

	return xAlreadyYielded;
 800e914:	68bb      	ldr	r3, [r7, #8]
}
 800e916:	4618      	mov	r0, r3
 800e918:	3710      	adds	r7, #16
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}
 800e91e:	bf00      	nop
 800e920:	20047d7c 	.word	0x20047d7c
 800e924:	20047d54 	.word	0x20047d54
 800e928:	20047d14 	.word	0x20047d14
 800e92c:	20047d5c 	.word	0x20047d5c
 800e930:	20047c58 	.word	0x20047c58
 800e934:	20047c54 	.word	0x20047c54
 800e938:	20047d68 	.word	0x20047d68
 800e93c:	20047d64 	.word	0x20047d64
 800e940:	e000ed04 	.word	0xe000ed04

0800e944 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e944:	b480      	push	{r7}
 800e946:	b083      	sub	sp, #12
 800e948:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e94a:	4b05      	ldr	r3, [pc, #20]	; (800e960 <xTaskGetTickCount+0x1c>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e950:	687b      	ldr	r3, [r7, #4]
}
 800e952:	4618      	mov	r0, r3
 800e954:	370c      	adds	r7, #12
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr
 800e95e:	bf00      	nop
 800e960:	20047d58 	.word	0x20047d58

0800e964 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b082      	sub	sp, #8
 800e968:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e96a:	f001 f907 	bl	800fb7c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e96e:	2300      	movs	r3, #0
 800e970:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e972:	4b04      	ldr	r3, [pc, #16]	; (800e984 <xTaskGetTickCountFromISR+0x20>)
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e978:	683b      	ldr	r3, [r7, #0]
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3708      	adds	r7, #8
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}
 800e982:	bf00      	nop
 800e984:	20047d58 	.word	0x20047d58

0800e988 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b086      	sub	sp, #24
 800e98c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e98e:	2300      	movs	r3, #0
 800e990:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 800e992:	4b5e      	ldr	r3, [pc, #376]	; (800eb0c <xTaskIncrementTick+0x184>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	2b01      	cmp	r3, #1
 800e998:	d003      	beq.n	800e9a2 <xTaskIncrementTick+0x1a>
 800e99a:	4b5d      	ldr	r3, [pc, #372]	; (800eb10 <xTaskIncrementTick+0x188>)
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d105      	bne.n	800e9ae <xTaskIncrementTick+0x26>
 800e9a2:	4b5c      	ldr	r3, [pc, #368]	; (800eb14 <xTaskIncrementTick+0x18c>)
 800e9a4:	681a      	ldr	r2, [r3, #0]
 800e9a6:	4b5c      	ldr	r3, [pc, #368]	; (800eb18 <xTaskIncrementTick+0x190>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	3201      	adds	r2, #1
 800e9ac:	619a      	str	r2, [r3, #24]
 800e9ae:	4b57      	ldr	r3, [pc, #348]	; (800eb0c <xTaskIncrementTick+0x184>)
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d106      	bne.n	800e9c4 <xTaskIncrementTick+0x3c>
 800e9b6:	4b57      	ldr	r3, [pc, #348]	; (800eb14 <xTaskIncrementTick+0x18c>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	3301      	adds	r3, #1
 800e9bc:	4619      	mov	r1, r3
 800e9be:	2031      	movs	r0, #49	; 0x31
 800e9c0:	f00e faf2 	bl	801cfa8 <xTraceEventCreate1>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9c4:	4b51      	ldr	r3, [pc, #324]	; (800eb0c <xTaskIncrementTick+0x184>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	f040 808f 	bne.w	800eaec <xTaskIncrementTick+0x164>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e9ce:	4b51      	ldr	r3, [pc, #324]	; (800eb14 <xTaskIncrementTick+0x18c>)
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e9d6:	4a4f      	ldr	r2, [pc, #316]	; (800eb14 <xTaskIncrementTick+0x18c>)
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d122      	bne.n	800ea28 <xTaskIncrementTick+0xa0>
		{
			taskSWITCH_DELAYED_LISTS();
 800e9e2:	4b4e      	ldr	r3, [pc, #312]	; (800eb1c <xTaskIncrementTick+0x194>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d00c      	beq.n	800ea06 <xTaskIncrementTick+0x7e>
	__asm volatile
 800e9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9f0:	b672      	cpsid	i
 800e9f2:	f383 8811 	msr	BASEPRI, r3
 800e9f6:	f3bf 8f6f 	isb	sy
 800e9fa:	f3bf 8f4f 	dsb	sy
 800e9fe:	b662      	cpsie	i
 800ea00:	603b      	str	r3, [r7, #0]
}
 800ea02:	bf00      	nop
 800ea04:	e7fe      	b.n	800ea04 <xTaskIncrementTick+0x7c>
 800ea06:	4b45      	ldr	r3, [pc, #276]	; (800eb1c <xTaskIncrementTick+0x194>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	60fb      	str	r3, [r7, #12]
 800ea0c:	4b44      	ldr	r3, [pc, #272]	; (800eb20 <xTaskIncrementTick+0x198>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a42      	ldr	r2, [pc, #264]	; (800eb1c <xTaskIncrementTick+0x194>)
 800ea12:	6013      	str	r3, [r2, #0]
 800ea14:	4a42      	ldr	r2, [pc, #264]	; (800eb20 <xTaskIncrementTick+0x198>)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	6013      	str	r3, [r2, #0]
 800ea1a:	4b42      	ldr	r3, [pc, #264]	; (800eb24 <xTaskIncrementTick+0x19c>)
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	3301      	adds	r3, #1
 800ea20:	4a40      	ldr	r2, [pc, #256]	; (800eb24 <xTaskIncrementTick+0x19c>)
 800ea22:	6013      	str	r3, [r2, #0]
 800ea24:	f000 faca 	bl	800efbc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ea28:	4b3f      	ldr	r3, [pc, #252]	; (800eb28 <xTaskIncrementTick+0x1a0>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	693a      	ldr	r2, [r7, #16]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d34d      	bcc.n	800eace <xTaskIncrementTick+0x146>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea32:	4b3a      	ldr	r3, [pc, #232]	; (800eb1c <xTaskIncrementTick+0x194>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d104      	bne.n	800ea46 <xTaskIncrementTick+0xbe>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea3c:	4b3a      	ldr	r3, [pc, #232]	; (800eb28 <xTaskIncrementTick+0x1a0>)
 800ea3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea42:	601a      	str	r2, [r3, #0]
					break;
 800ea44:	e043      	b.n	800eace <xTaskIncrementTick+0x146>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea46:	4b35      	ldr	r3, [pc, #212]	; (800eb1c <xTaskIncrementTick+0x194>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	68db      	ldr	r3, [r3, #12]
 800ea4c:	68db      	ldr	r3, [r3, #12]
 800ea4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ea50:	68bb      	ldr	r3, [r7, #8]
 800ea52:	685b      	ldr	r3, [r3, #4]
 800ea54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ea56:	693a      	ldr	r2, [r7, #16]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	429a      	cmp	r2, r3
 800ea5c:	d203      	bcs.n	800ea66 <xTaskIncrementTick+0xde>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ea5e:	4a32      	ldr	r2, [pc, #200]	; (800eb28 <xTaskIncrementTick+0x1a0>)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ea64:	e033      	b.n	800eace <xTaskIncrementTick+0x146>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	3304      	adds	r3, #4
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7fe f918 	bl	800cca0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d004      	beq.n	800ea82 <xTaskIncrementTick+0xfa>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea78:	68bb      	ldr	r3, [r7, #8]
 800ea7a:	3318      	adds	r3, #24
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	f7fe f90f 	bl	800cca0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ea82:	68bb      	ldr	r3, [r7, #8]
 800ea84:	4619      	mov	r1, r3
 800ea86:	2030      	movs	r0, #48	; 0x30
 800ea88:	f00e fa8e 	bl	801cfa8 <xTraceEventCreate1>
 800ea8c:	68bb      	ldr	r3, [r7, #8]
 800ea8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea90:	2201      	movs	r2, #1
 800ea92:	409a      	lsls	r2, r3
 800ea94:	4b25      	ldr	r3, [pc, #148]	; (800eb2c <xTaskIncrementTick+0x1a4>)
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	4313      	orrs	r3, r2
 800ea9a:	4a24      	ldr	r2, [pc, #144]	; (800eb2c <xTaskIncrementTick+0x1a4>)
 800ea9c:	6013      	str	r3, [r2, #0]
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaa2:	4613      	mov	r3, r2
 800eaa4:	009b      	lsls	r3, r3, #2
 800eaa6:	4413      	add	r3, r2
 800eaa8:	009b      	lsls	r3, r3, #2
 800eaaa:	4a21      	ldr	r2, [pc, #132]	; (800eb30 <xTaskIncrementTick+0x1a8>)
 800eaac:	441a      	add	r2, r3
 800eaae:	68bb      	ldr	r3, [r7, #8]
 800eab0:	3304      	adds	r3, #4
 800eab2:	4619      	mov	r1, r3
 800eab4:	4610      	mov	r0, r2
 800eab6:	f7fe f896 	bl	800cbe6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eabe:	4b1d      	ldr	r3, [pc, #116]	; (800eb34 <xTaskIncrementTick+0x1ac>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d3b4      	bcc.n	800ea32 <xTaskIncrementTick+0xaa>
						{
							xSwitchRequired = pdTRUE;
 800eac8:	2301      	movs	r3, #1
 800eaca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eacc:	e7b1      	b.n	800ea32 <xTaskIncrementTick+0xaa>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800eace:	4b19      	ldr	r3, [pc, #100]	; (800eb34 <xTaskIncrementTick+0x1ac>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ead4:	4916      	ldr	r1, [pc, #88]	; (800eb30 <xTaskIncrementTick+0x1a8>)
 800ead6:	4613      	mov	r3, r2
 800ead8:	009b      	lsls	r3, r3, #2
 800eada:	4413      	add	r3, r2
 800eadc:	009b      	lsls	r3, r3, #2
 800eade:	440b      	add	r3, r1
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	2b01      	cmp	r3, #1
 800eae4:	d907      	bls.n	800eaf6 <xTaskIncrementTick+0x16e>
			{
				xSwitchRequired = pdTRUE;
 800eae6:	2301      	movs	r3, #1
 800eae8:	617b      	str	r3, [r7, #20]
 800eaea:	e004      	b.n	800eaf6 <xTaskIncrementTick+0x16e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800eaec:	4b08      	ldr	r3, [pc, #32]	; (800eb10 <xTaskIncrementTick+0x188>)
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	3301      	adds	r3, #1
 800eaf2:	4a07      	ldr	r2, [pc, #28]	; (800eb10 <xTaskIncrementTick+0x188>)
 800eaf4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800eaf6:	4b10      	ldr	r3, [pc, #64]	; (800eb38 <xTaskIncrementTick+0x1b0>)
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d001      	beq.n	800eb02 <xTaskIncrementTick+0x17a>
		{
			xSwitchRequired = pdTRUE;
 800eafe:	2301      	movs	r3, #1
 800eb00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800eb02:	697b      	ldr	r3, [r7, #20]
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	3718      	adds	r7, #24
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}
 800eb0c:	20047d7c 	.word	0x20047d7c
 800eb10:	20047d64 	.word	0x20047d64
 800eb14:	20047d58 	.word	0x20047d58
 800eb18:	2007927c 	.word	0x2007927c
 800eb1c:	20047d0c 	.word	0x20047d0c
 800eb20:	20047d10 	.word	0x20047d10
 800eb24:	20047d6c 	.word	0x20047d6c
 800eb28:	20047d74 	.word	0x20047d74
 800eb2c:	20047d5c 	.word	0x20047d5c
 800eb30:	20047c58 	.word	0x20047c58
 800eb34:	20047c54 	.word	0x20047c54
 800eb38:	20047d68 	.word	0x20047d68

0800eb3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b086      	sub	sp, #24
 800eb40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800eb42:	4b2e      	ldr	r3, [pc, #184]	; (800ebfc <vTaskSwitchContext+0xc0>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d003      	beq.n	800eb52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800eb4a:	4b2d      	ldr	r3, [pc, #180]	; (800ec00 <vTaskSwitchContext+0xc4>)
 800eb4c:	2201      	movs	r2, #1
 800eb4e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800eb50:	e04f      	b.n	800ebf2 <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 800eb52:	4b2b      	ldr	r3, [pc, #172]	; (800ec00 <vTaskSwitchContext+0xc4>)
 800eb54:	2200      	movs	r2, #0
 800eb56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb58:	4b2a      	ldr	r3, [pc, #168]	; (800ec04 <vTaskSwitchContext+0xc8>)
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	fab3 f383 	clz	r3, r3
 800eb64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800eb66:	7afb      	ldrb	r3, [r7, #11]
 800eb68:	f1c3 031f 	rsb	r3, r3, #31
 800eb6c:	617b      	str	r3, [r7, #20]
 800eb6e:	4926      	ldr	r1, [pc, #152]	; (800ec08 <vTaskSwitchContext+0xcc>)
 800eb70:	697a      	ldr	r2, [r7, #20]
 800eb72:	4613      	mov	r3, r2
 800eb74:	009b      	lsls	r3, r3, #2
 800eb76:	4413      	add	r3, r2
 800eb78:	009b      	lsls	r3, r3, #2
 800eb7a:	440b      	add	r3, r1
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d10c      	bne.n	800eb9c <vTaskSwitchContext+0x60>
	__asm volatile
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	b672      	cpsid	i
 800eb88:	f383 8811 	msr	BASEPRI, r3
 800eb8c:	f3bf 8f6f 	isb	sy
 800eb90:	f3bf 8f4f 	dsb	sy
 800eb94:	b662      	cpsie	i
 800eb96:	607b      	str	r3, [r7, #4]
}
 800eb98:	bf00      	nop
 800eb9a:	e7fe      	b.n	800eb9a <vTaskSwitchContext+0x5e>
 800eb9c:	697a      	ldr	r2, [r7, #20]
 800eb9e:	4613      	mov	r3, r2
 800eba0:	009b      	lsls	r3, r3, #2
 800eba2:	4413      	add	r3, r2
 800eba4:	009b      	lsls	r3, r3, #2
 800eba6:	4a18      	ldr	r2, [pc, #96]	; (800ec08 <vTaskSwitchContext+0xcc>)
 800eba8:	4413      	add	r3, r2
 800ebaa:	613b      	str	r3, [r7, #16]
 800ebac:	693b      	ldr	r3, [r7, #16]
 800ebae:	685b      	ldr	r3, [r3, #4]
 800ebb0:	685a      	ldr	r2, [r3, #4]
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	605a      	str	r2, [r3, #4]
 800ebb6:	693b      	ldr	r3, [r7, #16]
 800ebb8:	685a      	ldr	r2, [r3, #4]
 800ebba:	693b      	ldr	r3, [r7, #16]
 800ebbc:	3308      	adds	r3, #8
 800ebbe:	429a      	cmp	r2, r3
 800ebc0:	d104      	bne.n	800ebcc <vTaskSwitchContext+0x90>
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	685b      	ldr	r3, [r3, #4]
 800ebc6:	685a      	ldr	r2, [r3, #4]
 800ebc8:	693b      	ldr	r3, [r7, #16]
 800ebca:	605a      	str	r2, [r3, #4]
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	685b      	ldr	r3, [r3, #4]
 800ebd0:	68db      	ldr	r3, [r3, #12]
 800ebd2:	4a0e      	ldr	r2, [pc, #56]	; (800ec0c <vTaskSwitchContext+0xd0>)
 800ebd4:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800ebd6:	4b0d      	ldr	r3, [pc, #52]	; (800ec0c <vTaskSwitchContext+0xd0>)
 800ebd8:	681a      	ldr	r2, [r3, #0]
 800ebda:	4b0c      	ldr	r3, [pc, #48]	; (800ec0c <vTaskSwitchContext+0xd0>)
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebe0:	4619      	mov	r1, r3
 800ebe2:	4610      	mov	r0, r2
 800ebe4:	f00e fec2 	bl	801d96c <xTraceTaskSwitch>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ebe8:	4b08      	ldr	r3, [pc, #32]	; (800ec0c <vTaskSwitchContext+0xd0>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	3354      	adds	r3, #84	; 0x54
 800ebee:	4a08      	ldr	r2, [pc, #32]	; (800ec10 <vTaskSwitchContext+0xd4>)
 800ebf0:	6013      	str	r3, [r2, #0]
}
 800ebf2:	bf00      	nop
 800ebf4:	3718      	adds	r7, #24
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	bf00      	nop
 800ebfc:	20047d7c 	.word	0x20047d7c
 800ec00:	20047d68 	.word	0x20047d68
 800ec04:	20047d5c 	.word	0x20047d5c
 800ec08:	20047c58 	.word	0x20047c58
 800ec0c:	20047c54 	.word	0x20047c54
 800ec10:	20000328 	.word	0x20000328

0800ec14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b084      	sub	sp, #16
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
 800ec1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d10c      	bne.n	800ec3e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800ec24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec28:	b672      	cpsid	i
 800ec2a:	f383 8811 	msr	BASEPRI, r3
 800ec2e:	f3bf 8f6f 	isb	sy
 800ec32:	f3bf 8f4f 	dsb	sy
 800ec36:	b662      	cpsie	i
 800ec38:	60fb      	str	r3, [r7, #12]
}
 800ec3a:	bf00      	nop
 800ec3c:	e7fe      	b.n	800ec3c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ec3e:	4b07      	ldr	r3, [pc, #28]	; (800ec5c <vTaskPlaceOnEventList+0x48>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	3318      	adds	r3, #24
 800ec44:	4619      	mov	r1, r3
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	f7fd fff1 	bl	800cc2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ec4c:	2101      	movs	r1, #1
 800ec4e:	6838      	ldr	r0, [r7, #0]
 800ec50:	f000 fd2a 	bl	800f6a8 <prvAddCurrentTaskToDelayedList>
}
 800ec54:	bf00      	nop
 800ec56:	3710      	adds	r7, #16
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}
 800ec5c:	20047c54 	.word	0x20047c54

0800ec60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b086      	sub	sp, #24
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	68db      	ldr	r3, [r3, #12]
 800ec6c:	68db      	ldr	r3, [r3, #12]
 800ec6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d10c      	bne.n	800ec90 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800ec76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec7a:	b672      	cpsid	i
 800ec7c:	f383 8811 	msr	BASEPRI, r3
 800ec80:	f3bf 8f6f 	isb	sy
 800ec84:	f3bf 8f4f 	dsb	sy
 800ec88:	b662      	cpsie	i
 800ec8a:	60fb      	str	r3, [r7, #12]
}
 800ec8c:	bf00      	nop
 800ec8e:	e7fe      	b.n	800ec8e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	3318      	adds	r3, #24
 800ec94:	4618      	mov	r0, r3
 800ec96:	f7fe f803 	bl	800cca0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec9a:	4b20      	ldr	r3, [pc, #128]	; (800ed1c <xTaskRemoveFromEventList+0xbc>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d121      	bne.n	800ece6 <xTaskRemoveFromEventList+0x86>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eca2:	693b      	ldr	r3, [r7, #16]
 800eca4:	3304      	adds	r3, #4
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7fd fffa 	bl	800cca0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ecac:	693b      	ldr	r3, [r7, #16]
 800ecae:	4619      	mov	r1, r3
 800ecb0:	2030      	movs	r0, #48	; 0x30
 800ecb2:	f00e f979 	bl	801cfa8 <xTraceEventCreate1>
 800ecb6:	693b      	ldr	r3, [r7, #16]
 800ecb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecba:	2201      	movs	r2, #1
 800ecbc:	409a      	lsls	r2, r3
 800ecbe:	4b18      	ldr	r3, [pc, #96]	; (800ed20 <xTaskRemoveFromEventList+0xc0>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	4313      	orrs	r3, r2
 800ecc4:	4a16      	ldr	r2, [pc, #88]	; (800ed20 <xTaskRemoveFromEventList+0xc0>)
 800ecc6:	6013      	str	r3, [r2, #0]
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eccc:	4613      	mov	r3, r2
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	4413      	add	r3, r2
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	4a13      	ldr	r2, [pc, #76]	; (800ed24 <xTaskRemoveFromEventList+0xc4>)
 800ecd6:	441a      	add	r2, r3
 800ecd8:	693b      	ldr	r3, [r7, #16]
 800ecda:	3304      	adds	r3, #4
 800ecdc:	4619      	mov	r1, r3
 800ecde:	4610      	mov	r0, r2
 800ece0:	f7fd ff81 	bl	800cbe6 <vListInsertEnd>
 800ece4:	e005      	b.n	800ecf2 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	3318      	adds	r3, #24
 800ecea:	4619      	mov	r1, r3
 800ecec:	480e      	ldr	r0, [pc, #56]	; (800ed28 <xTaskRemoveFromEventList+0xc8>)
 800ecee:	f7fd ff7a 	bl	800cbe6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ecf2:	693b      	ldr	r3, [r7, #16]
 800ecf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecf6:	4b0d      	ldr	r3, [pc, #52]	; (800ed2c <xTaskRemoveFromEventList+0xcc>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecfc:	429a      	cmp	r2, r3
 800ecfe:	d905      	bls.n	800ed0c <xTaskRemoveFromEventList+0xac>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ed00:	2301      	movs	r3, #1
 800ed02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ed04:	4b0a      	ldr	r3, [pc, #40]	; (800ed30 <xTaskRemoveFromEventList+0xd0>)
 800ed06:	2201      	movs	r2, #1
 800ed08:	601a      	str	r2, [r3, #0]
 800ed0a:	e001      	b.n	800ed10 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		xReturn = pdFALSE;
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ed10:	697b      	ldr	r3, [r7, #20]
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	3718      	adds	r7, #24
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}
 800ed1a:	bf00      	nop
 800ed1c:	20047d7c 	.word	0x20047d7c
 800ed20:	20047d5c 	.word	0x20047d5c
 800ed24:	20047c58 	.word	0x20047c58
 800ed28:	20047d14 	.word	0x20047d14
 800ed2c:	20047c54 	.word	0x20047c54
 800ed30:	20047d68 	.word	0x20047d68

0800ed34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ed34:	b480      	push	{r7}
 800ed36:	b083      	sub	sp, #12
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ed3c:	4b06      	ldr	r3, [pc, #24]	; (800ed58 <vTaskInternalSetTimeOutState+0x24>)
 800ed3e:	681a      	ldr	r2, [r3, #0]
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ed44:	4b05      	ldr	r3, [pc, #20]	; (800ed5c <vTaskInternalSetTimeOutState+0x28>)
 800ed46:	681a      	ldr	r2, [r3, #0]
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	605a      	str	r2, [r3, #4]
}
 800ed4c:	bf00      	nop
 800ed4e:	370c      	adds	r7, #12
 800ed50:	46bd      	mov	sp, r7
 800ed52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed56:	4770      	bx	lr
 800ed58:	20047d6c 	.word	0x20047d6c
 800ed5c:	20047d58 	.word	0x20047d58

0800ed60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b088      	sub	sp, #32
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d10c      	bne.n	800ed8a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800ed70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed74:	b672      	cpsid	i
 800ed76:	f383 8811 	msr	BASEPRI, r3
 800ed7a:	f3bf 8f6f 	isb	sy
 800ed7e:	f3bf 8f4f 	dsb	sy
 800ed82:	b662      	cpsie	i
 800ed84:	613b      	str	r3, [r7, #16]
}
 800ed86:	bf00      	nop
 800ed88:	e7fe      	b.n	800ed88 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d10c      	bne.n	800edaa <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800ed90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed94:	b672      	cpsid	i
 800ed96:	f383 8811 	msr	BASEPRI, r3
 800ed9a:	f3bf 8f6f 	isb	sy
 800ed9e:	f3bf 8f4f 	dsb	sy
 800eda2:	b662      	cpsie	i
 800eda4:	60fb      	str	r3, [r7, #12]
}
 800eda6:	bf00      	nop
 800eda8:	e7fe      	b.n	800eda8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800edaa:	f000 fe01 	bl	800f9b0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800edae:	4b1d      	ldr	r3, [pc, #116]	; (800ee24 <xTaskCheckForTimeOut+0xc4>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	685b      	ldr	r3, [r3, #4]
 800edb8:	69ba      	ldr	r2, [r7, #24]
 800edba:	1ad3      	subs	r3, r2, r3
 800edbc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edc6:	d102      	bne.n	800edce <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800edc8:	2300      	movs	r3, #0
 800edca:	61fb      	str	r3, [r7, #28]
 800edcc:	e023      	b.n	800ee16 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	4b15      	ldr	r3, [pc, #84]	; (800ee28 <xTaskCheckForTimeOut+0xc8>)
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d007      	beq.n	800edea <xTaskCheckForTimeOut+0x8a>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	685b      	ldr	r3, [r3, #4]
 800edde:	69ba      	ldr	r2, [r7, #24]
 800ede0:	429a      	cmp	r2, r3
 800ede2:	d302      	bcc.n	800edea <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ede4:	2301      	movs	r3, #1
 800ede6:	61fb      	str	r3, [r7, #28]
 800ede8:	e015      	b.n	800ee16 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	697a      	ldr	r2, [r7, #20]
 800edf0:	429a      	cmp	r2, r3
 800edf2:	d20b      	bcs.n	800ee0c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	681a      	ldr	r2, [r3, #0]
 800edf8:	697b      	ldr	r3, [r7, #20]
 800edfa:	1ad2      	subs	r2, r2, r3
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ee00:	6878      	ldr	r0, [r7, #4]
 800ee02:	f7ff ff97 	bl	800ed34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ee06:	2300      	movs	r3, #0
 800ee08:	61fb      	str	r3, [r7, #28]
 800ee0a:	e004      	b.n	800ee16 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ee12:	2301      	movs	r3, #1
 800ee14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ee16:	f000 fdff 	bl	800fa18 <vPortExitCritical>

	return xReturn;
 800ee1a:	69fb      	ldr	r3, [r7, #28]
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	3720      	adds	r7, #32
 800ee20:	46bd      	mov	sp, r7
 800ee22:	bd80      	pop	{r7, pc}
 800ee24:	20047d58 	.word	0x20047d58
 800ee28:	20047d6c 	.word	0x20047d6c

0800ee2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ee30:	4b03      	ldr	r3, [pc, #12]	; (800ee40 <vTaskMissedYield+0x14>)
 800ee32:	2201      	movs	r2, #1
 800ee34:	601a      	str	r2, [r3, #0]
}
 800ee36:	bf00      	nop
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3e:	4770      	bx	lr
 800ee40:	20047d68 	.word	0x20047d68

0800ee44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b082      	sub	sp, #8
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ee4c:	f000 f852 	bl	800eef4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ee50:	4b06      	ldr	r3, [pc, #24]	; (800ee6c <prvIdleTask+0x28>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d9f9      	bls.n	800ee4c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ee58:	4b05      	ldr	r3, [pc, #20]	; (800ee70 <prvIdleTask+0x2c>)
 800ee5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee5e:	601a      	str	r2, [r3, #0]
 800ee60:	f3bf 8f4f 	dsb	sy
 800ee64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ee68:	e7f0      	b.n	800ee4c <prvIdleTask+0x8>
 800ee6a:	bf00      	nop
 800ee6c:	20047c58 	.word	0x20047c58
 800ee70:	e000ed04 	.word	0xe000ed04

0800ee74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b082      	sub	sp, #8
 800ee78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	607b      	str	r3, [r7, #4]
 800ee7e:	e00c      	b.n	800ee9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ee80:	687a      	ldr	r2, [r7, #4]
 800ee82:	4613      	mov	r3, r2
 800ee84:	009b      	lsls	r3, r3, #2
 800ee86:	4413      	add	r3, r2
 800ee88:	009b      	lsls	r3, r3, #2
 800ee8a:	4a12      	ldr	r2, [pc, #72]	; (800eed4 <prvInitialiseTaskLists+0x60>)
 800ee8c:	4413      	add	r3, r2
 800ee8e:	4618      	mov	r0, r3
 800ee90:	f7fd fe7c 	bl	800cb8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	3301      	adds	r3, #1
 800ee98:	607b      	str	r3, [r7, #4]
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2b06      	cmp	r3, #6
 800ee9e:	d9ef      	bls.n	800ee80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800eea0:	480d      	ldr	r0, [pc, #52]	; (800eed8 <prvInitialiseTaskLists+0x64>)
 800eea2:	f7fd fe73 	bl	800cb8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800eea6:	480d      	ldr	r0, [pc, #52]	; (800eedc <prvInitialiseTaskLists+0x68>)
 800eea8:	f7fd fe70 	bl	800cb8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eeac:	480c      	ldr	r0, [pc, #48]	; (800eee0 <prvInitialiseTaskLists+0x6c>)
 800eeae:	f7fd fe6d 	bl	800cb8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800eeb2:	480c      	ldr	r0, [pc, #48]	; (800eee4 <prvInitialiseTaskLists+0x70>)
 800eeb4:	f7fd fe6a 	bl	800cb8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800eeb8:	480b      	ldr	r0, [pc, #44]	; (800eee8 <prvInitialiseTaskLists+0x74>)
 800eeba:	f7fd fe67 	bl	800cb8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800eebe:	4b0b      	ldr	r3, [pc, #44]	; (800eeec <prvInitialiseTaskLists+0x78>)
 800eec0:	4a05      	ldr	r2, [pc, #20]	; (800eed8 <prvInitialiseTaskLists+0x64>)
 800eec2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eec4:	4b0a      	ldr	r3, [pc, #40]	; (800eef0 <prvInitialiseTaskLists+0x7c>)
 800eec6:	4a05      	ldr	r2, [pc, #20]	; (800eedc <prvInitialiseTaskLists+0x68>)
 800eec8:	601a      	str	r2, [r3, #0]
}
 800eeca:	bf00      	nop
 800eecc:	3708      	adds	r7, #8
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
 800eed2:	bf00      	nop
 800eed4:	20047c58 	.word	0x20047c58
 800eed8:	20047ce4 	.word	0x20047ce4
 800eedc:	20047cf8 	.word	0x20047cf8
 800eee0:	20047d14 	.word	0x20047d14
 800eee4:	20047d28 	.word	0x20047d28
 800eee8:	20047d40 	.word	0x20047d40
 800eeec:	20047d0c 	.word	0x20047d0c
 800eef0:	20047d10 	.word	0x20047d10

0800eef4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b082      	sub	sp, #8
 800eef8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eefa:	e019      	b.n	800ef30 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eefc:	f000 fd58 	bl	800f9b0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef00:	4b10      	ldr	r3, [pc, #64]	; (800ef44 <prvCheckTasksWaitingTermination+0x50>)
 800ef02:	68db      	ldr	r3, [r3, #12]
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	3304      	adds	r3, #4
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f7fd fec7 	bl	800cca0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ef12:	4b0d      	ldr	r3, [pc, #52]	; (800ef48 <prvCheckTasksWaitingTermination+0x54>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	3b01      	subs	r3, #1
 800ef18:	4a0b      	ldr	r2, [pc, #44]	; (800ef48 <prvCheckTasksWaitingTermination+0x54>)
 800ef1a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ef1c:	4b0b      	ldr	r3, [pc, #44]	; (800ef4c <prvCheckTasksWaitingTermination+0x58>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	3b01      	subs	r3, #1
 800ef22:	4a0a      	ldr	r2, [pc, #40]	; (800ef4c <prvCheckTasksWaitingTermination+0x58>)
 800ef24:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ef26:	f000 fd77 	bl	800fa18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f000 f810 	bl	800ef50 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ef30:	4b06      	ldr	r3, [pc, #24]	; (800ef4c <prvCheckTasksWaitingTermination+0x58>)
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d1e1      	bne.n	800eefc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ef38:	bf00      	nop
 800ef3a:	bf00      	nop
 800ef3c:	3708      	adds	r7, #8
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	20047d28 	.word	0x20047d28
 800ef48:	20047d54 	.word	0x20047d54
 800ef4c:	20047d3c 	.word	0x20047d3c

0800ef50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b084      	sub	sp, #16
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	3354      	adds	r3, #84	; 0x54
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f00f fc75 	bl	801e84c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d108      	bne.n	800ef7e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef70:	4618      	mov	r0, r3
 800ef72:	f000 ff29 	bl	800fdc8 <vPortFree>
				vPortFree( pxTCB );
 800ef76:	6878      	ldr	r0, [r7, #4]
 800ef78:	f000 ff26 	bl	800fdc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ef7c:	e01a      	b.n	800efb4 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ef84:	2b01      	cmp	r3, #1
 800ef86:	d103      	bne.n	800ef90 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ef88:	6878      	ldr	r0, [r7, #4]
 800ef8a:	f000 ff1d 	bl	800fdc8 <vPortFree>
	}
 800ef8e:	e011      	b.n	800efb4 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ef96:	2b02      	cmp	r3, #2
 800ef98:	d00c      	beq.n	800efb4 <prvDeleteTCB+0x64>
	__asm volatile
 800ef9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef9e:	b672      	cpsid	i
 800efa0:	f383 8811 	msr	BASEPRI, r3
 800efa4:	f3bf 8f6f 	isb	sy
 800efa8:	f3bf 8f4f 	dsb	sy
 800efac:	b662      	cpsie	i
 800efae:	60fb      	str	r3, [r7, #12]
}
 800efb0:	bf00      	nop
 800efb2:	e7fe      	b.n	800efb2 <prvDeleteTCB+0x62>
	}
 800efb4:	bf00      	nop
 800efb6:	3710      	adds	r7, #16
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800efbc:	b480      	push	{r7}
 800efbe:	b083      	sub	sp, #12
 800efc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800efc2:	4b0c      	ldr	r3, [pc, #48]	; (800eff4 <prvResetNextTaskUnblockTime+0x38>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d104      	bne.n	800efd6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800efcc:	4b0a      	ldr	r3, [pc, #40]	; (800eff8 <prvResetNextTaskUnblockTime+0x3c>)
 800efce:	f04f 32ff 	mov.w	r2, #4294967295
 800efd2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800efd4:	e008      	b.n	800efe8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efd6:	4b07      	ldr	r3, [pc, #28]	; (800eff4 <prvResetNextTaskUnblockTime+0x38>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	68db      	ldr	r3, [r3, #12]
 800efdc:	68db      	ldr	r3, [r3, #12]
 800efde:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	685b      	ldr	r3, [r3, #4]
 800efe4:	4a04      	ldr	r2, [pc, #16]	; (800eff8 <prvResetNextTaskUnblockTime+0x3c>)
 800efe6:	6013      	str	r3, [r2, #0]
}
 800efe8:	bf00      	nop
 800efea:	370c      	adds	r7, #12
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr
 800eff4:	20047d0c 	.word	0x20047d0c
 800eff8:	20047d74 	.word	0x20047d74

0800effc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800effc:	b480      	push	{r7}
 800effe:	b083      	sub	sp, #12
 800f000:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800f002:	4b05      	ldr	r3, [pc, #20]	; (800f018 <xTaskGetCurrentTaskHandle+0x1c>)
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	607b      	str	r3, [r7, #4]

		return xReturn;
 800f008:	687b      	ldr	r3, [r7, #4]
	}
 800f00a:	4618      	mov	r0, r3
 800f00c:	370c      	adds	r7, #12
 800f00e:	46bd      	mov	sp, r7
 800f010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f014:	4770      	bx	lr
 800f016:	bf00      	nop
 800f018:	20047c54 	.word	0x20047c54

0800f01c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f01c:	b480      	push	{r7}
 800f01e:	b083      	sub	sp, #12
 800f020:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f022:	4b0b      	ldr	r3, [pc, #44]	; (800f050 <xTaskGetSchedulerState+0x34>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d102      	bne.n	800f030 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f02a:	2301      	movs	r3, #1
 800f02c:	607b      	str	r3, [r7, #4]
 800f02e:	e008      	b.n	800f042 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f030:	4b08      	ldr	r3, [pc, #32]	; (800f054 <xTaskGetSchedulerState+0x38>)
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d102      	bne.n	800f03e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f038:	2302      	movs	r3, #2
 800f03a:	607b      	str	r3, [r7, #4]
 800f03c:	e001      	b.n	800f042 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f03e:	2300      	movs	r3, #0
 800f040:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f042:	687b      	ldr	r3, [r7, #4]
	}
 800f044:	4618      	mov	r0, r3
 800f046:	370c      	adds	r7, #12
 800f048:	46bd      	mov	sp, r7
 800f04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04e:	4770      	bx	lr
 800f050:	20047d60 	.word	0x20047d60
 800f054:	20047d7c 	.word	0x20047d7c

0800f058 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b084      	sub	sp, #16
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f064:	2300      	movs	r3, #0
 800f066:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d076      	beq.n	800f15c <xTaskPriorityInherit+0x104>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f072:	4b3d      	ldr	r3, [pc, #244]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f078:	429a      	cmp	r2, r3
 800f07a:	d266      	bcs.n	800f14a <xTaskPriorityInherit+0xf2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	699b      	ldr	r3, [r3, #24]
 800f080:	2b00      	cmp	r3, #0
 800f082:	db06      	blt.n	800f092 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f084:	4b38      	ldr	r3, [pc, #224]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f08a:	f1c3 0207 	rsb	r2, r3, #7
 800f08e:	68bb      	ldr	r3, [r7, #8]
 800f090:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f092:	68bb      	ldr	r3, [r7, #8]
 800f094:	6959      	ldr	r1, [r3, #20]
 800f096:	68bb      	ldr	r3, [r7, #8]
 800f098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f09a:	4613      	mov	r3, r2
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	4413      	add	r3, r2
 800f0a0:	009b      	lsls	r3, r3, #2
 800f0a2:	4a32      	ldr	r2, [pc, #200]	; (800f16c <xTaskPriorityInherit+0x114>)
 800f0a4:	4413      	add	r3, r2
 800f0a6:	4299      	cmp	r1, r3
 800f0a8:	d13f      	bne.n	800f12a <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0aa:	68bb      	ldr	r3, [r7, #8]
 800f0ac:	3304      	adds	r3, #4
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f7fd fdf6 	bl	800cca0 <uxListRemove>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d115      	bne.n	800f0e6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800f0ba:	68bb      	ldr	r3, [r7, #8]
 800f0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0be:	492b      	ldr	r1, [pc, #172]	; (800f16c <xTaskPriorityInherit+0x114>)
 800f0c0:	4613      	mov	r3, r2
 800f0c2:	009b      	lsls	r3, r3, #2
 800f0c4:	4413      	add	r3, r2
 800f0c6:	009b      	lsls	r3, r3, #2
 800f0c8:	440b      	add	r3, r1
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d10a      	bne.n	800f0e6 <xTaskPriorityInherit+0x8e>
 800f0d0:	68bb      	ldr	r3, [r7, #8]
 800f0d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	fa02 f303 	lsl.w	r3, r2, r3
 800f0da:	43da      	mvns	r2, r3
 800f0dc:	4b24      	ldr	r3, [pc, #144]	; (800f170 <xTaskPriorityInherit+0x118>)
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	4013      	ands	r3, r2
 800f0e2:	4a23      	ldr	r2, [pc, #140]	; (800f170 <xTaskPriorityInherit+0x118>)
 800f0e4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f0e6:	4b20      	ldr	r3, [pc, #128]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f0f0:	68bb      	ldr	r3, [r7, #8]
 800f0f2:	4619      	mov	r1, r3
 800f0f4:	2030      	movs	r0, #48	; 0x30
 800f0f6:	f00d ff57 	bl	801cfa8 <xTraceEventCreate1>
 800f0fa:	68bb      	ldr	r3, [r7, #8]
 800f0fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0fe:	2201      	movs	r2, #1
 800f100:	409a      	lsls	r2, r3
 800f102:	4b1b      	ldr	r3, [pc, #108]	; (800f170 <xTaskPriorityInherit+0x118>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	4313      	orrs	r3, r2
 800f108:	4a19      	ldr	r2, [pc, #100]	; (800f170 <xTaskPriorityInherit+0x118>)
 800f10a:	6013      	str	r3, [r2, #0]
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f110:	4613      	mov	r3, r2
 800f112:	009b      	lsls	r3, r3, #2
 800f114:	4413      	add	r3, r2
 800f116:	009b      	lsls	r3, r3, #2
 800f118:	4a14      	ldr	r2, [pc, #80]	; (800f16c <xTaskPriorityInherit+0x114>)
 800f11a:	441a      	add	r2, r3
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	3304      	adds	r3, #4
 800f120:	4619      	mov	r1, r3
 800f122:	4610      	mov	r0, r2
 800f124:	f7fd fd5f 	bl	800cbe6 <vListInsertEnd>
 800f128:	e004      	b.n	800f134 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f12a:	4b0f      	ldr	r3, [pc, #60]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800f134:	68b9      	ldr	r1, [r7, #8]
 800f136:	4b0c      	ldr	r3, [pc, #48]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f13c:	461a      	mov	r2, r3
 800f13e:	2005      	movs	r0, #5
 800f140:	f00d ffa8 	bl	801d094 <xTraceEventCreate2>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f144:	2301      	movs	r3, #1
 800f146:	60fb      	str	r3, [r7, #12]
 800f148:	e008      	b.n	800f15c <xTaskPriorityInherit+0x104>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f14a:	68bb      	ldr	r3, [r7, #8]
 800f14c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f14e:	4b06      	ldr	r3, [pc, #24]	; (800f168 <xTaskPriorityInherit+0x110>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f154:	429a      	cmp	r2, r3
 800f156:	d201      	bcs.n	800f15c <xTaskPriorityInherit+0x104>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f158:	2301      	movs	r3, #1
 800f15a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f15c:	68fb      	ldr	r3, [r7, #12]
	}
 800f15e:	4618      	mov	r0, r3
 800f160:	3710      	adds	r7, #16
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}
 800f166:	bf00      	nop
 800f168:	20047c54 	.word	0x20047c54
 800f16c:	20047c58 	.word	0x20047c58
 800f170:	20047d5c 	.word	0x20047d5c

0800f174 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f174:	b580      	push	{r7, lr}
 800f176:	b086      	sub	sp, #24
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f180:	2300      	movs	r3, #0
 800f182:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d07e      	beq.n	800f288 <xTaskPriorityDisinherit+0x114>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f18a:	4b42      	ldr	r3, [pc, #264]	; (800f294 <xTaskPriorityDisinherit+0x120>)
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	693a      	ldr	r2, [r7, #16]
 800f190:	429a      	cmp	r2, r3
 800f192:	d00c      	beq.n	800f1ae <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800f194:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f198:	b672      	cpsid	i
 800f19a:	f383 8811 	msr	BASEPRI, r3
 800f19e:	f3bf 8f6f 	isb	sy
 800f1a2:	f3bf 8f4f 	dsb	sy
 800f1a6:	b662      	cpsie	i
 800f1a8:	60fb      	str	r3, [r7, #12]
}
 800f1aa:	bf00      	nop
 800f1ac:	e7fe      	b.n	800f1ac <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800f1ae:	693b      	ldr	r3, [r7, #16]
 800f1b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d10c      	bne.n	800f1d0 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800f1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ba:	b672      	cpsid	i
 800f1bc:	f383 8811 	msr	BASEPRI, r3
 800f1c0:	f3bf 8f6f 	isb	sy
 800f1c4:	f3bf 8f4f 	dsb	sy
 800f1c8:	b662      	cpsie	i
 800f1ca:	60bb      	str	r3, [r7, #8]
}
 800f1cc:	bf00      	nop
 800f1ce:	e7fe      	b.n	800f1ce <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800f1d0:	693b      	ldr	r3, [r7, #16]
 800f1d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1d4:	1e5a      	subs	r2, r3, #1
 800f1d6:	693b      	ldr	r3, [r7, #16]
 800f1d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f1da:	693b      	ldr	r3, [r7, #16]
 800f1dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1de:	693b      	ldr	r3, [r7, #16]
 800f1e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f1e2:	429a      	cmp	r2, r3
 800f1e4:	d050      	beq.n	800f288 <xTaskPriorityDisinherit+0x114>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f1e6:	693b      	ldr	r3, [r7, #16]
 800f1e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d14c      	bne.n	800f288 <xTaskPriorityDisinherit+0x114>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	3304      	adds	r3, #4
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f7fd fd54 	bl	800cca0 <uxListRemove>
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d115      	bne.n	800f22a <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f1fe:	693b      	ldr	r3, [r7, #16]
 800f200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f202:	4925      	ldr	r1, [pc, #148]	; (800f298 <xTaskPriorityDisinherit+0x124>)
 800f204:	4613      	mov	r3, r2
 800f206:	009b      	lsls	r3, r3, #2
 800f208:	4413      	add	r3, r2
 800f20a:	009b      	lsls	r3, r3, #2
 800f20c:	440b      	add	r3, r1
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d10a      	bne.n	800f22a <xTaskPriorityDisinherit+0xb6>
 800f214:	693b      	ldr	r3, [r7, #16]
 800f216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f218:	2201      	movs	r2, #1
 800f21a:	fa02 f303 	lsl.w	r3, r2, r3
 800f21e:	43da      	mvns	r2, r3
 800f220:	4b1e      	ldr	r3, [pc, #120]	; (800f29c <xTaskPriorityDisinherit+0x128>)
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	4013      	ands	r3, r2
 800f226:	4a1d      	ldr	r2, [pc, #116]	; (800f29c <xTaskPriorityDisinherit+0x128>)
 800f228:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800f22a:	6939      	ldr	r1, [r7, #16]
 800f22c:	693b      	ldr	r3, [r7, #16]
 800f22e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f230:	461a      	mov	r2, r3
 800f232:	2006      	movs	r0, #6
 800f234:	f00d ff2e 	bl	801d094 <xTraceEventCreate2>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f238:	693b      	ldr	r3, [r7, #16]
 800f23a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f23c:	693b      	ldr	r3, [r7, #16]
 800f23e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f240:	693b      	ldr	r3, [r7, #16]
 800f242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f244:	f1c3 0207 	rsb	r2, r3, #7
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f24c:	693b      	ldr	r3, [r7, #16]
 800f24e:	4619      	mov	r1, r3
 800f250:	2030      	movs	r0, #48	; 0x30
 800f252:	f00d fea9 	bl	801cfa8 <xTraceEventCreate1>
 800f256:	693b      	ldr	r3, [r7, #16]
 800f258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f25a:	2201      	movs	r2, #1
 800f25c:	409a      	lsls	r2, r3
 800f25e:	4b0f      	ldr	r3, [pc, #60]	; (800f29c <xTaskPriorityDisinherit+0x128>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	4313      	orrs	r3, r2
 800f264:	4a0d      	ldr	r2, [pc, #52]	; (800f29c <xTaskPriorityDisinherit+0x128>)
 800f266:	6013      	str	r3, [r2, #0]
 800f268:	693b      	ldr	r3, [r7, #16]
 800f26a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f26c:	4613      	mov	r3, r2
 800f26e:	009b      	lsls	r3, r3, #2
 800f270:	4413      	add	r3, r2
 800f272:	009b      	lsls	r3, r3, #2
 800f274:	4a08      	ldr	r2, [pc, #32]	; (800f298 <xTaskPriorityDisinherit+0x124>)
 800f276:	441a      	add	r2, r3
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	3304      	adds	r3, #4
 800f27c:	4619      	mov	r1, r3
 800f27e:	4610      	mov	r0, r2
 800f280:	f7fd fcb1 	bl	800cbe6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f284:	2301      	movs	r3, #1
 800f286:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f288:	697b      	ldr	r3, [r7, #20]
	}
 800f28a:	4618      	mov	r0, r3
 800f28c:	3718      	adds	r7, #24
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop
 800f294:	20047c54 	.word	0x20047c54
 800f298:	20047c58 	.word	0x20047c58
 800f29c:	20047d5c 	.word	0x20047d5c

0800f2a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b088      	sub	sp, #32
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
 800f2a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f2ae:	2301      	movs	r3, #1
 800f2b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	f000 8093 	beq.w	800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x140>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f2ba:	69bb      	ldr	r3, [r7, #24]
 800f2bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d10c      	bne.n	800f2dc <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800f2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2c6:	b672      	cpsid	i
 800f2c8:	f383 8811 	msr	BASEPRI, r3
 800f2cc:	f3bf 8f6f 	isb	sy
 800f2d0:	f3bf 8f4f 	dsb	sy
 800f2d4:	b662      	cpsie	i
 800f2d6:	60fb      	str	r3, [r7, #12]
}
 800f2d8:	bf00      	nop
 800f2da:	e7fe      	b.n	800f2da <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f2dc:	69bb      	ldr	r3, [r7, #24]
 800f2de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2e0:	683a      	ldr	r2, [r7, #0]
 800f2e2:	429a      	cmp	r2, r3
 800f2e4:	d902      	bls.n	800f2ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	61fb      	str	r3, [r7, #28]
 800f2ea:	e002      	b.n	800f2f2 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f2ec:	69bb      	ldr	r3, [r7, #24]
 800f2ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2f6:	69fa      	ldr	r2, [r7, #28]
 800f2f8:	429a      	cmp	r2, r3
 800f2fa:	d071      	beq.n	800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x140>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f2fc:	69bb      	ldr	r3, [r7, #24]
 800f2fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f300:	697a      	ldr	r2, [r7, #20]
 800f302:	429a      	cmp	r2, r3
 800f304:	d16c      	bne.n	800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x140>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f306:	4b38      	ldr	r3, [pc, #224]	; (800f3e8 <vTaskPriorityDisinheritAfterTimeout+0x148>)
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	69ba      	ldr	r2, [r7, #24]
 800f30c:	429a      	cmp	r2, r3
 800f30e:	d10c      	bne.n	800f32a <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800f310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f314:	b672      	cpsid	i
 800f316:	f383 8811 	msr	BASEPRI, r3
 800f31a:	f3bf 8f6f 	isb	sy
 800f31e:	f3bf 8f4f 	dsb	sy
 800f322:	b662      	cpsie	i
 800f324:	60bb      	str	r3, [r7, #8]
}
 800f326:	bf00      	nop
 800f328:	e7fe      	b.n	800f328 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800f32a:	69b9      	ldr	r1, [r7, #24]
 800f32c:	69bb      	ldr	r3, [r7, #24]
 800f32e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f330:	461a      	mov	r2, r3
 800f332:	2006      	movs	r0, #6
 800f334:	f00d feae 	bl	801d094 <xTraceEventCreate2>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f338:	69bb      	ldr	r3, [r7, #24]
 800f33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f33c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f33e:	69bb      	ldr	r3, [r7, #24]
 800f340:	69fa      	ldr	r2, [r7, #28]
 800f342:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f344:	69bb      	ldr	r3, [r7, #24]
 800f346:	699b      	ldr	r3, [r3, #24]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	db04      	blt.n	800f356 <vTaskPriorityDisinheritAfterTimeout+0xb6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	f1c3 0207 	rsb	r2, r3, #7
 800f352:	69bb      	ldr	r3, [r7, #24]
 800f354:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f356:	69bb      	ldr	r3, [r7, #24]
 800f358:	6959      	ldr	r1, [r3, #20]
 800f35a:	693a      	ldr	r2, [r7, #16]
 800f35c:	4613      	mov	r3, r2
 800f35e:	009b      	lsls	r3, r3, #2
 800f360:	4413      	add	r3, r2
 800f362:	009b      	lsls	r3, r3, #2
 800f364:	4a21      	ldr	r2, [pc, #132]	; (800f3ec <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 800f366:	4413      	add	r3, r2
 800f368:	4299      	cmp	r1, r3
 800f36a:	d139      	bne.n	800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x140>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f36c:	69bb      	ldr	r3, [r7, #24]
 800f36e:	3304      	adds	r3, #4
 800f370:	4618      	mov	r0, r3
 800f372:	f7fd fc95 	bl	800cca0 <uxListRemove>
 800f376:	4603      	mov	r3, r0
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d115      	bne.n	800f3a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f37c:	69bb      	ldr	r3, [r7, #24]
 800f37e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f380:	491a      	ldr	r1, [pc, #104]	; (800f3ec <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 800f382:	4613      	mov	r3, r2
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	4413      	add	r3, r2
 800f388:	009b      	lsls	r3, r3, #2
 800f38a:	440b      	add	r3, r1
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d10a      	bne.n	800f3a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
 800f392:	69bb      	ldr	r3, [r7, #24]
 800f394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f396:	2201      	movs	r2, #1
 800f398:	fa02 f303 	lsl.w	r3, r2, r3
 800f39c:	43da      	mvns	r2, r3
 800f39e:	4b14      	ldr	r3, [pc, #80]	; (800f3f0 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	4013      	ands	r3, r2
 800f3a4:	4a12      	ldr	r2, [pc, #72]	; (800f3f0 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 800f3a6:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f3a8:	69bb      	ldr	r3, [r7, #24]
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	2030      	movs	r0, #48	; 0x30
 800f3ae:	f00d fdfb 	bl	801cfa8 <xTraceEventCreate1>
 800f3b2:	69bb      	ldr	r3, [r7, #24]
 800f3b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3b6:	2201      	movs	r2, #1
 800f3b8:	409a      	lsls	r2, r3
 800f3ba:	4b0d      	ldr	r3, [pc, #52]	; (800f3f0 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	4313      	orrs	r3, r2
 800f3c0:	4a0b      	ldr	r2, [pc, #44]	; (800f3f0 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 800f3c2:	6013      	str	r3, [r2, #0]
 800f3c4:	69bb      	ldr	r3, [r7, #24]
 800f3c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3c8:	4613      	mov	r3, r2
 800f3ca:	009b      	lsls	r3, r3, #2
 800f3cc:	4413      	add	r3, r2
 800f3ce:	009b      	lsls	r3, r3, #2
 800f3d0:	4a06      	ldr	r2, [pc, #24]	; (800f3ec <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 800f3d2:	441a      	add	r2, r3
 800f3d4:	69bb      	ldr	r3, [r7, #24]
 800f3d6:	3304      	adds	r3, #4
 800f3d8:	4619      	mov	r1, r3
 800f3da:	4610      	mov	r0, r2
 800f3dc:	f7fd fc03 	bl	800cbe6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f3e0:	bf00      	nop
 800f3e2:	3720      	adds	r7, #32
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}
 800f3e8:	20047c54 	.word	0x20047c54
 800f3ec:	20047c58 	.word	0x20047c58
 800f3f0:	20047d5c 	.word	0x20047d5c

0800f3f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f3f4:	b480      	push	{r7}
 800f3f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f3f8:	4b07      	ldr	r3, [pc, #28]	; (800f418 <pvTaskIncrementMutexHeldCount+0x24>)
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d004      	beq.n	800f40a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f400:	4b05      	ldr	r3, [pc, #20]	; (800f418 <pvTaskIncrementMutexHeldCount+0x24>)
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f406:	3201      	adds	r2, #1
 800f408:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800f40a:	4b03      	ldr	r3, [pc, #12]	; (800f418 <pvTaskIncrementMutexHeldCount+0x24>)
 800f40c:	681b      	ldr	r3, [r3, #0]
	}
 800f40e:	4618      	mov	r0, r3
 800f410:	46bd      	mov	sp, r7
 800f412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f416:	4770      	bx	lr
 800f418:	20047c54 	.word	0x20047c54

0800f41c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b086      	sub	sp, #24
 800f420:	af00      	add	r7, sp, #0
 800f422:	60f8      	str	r0, [r7, #12]
 800f424:	60b9      	str	r1, [r7, #8]
 800f426:	607a      	str	r2, [r7, #4]
 800f428:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800f42a:	f000 fac1 	bl	800f9b0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f42e:	4b35      	ldr	r3, [pc, #212]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f436:	b2db      	uxtb	r3, r3
 800f438:	2b02      	cmp	r3, #2
 800f43a:	d023      	beq.n	800f484 <xTaskNotifyWait+0x68>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800f43c:	4b31      	ldr	r3, [pc, #196]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800f444:	68fa      	ldr	r2, [r7, #12]
 800f446:	43d2      	mvns	r2, r2
 800f448:	400a      	ands	r2, r1
 800f44a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800f44e:	4b2d      	ldr	r3, [pc, #180]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2201      	movs	r2, #1
 800f454:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d012      	beq.n	800f484 <xTaskNotifyWait+0x68>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f45e:	2101      	movs	r1, #1
 800f460:	6838      	ldr	r0, [r7, #0]
 800f462:	f000 f921 	bl	800f6a8 <prvAddCurrentTaskToDelayedList>
					traceTASK_NOTIFY_WAIT_BLOCK();
 800f466:	4b27      	ldr	r3, [pc, #156]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	683a      	ldr	r2, [r7, #0]
 800f46c:	4619      	mov	r1, r3
 800f46e:	20cb      	movs	r0, #203	; 0xcb
 800f470:	f00d fe10 	bl	801d094 <xTraceEventCreate2>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800f474:	4b24      	ldr	r3, [pc, #144]	; (800f508 <xTaskNotifyWait+0xec>)
 800f476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f47a:	601a      	str	r2, [r3, #0]
 800f47c:	f3bf 8f4f 	dsb	sy
 800f480:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f484:	f000 fac8 	bl	800fa18 <vPortExitCritical>

		taskENTER_CRITICAL();
 800f488:	f000 fa92 	bl	800f9b0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();
 800f48c:	4b1d      	ldr	r3, [pc, #116]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f494:	b2db      	uxtb	r3, r3
 800f496:	2b02      	cmp	r3, #2
 800f498:	d101      	bne.n	800f49e <xTaskNotifyWait+0x82>
 800f49a:	23ca      	movs	r3, #202	; 0xca
 800f49c:	e000      	b.n	800f4a0 <xTaskNotifyWait+0x84>
 800f49e:	23cc      	movs	r3, #204	; 0xcc
 800f4a0:	4a18      	ldr	r2, [pc, #96]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f4a2:	6812      	ldr	r2, [r2, #0]
 800f4a4:	4611      	mov	r1, r2
 800f4a6:	683a      	ldr	r2, [r7, #0]
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f00d fdf3 	bl	801d094 <xTraceEventCreate2>

			if( pulNotificationValue != NULL )
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d005      	beq.n	800f4c0 <xTaskNotifyWait+0xa4>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800f4b4:	4b13      	ldr	r3, [pc, #76]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f4c0:	4b10      	ldr	r3, [pc, #64]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f4c8:	b2db      	uxtb	r3, r3
 800f4ca:	2b02      	cmp	r3, #2
 800f4cc:	d002      	beq.n	800f4d4 <xTaskNotifyWait+0xb8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	617b      	str	r3, [r7, #20]
 800f4d2:	e00a      	b.n	800f4ea <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800f4d4:	4b0b      	ldr	r3, [pc, #44]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800f4dc:	68ba      	ldr	r2, [r7, #8]
 800f4de:	43d2      	mvns	r2, r2
 800f4e0:	400a      	ands	r2, r1
 800f4e2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f4ea:	4b06      	ldr	r3, [pc, #24]	; (800f504 <xTaskNotifyWait+0xe8>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800f4f4:	f000 fa90 	bl	800fa18 <vPortExitCritical>

		return xReturn;
 800f4f8:	697b      	ldr	r3, [r7, #20]
	}
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	3718      	adds	r7, #24
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}
 800f502:	bf00      	nop
 800f504:	20047c54 	.word	0x20047c54
 800f508:	e000ed04 	.word	0xe000ed04

0800f50c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b08a      	sub	sp, #40	; 0x28
 800f510:	af00      	add	r7, sp, #0
 800f512:	60f8      	str	r0, [r7, #12]
 800f514:	60b9      	str	r1, [r7, #8]
 800f516:	603b      	str	r3, [r7, #0]
 800f518:	4613      	mov	r3, r2
 800f51a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800f51c:	2301      	movs	r3, #1
 800f51e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d10c      	bne.n	800f540 <xTaskGenericNotify+0x34>
	__asm volatile
 800f526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f52a:	b672      	cpsid	i
 800f52c:	f383 8811 	msr	BASEPRI, r3
 800f530:	f3bf 8f6f 	isb	sy
 800f534:	f3bf 8f4f 	dsb	sy
 800f538:	b662      	cpsie	i
 800f53a:	61bb      	str	r3, [r7, #24]
}
 800f53c:	bf00      	nop
 800f53e:	e7fe      	b.n	800f53e <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800f544:	f000 fa34 	bl	800f9b0 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d004      	beq.n	800f558 <xTaskGenericNotify+0x4c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800f54e:	6a3b      	ldr	r3, [r7, #32]
 800f550:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f558:	6a3b      	ldr	r3, [r7, #32]
 800f55a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f55e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f560:	6a3b      	ldr	r3, [r7, #32]
 800f562:	2202      	movs	r2, #2
 800f564:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800f568:	79fb      	ldrb	r3, [r7, #7]
 800f56a:	2b04      	cmp	r3, #4
 800f56c:	d82d      	bhi.n	800f5ca <xTaskGenericNotify+0xbe>
 800f56e:	a201      	add	r2, pc, #4	; (adr r2, 800f574 <xTaskGenericNotify+0x68>)
 800f570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f574:	0800f5f1 	.word	0x0800f5f1
 800f578:	0800f589 	.word	0x0800f589
 800f57c:	0800f59b 	.word	0x0800f59b
 800f580:	0800f5ab 	.word	0x0800f5ab
 800f584:	0800f5b5 	.word	0x0800f5b5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800f588:	6a3b      	ldr	r3, [r7, #32]
 800f58a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	431a      	orrs	r2, r3
 800f592:	6a3b      	ldr	r3, [r7, #32]
 800f594:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800f598:	e02d      	b.n	800f5f6 <xTaskGenericNotify+0xea>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800f59a:	6a3b      	ldr	r3, [r7, #32]
 800f59c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f5a0:	1c5a      	adds	r2, r3, #1
 800f5a2:	6a3b      	ldr	r3, [r7, #32]
 800f5a4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800f5a8:	e025      	b.n	800f5f6 <xTaskGenericNotify+0xea>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800f5aa:	6a3b      	ldr	r3, [r7, #32]
 800f5ac:	68ba      	ldr	r2, [r7, #8]
 800f5ae:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800f5b2:	e020      	b.n	800f5f6 <xTaskGenericNotify+0xea>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800f5b4:	7ffb      	ldrb	r3, [r7, #31]
 800f5b6:	2b02      	cmp	r3, #2
 800f5b8:	d004      	beq.n	800f5c4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800f5ba:	6a3b      	ldr	r3, [r7, #32]
 800f5bc:	68ba      	ldr	r2, [r7, #8]
 800f5be:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800f5c2:	e018      	b.n	800f5f6 <xTaskGenericNotify+0xea>
						xReturn = pdFAIL;
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800f5c8:	e015      	b.n	800f5f6 <xTaskGenericNotify+0xea>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800f5ca:	6a3b      	ldr	r3, [r7, #32]
 800f5cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f5d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5d4:	d00e      	beq.n	800f5f4 <xTaskGenericNotify+0xe8>
	__asm volatile
 800f5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5da:	b672      	cpsid	i
 800f5dc:	f383 8811 	msr	BASEPRI, r3
 800f5e0:	f3bf 8f6f 	isb	sy
 800f5e4:	f3bf 8f4f 	dsb	sy
 800f5e8:	b662      	cpsie	i
 800f5ea:	617b      	str	r3, [r7, #20]
}
 800f5ec:	bf00      	nop
 800f5ee:	e7fe      	b.n	800f5ee <xTaskGenericNotify+0xe2>
					break;
 800f5f0:	bf00      	nop
 800f5f2:	e000      	b.n	800f5f6 <xTaskGenericNotify+0xea>

					break;
 800f5f4:	bf00      	nop
			}

			traceTASK_NOTIFY();
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	20c9      	movs	r0, #201	; 0xc9
 800f5fc:	f00d fcd4 	bl	801cfa8 <xTraceEventCreate1>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f600:	7ffb      	ldrb	r3, [r7, #31]
 800f602:	2b01      	cmp	r3, #1
 800f604:	d140      	bne.n	800f688 <xTaskGenericNotify+0x17c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f606:	6a3b      	ldr	r3, [r7, #32]
 800f608:	3304      	adds	r3, #4
 800f60a:	4618      	mov	r0, r3
 800f60c:	f7fd fb48 	bl	800cca0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800f610:	6a3b      	ldr	r3, [r7, #32]
 800f612:	4619      	mov	r1, r3
 800f614:	2030      	movs	r0, #48	; 0x30
 800f616:	f00d fcc7 	bl	801cfa8 <xTraceEventCreate1>
 800f61a:	6a3b      	ldr	r3, [r7, #32]
 800f61c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f61e:	2201      	movs	r2, #1
 800f620:	409a      	lsls	r2, r3
 800f622:	4b1d      	ldr	r3, [pc, #116]	; (800f698 <xTaskGenericNotify+0x18c>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	4313      	orrs	r3, r2
 800f628:	4a1b      	ldr	r2, [pc, #108]	; (800f698 <xTaskGenericNotify+0x18c>)
 800f62a:	6013      	str	r3, [r2, #0]
 800f62c:	6a3b      	ldr	r3, [r7, #32]
 800f62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f630:	4613      	mov	r3, r2
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	4413      	add	r3, r2
 800f636:	009b      	lsls	r3, r3, #2
 800f638:	4a18      	ldr	r2, [pc, #96]	; (800f69c <xTaskGenericNotify+0x190>)
 800f63a:	441a      	add	r2, r3
 800f63c:	6a3b      	ldr	r3, [r7, #32]
 800f63e:	3304      	adds	r3, #4
 800f640:	4619      	mov	r1, r3
 800f642:	4610      	mov	r0, r2
 800f644:	f7fd facf 	bl	800cbe6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f648:	6a3b      	ldr	r3, [r7, #32]
 800f64a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d00c      	beq.n	800f66a <xTaskGenericNotify+0x15e>
	__asm volatile
 800f650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f654:	b672      	cpsid	i
 800f656:	f383 8811 	msr	BASEPRI, r3
 800f65a:	f3bf 8f6f 	isb	sy
 800f65e:	f3bf 8f4f 	dsb	sy
 800f662:	b662      	cpsie	i
 800f664:	613b      	str	r3, [r7, #16]
}
 800f666:	bf00      	nop
 800f668:	e7fe      	b.n	800f668 <xTaskGenericNotify+0x15c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f66a:	6a3b      	ldr	r3, [r7, #32]
 800f66c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f66e:	4b0c      	ldr	r3, [pc, #48]	; (800f6a0 <xTaskGenericNotify+0x194>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f674:	429a      	cmp	r2, r3
 800f676:	d907      	bls.n	800f688 <xTaskGenericNotify+0x17c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800f678:	4b0a      	ldr	r3, [pc, #40]	; (800f6a4 <xTaskGenericNotify+0x198>)
 800f67a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f67e:	601a      	str	r2, [r3, #0]
 800f680:	f3bf 8f4f 	dsb	sy
 800f684:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f688:	f000 f9c6 	bl	800fa18 <vPortExitCritical>

		return xReturn;
 800f68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800f68e:	4618      	mov	r0, r3
 800f690:	3728      	adds	r7, #40	; 0x28
 800f692:	46bd      	mov	sp, r7
 800f694:	bd80      	pop	{r7, pc}
 800f696:	bf00      	nop
 800f698:	20047d5c 	.word	0x20047d5c
 800f69c:	20047c58 	.word	0x20047c58
 800f6a0:	20047c54 	.word	0x20047c54
 800f6a4:	e000ed04 	.word	0xe000ed04

0800f6a8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b084      	sub	sp, #16
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	6078      	str	r0, [r7, #4]
 800f6b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f6b2:	4b29      	ldr	r3, [pc, #164]	; (800f758 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f6b8:	4b28      	ldr	r3, [pc, #160]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	3304      	adds	r3, #4
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fd faee 	bl	800cca0 <uxListRemove>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d10b      	bne.n	800f6e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f6ca:	4b24      	ldr	r3, [pc, #144]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6d0:	2201      	movs	r2, #1
 800f6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800f6d6:	43da      	mvns	r2, r3
 800f6d8:	4b21      	ldr	r3, [pc, #132]	; (800f760 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	4013      	ands	r3, r2
 800f6de:	4a20      	ldr	r2, [pc, #128]	; (800f760 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f6e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6e8:	d10a      	bne.n	800f700 <prvAddCurrentTaskToDelayedList+0x58>
 800f6ea:	683b      	ldr	r3, [r7, #0]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d007      	beq.n	800f700 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6f0:	4b1a      	ldr	r3, [pc, #104]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	3304      	adds	r3, #4
 800f6f6:	4619      	mov	r1, r3
 800f6f8:	481a      	ldr	r0, [pc, #104]	; (800f764 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f6fa:	f7fd fa74 	bl	800cbe6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f6fe:	e026      	b.n	800f74e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f700:	68fa      	ldr	r2, [r7, #12]
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	4413      	add	r3, r2
 800f706:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f708:	4b14      	ldr	r3, [pc, #80]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	68ba      	ldr	r2, [r7, #8]
 800f70e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f710:	68ba      	ldr	r2, [r7, #8]
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	429a      	cmp	r2, r3
 800f716:	d209      	bcs.n	800f72c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f718:	4b13      	ldr	r3, [pc, #76]	; (800f768 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f71a:	681a      	ldr	r2, [r3, #0]
 800f71c:	4b0f      	ldr	r3, [pc, #60]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	3304      	adds	r3, #4
 800f722:	4619      	mov	r1, r3
 800f724:	4610      	mov	r0, r2
 800f726:	f7fd fa82 	bl	800cc2e <vListInsert>
}
 800f72a:	e010      	b.n	800f74e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f72c:	4b0f      	ldr	r3, [pc, #60]	; (800f76c <prvAddCurrentTaskToDelayedList+0xc4>)
 800f72e:	681a      	ldr	r2, [r3, #0]
 800f730:	4b0a      	ldr	r3, [pc, #40]	; (800f75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	3304      	adds	r3, #4
 800f736:	4619      	mov	r1, r3
 800f738:	4610      	mov	r0, r2
 800f73a:	f7fd fa78 	bl	800cc2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f73e:	4b0c      	ldr	r3, [pc, #48]	; (800f770 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	68ba      	ldr	r2, [r7, #8]
 800f744:	429a      	cmp	r2, r3
 800f746:	d202      	bcs.n	800f74e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f748:	4a09      	ldr	r2, [pc, #36]	; (800f770 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f74a:	68bb      	ldr	r3, [r7, #8]
 800f74c:	6013      	str	r3, [r2, #0]
}
 800f74e:	bf00      	nop
 800f750:	3710      	adds	r7, #16
 800f752:	46bd      	mov	sp, r7
 800f754:	bd80      	pop	{r7, pc}
 800f756:	bf00      	nop
 800f758:	20047d58 	.word	0x20047d58
 800f75c:	20047c54 	.word	0x20047c54
 800f760:	20047d5c 	.word	0x20047d5c
 800f764:	20047d40 	.word	0x20047d40
 800f768:	20047d10 	.word	0x20047d10
 800f76c:	20047d0c 	.word	0x20047d0c
 800f770:	20047d74 	.word	0x20047d74

0800f774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f774:	b480      	push	{r7}
 800f776:	b085      	sub	sp, #20
 800f778:	af00      	add	r7, sp, #0
 800f77a:	60f8      	str	r0, [r7, #12]
 800f77c:	60b9      	str	r1, [r7, #8]
 800f77e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	3b04      	subs	r3, #4
 800f784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f78c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	3b04      	subs	r3, #4
 800f792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	f023 0201 	bic.w	r2, r3, #1
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	3b04      	subs	r3, #4
 800f7a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f7a4:	4a0c      	ldr	r2, [pc, #48]	; (800f7d8 <pxPortInitialiseStack+0x64>)
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	3b14      	subs	r3, #20
 800f7ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f7b0:	687a      	ldr	r2, [r7, #4]
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	3b04      	subs	r3, #4
 800f7ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	f06f 0202 	mvn.w	r2, #2
 800f7c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	3b20      	subs	r3, #32
 800f7c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f7ca:	68fb      	ldr	r3, [r7, #12]
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	3714      	adds	r7, #20
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	0800f7dd 	.word	0x0800f7dd

0800f7dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b085      	sub	sp, #20
 800f7e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f7e6:	4b14      	ldr	r3, [pc, #80]	; (800f838 <prvTaskExitError+0x5c>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7ee:	d00c      	beq.n	800f80a <prvTaskExitError+0x2e>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f4:	b672      	cpsid	i
 800f7f6:	f383 8811 	msr	BASEPRI, r3
 800f7fa:	f3bf 8f6f 	isb	sy
 800f7fe:	f3bf 8f4f 	dsb	sy
 800f802:	b662      	cpsie	i
 800f804:	60fb      	str	r3, [r7, #12]
}
 800f806:	bf00      	nop
 800f808:	e7fe      	b.n	800f808 <prvTaskExitError+0x2c>
	__asm volatile
 800f80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f80e:	b672      	cpsid	i
 800f810:	f383 8811 	msr	BASEPRI, r3
 800f814:	f3bf 8f6f 	isb	sy
 800f818:	f3bf 8f4f 	dsb	sy
 800f81c:	b662      	cpsie	i
 800f81e:	60bb      	str	r3, [r7, #8]
}
 800f820:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f822:	bf00      	nop
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d0fc      	beq.n	800f824 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f82a:	bf00      	nop
 800f82c:	bf00      	nop
 800f82e:	3714      	adds	r7, #20
 800f830:	46bd      	mov	sp, r7
 800f832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f836:	4770      	bx	lr
 800f838:	20000318 	.word	0x20000318
 800f83c:	00000000 	.word	0x00000000

0800f840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f840:	4b07      	ldr	r3, [pc, #28]	; (800f860 <pxCurrentTCBConst2>)
 800f842:	6819      	ldr	r1, [r3, #0]
 800f844:	6808      	ldr	r0, [r1, #0]
 800f846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f84a:	f380 8809 	msr	PSP, r0
 800f84e:	f3bf 8f6f 	isb	sy
 800f852:	f04f 0000 	mov.w	r0, #0
 800f856:	f380 8811 	msr	BASEPRI, r0
 800f85a:	4770      	bx	lr
 800f85c:	f3af 8000 	nop.w

0800f860 <pxCurrentTCBConst2>:
 800f860:	20047c54 	.word	0x20047c54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f864:	bf00      	nop
 800f866:	bf00      	nop

0800f868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f868:	4808      	ldr	r0, [pc, #32]	; (800f88c <prvPortStartFirstTask+0x24>)
 800f86a:	6800      	ldr	r0, [r0, #0]
 800f86c:	6800      	ldr	r0, [r0, #0]
 800f86e:	f380 8808 	msr	MSP, r0
 800f872:	f04f 0000 	mov.w	r0, #0
 800f876:	f380 8814 	msr	CONTROL, r0
 800f87a:	b662      	cpsie	i
 800f87c:	b661      	cpsie	f
 800f87e:	f3bf 8f4f 	dsb	sy
 800f882:	f3bf 8f6f 	isb	sy
 800f886:	df00      	svc	0
 800f888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f88a:	bf00      	nop
 800f88c:	e000ed08 	.word	0xe000ed08

0800f890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b086      	sub	sp, #24
 800f894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f896:	4b40      	ldr	r3, [pc, #256]	; (800f998 <xPortStartScheduler+0x108>)
 800f898:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	22ff      	movs	r2, #255	; 0xff
 800f8a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f8a8:	697b      	ldr	r3, [r7, #20]
 800f8aa:	781b      	ldrb	r3, [r3, #0]
 800f8ac:	b2db      	uxtb	r3, r3
 800f8ae:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f8b0:	79fb      	ldrb	r3, [r7, #7]
 800f8b2:	b2db      	uxtb	r3, r3
 800f8b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f8b8:	b2da      	uxtb	r2, r3
 800f8ba:	4b38      	ldr	r3, [pc, #224]	; (800f99c <xPortStartScheduler+0x10c>)
 800f8bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f8be:	4b38      	ldr	r3, [pc, #224]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f8c0:	2207      	movs	r2, #7
 800f8c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f8c4:	e009      	b.n	800f8da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800f8c6:	4b36      	ldr	r3, [pc, #216]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	3b01      	subs	r3, #1
 800f8cc:	4a34      	ldr	r2, [pc, #208]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f8ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f8d0:	79fb      	ldrb	r3, [r7, #7]
 800f8d2:	b2db      	uxtb	r3, r3
 800f8d4:	005b      	lsls	r3, r3, #1
 800f8d6:	b2db      	uxtb	r3, r3
 800f8d8:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f8da:	79fb      	ldrb	r3, [r7, #7]
 800f8dc:	b2db      	uxtb	r3, r3
 800f8de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f8e2:	2b80      	cmp	r3, #128	; 0x80
 800f8e4:	d0ef      	beq.n	800f8c6 <xPortStartScheduler+0x36>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800f8e6:	4b2e      	ldr	r3, [pc, #184]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	f1c3 0307 	rsb	r3, r3, #7
 800f8ee:	2b04      	cmp	r3, #4
 800f8f0:	d00c      	beq.n	800f90c <xPortStartScheduler+0x7c>
	__asm volatile
 800f8f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f6:	b672      	cpsid	i
 800f8f8:	f383 8811 	msr	BASEPRI, r3
 800f8fc:	f3bf 8f6f 	isb	sy
 800f900:	f3bf 8f4f 	dsb	sy
 800f904:	b662      	cpsie	i
 800f906:	613b      	str	r3, [r7, #16]
}
 800f908:	bf00      	nop
 800f90a:	e7fe      	b.n	800f90a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f90c:	4b24      	ldr	r3, [pc, #144]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	f1c3 0307 	rsb	r3, r3, #7
 800f914:	2b04      	cmp	r3, #4
 800f916:	d00c      	beq.n	800f932 <xPortStartScheduler+0xa2>
	__asm volatile
 800f918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f91c:	b672      	cpsid	i
 800f91e:	f383 8811 	msr	BASEPRI, r3
 800f922:	f3bf 8f6f 	isb	sy
 800f926:	f3bf 8f4f 	dsb	sy
 800f92a:	b662      	cpsie	i
 800f92c:	60fb      	str	r3, [r7, #12]
}
 800f92e:	bf00      	nop
 800f930:	e7fe      	b.n	800f930 <xPortStartScheduler+0xa0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f932:	4b1b      	ldr	r3, [pc, #108]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	021b      	lsls	r3, r3, #8
 800f938:	4a19      	ldr	r2, [pc, #100]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f93a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f93c:	4b18      	ldr	r3, [pc, #96]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f944:	4a16      	ldr	r2, [pc, #88]	; (800f9a0 <xPortStartScheduler+0x110>)
 800f946:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f948:	68bb      	ldr	r3, [r7, #8]
 800f94a:	b2da      	uxtb	r2, r3
 800f94c:	697b      	ldr	r3, [r7, #20]
 800f94e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f950:	4b14      	ldr	r3, [pc, #80]	; (800f9a4 <xPortStartScheduler+0x114>)
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	4a13      	ldr	r2, [pc, #76]	; (800f9a4 <xPortStartScheduler+0x114>)
 800f956:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f95a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f95c:	4b11      	ldr	r3, [pc, #68]	; (800f9a4 <xPortStartScheduler+0x114>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	4a10      	ldr	r2, [pc, #64]	; (800f9a4 <xPortStartScheduler+0x114>)
 800f962:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f966:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f968:	f000 f8da 	bl	800fb20 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f96c:	4b0e      	ldr	r3, [pc, #56]	; (800f9a8 <xPortStartScheduler+0x118>)
 800f96e:	2200      	movs	r2, #0
 800f970:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f972:	f000 f8f9 	bl	800fb68 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f976:	4b0d      	ldr	r3, [pc, #52]	; (800f9ac <xPortStartScheduler+0x11c>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	4a0c      	ldr	r2, [pc, #48]	; (800f9ac <xPortStartScheduler+0x11c>)
 800f97c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f980:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f982:	f7ff ff71 	bl	800f868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f986:	f7ff f8d9 	bl	800eb3c <vTaskSwitchContext>
	prvTaskExitError();
 800f98a:	f7ff ff27 	bl	800f7dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f98e:	2300      	movs	r3, #0
}
 800f990:	4618      	mov	r0, r3
 800f992:	3718      	adds	r7, #24
 800f994:	46bd      	mov	sp, r7
 800f996:	bd80      	pop	{r7, pc}
 800f998:	e000e400 	.word	0xe000e400
 800f99c:	20047d80 	.word	0x20047d80
 800f9a0:	20047d84 	.word	0x20047d84
 800f9a4:	e000ed20 	.word	0xe000ed20
 800f9a8:	20000318 	.word	0x20000318
 800f9ac:	e000ef34 	.word	0xe000ef34

0800f9b0 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f9b0:	b480      	push	{r7}
 800f9b2:	b083      	sub	sp, #12
 800f9b4:	af00      	add	r7, sp, #0
	__asm volatile
 800f9b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9ba:	b672      	cpsid	i
 800f9bc:	f383 8811 	msr	BASEPRI, r3
 800f9c0:	f3bf 8f6f 	isb	sy
 800f9c4:	f3bf 8f4f 	dsb	sy
 800f9c8:	b662      	cpsie	i
 800f9ca:	607b      	str	r3, [r7, #4]
}
 800f9cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f9ce:	4b10      	ldr	r3, [pc, #64]	; (800fa10 <vPortEnterCritical+0x60>)
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	3301      	adds	r3, #1
 800f9d4:	4a0e      	ldr	r2, [pc, #56]	; (800fa10 <vPortEnterCritical+0x60>)
 800f9d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f9d8:	4b0d      	ldr	r3, [pc, #52]	; (800fa10 <vPortEnterCritical+0x60>)
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	2b01      	cmp	r3, #1
 800f9de:	d111      	bne.n	800fa04 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f9e0:	4b0c      	ldr	r3, [pc, #48]	; (800fa14 <vPortEnterCritical+0x64>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	b2db      	uxtb	r3, r3
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d00c      	beq.n	800fa04 <vPortEnterCritical+0x54>
	__asm volatile
 800f9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9ee:	b672      	cpsid	i
 800f9f0:	f383 8811 	msr	BASEPRI, r3
 800f9f4:	f3bf 8f6f 	isb	sy
 800f9f8:	f3bf 8f4f 	dsb	sy
 800f9fc:	b662      	cpsie	i
 800f9fe:	603b      	str	r3, [r7, #0]
}
 800fa00:	bf00      	nop
 800fa02:	e7fe      	b.n	800fa02 <vPortEnterCritical+0x52>
	}
}
 800fa04:	bf00      	nop
 800fa06:	370c      	adds	r7, #12
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0e:	4770      	bx	lr
 800fa10:	20000318 	.word	0x20000318
 800fa14:	e000ed04 	.word	0xe000ed04

0800fa18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b083      	sub	sp, #12
 800fa1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fa1e:	4b13      	ldr	r3, [pc, #76]	; (800fa6c <vPortExitCritical+0x54>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d10c      	bne.n	800fa40 <vPortExitCritical+0x28>
	__asm volatile
 800fa26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa2a:	b672      	cpsid	i
 800fa2c:	f383 8811 	msr	BASEPRI, r3
 800fa30:	f3bf 8f6f 	isb	sy
 800fa34:	f3bf 8f4f 	dsb	sy
 800fa38:	b662      	cpsie	i
 800fa3a:	607b      	str	r3, [r7, #4]
}
 800fa3c:	bf00      	nop
 800fa3e:	e7fe      	b.n	800fa3e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800fa40:	4b0a      	ldr	r3, [pc, #40]	; (800fa6c <vPortExitCritical+0x54>)
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	3b01      	subs	r3, #1
 800fa46:	4a09      	ldr	r2, [pc, #36]	; (800fa6c <vPortExitCritical+0x54>)
 800fa48:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fa4a:	4b08      	ldr	r3, [pc, #32]	; (800fa6c <vPortExitCritical+0x54>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d105      	bne.n	800fa5e <vPortExitCritical+0x46>
 800fa52:	2300      	movs	r3, #0
 800fa54:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	f383 8811 	msr	BASEPRI, r3
}
 800fa5c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fa5e:	bf00      	nop
 800fa60:	370c      	adds	r7, #12
 800fa62:	46bd      	mov	sp, r7
 800fa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa68:	4770      	bx	lr
 800fa6a:	bf00      	nop
 800fa6c:	20000318 	.word	0x20000318

0800fa70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fa70:	f3ef 8009 	mrs	r0, PSP
 800fa74:	f3bf 8f6f 	isb	sy
 800fa78:	4b15      	ldr	r3, [pc, #84]	; (800fad0 <pxCurrentTCBConst>)
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	f01e 0f10 	tst.w	lr, #16
 800fa80:	bf08      	it	eq
 800fa82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fa86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa8a:	6010      	str	r0, [r2, #0]
 800fa8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fa90:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fa94:	b672      	cpsid	i
 800fa96:	f380 8811 	msr	BASEPRI, r0
 800fa9a:	f3bf 8f4f 	dsb	sy
 800fa9e:	f3bf 8f6f 	isb	sy
 800faa2:	b662      	cpsie	i
 800faa4:	f7ff f84a 	bl	800eb3c <vTaskSwitchContext>
 800faa8:	f04f 0000 	mov.w	r0, #0
 800faac:	f380 8811 	msr	BASEPRI, r0
 800fab0:	bc09      	pop	{r0, r3}
 800fab2:	6819      	ldr	r1, [r3, #0]
 800fab4:	6808      	ldr	r0, [r1, #0]
 800fab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faba:	f01e 0f10 	tst.w	lr, #16
 800fabe:	bf08      	it	eq
 800fac0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fac4:	f380 8809 	msr	PSP, r0
 800fac8:	f3bf 8f6f 	isb	sy
 800facc:	4770      	bx	lr
 800face:	bf00      	nop

0800fad0 <pxCurrentTCBConst>:
 800fad0:	20047c54 	.word	0x20047c54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fad4:	bf00      	nop
 800fad6:	bf00      	nop

0800fad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b082      	sub	sp, #8
 800fadc:	af00      	add	r7, sp, #0
	__asm volatile
 800fade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fae2:	b672      	cpsid	i
 800fae4:	f383 8811 	msr	BASEPRI, r3
 800fae8:	f3bf 8f6f 	isb	sy
 800faec:	f3bf 8f4f 	dsb	sy
 800faf0:	b662      	cpsie	i
 800faf2:	607b      	str	r3, [r7, #4]
}
 800faf4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800faf6:	f7fe ff47 	bl	800e988 <xTaskIncrementTick>
 800fafa:	4603      	mov	r3, r0
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d003      	beq.n	800fb08 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fb00:	4b06      	ldr	r3, [pc, #24]	; (800fb1c <SysTick_Handler+0x44>)
 800fb02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb06:	601a      	str	r2, [r3, #0]
 800fb08:	2300      	movs	r3, #0
 800fb0a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	f383 8811 	msr	BASEPRI, r3
}
 800fb12:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fb14:	bf00      	nop
 800fb16:	3708      	adds	r7, #8
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}
 800fb1c:	e000ed04 	.word	0xe000ed04

0800fb20 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fb20:	b480      	push	{r7}
 800fb22:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fb24:	4b0b      	ldr	r3, [pc, #44]	; (800fb54 <vPortSetupTimerInterrupt+0x34>)
 800fb26:	2200      	movs	r2, #0
 800fb28:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fb2a:	4b0b      	ldr	r3, [pc, #44]	; (800fb58 <vPortSetupTimerInterrupt+0x38>)
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fb30:	4b0a      	ldr	r3, [pc, #40]	; (800fb5c <vPortSetupTimerInterrupt+0x3c>)
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	4a0a      	ldr	r2, [pc, #40]	; (800fb60 <vPortSetupTimerInterrupt+0x40>)
 800fb36:	fba2 2303 	umull	r2, r3, r2, r3
 800fb3a:	099b      	lsrs	r3, r3, #6
 800fb3c:	4a09      	ldr	r2, [pc, #36]	; (800fb64 <vPortSetupTimerInterrupt+0x44>)
 800fb3e:	3b01      	subs	r3, #1
 800fb40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fb42:	4b04      	ldr	r3, [pc, #16]	; (800fb54 <vPortSetupTimerInterrupt+0x34>)
 800fb44:	2207      	movs	r2, #7
 800fb46:	601a      	str	r2, [r3, #0]
}
 800fb48:	bf00      	nop
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop
 800fb54:	e000e010 	.word	0xe000e010
 800fb58:	e000e018 	.word	0xe000e018
 800fb5c:	200002f8 	.word	0x200002f8
 800fb60:	10624dd3 	.word	0x10624dd3
 800fb64:	e000e014 	.word	0xe000e014

0800fb68 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fb68:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fb78 <vPortEnableVFP+0x10>
 800fb6c:	6801      	ldr	r1, [r0, #0]
 800fb6e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fb72:	6001      	str	r1, [r0, #0]
 800fb74:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fb76:	bf00      	nop
 800fb78:	e000ed88 	.word	0xe000ed88

0800fb7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fb7c:	b480      	push	{r7}
 800fb7e:	b085      	sub	sp, #20
 800fb80:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fb82:	f3ef 8305 	mrs	r3, IPSR
 800fb86:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2b0f      	cmp	r3, #15
 800fb8c:	d916      	bls.n	800fbbc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fb8e:	4a19      	ldr	r2, [pc, #100]	; (800fbf4 <vPortValidateInterruptPriority+0x78>)
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	4413      	add	r3, r2
 800fb94:	781b      	ldrb	r3, [r3, #0]
 800fb96:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fb98:	4b17      	ldr	r3, [pc, #92]	; (800fbf8 <vPortValidateInterruptPriority+0x7c>)
 800fb9a:	781b      	ldrb	r3, [r3, #0]
 800fb9c:	7afa      	ldrb	r2, [r7, #11]
 800fb9e:	429a      	cmp	r2, r3
 800fba0:	d20c      	bcs.n	800fbbc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800fba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba6:	b672      	cpsid	i
 800fba8:	f383 8811 	msr	BASEPRI, r3
 800fbac:	f3bf 8f6f 	isb	sy
 800fbb0:	f3bf 8f4f 	dsb	sy
 800fbb4:	b662      	cpsie	i
 800fbb6:	607b      	str	r3, [r7, #4]
}
 800fbb8:	bf00      	nop
 800fbba:	e7fe      	b.n	800fbba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fbbc:	4b0f      	ldr	r3, [pc, #60]	; (800fbfc <vPortValidateInterruptPriority+0x80>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fbc4:	4b0e      	ldr	r3, [pc, #56]	; (800fc00 <vPortValidateInterruptPriority+0x84>)
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	429a      	cmp	r2, r3
 800fbca:	d90c      	bls.n	800fbe6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800fbcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbd0:	b672      	cpsid	i
 800fbd2:	f383 8811 	msr	BASEPRI, r3
 800fbd6:	f3bf 8f6f 	isb	sy
 800fbda:	f3bf 8f4f 	dsb	sy
 800fbde:	b662      	cpsie	i
 800fbe0:	603b      	str	r3, [r7, #0]
}
 800fbe2:	bf00      	nop
 800fbe4:	e7fe      	b.n	800fbe4 <vPortValidateInterruptPriority+0x68>
	}
 800fbe6:	bf00      	nop
 800fbe8:	3714      	adds	r7, #20
 800fbea:	46bd      	mov	sp, r7
 800fbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf0:	4770      	bx	lr
 800fbf2:	bf00      	nop
 800fbf4:	e000e3f0 	.word	0xe000e3f0
 800fbf8:	20047d80 	.word	0x20047d80
 800fbfc:	e000ed0c 	.word	0xe000ed0c
 800fc00:	20047d84 	.word	0x20047d84

0800fc04 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b08a      	sub	sp, #40	; 0x28
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fc10:	f7fe fde6 	bl	800e7e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fc14:	4b65      	ldr	r3, [pc, #404]	; (800fdac <pvPortMalloc+0x1a8>)
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d101      	bne.n	800fc20 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fc1c:	f000 f94a 	bl	800feb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fc20:	4b63      	ldr	r3, [pc, #396]	; (800fdb0 <pvPortMalloc+0x1ac>)
 800fc22:	681a      	ldr	r2, [r3, #0]
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	4013      	ands	r3, r2
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	f040 8092 	bne.w	800fd52 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d01f      	beq.n	800fc74 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800fc34:	2208      	movs	r2, #8
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	4413      	add	r3, r2
 800fc3a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f003 0307 	and.w	r3, r3, #7
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d016      	beq.n	800fc74 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	f023 0307 	bic.w	r3, r3, #7
 800fc4c:	3308      	adds	r3, #8
 800fc4e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	f003 0307 	and.w	r3, r3, #7
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d00c      	beq.n	800fc74 <pvPortMalloc+0x70>
	__asm volatile
 800fc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc5e:	b672      	cpsid	i
 800fc60:	f383 8811 	msr	BASEPRI, r3
 800fc64:	f3bf 8f6f 	isb	sy
 800fc68:	f3bf 8f4f 	dsb	sy
 800fc6c:	b662      	cpsie	i
 800fc6e:	617b      	str	r3, [r7, #20]
}
 800fc70:	bf00      	nop
 800fc72:	e7fe      	b.n	800fc72 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d06b      	beq.n	800fd52 <pvPortMalloc+0x14e>
 800fc7a:	4b4e      	ldr	r3, [pc, #312]	; (800fdb4 <pvPortMalloc+0x1b0>)
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	687a      	ldr	r2, [r7, #4]
 800fc80:	429a      	cmp	r2, r3
 800fc82:	d866      	bhi.n	800fd52 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fc84:	4b4c      	ldr	r3, [pc, #304]	; (800fdb8 <pvPortMalloc+0x1b4>)
 800fc86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fc88:	4b4b      	ldr	r3, [pc, #300]	; (800fdb8 <pvPortMalloc+0x1b4>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fc8e:	e004      	b.n	800fc9a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800fc90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fc94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fc9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc9c:	685b      	ldr	r3, [r3, #4]
 800fc9e:	687a      	ldr	r2, [r7, #4]
 800fca0:	429a      	cmp	r2, r3
 800fca2:	d903      	bls.n	800fcac <pvPortMalloc+0xa8>
 800fca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d1f1      	bne.n	800fc90 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fcac:	4b3f      	ldr	r3, [pc, #252]	; (800fdac <pvPortMalloc+0x1a8>)
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d04d      	beq.n	800fd52 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fcb6:	6a3b      	ldr	r3, [r7, #32]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	2208      	movs	r2, #8
 800fcbc:	4413      	add	r3, r2
 800fcbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcc2:	681a      	ldr	r2, [r3, #0]
 800fcc4:	6a3b      	ldr	r3, [r7, #32]
 800fcc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcca:	685a      	ldr	r2, [r3, #4]
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	1ad2      	subs	r2, r2, r3
 800fcd0:	2308      	movs	r3, #8
 800fcd2:	005b      	lsls	r3, r3, #1
 800fcd4:	429a      	cmp	r2, r3
 800fcd6:	d921      	bls.n	800fd1c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fcd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	4413      	add	r3, r2
 800fcde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fce0:	69bb      	ldr	r3, [r7, #24]
 800fce2:	f003 0307 	and.w	r3, r3, #7
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d00c      	beq.n	800fd04 <pvPortMalloc+0x100>
	__asm volatile
 800fcea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcee:	b672      	cpsid	i
 800fcf0:	f383 8811 	msr	BASEPRI, r3
 800fcf4:	f3bf 8f6f 	isb	sy
 800fcf8:	f3bf 8f4f 	dsb	sy
 800fcfc:	b662      	cpsie	i
 800fcfe:	613b      	str	r3, [r7, #16]
}
 800fd00:	bf00      	nop
 800fd02:	e7fe      	b.n	800fd02 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd06:	685a      	ldr	r2, [r3, #4]
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	1ad2      	subs	r2, r2, r3
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd12:	687a      	ldr	r2, [r7, #4]
 800fd14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fd16:	69b8      	ldr	r0, [r7, #24]
 800fd18:	f000 f92e 	bl	800ff78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fd1c:	4b25      	ldr	r3, [pc, #148]	; (800fdb4 <pvPortMalloc+0x1b0>)
 800fd1e:	681a      	ldr	r2, [r3, #0]
 800fd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd22:	685b      	ldr	r3, [r3, #4]
 800fd24:	1ad3      	subs	r3, r2, r3
 800fd26:	4a23      	ldr	r2, [pc, #140]	; (800fdb4 <pvPortMalloc+0x1b0>)
 800fd28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fd2a:	4b22      	ldr	r3, [pc, #136]	; (800fdb4 <pvPortMalloc+0x1b0>)
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	4b23      	ldr	r3, [pc, #140]	; (800fdbc <pvPortMalloc+0x1b8>)
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	429a      	cmp	r2, r3
 800fd34:	d203      	bcs.n	800fd3e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fd36:	4b1f      	ldr	r3, [pc, #124]	; (800fdb4 <pvPortMalloc+0x1b0>)
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	4a20      	ldr	r2, [pc, #128]	; (800fdbc <pvPortMalloc+0x1b8>)
 800fd3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fd3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd40:	685a      	ldr	r2, [r3, #4]
 800fd42:	4b1b      	ldr	r3, [pc, #108]	; (800fdb0 <pvPortMalloc+0x1ac>)
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	431a      	orrs	r2, r3
 800fd48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd4e:	2200      	movs	r2, #0
 800fd50:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 800fd52:	4b1b      	ldr	r3, [pc, #108]	; (800fdc0 <pvPortMalloc+0x1bc>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	f003 0301 	and.w	r3, r3, #1
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d00c      	beq.n	800fd78 <pvPortMalloc+0x174>
 800fd5e:	4b19      	ldr	r3, [pc, #100]	; (800fdc4 <pvPortMalloc+0x1c0>)
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	685b      	ldr	r3, [r3, #4]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d007      	beq.n	800fd78 <pvPortMalloc+0x174>
 800fd68:	f00d fba0 	bl	801d4ac <xTraceKernelPortGetSystemHeapHandle>
 800fd6c:	4603      	mov	r3, r0
 800fd6e:	687a      	ldr	r2, [r7, #4]
 800fd70:	69f9      	ldr	r1, [r7, #28]
 800fd72:	4618      	mov	r0, r3
 800fd74:	f00d fb3d 	bl	801d3f2 <xTraceHeapAlloc>
	}
	( void ) xTaskResumeAll();
 800fd78:	f7fe fd40 	bl	800e7fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	f003 0307 	and.w	r3, r3, #7
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d00c      	beq.n	800fda0 <pvPortMalloc+0x19c>
	__asm volatile
 800fd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd8a:	b672      	cpsid	i
 800fd8c:	f383 8811 	msr	BASEPRI, r3
 800fd90:	f3bf 8f6f 	isb	sy
 800fd94:	f3bf 8f4f 	dsb	sy
 800fd98:	b662      	cpsie	i
 800fd9a:	60fb      	str	r3, [r7, #12]
}
 800fd9c:	bf00      	nop
 800fd9e:	e7fe      	b.n	800fd9e <pvPortMalloc+0x19a>
	return pvReturn;
 800fda0:	69fb      	ldr	r3, [r7, #28]
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	3728      	adds	r7, #40	; 0x28
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd80      	pop	{r7, pc}
 800fdaa:	bf00      	nop
 800fdac:	20057d90 	.word	0x20057d90
 800fdb0:	20057d9c 	.word	0x20057d9c
 800fdb4:	20057d94 	.word	0x20057d94
 800fdb8:	20057d88 	.word	0x20057d88
 800fdbc:	20057d98 	.word	0x20057d98
 800fdc0:	20079274 	.word	0x20079274
 800fdc4:	20079270 	.word	0x20079270

0800fdc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b086      	sub	sp, #24
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d05f      	beq.n	800fe9a <vPortFree+0xd2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fdda:	2308      	movs	r3, #8
 800fddc:	425b      	negs	r3, r3
 800fdde:	697a      	ldr	r2, [r7, #20]
 800fde0:	4413      	add	r3, r2
 800fde2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	685a      	ldr	r2, [r3, #4]
 800fdec:	4b2d      	ldr	r3, [pc, #180]	; (800fea4 <vPortFree+0xdc>)
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	4013      	ands	r3, r2
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d10c      	bne.n	800fe10 <vPortFree+0x48>
	__asm volatile
 800fdf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdfa:	b672      	cpsid	i
 800fdfc:	f383 8811 	msr	BASEPRI, r3
 800fe00:	f3bf 8f6f 	isb	sy
 800fe04:	f3bf 8f4f 	dsb	sy
 800fe08:	b662      	cpsie	i
 800fe0a:	60fb      	str	r3, [r7, #12]
}
 800fe0c:	bf00      	nop
 800fe0e:	e7fe      	b.n	800fe0e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fe10:	693b      	ldr	r3, [r7, #16]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d00c      	beq.n	800fe32 <vPortFree+0x6a>
	__asm volatile
 800fe18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe1c:	b672      	cpsid	i
 800fe1e:	f383 8811 	msr	BASEPRI, r3
 800fe22:	f3bf 8f6f 	isb	sy
 800fe26:	f3bf 8f4f 	dsb	sy
 800fe2a:	b662      	cpsie	i
 800fe2c:	60bb      	str	r3, [r7, #8]
}
 800fe2e:	bf00      	nop
 800fe30:	e7fe      	b.n	800fe30 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fe32:	693b      	ldr	r3, [r7, #16]
 800fe34:	685a      	ldr	r2, [r3, #4]
 800fe36:	4b1b      	ldr	r3, [pc, #108]	; (800fea4 <vPortFree+0xdc>)
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	4013      	ands	r3, r2
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d02c      	beq.n	800fe9a <vPortFree+0xd2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fe40:	693b      	ldr	r3, [r7, #16]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d128      	bne.n	800fe9a <vPortFree+0xd2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fe48:	693b      	ldr	r3, [r7, #16]
 800fe4a:	685a      	ldr	r2, [r3, #4]
 800fe4c:	4b15      	ldr	r3, [pc, #84]	; (800fea4 <vPortFree+0xdc>)
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	43db      	mvns	r3, r3
 800fe52:	401a      	ands	r2, r3
 800fe54:	693b      	ldr	r3, [r7, #16]
 800fe56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fe58:	f7fe fcc2 	bl	800e7e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fe5c:	693b      	ldr	r3, [r7, #16]
 800fe5e:	685a      	ldr	r2, [r3, #4]
 800fe60:	4b11      	ldr	r3, [pc, #68]	; (800fea8 <vPortFree+0xe0>)
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	4413      	add	r3, r2
 800fe66:	4a10      	ldr	r2, [pc, #64]	; (800fea8 <vPortFree+0xe0>)
 800fe68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 800fe6a:	4b10      	ldr	r3, [pc, #64]	; (800feac <vPortFree+0xe4>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	f003 0301 	and.w	r3, r3, #1
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d00c      	beq.n	800fe90 <vPortFree+0xc8>
 800fe76:	4b0e      	ldr	r3, [pc, #56]	; (800feb0 <vPortFree+0xe8>)
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	685b      	ldr	r3, [r3, #4]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d007      	beq.n	800fe90 <vPortFree+0xc8>
 800fe80:	f00d fb14 	bl	801d4ac <xTraceKernelPortGetSystemHeapHandle>
 800fe84:	693b      	ldr	r3, [r7, #16]
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	461a      	mov	r2, r3
 800fe8a:	6879      	ldr	r1, [r7, #4]
 800fe8c:	f00d fae5 	bl	801d45a <xTraceHeapFree>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fe90:	6938      	ldr	r0, [r7, #16]
 800fe92:	f000 f871 	bl	800ff78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800fe96:	f7fe fcb1 	bl	800e7fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fe9a:	bf00      	nop
 800fe9c:	3718      	adds	r7, #24
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	bd80      	pop	{r7, pc}
 800fea2:	bf00      	nop
 800fea4:	20057d9c 	.word	0x20057d9c
 800fea8:	20057d94 	.word	0x20057d94
 800feac:	20079274 	.word	0x20079274
 800feb0:	20079270 	.word	0x20079270

0800feb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800feb4:	b480      	push	{r7}
 800feb6:	b085      	sub	sp, #20
 800feb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800feba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800febe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fec0:	4b27      	ldr	r3, [pc, #156]	; (800ff60 <prvHeapInit+0xac>)
 800fec2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	f003 0307 	and.w	r3, r3, #7
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d00c      	beq.n	800fee8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	3307      	adds	r3, #7
 800fed2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	f023 0307 	bic.w	r3, r3, #7
 800feda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fedc:	68ba      	ldr	r2, [r7, #8]
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	1ad3      	subs	r3, r2, r3
 800fee2:	4a1f      	ldr	r2, [pc, #124]	; (800ff60 <prvHeapInit+0xac>)
 800fee4:	4413      	add	r3, r2
 800fee6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800feec:	4a1d      	ldr	r2, [pc, #116]	; (800ff64 <prvHeapInit+0xb0>)
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fef2:	4b1c      	ldr	r3, [pc, #112]	; (800ff64 <prvHeapInit+0xb0>)
 800fef4:	2200      	movs	r2, #0
 800fef6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	68ba      	ldr	r2, [r7, #8]
 800fefc:	4413      	add	r3, r2
 800fefe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ff00:	2208      	movs	r2, #8
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	1a9b      	subs	r3, r3, r2
 800ff06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	f023 0307 	bic.w	r3, r3, #7
 800ff0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	4a15      	ldr	r2, [pc, #84]	; (800ff68 <prvHeapInit+0xb4>)
 800ff14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ff16:	4b14      	ldr	r3, [pc, #80]	; (800ff68 <prvHeapInit+0xb4>)
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ff1e:	4b12      	ldr	r3, [pc, #72]	; (800ff68 <prvHeapInit+0xb4>)
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	2200      	movs	r2, #0
 800ff24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	1ad2      	subs	r2, r2, r3
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ff34:	4b0c      	ldr	r3, [pc, #48]	; (800ff68 <prvHeapInit+0xb4>)
 800ff36:	681a      	ldr	r2, [r3, #0]
 800ff38:	683b      	ldr	r3, [r7, #0]
 800ff3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	685b      	ldr	r3, [r3, #4]
 800ff40:	4a0a      	ldr	r2, [pc, #40]	; (800ff6c <prvHeapInit+0xb8>)
 800ff42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	685b      	ldr	r3, [r3, #4]
 800ff48:	4a09      	ldr	r2, [pc, #36]	; (800ff70 <prvHeapInit+0xbc>)
 800ff4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ff4c:	4b09      	ldr	r3, [pc, #36]	; (800ff74 <prvHeapInit+0xc0>)
 800ff4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ff52:	601a      	str	r2, [r3, #0]
}
 800ff54:	bf00      	nop
 800ff56:	3714      	adds	r7, #20
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5e:	4770      	bx	lr
 800ff60:	20047d88 	.word	0x20047d88
 800ff64:	20057d88 	.word	0x20057d88
 800ff68:	20057d90 	.word	0x20057d90
 800ff6c:	20057d98 	.word	0x20057d98
 800ff70:	20057d94 	.word	0x20057d94
 800ff74:	20057d9c 	.word	0x20057d9c

0800ff78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ff78:	b480      	push	{r7}
 800ff7a:	b085      	sub	sp, #20
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ff80:	4b28      	ldr	r3, [pc, #160]	; (8010024 <prvInsertBlockIntoFreeList+0xac>)
 800ff82:	60fb      	str	r3, [r7, #12]
 800ff84:	e002      	b.n	800ff8c <prvInsertBlockIntoFreeList+0x14>
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	60fb      	str	r3, [r7, #12]
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	687a      	ldr	r2, [r7, #4]
 800ff92:	429a      	cmp	r2, r3
 800ff94:	d8f7      	bhi.n	800ff86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	685b      	ldr	r3, [r3, #4]
 800ff9e:	68ba      	ldr	r2, [r7, #8]
 800ffa0:	4413      	add	r3, r2
 800ffa2:	687a      	ldr	r2, [r7, #4]
 800ffa4:	429a      	cmp	r2, r3
 800ffa6:	d108      	bne.n	800ffba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	685a      	ldr	r2, [r3, #4]
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	685b      	ldr	r3, [r3, #4]
 800ffb0:	441a      	add	r2, r3
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	685b      	ldr	r3, [r3, #4]
 800ffc2:	68ba      	ldr	r2, [r7, #8]
 800ffc4:	441a      	add	r2, r3
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	d118      	bne.n	8010000 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	681a      	ldr	r2, [r3, #0]
 800ffd2:	4b15      	ldr	r3, [pc, #84]	; (8010028 <prvInsertBlockIntoFreeList+0xb0>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	d00d      	beq.n	800fff6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	685a      	ldr	r2, [r3, #4]
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	685b      	ldr	r3, [r3, #4]
 800ffe4:	441a      	add	r2, r3
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	681a      	ldr	r2, [r3, #0]
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	601a      	str	r2, [r3, #0]
 800fff4:	e008      	b.n	8010008 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fff6:	4b0c      	ldr	r3, [pc, #48]	; (8010028 <prvInsertBlockIntoFreeList+0xb0>)
 800fff8:	681a      	ldr	r2, [r3, #0]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	601a      	str	r2, [r3, #0]
 800fffe:	e003      	b.n	8010008 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	681a      	ldr	r2, [r3, #0]
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010008:	68fa      	ldr	r2, [r7, #12]
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	429a      	cmp	r2, r3
 801000e:	d002      	beq.n	8010016 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	687a      	ldr	r2, [r7, #4]
 8010014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010016:	bf00      	nop
 8010018:	3714      	adds	r7, #20
 801001a:	46bd      	mov	sp, r7
 801001c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010020:	4770      	bx	lr
 8010022:	bf00      	nop
 8010024:	20057d88 	.word	0x20057d88
 8010028:	20057d90 	.word	0x20057d90

0801002c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801002c:	b580      	push	{r7, lr}
 801002e:	b084      	sub	sp, #16
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
 8010034:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010036:	f009 ff97 	bl	8019f68 <sys_timeouts_sleeptime>
 801003a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010042:	d10b      	bne.n	801005c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010044:	4813      	ldr	r0, [pc, #76]	; (8010094 <tcpip_timeouts_mbox_fetch+0x68>)
 8010046:	f00c fe4a 	bl	801ccde <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801004a:	2200      	movs	r2, #0
 801004c:	6839      	ldr	r1, [r7, #0]
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f00c fdbc 	bl	801cbcc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010054:	480f      	ldr	r0, [pc, #60]	; (8010094 <tcpip_timeouts_mbox_fetch+0x68>)
 8010056:	f00c fe33 	bl	801ccc0 <sys_mutex_lock>
    return;
 801005a:	e018      	b.n	801008e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d102      	bne.n	8010068 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8010062:	f009 ff47 	bl	8019ef4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010066:	e7e6      	b.n	8010036 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010068:	480a      	ldr	r0, [pc, #40]	; (8010094 <tcpip_timeouts_mbox_fetch+0x68>)
 801006a:	f00c fe38 	bl	801ccde <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801006e:	68fa      	ldr	r2, [r7, #12]
 8010070:	6839      	ldr	r1, [r7, #0]
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f00c fdaa 	bl	801cbcc <sys_arch_mbox_fetch>
 8010078:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801007a:	4806      	ldr	r0, [pc, #24]	; (8010094 <tcpip_timeouts_mbox_fetch+0x68>)
 801007c:	f00c fe20 	bl	801ccc0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010086:	d102      	bne.n	801008e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8010088:	f009 ff34 	bl	8019ef4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801008c:	e7d3      	b.n	8010036 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801008e:	3710      	adds	r7, #16
 8010090:	46bd      	mov	sp, r7
 8010092:	bd80      	pop	{r7, pc}
 8010094:	20057dac 	.word	0x20057dac

08010098 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b084      	sub	sp, #16
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80100a0:	4810      	ldr	r0, [pc, #64]	; (80100e4 <tcpip_thread+0x4c>)
 80100a2:	f00c fe0d 	bl	801ccc0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80100a6:	4b10      	ldr	r3, [pc, #64]	; (80100e8 <tcpip_thread+0x50>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d005      	beq.n	80100ba <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80100ae:	4b0e      	ldr	r3, [pc, #56]	; (80100e8 <tcpip_thread+0x50>)
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	4a0e      	ldr	r2, [pc, #56]	; (80100ec <tcpip_thread+0x54>)
 80100b4:	6812      	ldr	r2, [r2, #0]
 80100b6:	4610      	mov	r0, r2
 80100b8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80100ba:	f107 030c 	add.w	r3, r7, #12
 80100be:	4619      	mov	r1, r3
 80100c0:	480b      	ldr	r0, [pc, #44]	; (80100f0 <tcpip_thread+0x58>)
 80100c2:	f7ff ffb3 	bl	801002c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d106      	bne.n	80100da <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80100cc:	4b09      	ldr	r3, [pc, #36]	; (80100f4 <tcpip_thread+0x5c>)
 80100ce:	2291      	movs	r2, #145	; 0x91
 80100d0:	4909      	ldr	r1, [pc, #36]	; (80100f8 <tcpip_thread+0x60>)
 80100d2:	480a      	ldr	r0, [pc, #40]	; (80100fc <tcpip_thread+0x64>)
 80100d4:	f00e fb4e 	bl	801e774 <iprintf>
      continue;
 80100d8:	e003      	b.n	80100e2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	4618      	mov	r0, r3
 80100de:	f000 f80f 	bl	8010100 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80100e2:	e7ea      	b.n	80100ba <tcpip_thread+0x22>
 80100e4:	20057dac 	.word	0x20057dac
 80100e8:	20057da0 	.word	0x20057da0
 80100ec:	20057da4 	.word	0x20057da4
 80100f0:	20057da8 	.word	0x20057da8
 80100f4:	080214d8 	.word	0x080214d8
 80100f8:	08021508 	.word	0x08021508
 80100fc:	08021528 	.word	0x08021528

08010100 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b082      	sub	sp, #8
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	781b      	ldrb	r3, [r3, #0]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d002      	beq.n	8010116 <tcpip_thread_handle_msg+0x16>
 8010110:	2b01      	cmp	r3, #1
 8010112:	d00b      	beq.n	801012c <tcpip_thread_handle_msg+0x2c>
 8010114:	e011      	b.n	801013a <tcpip_thread_handle_msg+0x3a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	685b      	ldr	r3, [r3, #4]
 801011a:	687a      	ldr	r2, [r7, #4]
 801011c:	6892      	ldr	r2, [r2, #8]
 801011e:	4610      	mov	r0, r2
 8010120:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010122:	6879      	ldr	r1, [r7, #4]
 8010124:	2008      	movs	r0, #8
 8010126:	f002 fba3 	bl	8012870 <memp_free>
      break;
 801012a:	e00d      	b.n	8010148 <tcpip_thread_handle_msg+0x48>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	685b      	ldr	r3, [r3, #4]
 8010130:	687a      	ldr	r2, [r7, #4]
 8010132:	6892      	ldr	r2, [r2, #8]
 8010134:	4610      	mov	r0, r2
 8010136:	4798      	blx	r3
      break;
 8010138:	e006      	b.n	8010148 <tcpip_thread_handle_msg+0x48>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801013a:	4b05      	ldr	r3, [pc, #20]	; (8010150 <tcpip_thread_handle_msg+0x50>)
 801013c:	22cf      	movs	r2, #207	; 0xcf
 801013e:	4905      	ldr	r1, [pc, #20]	; (8010154 <tcpip_thread_handle_msg+0x54>)
 8010140:	4805      	ldr	r0, [pc, #20]	; (8010158 <tcpip_thread_handle_msg+0x58>)
 8010142:	f00e fb17 	bl	801e774 <iprintf>
      break;
 8010146:	bf00      	nop
  }
}
 8010148:	bf00      	nop
 801014a:	3708      	adds	r7, #8
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}
 8010150:	080214d8 	.word	0x080214d8
 8010154:	08021508 	.word	0x08021508
 8010158:	08021528 	.word	0x08021528

0801015c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801015c:	b580      	push	{r7, lr}
 801015e:	b086      	sub	sp, #24
 8010160:	af00      	add	r7, sp, #0
 8010162:	60f8      	str	r0, [r7, #12]
 8010164:	60b9      	str	r1, [r7, #8]
 8010166:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING_INPUT
  err_t ret;
  LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_inpkt: PACKET %p/%p\n", (void *)p, (void *)inp));
  LOCK_TCPIP_CORE();
 8010168:	4808      	ldr	r0, [pc, #32]	; (801018c <tcpip_inpkt+0x30>)
 801016a:	f00c fda9 	bl	801ccc0 <sys_mutex_lock>
  ret = input_fn(p, inp);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	68b9      	ldr	r1, [r7, #8]
 8010172:	68f8      	ldr	r0, [r7, #12]
 8010174:	4798      	blx	r3
 8010176:	4603      	mov	r3, r0
 8010178:	75fb      	strb	r3, [r7, #23]
  UNLOCK_TCPIP_CORE();
 801017a:	4804      	ldr	r0, [pc, #16]	; (801018c <tcpip_inpkt+0x30>)
 801017c:	f00c fdaf 	bl	801ccde <sys_mutex_unlock>
  return ret;
 8010180:	f997 3017 	ldrsb.w	r3, [r7, #23]
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010184:	4618      	mov	r0, r3
 8010186:	3718      	adds	r7, #24
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}
 801018c:	20057dac 	.word	0x20057dac

08010190 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b082      	sub	sp, #8
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
 8010198:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80101a0:	f003 0318 	and.w	r3, r3, #24
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d006      	beq.n	80101b6 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80101a8:	4a08      	ldr	r2, [pc, #32]	; (80101cc <tcpip_input+0x3c>)
 80101aa:	6839      	ldr	r1, [r7, #0]
 80101ac:	6878      	ldr	r0, [r7, #4]
 80101ae:	f7ff ffd5 	bl	801015c <tcpip_inpkt>
 80101b2:	4603      	mov	r3, r0
 80101b4:	e005      	b.n	80101c2 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80101b6:	4a06      	ldr	r2, [pc, #24]	; (80101d0 <tcpip_input+0x40>)
 80101b8:	6839      	ldr	r1, [r7, #0]
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f7ff ffce 	bl	801015c <tcpip_inpkt>
 80101c0:	4603      	mov	r3, r0
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	3708      	adds	r7, #8
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bd80      	pop	{r7, pc}
 80101ca:	bf00      	nop
 80101cc:	0801c9a9 	.word	0x0801c9a9
 80101d0:	0801b635 	.word	0x0801b635

080101d4 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b084      	sub	sp, #16
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80101de:	4819      	ldr	r0, [pc, #100]	; (8010244 <tcpip_try_callback+0x70>)
 80101e0:	f00c fd33 	bl	801cc4a <sys_mbox_valid>
 80101e4:	4603      	mov	r3, r0
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d106      	bne.n	80101f8 <tcpip_try_callback+0x24>
 80101ea:	4b17      	ldr	r3, [pc, #92]	; (8010248 <tcpip_try_callback+0x74>)
 80101ec:	f240 125d 	movw	r2, #349	; 0x15d
 80101f0:	4916      	ldr	r1, [pc, #88]	; (801024c <tcpip_try_callback+0x78>)
 80101f2:	4817      	ldr	r0, [pc, #92]	; (8010250 <tcpip_try_callback+0x7c>)
 80101f4:	f00e fabe 	bl	801e774 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80101f8:	2008      	movs	r0, #8
 80101fa:	f002 fac3 	bl	8012784 <memp_malloc>
 80101fe:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d102      	bne.n	801020c <tcpip_try_callback+0x38>
    return ERR_MEM;
 8010206:	f04f 33ff 	mov.w	r3, #4294967295
 801020a:	e017      	b.n	801023c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	2200      	movs	r2, #0
 8010210:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	687a      	ldr	r2, [r7, #4]
 8010216:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	683a      	ldr	r2, [r7, #0]
 801021c:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801021e:	68f9      	ldr	r1, [r7, #12]
 8010220:	4808      	ldr	r0, [pc, #32]	; (8010244 <tcpip_try_callback+0x70>)
 8010222:	f00c fcb9 	bl	801cb98 <sys_mbox_trypost>
 8010226:	4603      	mov	r3, r0
 8010228:	2b00      	cmp	r3, #0
 801022a:	d006      	beq.n	801023a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801022c:	68f9      	ldr	r1, [r7, #12]
 801022e:	2008      	movs	r0, #8
 8010230:	f002 fb1e 	bl	8012870 <memp_free>
    return ERR_MEM;
 8010234:	f04f 33ff 	mov.w	r3, #4294967295
 8010238:	e000      	b.n	801023c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801023a:	2300      	movs	r3, #0
}
 801023c:	4618      	mov	r0, r3
 801023e:	3710      	adds	r7, #16
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}
 8010244:	20057da8 	.word	0x20057da8
 8010248:	080214d8 	.word	0x080214d8
 801024c:	08021550 	.word	0x08021550
 8010250:	08021528 	.word	0x08021528

08010254 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b084      	sub	sp, #16
 8010258:	af02      	add	r7, sp, #8
 801025a:	6078      	str	r0, [r7, #4]
 801025c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801025e:	f001 fde3 	bl	8011e28 <lwip_init>

  tcpip_init_done = initfunc;
 8010262:	4a17      	ldr	r2, [pc, #92]	; (80102c0 <tcpip_init+0x6c>)
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010268:	4a16      	ldr	r2, [pc, #88]	; (80102c4 <tcpip_init+0x70>)
 801026a:	683b      	ldr	r3, [r7, #0]
 801026c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801026e:	2106      	movs	r1, #6
 8010270:	4815      	ldr	r0, [pc, #84]	; (80102c8 <tcpip_init+0x74>)
 8010272:	f00c fc6f 	bl	801cb54 <sys_mbox_new>
 8010276:	4603      	mov	r3, r0
 8010278:	2b00      	cmp	r3, #0
 801027a:	d006      	beq.n	801028a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801027c:	4b13      	ldr	r3, [pc, #76]	; (80102cc <tcpip_init+0x78>)
 801027e:	f240 2261 	movw	r2, #609	; 0x261
 8010282:	4913      	ldr	r1, [pc, #76]	; (80102d0 <tcpip_init+0x7c>)
 8010284:	4813      	ldr	r0, [pc, #76]	; (80102d4 <tcpip_init+0x80>)
 8010286:	f00e fa75 	bl	801e774 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801028a:	4813      	ldr	r0, [pc, #76]	; (80102d8 <tcpip_init+0x84>)
 801028c:	f00c fcfc 	bl	801cc88 <sys_mutex_new>
 8010290:	4603      	mov	r3, r0
 8010292:	2b00      	cmp	r3, #0
 8010294:	d006      	beq.n	80102a4 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010296:	4b0d      	ldr	r3, [pc, #52]	; (80102cc <tcpip_init+0x78>)
 8010298:	f240 2265 	movw	r2, #613	; 0x265
 801029c:	490f      	ldr	r1, [pc, #60]	; (80102dc <tcpip_init+0x88>)
 801029e:	480d      	ldr	r0, [pc, #52]	; (80102d4 <tcpip_init+0x80>)
 80102a0:	f00e fa68 	bl	801e774 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80102a4:	2301      	movs	r3, #1
 80102a6:	9300      	str	r3, [sp, #0]
 80102a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80102ac:	2200      	movs	r2, #0
 80102ae:	490c      	ldr	r1, [pc, #48]	; (80102e0 <tcpip_init+0x8c>)
 80102b0:	480c      	ldr	r0, [pc, #48]	; (80102e4 <tcpip_init+0x90>)
 80102b2:	f00c fd21 	bl	801ccf8 <sys_thread_new>
}
 80102b6:	bf00      	nop
 80102b8:	3708      	adds	r7, #8
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	20057da0 	.word	0x20057da0
 80102c4:	20057da4 	.word	0x20057da4
 80102c8:	20057da8 	.word	0x20057da8
 80102cc:	080214d8 	.word	0x080214d8
 80102d0:	08021560 	.word	0x08021560
 80102d4:	08021528 	.word	0x08021528
 80102d8:	20057dac 	.word	0x20057dac
 80102dc:	08021584 	.word	0x08021584
 80102e0:	08010099 	.word	0x08010099
 80102e4:	080215a8 	.word	0x080215a8

080102e8 <msg_generate_packet_id>:
 * @param client MQTT client
 * @return New packet identifier, range 1 to 65535
 */
static u16_t
msg_generate_packet_id(mqtt_client_t *client)
{
 80102e8:	b480      	push	{r7}
 80102ea:	b083      	sub	sp, #12
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
  client->pkt_id_seq++;
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	88db      	ldrh	r3, [r3, #6]
 80102f4:	3301      	adds	r3, #1
 80102f6:	b29a      	uxth	r2, r3
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	80da      	strh	r2, [r3, #6]
  if (client->pkt_id_seq == 0) {
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	88db      	ldrh	r3, [r3, #6]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d105      	bne.n	8010310 <msg_generate_packet_id+0x28>
    client->pkt_id_seq++;
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	88db      	ldrh	r3, [r3, #6]
 8010308:	3301      	adds	r3, #1
 801030a:	b29a      	uxth	r2, r3
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	80da      	strh	r2, [r3, #6]
  }
  return client->pkt_id_seq;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	88db      	ldrh	r3, [r3, #6]
}
 8010314:	4618      	mov	r0, r3
 8010316:	370c      	adds	r7, #12
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr

08010320 <mqtt_ringbuf_put>:
/* Output ring buffer */

/** Add single item to ring buffer */
static void
mqtt_ringbuf_put(struct mqtt_ringbuf_t *rb, u8_t item)
{
 8010320:	b480      	push	{r7}
 8010322:	b083      	sub	sp, #12
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	460b      	mov	r3, r1
 801032a:	70fb      	strb	r3, [r7, #3]
  rb->buf[rb->put] = item;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	881b      	ldrh	r3, [r3, #0]
 8010330:	461a      	mov	r2, r3
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	4413      	add	r3, r2
 8010336:	78fa      	ldrb	r2, [r7, #3]
 8010338:	711a      	strb	r2, [r3, #4]
  rb->put++;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	881b      	ldrh	r3, [r3, #0]
 801033e:	3301      	adds	r3, #1
 8010340:	b29a      	uxth	r2, r3
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	801a      	strh	r2, [r3, #0]
  if (rb->put >= MQTT_OUTPUT_RINGBUF_SIZE) {
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	881b      	ldrh	r3, [r3, #0]
 801034a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 801034e:	4293      	cmp	r3, r2
 8010350:	d902      	bls.n	8010358 <mqtt_ringbuf_put+0x38>
    rb->put = 0;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	2200      	movs	r2, #0
 8010356:	801a      	strh	r2, [r3, #0]
  }
}
 8010358:	bf00      	nop
 801035a:	370c      	adds	r7, #12
 801035c:	46bd      	mov	sp, r7
 801035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010362:	4770      	bx	lr

08010364 <mqtt_ringbuf_get_ptr>:

/** Return pointer to ring buffer get position */
static u8_t *
mqtt_ringbuf_get_ptr(struct mqtt_ringbuf_t *rb)
{
 8010364:	b480      	push	{r7}
 8010366:	b083      	sub	sp, #12
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
  return &rb->buf[rb->get];
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	885b      	ldrh	r3, [r3, #2]
 8010370:	461a      	mov	r2, r3
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	4413      	add	r3, r2
 8010376:	3304      	adds	r3, #4
}
 8010378:	4618      	mov	r0, r3
 801037a:	370c      	adds	r7, #12
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <mqtt_ringbuf_advance_get_idx>:

static void
mqtt_ringbuf_advance_get_idx(struct mqtt_ringbuf_t *rb, u16_t len)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b082      	sub	sp, #8
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
 801038c:	460b      	mov	r3, r1
 801038e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_ringbuf_advance_get_idx: len < MQTT_OUTPUT_RINGBUF_SIZE", len < MQTT_OUTPUT_RINGBUF_SIZE);
 8010390:	887b      	ldrh	r3, [r7, #2]
 8010392:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8010396:	4293      	cmp	r3, r2
 8010398:	d905      	bls.n	80103a6 <mqtt_ringbuf_advance_get_idx+0x22>
 801039a:	4b0f      	ldr	r3, [pc, #60]	; (80103d8 <mqtt_ringbuf_advance_get_idx+0x54>)
 801039c:	22cb      	movs	r2, #203	; 0xcb
 801039e:	490f      	ldr	r1, [pc, #60]	; (80103dc <mqtt_ringbuf_advance_get_idx+0x58>)
 80103a0:	480f      	ldr	r0, [pc, #60]	; (80103e0 <mqtt_ringbuf_advance_get_idx+0x5c>)
 80103a2:	f00e f9e7 	bl	801e774 <iprintf>

  rb->get += len;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	885a      	ldrh	r2, [r3, #2]
 80103aa:	887b      	ldrh	r3, [r7, #2]
 80103ac:	4413      	add	r3, r2
 80103ae:	b29a      	uxth	r2, r3
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	805a      	strh	r2, [r3, #2]
  if (rb->get >= MQTT_OUTPUT_RINGBUF_SIZE) {
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	885b      	ldrh	r3, [r3, #2]
 80103b8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80103bc:	4293      	cmp	r3, r2
 80103be:	d907      	bls.n	80103d0 <mqtt_ringbuf_advance_get_idx+0x4c>
    rb->get = rb->get - MQTT_OUTPUT_RINGBUF_SIZE;
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	885a      	ldrh	r2, [r3, #2]
 80103c4:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 80103c8:	4413      	add	r3, r2
 80103ca:	b29a      	uxth	r2, r3
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	805a      	strh	r2, [r3, #2]
  }
}
 80103d0:	bf00      	nop
 80103d2:	3708      	adds	r7, #8
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}
 80103d8:	080215b8 	.word	0x080215b8
 80103dc:	080215f0 	.word	0x080215f0
 80103e0:	08021630 	.word	0x08021630

080103e4 <mqtt_ringbuf_len>:

/** Return number of bytes in ring buffer */
static u16_t
mqtt_ringbuf_len(struct mqtt_ringbuf_t *rb)
{
 80103e4:	b480      	push	{r7}
 80103e6:	b085      	sub	sp, #20
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]
  u32_t len = rb->put - rb->get;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	881b      	ldrh	r3, [r3, #0]
 80103f0:	461a      	mov	r2, r3
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	885b      	ldrh	r3, [r3, #2]
 80103f6:	1ad3      	subs	r3, r2, r3
 80103f8:	60fb      	str	r3, [r7, #12]
  if (len > 0xFFFF) {
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010400:	d304      	bcc.n	801040c <mqtt_ringbuf_len+0x28>
    len += MQTT_OUTPUT_RINGBUF_SIZE;
 8010402:	68fa      	ldr	r2, [r7, #12]
 8010404:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010408:	4413      	add	r3, r2
 801040a:	60fb      	str	r3, [r7, #12]
  }
  return (u16_t)len;
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	b29b      	uxth	r3, r3
}
 8010410:	4618      	mov	r0, r3
 8010412:	3714      	adds	r7, #20
 8010414:	46bd      	mov	sp, r7
 8010416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041a:	4770      	bx	lr

0801041c <mqtt_output_send>:
 * @param rb Output ring buffer
 * @param tpcb TCP connection handle
 */
static void
mqtt_output_send(struct mqtt_ringbuf_t *rb, struct altcp_pcb *tpcb)
{
 801041c:	b590      	push	{r4, r7, lr}
 801041e:	b085      	sub	sp, #20
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]
 8010424:	6039      	str	r1, [r7, #0]
  err_t err;
  u8_t wrap = 0;
 8010426:	2300      	movs	r3, #0
 8010428:	73bb      	strb	r3, [r7, #14]
  u16_t ringbuf_lin_len = mqtt_ringbuf_linear_read_length(rb);
 801042a:	6878      	ldr	r0, [r7, #4]
 801042c:	f7ff ffda 	bl	80103e4 <mqtt_ringbuf_len>
 8010430:	4603      	mov	r3, r0
 8010432:	461a      	mov	r2, r3
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	885b      	ldrh	r3, [r3, #2]
 8010438:	4619      	mov	r1, r3
 801043a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801043e:	1a5b      	subs	r3, r3, r1
 8010440:	429a      	cmp	r2, r3
 8010442:	da04      	bge.n	801044e <mqtt_output_send+0x32>
 8010444:	6878      	ldr	r0, [r7, #4]
 8010446:	f7ff ffcd 	bl	80103e4 <mqtt_ringbuf_len>
 801044a:	4603      	mov	r3, r0
 801044c:	e004      	b.n	8010458 <mqtt_output_send+0x3c>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	885a      	ldrh	r2, [r3, #2]
 8010452:	4b4e      	ldr	r3, [pc, #312]	; (801058c <mqtt_output_send+0x170>)
 8010454:	1a9b      	subs	r3, r3, r2
 8010456:	b29b      	uxth	r3, r3
 8010458:	817b      	strh	r3, [r7, #10]
  u16_t send_len = altcp_sndbuf(tpcb);
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8010460:	81bb      	strh	r3, [r7, #12]
  LWIP_ASSERT("mqtt_output_send: tpcb != NULL", tpcb != NULL);
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d105      	bne.n	8010474 <mqtt_output_send+0x58>
 8010468:	4b49      	ldr	r3, [pc, #292]	; (8010590 <mqtt_output_send+0x174>)
 801046a:	22f0      	movs	r2, #240	; 0xf0
 801046c:	4949      	ldr	r1, [pc, #292]	; (8010594 <mqtt_output_send+0x178>)
 801046e:	484a      	ldr	r0, [pc, #296]	; (8010598 <mqtt_output_send+0x17c>)
 8010470:	f00e f980 	bl	801e774 <iprintf>

  if (send_len == 0 || ringbuf_lin_len == 0) {
 8010474:	89bb      	ldrh	r3, [r7, #12]
 8010476:	2b00      	cmp	r3, #0
 8010478:	f000 8083 	beq.w	8010582 <mqtt_output_send+0x166>
 801047c:	897b      	ldrh	r3, [r7, #10]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d07f      	beq.n	8010582 <mqtt_output_send+0x166>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_output_send: tcp_sndbuf: %d bytes, ringbuf_linear_available: %d, get %d, put %d\n",
                                 send_len, ringbuf_lin_len, rb->get, rb->put));

  if (send_len > ringbuf_lin_len) {
 8010482:	89ba      	ldrh	r2, [r7, #12]
 8010484:	897b      	ldrh	r3, [r7, #10]
 8010486:	429a      	cmp	r2, r3
 8010488:	d90d      	bls.n	80104a6 <mqtt_output_send+0x8a>
    /* Space in TCP output buffer is larger than available in ring buffer linear portion */
    send_len = ringbuf_lin_len;
 801048a:	897b      	ldrh	r3, [r7, #10]
 801048c:	81bb      	strh	r3, [r7, #12]
    /* Wrap around if more data in ring buffer after linear portion */
    wrap = (mqtt_ringbuf_len(rb) > ringbuf_lin_len);
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f7ff ffa8 	bl	80103e4 <mqtt_ringbuf_len>
 8010494:	4603      	mov	r3, r0
 8010496:	461a      	mov	r2, r3
 8010498:	897b      	ldrh	r3, [r7, #10]
 801049a:	4293      	cmp	r3, r2
 801049c:	bf34      	ite	cc
 801049e:	2301      	movcc	r3, #1
 80104a0:	2300      	movcs	r3, #0
 80104a2:	b2db      	uxtb	r3, r3
 80104a4:	73bb      	strb	r3, [r7, #14]
  }
  err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY | (wrap ? TCP_WRITE_FLAG_MORE : 0));
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f7ff ff5c 	bl	8010364 <mqtt_ringbuf_get_ptr>
 80104ac:	4601      	mov	r1, r0
 80104ae:	7bbb      	ldrb	r3, [r7, #14]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d001      	beq.n	80104b8 <mqtt_output_send+0x9c>
 80104b4:	2303      	movs	r3, #3
 80104b6:	e000      	b.n	80104ba <mqtt_output_send+0x9e>
 80104b8:	2301      	movs	r3, #1
 80104ba:	89ba      	ldrh	r2, [r7, #12]
 80104bc:	6838      	ldr	r0, [r7, #0]
 80104be:	f007 fe77 	bl	80181b0 <tcp_write>
 80104c2:	4603      	mov	r3, r0
 80104c4:	73fb      	strb	r3, [r7, #15]
  if ((err == ERR_OK) && wrap) {
 80104c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d14c      	bne.n	8010568 <mqtt_output_send+0x14c>
 80104ce:	7bbb      	ldrb	r3, [r7, #14]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d049      	beq.n	8010568 <mqtt_output_send+0x14c>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 80104d4:	89bb      	ldrh	r3, [r7, #12]
 80104d6:	4619      	mov	r1, r3
 80104d8:	6878      	ldr	r0, [r7, #4]
 80104da:	f7ff ff53 	bl	8010384 <mqtt_ringbuf_advance_get_idx>
    /* Use the lesser one of ring buffer linear length and TCP send buffer size */
    send_len = LWIP_MIN(altcp_sndbuf(tpcb), mqtt_ringbuf_linear_read_length(rb));
 80104de:	683b      	ldr	r3, [r7, #0]
 80104e0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80104e4:	461c      	mov	r4, r3
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f7ff ff7c 	bl	80103e4 <mqtt_ringbuf_len>
 80104ec:	4603      	mov	r3, r0
 80104ee:	461a      	mov	r2, r3
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	885b      	ldrh	r3, [r3, #2]
 80104f4:	4619      	mov	r1, r3
 80104f6:	f24c 3350 	movw	r3, #50000	; 0xc350
 80104fa:	1a5b      	subs	r3, r3, r1
 80104fc:	429a      	cmp	r2, r3
 80104fe:	da04      	bge.n	801050a <mqtt_output_send+0xee>
 8010500:	6878      	ldr	r0, [r7, #4]
 8010502:	f7ff ff6f 	bl	80103e4 <mqtt_ringbuf_len>
 8010506:	4603      	mov	r3, r0
 8010508:	e005      	b.n	8010516 <mqtt_output_send+0xfa>
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	885b      	ldrh	r3, [r3, #2]
 801050e:	461a      	mov	r2, r3
 8010510:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010514:	1a9b      	subs	r3, r3, r2
 8010516:	42a3      	cmp	r3, r4
 8010518:	dd03      	ble.n	8010522 <mqtt_output_send+0x106>
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8010520:	e016      	b.n	8010550 <mqtt_output_send+0x134>
 8010522:	6878      	ldr	r0, [r7, #4]
 8010524:	f7ff ff5e 	bl	80103e4 <mqtt_ringbuf_len>
 8010528:	4603      	mov	r3, r0
 801052a:	461a      	mov	r2, r3
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	885b      	ldrh	r3, [r3, #2]
 8010530:	4619      	mov	r1, r3
 8010532:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010536:	1a5b      	subs	r3, r3, r1
 8010538:	429a      	cmp	r2, r3
 801053a:	da04      	bge.n	8010546 <mqtt_output_send+0x12a>
 801053c:	6878      	ldr	r0, [r7, #4]
 801053e:	f7ff ff51 	bl	80103e4 <mqtt_ringbuf_len>
 8010542:	4603      	mov	r3, r0
 8010544:	e004      	b.n	8010550 <mqtt_output_send+0x134>
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	885a      	ldrh	r2, [r3, #2]
 801054a:	4b10      	ldr	r3, [pc, #64]	; (801058c <mqtt_output_send+0x170>)
 801054c:	1a9b      	subs	r3, r3, r2
 801054e:	b29b      	uxth	r3, r3
 8010550:	81bb      	strh	r3, [r7, #12]
    err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY);
 8010552:	6878      	ldr	r0, [r7, #4]
 8010554:	f7ff ff06 	bl	8010364 <mqtt_ringbuf_get_ptr>
 8010558:	4601      	mov	r1, r0
 801055a:	89ba      	ldrh	r2, [r7, #12]
 801055c:	2301      	movs	r3, #1
 801055e:	6838      	ldr	r0, [r7, #0]
 8010560:	f007 fe26 	bl	80181b0 <tcp_write>
 8010564:	4603      	mov	r3, r0
 8010566:	73fb      	strb	r3, [r7, #15]
  }

  if (err == ERR_OK) {
 8010568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d109      	bne.n	8010584 <mqtt_output_send+0x168>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 8010570:	89bb      	ldrh	r3, [r7, #12]
 8010572:	4619      	mov	r1, r3
 8010574:	6878      	ldr	r0, [r7, #4]
 8010576:	f7ff ff05 	bl	8010384 <mqtt_ringbuf_advance_get_idx>
    /* Flush */
    altcp_output(tpcb);
 801057a:	6838      	ldr	r0, [r7, #0]
 801057c:	f008 fc02 	bl	8018d84 <tcp_output>
 8010580:	e000      	b.n	8010584 <mqtt_output_send+0x168>
    return;
 8010582:	bf00      	nop
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_output_send: Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
  }
}
 8010584:	3714      	adds	r7, #20
 8010586:	46bd      	mov	sp, r7
 8010588:	bd90      	pop	{r4, r7, pc}
 801058a:	bf00      	nop
 801058c:	ffffc350 	.word	0xffffc350
 8010590:	080215b8 	.word	0x080215b8
 8010594:	08021658 	.word	0x08021658
 8010598:	08021630 	.word	0x08021630

0801059c <mqtt_create_request>:
 * @param arg Parameter following callback
 * @return Request or NULL if failed to create
 */
static struct mqtt_request_t *
mqtt_create_request(struct mqtt_request_t *r_objs, size_t r_objs_len, u16_t pkt_id, mqtt_request_cb_t cb, void *arg)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b086      	sub	sp, #24
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	60f8      	str	r0, [r7, #12]
 80105a4:	60b9      	str	r1, [r7, #8]
 80105a6:	603b      	str	r3, [r7, #0]
 80105a8:	4613      	mov	r3, r2
 80105aa:	80fb      	strh	r3, [r7, #6]
  struct mqtt_request_t *r = NULL;
 80105ac:	2300      	movs	r3, #0
 80105ae:	617b      	str	r3, [r7, #20]
  u8_t n;
  LWIP_ASSERT("mqtt_create_request: r_objs != NULL", r_objs != NULL);
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d106      	bne.n	80105c4 <mqtt_create_request+0x28>
 80105b6:	4b19      	ldr	r3, [pc, #100]	; (801061c <mqtt_create_request+0x80>)
 80105b8:	f240 1223 	movw	r2, #291	; 0x123
 80105bc:	4918      	ldr	r1, [pc, #96]	; (8010620 <mqtt_create_request+0x84>)
 80105be:	4819      	ldr	r0, [pc, #100]	; (8010624 <mqtt_create_request+0x88>)
 80105c0:	f00e f8d8 	bl	801e774 <iprintf>
  for (n = 0; n < r_objs_len; n++) {
 80105c4:	2300      	movs	r3, #0
 80105c6:	74fb      	strb	r3, [r7, #19]
 80105c8:	e01f      	b.n	801060a <mqtt_create_request+0x6e>
    /* Item point to itself if not in use */
    if (r_objs[n].next == &r_objs[n]) {
 80105ca:	7cfb      	ldrb	r3, [r7, #19]
 80105cc:	011b      	lsls	r3, r3, #4
 80105ce:	68fa      	ldr	r2, [r7, #12]
 80105d0:	4413      	add	r3, r2
 80105d2:	681a      	ldr	r2, [r3, #0]
 80105d4:	7cfb      	ldrb	r3, [r7, #19]
 80105d6:	011b      	lsls	r3, r3, #4
 80105d8:	68f9      	ldr	r1, [r7, #12]
 80105da:	440b      	add	r3, r1
 80105dc:	429a      	cmp	r2, r3
 80105de:	d111      	bne.n	8010604 <mqtt_create_request+0x68>
      r = &r_objs[n];
 80105e0:	7cfb      	ldrb	r3, [r7, #19]
 80105e2:	011b      	lsls	r3, r3, #4
 80105e4:	68fa      	ldr	r2, [r7, #12]
 80105e6:	4413      	add	r3, r2
 80105e8:	617b      	str	r3, [r7, #20]
      r->next = NULL;
 80105ea:	697b      	ldr	r3, [r7, #20]
 80105ec:	2200      	movs	r2, #0
 80105ee:	601a      	str	r2, [r3, #0]
      r->cb = cb;
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	683a      	ldr	r2, [r7, #0]
 80105f4:	605a      	str	r2, [r3, #4]
      r->arg = arg;
 80105f6:	697b      	ldr	r3, [r7, #20]
 80105f8:	6a3a      	ldr	r2, [r7, #32]
 80105fa:	609a      	str	r2, [r3, #8]
      r->pkt_id = pkt_id;
 80105fc:	697b      	ldr	r3, [r7, #20]
 80105fe:	88fa      	ldrh	r2, [r7, #6]
 8010600:	819a      	strh	r2, [r3, #12]
      break;
 8010602:	e006      	b.n	8010612 <mqtt_create_request+0x76>
  for (n = 0; n < r_objs_len; n++) {
 8010604:	7cfb      	ldrb	r3, [r7, #19]
 8010606:	3301      	adds	r3, #1
 8010608:	74fb      	strb	r3, [r7, #19]
 801060a:	7cfb      	ldrb	r3, [r7, #19]
 801060c:	68ba      	ldr	r2, [r7, #8]
 801060e:	429a      	cmp	r2, r3
 8010610:	d8db      	bhi.n	80105ca <mqtt_create_request+0x2e>
    }
  }
  return r;
 8010612:	697b      	ldr	r3, [r7, #20]
}
 8010614:	4618      	mov	r0, r3
 8010616:	3718      	adds	r7, #24
 8010618:	46bd      	mov	sp, r7
 801061a:	bd80      	pop	{r7, pc}
 801061c:	080215b8 	.word	0x080215b8
 8010620:	08021678 	.word	0x08021678
 8010624:	08021630 	.word	0x08021630

08010628 <mqtt_append_request>:
 * @param tail Pointer to request queue tail pointer
 * @param r Request to append
 */
static void
mqtt_append_request(struct mqtt_request_t **tail, struct mqtt_request_t *r)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b086      	sub	sp, #24
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
 8010630:	6039      	str	r1, [r7, #0]
  struct mqtt_request_t *head = NULL;
 8010632:	2300      	movs	r3, #0
 8010634:	617b      	str	r3, [r7, #20]
  s16_t time_before = 0;
 8010636:	2300      	movs	r3, #0
 8010638:	827b      	strh	r3, [r7, #18]
  struct mqtt_request_t *iter;

  LWIP_ASSERT("mqtt_append_request: tail != NULL", tail != NULL);
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d106      	bne.n	801064e <mqtt_append_request+0x26>
 8010640:	4b1b      	ldr	r3, [pc, #108]	; (80106b0 <mqtt_append_request+0x88>)
 8010642:	f240 123f 	movw	r2, #319	; 0x13f
 8010646:	491b      	ldr	r1, [pc, #108]	; (80106b4 <mqtt_append_request+0x8c>)
 8010648:	481b      	ldr	r0, [pc, #108]	; (80106b8 <mqtt_append_request+0x90>)
 801064a:	f00e f893 	bl	801e774 <iprintf>

  /* Iterate trough queue to find head, and count total timeout time */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	60fb      	str	r3, [r7, #12]
 8010654:	e00a      	b.n	801066c <mqtt_append_request+0x44>
    time_before += iter->timeout_diff;
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	89da      	ldrh	r2, [r3, #14]
 801065a:	8a7b      	ldrh	r3, [r7, #18]
 801065c:	4413      	add	r3, r2
 801065e:	b29b      	uxth	r3, r3
 8010660:	827b      	strh	r3, [r7, #18]
    head = iter;
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	617b      	str	r3, [r7, #20]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	60fb      	str	r3, [r7, #12]
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d1f1      	bne.n	8010656 <mqtt_append_request+0x2e>
  }

  LWIP_ASSERT("mqtt_append_request: time_before <= MQTT_REQ_TIMEOUT", time_before <= MQTT_REQ_TIMEOUT);
 8010672:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010676:	2b1e      	cmp	r3, #30
 8010678:	dd06      	ble.n	8010688 <mqtt_append_request+0x60>
 801067a:	4b0d      	ldr	r3, [pc, #52]	; (80106b0 <mqtt_append_request+0x88>)
 801067c:	f240 1247 	movw	r2, #327	; 0x147
 8010680:	490e      	ldr	r1, [pc, #56]	; (80106bc <mqtt_append_request+0x94>)
 8010682:	480d      	ldr	r0, [pc, #52]	; (80106b8 <mqtt_append_request+0x90>)
 8010684:	f00e f876 	bl	801e774 <iprintf>
  r->timeout_diff = MQTT_REQ_TIMEOUT - time_before;
 8010688:	8a7b      	ldrh	r3, [r7, #18]
 801068a:	f1c3 031e 	rsb	r3, r3, #30
 801068e:	b29a      	uxth	r2, r3
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	81da      	strh	r2, [r3, #14]
  if (head == NULL) {
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d103      	bne.n	80106a2 <mqtt_append_request+0x7a>
    *tail = r;
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	683a      	ldr	r2, [r7, #0]
 801069e:	601a      	str	r2, [r3, #0]
  } else {
    head->next = r;
  }
}
 80106a0:	e002      	b.n	80106a8 <mqtt_append_request+0x80>
    head->next = r;
 80106a2:	697b      	ldr	r3, [r7, #20]
 80106a4:	683a      	ldr	r2, [r7, #0]
 80106a6:	601a      	str	r2, [r3, #0]
}
 80106a8:	bf00      	nop
 80106aa:	3718      	adds	r7, #24
 80106ac:	46bd      	mov	sp, r7
 80106ae:	bd80      	pop	{r7, pc}
 80106b0:	080215b8 	.word	0x080215b8
 80106b4:	0802169c 	.word	0x0802169c
 80106b8:	08021630 	.word	0x08021630
 80106bc:	080216c0 	.word	0x080216c0

080106c0 <mqtt_delete_request>:
 * Delete request item
 * @param r Request item to delete
 */
static void
mqtt_delete_request(struct mqtt_request_t *r)
{
 80106c0:	b480      	push	{r7}
 80106c2:	b083      	sub	sp, #12
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  if (r != NULL) {
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d002      	beq.n	80106d4 <mqtt_delete_request+0x14>
    r->next = r;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	687a      	ldr	r2, [r7, #4]
 80106d2:	601a      	str	r2, [r3, #0]
  }
}
 80106d4:	bf00      	nop
 80106d6:	370c      	adds	r7, #12
 80106d8:	46bd      	mov	sp, r7
 80106da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106de:	4770      	bx	lr

080106e0 <mqtt_take_request>:
 * @param pkt_id Packet identifier of request to take
 * @return Request item if found, NULL if not
 */
static struct mqtt_request_t *
mqtt_take_request(struct mqtt_request_t **tail, u16_t pkt_id)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b084      	sub	sp, #16
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
 80106e8:	460b      	mov	r3, r1
 80106ea:	807b      	strh	r3, [r7, #2]
  struct mqtt_request_t *iter = NULL, *prev = NULL;
 80106ec:	2300      	movs	r3, #0
 80106ee:	60fb      	str	r3, [r7, #12]
 80106f0:	2300      	movs	r3, #0
 80106f2:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_take_request: tail != NULL", tail != NULL);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d106      	bne.n	8010708 <mqtt_take_request+0x28>
 80106fa:	4b1f      	ldr	r3, [pc, #124]	; (8010778 <mqtt_take_request+0x98>)
 80106fc:	f240 1267 	movw	r2, #359	; 0x167
 8010700:	491e      	ldr	r1, [pc, #120]	; (801077c <mqtt_take_request+0x9c>)
 8010702:	481f      	ldr	r0, [pc, #124]	; (8010780 <mqtt_take_request+0xa0>)
 8010704:	f00e f836 	bl	801e774 <iprintf>
  /* Search all request for pkt_id */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	60fb      	str	r3, [r7, #12]
 801070e:	e009      	b.n	8010724 <mqtt_take_request+0x44>
    if (iter->pkt_id == pkt_id) {
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	899b      	ldrh	r3, [r3, #12]
 8010714:	887a      	ldrh	r2, [r7, #2]
 8010716:	429a      	cmp	r2, r3
 8010718:	d008      	beq.n	801072c <mqtt_take_request+0x4c>
      break;
    }
    prev = iter;
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	60bb      	str	r3, [r7, #8]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	60fb      	str	r3, [r7, #12]
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d1f2      	bne.n	8010710 <mqtt_take_request+0x30>
 801072a:	e000      	b.n	801072e <mqtt_take_request+0x4e>
      break;
 801072c:	bf00      	nop
  }

  /* If request was found */
  if (iter != NULL) {
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d01c      	beq.n	801076e <mqtt_take_request+0x8e>
    /* unchain */
    if (prev == NULL) {
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	2b00      	cmp	r3, #0
 8010738:	d104      	bne.n	8010744 <mqtt_take_request+0x64>
      *tail = iter->next;
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	681a      	ldr	r2, [r3, #0]
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	601a      	str	r2, [r3, #0]
 8010742:	e003      	b.n	801074c <mqtt_take_request+0x6c>
    } else {
      prev->next = iter->next;
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	68bb      	ldr	r3, [r7, #8]
 801074a:	601a      	str	r2, [r3, #0]
    }
    /* If exists, add remaining timeout time for the request to next */
    if (iter->next != NULL) {
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d009      	beq.n	8010768 <mqtt_take_request+0x88>
      iter->next->timeout_diff += iter->timeout_diff;
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	89d9      	ldrh	r1, [r3, #14]
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	89da      	ldrh	r2, [r3, #14]
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	440a      	add	r2, r1
 8010764:	b292      	uxth	r2, r2
 8010766:	81da      	strh	r2, [r3, #14]
    }
    iter->next = NULL;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	2200      	movs	r2, #0
 801076c:	601a      	str	r2, [r3, #0]
  }
  return iter;
 801076e:	68fb      	ldr	r3, [r7, #12]
}
 8010770:	4618      	mov	r0, r3
 8010772:	3710      	adds	r7, #16
 8010774:	46bd      	mov	sp, r7
 8010776:	bd80      	pop	{r7, pc}
 8010778:	080215b8 	.word	0x080215b8
 801077c:	080216f8 	.word	0x080216f8
 8010780:	08021630 	.word	0x08021630

08010784 <mqtt_request_time_elapsed>:
 * @param tail Pointer to request queue tail pointer
 * @param t Time since last call in seconds
 */
static void
mqtt_request_time_elapsed(struct mqtt_request_t **tail, u8_t t)
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b084      	sub	sp, #16
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
 801078c:	460b      	mov	r3, r1
 801078e:	70fb      	strb	r3, [r7, #3]
  struct mqtt_request_t *r;
  LWIP_ASSERT("mqtt_request_time_elapsed: tail != NULL", tail != NULL);
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d106      	bne.n	80107a4 <mqtt_request_time_elapsed+0x20>
 8010796:	4b21      	ldr	r3, [pc, #132]	; (801081c <mqtt_request_time_elapsed+0x98>)
 8010798:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 801079c:	4920      	ldr	r1, [pc, #128]	; (8010820 <mqtt_request_time_elapsed+0x9c>)
 801079e:	4821      	ldr	r0, [pc, #132]	; (8010824 <mqtt_request_time_elapsed+0xa0>)
 80107a0:	f00d ffe8 	bl	801e774 <iprintf>
  r = *tail;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	60fb      	str	r3, [r7, #12]
  while (t > 0 && r != NULL) {
 80107aa:	e02c      	b.n	8010806 <mqtt_request_time_elapsed+0x82>
    if (t >= r->timeout_diff) {
 80107ac:	78fb      	ldrb	r3, [r7, #3]
 80107ae:	b29a      	uxth	r2, r3
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	89db      	ldrh	r3, [r3, #14]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d31c      	bcc.n	80107f2 <mqtt_request_time_elapsed+0x6e>
      t -= (u8_t)r->timeout_diff;
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	89db      	ldrh	r3, [r3, #14]
 80107bc:	b2db      	uxtb	r3, r3
 80107be:	78fa      	ldrb	r2, [r7, #3]
 80107c0:	1ad3      	subs	r3, r2, r3
 80107c2:	70fb      	strb	r3, [r7, #3]
      /* Unchain */
      *tail = r->next;
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	681a      	ldr	r2, [r3, #0]
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	601a      	str	r2, [r3, #0]
      /* Notify upper layer about timeout */
      if (r->cb != NULL) {
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	685b      	ldr	r3, [r3, #4]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d007      	beq.n	80107e4 <mqtt_request_time_elapsed+0x60>
        r->cb(r->arg, ERR_TIMEOUT);
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	685b      	ldr	r3, [r3, #4]
 80107d8:	68fa      	ldr	r2, [r7, #12]
 80107da:	6892      	ldr	r2, [r2, #8]
 80107dc:	f06f 0102 	mvn.w	r1, #2
 80107e0:	4610      	mov	r0, r2
 80107e2:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 80107e4:	68f8      	ldr	r0, [r7, #12]
 80107e6:	f7ff ff6b 	bl	80106c0 <mqtt_delete_request>
      /* Tail might be be modified in callback, so re-read it in every iteration */
      r = *(struct mqtt_request_t *const volatile *)tail;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	60fb      	str	r3, [r7, #12]
 80107f0:	e009      	b.n	8010806 <mqtt_request_time_elapsed+0x82>
    } else {
      r->timeout_diff -= t;
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	89da      	ldrh	r2, [r3, #14]
 80107f6:	78fb      	ldrb	r3, [r7, #3]
 80107f8:	b29b      	uxth	r3, r3
 80107fa:	1ad3      	subs	r3, r2, r3
 80107fc:	b29a      	uxth	r2, r3
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	81da      	strh	r2, [r3, #14]
      t = 0;
 8010802:	2300      	movs	r3, #0
 8010804:	70fb      	strb	r3, [r7, #3]
  while (t > 0 && r != NULL) {
 8010806:	78fb      	ldrb	r3, [r7, #3]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d002      	beq.n	8010812 <mqtt_request_time_elapsed+0x8e>
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d1cc      	bne.n	80107ac <mqtt_request_time_elapsed+0x28>
    }
  }
}
 8010812:	bf00      	nop
 8010814:	3710      	adds	r7, #16
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}
 801081a:	bf00      	nop
 801081c:	080215b8 	.word	0x080215b8
 8010820:	08021718 	.word	0x08021718
 8010824:	08021630 	.word	0x08021630

08010828 <mqtt_clear_requests>:
 * Free all request items
 * @param tail Pointer to request queue tail pointer
 */
static void
mqtt_clear_requests(struct mqtt_request_t **tail)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b084      	sub	sp, #16
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
  struct mqtt_request_t *iter, *next;
  LWIP_ASSERT("mqtt_clear_requests: tail != NULL", tail != NULL);
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2b00      	cmp	r3, #0
 8010834:	d106      	bne.n	8010844 <mqtt_clear_requests+0x1c>
 8010836:	4b0e      	ldr	r3, [pc, #56]	; (8010870 <mqtt_clear_requests+0x48>)
 8010838:	f240 12a7 	movw	r2, #423	; 0x1a7
 801083c:	490d      	ldr	r1, [pc, #52]	; (8010874 <mqtt_clear_requests+0x4c>)
 801083e:	480e      	ldr	r0, [pc, #56]	; (8010878 <mqtt_clear_requests+0x50>)
 8010840:	f00d ff98 	bl	801e774 <iprintf>
  for (iter = *tail; iter != NULL; iter = next) {
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	60fb      	str	r3, [r7, #12]
 801084a:	e007      	b.n	801085c <mqtt_clear_requests+0x34>
    next = iter->next;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	60bb      	str	r3, [r7, #8]
    mqtt_delete_request(iter);
 8010852:	68f8      	ldr	r0, [r7, #12]
 8010854:	f7ff ff34 	bl	80106c0 <mqtt_delete_request>
  for (iter = *tail; iter != NULL; iter = next) {
 8010858:	68bb      	ldr	r3, [r7, #8]
 801085a:	60fb      	str	r3, [r7, #12]
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d1f4      	bne.n	801084c <mqtt_clear_requests+0x24>
  }
  *tail = NULL;
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	2200      	movs	r2, #0
 8010866:	601a      	str	r2, [r3, #0]
}
 8010868:	bf00      	nop
 801086a:	3710      	adds	r7, #16
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}
 8010870:	080215b8 	.word	0x080215b8
 8010874:	08021740 	.word	0x08021740
 8010878:	08021630 	.word	0x08021630

0801087c <mqtt_init_requests>:
 * @param r_objs Pointer to request objects
 * @param r_objs_len Number of array entries
 */
static void
mqtt_init_requests(struct mqtt_request_t *r_objs, size_t r_objs_len)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b084      	sub	sp, #16
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	6039      	str	r1, [r7, #0]
  u8_t n;
  LWIP_ASSERT("mqtt_init_requests: r_objs != NULL", r_objs != NULL);
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d106      	bne.n	801089a <mqtt_init_requests+0x1e>
 801088c:	4b0f      	ldr	r3, [pc, #60]	; (80108cc <mqtt_init_requests+0x50>)
 801088e:	f240 12b7 	movw	r2, #439	; 0x1b7
 8010892:	490f      	ldr	r1, [pc, #60]	; (80108d0 <mqtt_init_requests+0x54>)
 8010894:	480f      	ldr	r0, [pc, #60]	; (80108d4 <mqtt_init_requests+0x58>)
 8010896:	f00d ff6d 	bl	801e774 <iprintf>
  for (n = 0; n < r_objs_len; n++) {
 801089a:	2300      	movs	r3, #0
 801089c:	73fb      	strb	r3, [r7, #15]
 801089e:	e00b      	b.n	80108b8 <mqtt_init_requests+0x3c>
    /* Item pointing to itself indicates unused */
    r_objs[n].next = &r_objs[n];
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
 80108a2:	011a      	lsls	r2, r3, #4
 80108a4:	7bfb      	ldrb	r3, [r7, #15]
 80108a6:	011b      	lsls	r3, r3, #4
 80108a8:	6879      	ldr	r1, [r7, #4]
 80108aa:	440b      	add	r3, r1
 80108ac:	6879      	ldr	r1, [r7, #4]
 80108ae:	440a      	add	r2, r1
 80108b0:	601a      	str	r2, [r3, #0]
  for (n = 0; n < r_objs_len; n++) {
 80108b2:	7bfb      	ldrb	r3, [r7, #15]
 80108b4:	3301      	adds	r3, #1
 80108b6:	73fb      	strb	r3, [r7, #15]
 80108b8:	7bfb      	ldrb	r3, [r7, #15]
 80108ba:	683a      	ldr	r2, [r7, #0]
 80108bc:	429a      	cmp	r2, r3
 80108be:	d8ef      	bhi.n	80108a0 <mqtt_init_requests+0x24>
  }
}
 80108c0:	bf00      	nop
 80108c2:	bf00      	nop
 80108c4:	3710      	adds	r7, #16
 80108c6:	46bd      	mov	sp, r7
 80108c8:	bd80      	pop	{r7, pc}
 80108ca:	bf00      	nop
 80108cc:	080215b8 	.word	0x080215b8
 80108d0:	08021764 	.word	0x08021764
 80108d4:	08021630 	.word	0x08021630

080108d8 <mqtt_output_append_u8>:
/* Output message build helpers */


static void
mqtt_output_append_u8(struct mqtt_ringbuf_t *rb, u8_t value)
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	b082      	sub	sp, #8
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
 80108e0:	460b      	mov	r3, r1
 80108e2:	70fb      	strb	r3, [r7, #3]
  mqtt_ringbuf_put(rb, value);
 80108e4:	78fb      	ldrb	r3, [r7, #3]
 80108e6:	4619      	mov	r1, r3
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f7ff fd19 	bl	8010320 <mqtt_ringbuf_put>
}
 80108ee:	bf00      	nop
 80108f0:	3708      	adds	r7, #8
 80108f2:	46bd      	mov	sp, r7
 80108f4:	bd80      	pop	{r7, pc}

080108f6 <mqtt_output_append_u16>:

static
void mqtt_output_append_u16(struct mqtt_ringbuf_t *rb, u16_t value)
{
 80108f6:	b580      	push	{r7, lr}
 80108f8:	b082      	sub	sp, #8
 80108fa:	af00      	add	r7, sp, #0
 80108fc:	6078      	str	r0, [r7, #4]
 80108fe:	460b      	mov	r3, r1
 8010900:	807b      	strh	r3, [r7, #2]
  mqtt_ringbuf_put(rb, value >> 8);
 8010902:	887b      	ldrh	r3, [r7, #2]
 8010904:	0a1b      	lsrs	r3, r3, #8
 8010906:	b29b      	uxth	r3, r3
 8010908:	b2db      	uxtb	r3, r3
 801090a:	4619      	mov	r1, r3
 801090c:	6878      	ldr	r0, [r7, #4]
 801090e:	f7ff fd07 	bl	8010320 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, value & 0xff);
 8010912:	887b      	ldrh	r3, [r7, #2]
 8010914:	b2db      	uxtb	r3, r3
 8010916:	4619      	mov	r1, r3
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f7ff fd01 	bl	8010320 <mqtt_ringbuf_put>
}
 801091e:	bf00      	nop
 8010920:	3708      	adds	r7, #8
 8010922:	46bd      	mov	sp, r7
 8010924:	bd80      	pop	{r7, pc}

08010926 <mqtt_output_append_buf>:

static void
mqtt_output_append_buf(struct mqtt_ringbuf_t *rb, const void *data, u16_t length)
{
 8010926:	b580      	push	{r7, lr}
 8010928:	b086      	sub	sp, #24
 801092a:	af00      	add	r7, sp, #0
 801092c:	60f8      	str	r0, [r7, #12]
 801092e:	60b9      	str	r1, [r7, #8]
 8010930:	4613      	mov	r3, r2
 8010932:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  for (n = 0; n < length; n++) {
 8010934:	2300      	movs	r3, #0
 8010936:	82fb      	strh	r3, [r7, #22]
 8010938:	e00a      	b.n	8010950 <mqtt_output_append_buf+0x2a>
    mqtt_ringbuf_put(rb, ((const u8_t *)data)[n]);
 801093a:	8afb      	ldrh	r3, [r7, #22]
 801093c:	68ba      	ldr	r2, [r7, #8]
 801093e:	4413      	add	r3, r2
 8010940:	781b      	ldrb	r3, [r3, #0]
 8010942:	4619      	mov	r1, r3
 8010944:	68f8      	ldr	r0, [r7, #12]
 8010946:	f7ff fceb 	bl	8010320 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 801094a:	8afb      	ldrh	r3, [r7, #22]
 801094c:	3301      	adds	r3, #1
 801094e:	82fb      	strh	r3, [r7, #22]
 8010950:	8afa      	ldrh	r2, [r7, #22]
 8010952:	88fb      	ldrh	r3, [r7, #6]
 8010954:	429a      	cmp	r2, r3
 8010956:	d3f0      	bcc.n	801093a <mqtt_output_append_buf+0x14>
  }
}
 8010958:	bf00      	nop
 801095a:	bf00      	nop
 801095c:	3718      	adds	r7, #24
 801095e:	46bd      	mov	sp, r7
 8010960:	bd80      	pop	{r7, pc}

08010962 <mqtt_output_append_string>:

static void
mqtt_output_append_string(struct mqtt_ringbuf_t *rb, const char *str, u16_t length)
{
 8010962:	b580      	push	{r7, lr}
 8010964:	b086      	sub	sp, #24
 8010966:	af00      	add	r7, sp, #0
 8010968:	60f8      	str	r0, [r7, #12]
 801096a:	60b9      	str	r1, [r7, #8]
 801096c:	4613      	mov	r3, r2
 801096e:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  mqtt_ringbuf_put(rb, length >> 8);
 8010970:	88fb      	ldrh	r3, [r7, #6]
 8010972:	0a1b      	lsrs	r3, r3, #8
 8010974:	b29b      	uxth	r3, r3
 8010976:	b2db      	uxtb	r3, r3
 8010978:	4619      	mov	r1, r3
 801097a:	68f8      	ldr	r0, [r7, #12]
 801097c:	f7ff fcd0 	bl	8010320 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, length & 0xff);
 8010980:	88fb      	ldrh	r3, [r7, #6]
 8010982:	b2db      	uxtb	r3, r3
 8010984:	4619      	mov	r1, r3
 8010986:	68f8      	ldr	r0, [r7, #12]
 8010988:	f7ff fcca 	bl	8010320 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 801098c:	2300      	movs	r3, #0
 801098e:	82fb      	strh	r3, [r7, #22]
 8010990:	e00a      	b.n	80109a8 <mqtt_output_append_string+0x46>
    mqtt_ringbuf_put(rb, str[n]);
 8010992:	8afb      	ldrh	r3, [r7, #22]
 8010994:	68ba      	ldr	r2, [r7, #8]
 8010996:	4413      	add	r3, r2
 8010998:	781b      	ldrb	r3, [r3, #0]
 801099a:	4619      	mov	r1, r3
 801099c:	68f8      	ldr	r0, [r7, #12]
 801099e:	f7ff fcbf 	bl	8010320 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 80109a2:	8afb      	ldrh	r3, [r7, #22]
 80109a4:	3301      	adds	r3, #1
 80109a6:	82fb      	strh	r3, [r7, #22]
 80109a8:	8afa      	ldrh	r2, [r7, #22]
 80109aa:	88fb      	ldrh	r3, [r7, #6]
 80109ac:	429a      	cmp	r2, r3
 80109ae:	d3f0      	bcc.n	8010992 <mqtt_output_append_string+0x30>
  }
}
 80109b0:	bf00      	nop
 80109b2:	bf00      	nop
 80109b4:	3718      	adds	r7, #24
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}

080109ba <mqtt_output_append_fixed_header>:
 */

static void
mqtt_output_append_fixed_header(struct mqtt_ringbuf_t *rb, u8_t msg_type, u8_t fdup,
                                u8_t fqos, u8_t fretain, u16_t r_length)
{
 80109ba:	b580      	push	{r7, lr}
 80109bc:	b082      	sub	sp, #8
 80109be:	af00      	add	r7, sp, #0
 80109c0:	6078      	str	r0, [r7, #4]
 80109c2:	4608      	mov	r0, r1
 80109c4:	4611      	mov	r1, r2
 80109c6:	461a      	mov	r2, r3
 80109c8:	4603      	mov	r3, r0
 80109ca:	70fb      	strb	r3, [r7, #3]
 80109cc:	460b      	mov	r3, r1
 80109ce:	70bb      	strb	r3, [r7, #2]
 80109d0:	4613      	mov	r3, r2
 80109d2:	707b      	strb	r3, [r7, #1]
  /* Start with control byte */
  mqtt_output_append_u8(rb, (((msg_type & 0x0f) << 4) | ((fdup & 1) << 3) | ((fqos & 3) << 1) | (fretain & 1)));
 80109d4:	78fb      	ldrb	r3, [r7, #3]
 80109d6:	011b      	lsls	r3, r3, #4
 80109d8:	b25a      	sxtb	r2, r3
 80109da:	78bb      	ldrb	r3, [r7, #2]
 80109dc:	00db      	lsls	r3, r3, #3
 80109de:	b25b      	sxtb	r3, r3
 80109e0:	f003 0308 	and.w	r3, r3, #8
 80109e4:	b25b      	sxtb	r3, r3
 80109e6:	4313      	orrs	r3, r2
 80109e8:	b25a      	sxtb	r2, r3
 80109ea:	787b      	ldrb	r3, [r7, #1]
 80109ec:	005b      	lsls	r3, r3, #1
 80109ee:	b25b      	sxtb	r3, r3
 80109f0:	f003 0306 	and.w	r3, r3, #6
 80109f4:	b25b      	sxtb	r3, r3
 80109f6:	4313      	orrs	r3, r2
 80109f8:	b25a      	sxtb	r2, r3
 80109fa:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	b25b      	sxtb	r3, r3
 8010a04:	4313      	orrs	r3, r2
 8010a06:	b25b      	sxtb	r3, r3
 8010a08:	b2db      	uxtb	r3, r3
 8010a0a:	4619      	mov	r1, r3
 8010a0c:	6878      	ldr	r0, [r7, #4]
 8010a0e:	f7ff ff63 	bl	80108d8 <mqtt_output_append_u8>
  /* Encode remaining length field */
  do {
    mqtt_output_append_u8(rb, (r_length & 0x7f) | (r_length >= 128 ? 0x80 : 0));
 8010a12:	8abb      	ldrh	r3, [r7, #20]
 8010a14:	b25b      	sxtb	r3, r3
 8010a16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a1a:	b25b      	sxtb	r3, r3
 8010a1c:	8aba      	ldrh	r2, [r7, #20]
 8010a1e:	2a7f      	cmp	r2, #127	; 0x7f
 8010a20:	d902      	bls.n	8010a28 <mqtt_output_append_fixed_header+0x6e>
 8010a22:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8010a26:	e000      	b.n	8010a2a <mqtt_output_append_fixed_header+0x70>
 8010a28:	2200      	movs	r2, #0
 8010a2a:	4313      	orrs	r3, r2
 8010a2c:	b25b      	sxtb	r3, r3
 8010a2e:	b2db      	uxtb	r3, r3
 8010a30:	4619      	mov	r1, r3
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f7ff ff50 	bl	80108d8 <mqtt_output_append_u8>
    r_length >>= 7;
 8010a38:	8abb      	ldrh	r3, [r7, #20]
 8010a3a:	09db      	lsrs	r3, r3, #7
 8010a3c:	82bb      	strh	r3, [r7, #20]
  } while (r_length > 0);
 8010a3e:	8abb      	ldrh	r3, [r7, #20]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d1e6      	bne.n	8010a12 <mqtt_output_append_fixed_header+0x58>
}
 8010a44:	bf00      	nop
 8010a46:	bf00      	nop
 8010a48:	3708      	adds	r7, #8
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}
	...

08010a50 <mqtt_output_check_space>:
 * @param r_length Remaining length after fixed header
 * @return 1 if message will fit, 0 if not enough buffer space
 */
static u8_t
mqtt_output_check_space(struct mqtt_ringbuf_t *rb, u16_t r_length)
{
 8010a50:	b590      	push	{r4, r7, lr}
 8010a52:	b085      	sub	sp, #20
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
 8010a58:	460b      	mov	r3, r1
 8010a5a:	807b      	strh	r3, [r7, #2]
  /* Start with length of type byte + remaining length */
  u16_t total_len = 1 + r_length;
 8010a5c:	887b      	ldrh	r3, [r7, #2]
 8010a5e:	3301      	adds	r3, #1
 8010a60:	81fb      	strh	r3, [r7, #14]

  LWIP_ASSERT("mqtt_output_check_space: rb != NULL", rb != NULL);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d106      	bne.n	8010a76 <mqtt_output_check_space+0x26>
 8010a68:	4b10      	ldr	r3, [pc, #64]	; (8010aac <mqtt_output_check_space+0x5c>)
 8010a6a:	f240 2207 	movw	r2, #519	; 0x207
 8010a6e:	4910      	ldr	r1, [pc, #64]	; (8010ab0 <mqtt_output_check_space+0x60>)
 8010a70:	4810      	ldr	r0, [pc, #64]	; (8010ab4 <mqtt_output_check_space+0x64>)
 8010a72:	f00d fe7f 	bl	801e774 <iprintf>

  /* Calculate number of required bytes to contain the remaining bytes field and add to total*/
  do {
    total_len++;
 8010a76:	89fb      	ldrh	r3, [r7, #14]
 8010a78:	3301      	adds	r3, #1
 8010a7a:	81fb      	strh	r3, [r7, #14]
    r_length >>= 7;
 8010a7c:	887b      	ldrh	r3, [r7, #2]
 8010a7e:	09db      	lsrs	r3, r3, #7
 8010a80:	807b      	strh	r3, [r7, #2]
  } while (r_length > 0);
 8010a82:	887b      	ldrh	r3, [r7, #2]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d1f6      	bne.n	8010a76 <mqtt_output_check_space+0x26>

  return (total_len <= mqtt_ringbuf_free(rb));
 8010a88:	89fc      	ldrh	r4, [r7, #14]
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f7ff fcaa 	bl	80103e4 <mqtt_ringbuf_len>
 8010a90:	4603      	mov	r3, r0
 8010a92:	461a      	mov	r2, r3
 8010a94:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010a98:	1a9b      	subs	r3, r3, r2
 8010a9a:	429c      	cmp	r4, r3
 8010a9c:	bfd4      	ite	le
 8010a9e:	2301      	movle	r3, #1
 8010aa0:	2300      	movgt	r3, #0
 8010aa2:	b2db      	uxtb	r3, r3
}
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	3714      	adds	r7, #20
 8010aa8:	46bd      	mov	sp, r7
 8010aaa:	bd90      	pop	{r4, r7, pc}
 8010aac:	080215b8 	.word	0x080215b8
 8010ab0:	08021788 	.word	0x08021788
 8010ab4:	08021630 	.word	0x08021630

08010ab8 <mqtt_close>:
 * @param client MQTT client
 * @param reason Reason for disconnection
 */
static void
mqtt_close(mqtt_client_t *client, mqtt_connection_status_t reason)
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b084      	sub	sp, #16
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
 8010ac0:	460b      	mov	r3, r1
 8010ac2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_close: client != NULL", client != NULL);
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d106      	bne.n	8010ad8 <mqtt_close+0x20>
 8010aca:	4b27      	ldr	r3, [pc, #156]	; (8010b68 <mqtt_close+0xb0>)
 8010acc:	f240 221b 	movw	r2, #539	; 0x21b
 8010ad0:	4926      	ldr	r1, [pc, #152]	; (8010b6c <mqtt_close+0xb4>)
 8010ad2:	4827      	ldr	r0, [pc, #156]	; (8010b70 <mqtt_close+0xb8>)
 8010ad4:	f00d fe4e 	bl	801e774 <iprintf>

  /* Bring down TCP connection if not already done */
  if (client->conn != NULL) {
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	68db      	ldr	r3, [r3, #12]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d024      	beq.n	8010b2a <mqtt_close+0x72>
    err_t res;
    altcp_recv(client->conn, NULL);
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	68db      	ldr	r3, [r3, #12]
 8010ae4:	2100      	movs	r1, #0
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f004 fc4a 	bl	8015380 <tcp_recv>
    altcp_err(client->conn,  NULL);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	68db      	ldr	r3, [r3, #12]
 8010af0:	2100      	movs	r1, #0
 8010af2:	4618      	mov	r0, r3
 8010af4:	f004 fc88 	bl	8015408 <tcp_err>
    altcp_sent(client->conn, NULL);
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	68db      	ldr	r3, [r3, #12]
 8010afc:	2100      	movs	r1, #0
 8010afe:	4618      	mov	r0, r3
 8010b00:	f004 fc60 	bl	80153c4 <tcp_sent>
    res = altcp_close(client->conn);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	68db      	ldr	r3, [r3, #12]
 8010b08:	4618      	mov	r0, r3
 8010b0a:	f003 fa61 	bl	8013fd0 <tcp_close>
 8010b0e:	4603      	mov	r3, r0
 8010b10:	73fb      	strb	r3, [r7, #15]
    if (res != ERR_OK) {
 8010b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d004      	beq.n	8010b24 <mqtt_close+0x6c>
      altcp_abort(client->conn);
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	68db      	ldr	r3, [r3, #12]
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f003 fb40 	bl	80141a4 <tcp_abort>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_close: Close err=%s\n", lwip_strerr(res)));
    }
    client->conn = NULL;
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	2200      	movs	r2, #0
 8010b28:	60da      	str	r2, [r3, #12]
  }

  /* Remove all pending requests */
  mqtt_clear_requests(&client->pend_req_queue);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	3318      	adds	r3, #24
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7ff fe7a 	bl	8010828 <mqtt_clear_requests>
  /* Stop cyclic timer */
  sys_untimeout(mqtt_cyclic_timer, client);
 8010b34:	6879      	ldr	r1, [r7, #4]
 8010b36:	480f      	ldr	r0, [pc, #60]	; (8010b74 <mqtt_close+0xbc>)
 8010b38:	f009 f9a2 	bl	8019e80 <sys_untimeout>

  /* Notify upper layer of disconnection if changed state */
  if (client->conn_state != TCP_DISCONNECTED) {
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	7a9b      	ldrb	r3, [r3, #10]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d00d      	beq.n	8010b60 <mqtt_close+0xa8>

    client->conn_state = TCP_DISCONNECTED;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	2200      	movs	r2, #0
 8010b48:	729a      	strb	r2, [r3, #10]
    if (client->connect_cb != NULL) {
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	695b      	ldr	r3, [r3, #20]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d006      	beq.n	8010b60 <mqtt_close+0xa8>
      client->connect_cb(client, client->connect_arg, reason);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	695b      	ldr	r3, [r3, #20]
 8010b56:	687a      	ldr	r2, [r7, #4]
 8010b58:	6911      	ldr	r1, [r2, #16]
 8010b5a:	887a      	ldrh	r2, [r7, #2]
 8010b5c:	6878      	ldr	r0, [r7, #4]
 8010b5e:	4798      	blx	r3
    }
  }
}
 8010b60:	bf00      	nop
 8010b62:	3710      	adds	r7, #16
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}
 8010b68:	080215b8 	.word	0x080215b8
 8010b6c:	080217ac 	.word	0x080217ac
 8010b70:	08021630 	.word	0x08021630
 8010b74:	08010b79 	.word	0x08010b79

08010b78 <mqtt_cyclic_timer>:
 * Interval timer, called every MQTT_CYCLIC_TIMER_INTERVAL seconds in MQTT_CONNECTING and MQTT_CONNECTED states
 * @param arg MQTT client
 */
static void
mqtt_cyclic_timer(void *arg)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b086      	sub	sp, #24
 8010b7c:	af02      	add	r7, sp, #8
 8010b7e:	6078      	str	r0, [r7, #4]
  u8_t restart_timer = 1;
 8010b80:	2301      	movs	r3, #1
 8010b82:	73fb      	strb	r3, [r7, #15]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_cyclic_timer: client != NULL", client != NULL);
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d106      	bne.n	8010b9c <mqtt_cyclic_timer+0x24>
 8010b8e:	4b42      	ldr	r3, [pc, #264]	; (8010c98 <mqtt_cyclic_timer+0x120>)
 8010b90:	f44f 7211 	mov.w	r2, #580	; 0x244
 8010b94:	4941      	ldr	r1, [pc, #260]	; (8010c9c <mqtt_cyclic_timer+0x124>)
 8010b96:	4842      	ldr	r0, [pc, #264]	; (8010ca0 <mqtt_cyclic_timer+0x128>)
 8010b98:	f00d fdec 	bl	801e774 <iprintf>

  if (client->conn_state == MQTT_CONNECTING) {
 8010b9c:	68bb      	ldr	r3, [r7, #8]
 8010b9e:	7a9b      	ldrb	r3, [r3, #10]
 8010ba0:	2b02      	cmp	r3, #2
 8010ba2:	d115      	bne.n	8010bd0 <mqtt_cyclic_timer+0x58>
    client->cyclic_tick++;
 8010ba4:	68bb      	ldr	r3, [r7, #8]
 8010ba6:	881b      	ldrh	r3, [r3, #0]
 8010ba8:	3301      	adds	r3, #1
 8010baa:	b29a      	uxth	r2, r3
 8010bac:	68bb      	ldr	r3, [r7, #8]
 8010bae:	801a      	strh	r2, [r3, #0]
    if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= MQTT_CONNECT_TIMOUT) {
 8010bb0:	68bb      	ldr	r3, [r7, #8]
 8010bb2:	881b      	ldrh	r3, [r3, #0]
 8010bb4:	461a      	mov	r2, r3
 8010bb6:	4613      	mov	r3, r2
 8010bb8:	009b      	lsls	r3, r3, #2
 8010bba:	4413      	add	r3, r2
 8010bbc:	2b63      	cmp	r3, #99	; 0x63
 8010bbe:	dd5e      	ble.n	8010c7e <mqtt_cyclic_timer+0x106>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: CONNECT attempt to server timed out\n"));
      /* Disconnect TCP */
      mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 8010bc0:	f240 1101 	movw	r1, #257	; 0x101
 8010bc4:	68b8      	ldr	r0, [r7, #8]
 8010bc6:	f7ff ff77 	bl	8010ab8 <mqtt_close>
      restart_timer = 0;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	73fb      	strb	r3, [r7, #15]
 8010bce:	e056      	b.n	8010c7e <mqtt_cyclic_timer+0x106>
    }
  } else if (client->conn_state == MQTT_CONNECTED) {
 8010bd0:	68bb      	ldr	r3, [r7, #8]
 8010bd2:	7a9b      	ldrb	r3, [r3, #10]
 8010bd4:	2b03      	cmp	r3, #3
 8010bd6:	d150      	bne.n	8010c7a <mqtt_cyclic_timer+0x102>
    /* Handle timeout for pending requests */
    mqtt_request_time_elapsed(&client->pend_req_queue, MQTT_CYCLIC_TIMER_INTERVAL);
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	3318      	adds	r3, #24
 8010bdc:	2105      	movs	r1, #5
 8010bde:	4618      	mov	r0, r3
 8010be0:	f7ff fdd0 	bl	8010784 <mqtt_request_time_elapsed>

    /* keep_alive > 0 means keep alive functionality shall be used */
    if (client->keep_alive > 0) {
 8010be4:	68bb      	ldr	r3, [r7, #8]
 8010be6:	885b      	ldrh	r3, [r3, #2]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d048      	beq.n	8010c7e <mqtt_cyclic_timer+0x106>

      client->server_watchdog++;
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	889b      	ldrh	r3, [r3, #4]
 8010bf0:	3301      	adds	r3, #1
 8010bf2:	b29a      	uxth	r2, r3
 8010bf4:	68bb      	ldr	r3, [r7, #8]
 8010bf6:	809a      	strh	r2, [r3, #4]
      /* If reception from server has been idle for 1.5*keep_alive time, server is considered unresponsive */
      if ((client->server_watchdog * MQTT_CYCLIC_TIMER_INTERVAL) > (client->keep_alive + client->keep_alive / 2)) {
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	889b      	ldrh	r3, [r3, #4]
 8010bfc:	461a      	mov	r2, r3
 8010bfe:	4613      	mov	r3, r2
 8010c00:	009b      	lsls	r3, r3, #2
 8010c02:	441a      	add	r2, r3
 8010c04:	68bb      	ldr	r3, [r7, #8]
 8010c06:	885b      	ldrh	r3, [r3, #2]
 8010c08:	4619      	mov	r1, r3
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	885b      	ldrh	r3, [r3, #2]
 8010c0e:	085b      	lsrs	r3, r3, #1
 8010c10:	b29b      	uxth	r3, r3
 8010c12:	440b      	add	r3, r1
 8010c14:	429a      	cmp	r2, r3
 8010c16:	dd06      	ble.n	8010c26 <mqtt_cyclic_timer+0xae>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Server incoming keep-alive timeout\n"));
        mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 8010c18:	f240 1101 	movw	r1, #257	; 0x101
 8010c1c:	68b8      	ldr	r0, [r7, #8]
 8010c1e:	f7ff ff4b 	bl	8010ab8 <mqtt_close>
        restart_timer = 0;
 8010c22:	2300      	movs	r3, #0
 8010c24:	73fb      	strb	r3, [r7, #15]
      }

      /* If time for a keep alive message to be sent, transmission has been idle for keep_alive time */
      if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= client->keep_alive) {
 8010c26:	68bb      	ldr	r3, [r7, #8]
 8010c28:	881b      	ldrh	r3, [r3, #0]
 8010c2a:	461a      	mov	r2, r3
 8010c2c:	4613      	mov	r3, r2
 8010c2e:	009b      	lsls	r3, r3, #2
 8010c30:	4413      	add	r3, r2
 8010c32:	68ba      	ldr	r2, [r7, #8]
 8010c34:	8852      	ldrh	r2, [r2, #2]
 8010c36:	4293      	cmp	r3, r2
 8010c38:	db18      	blt.n	8010c6c <mqtt_cyclic_timer+0xf4>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: Sending keep-alive message to server\n"));
        if (mqtt_output_check_space(&client->output, 0) != 0) {
 8010c3a:	68bb      	ldr	r3, [r7, #8]
 8010c3c:	33ec      	adds	r3, #236	; 0xec
 8010c3e:	2100      	movs	r1, #0
 8010c40:	4618      	mov	r0, r3
 8010c42:	f7ff ff05 	bl	8010a50 <mqtt_output_check_space>
 8010c46:	4603      	mov	r3, r0
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d018      	beq.n	8010c7e <mqtt_cyclic_timer+0x106>
          mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PINGREQ, 0, 0, 0, 0);
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8010c52:	2300      	movs	r3, #0
 8010c54:	9301      	str	r3, [sp, #4]
 8010c56:	2300      	movs	r3, #0
 8010c58:	9300      	str	r3, [sp, #0]
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	210c      	movs	r1, #12
 8010c60:	f7ff feab 	bl	80109ba <mqtt_output_append_fixed_header>
          client->cyclic_tick = 0;
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	2200      	movs	r2, #0
 8010c68:	801a      	strh	r2, [r3, #0]
 8010c6a:	e008      	b.n	8010c7e <mqtt_cyclic_timer+0x106>
        }
      } else {
        client->cyclic_tick++;
 8010c6c:	68bb      	ldr	r3, [r7, #8]
 8010c6e:	881b      	ldrh	r3, [r3, #0]
 8010c70:	3301      	adds	r3, #1
 8010c72:	b29a      	uxth	r2, r3
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	801a      	strh	r2, [r3, #0]
 8010c78:	e001      	b.n	8010c7e <mqtt_cyclic_timer+0x106>
      }
    }
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Timer should not be running in state %d\n", client->conn_state));
    restart_timer = 0;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	73fb      	strb	r3, [r7, #15]
  }
  if (restart_timer) {
 8010c7e:	7bfb      	ldrb	r3, [r7, #15]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d005      	beq.n	8010c90 <mqtt_cyclic_timer+0x118>
    sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, arg);
 8010c84:	687a      	ldr	r2, [r7, #4]
 8010c86:	4907      	ldr	r1, [pc, #28]	; (8010ca4 <mqtt_cyclic_timer+0x12c>)
 8010c88:	f241 3088 	movw	r0, #5000	; 0x1388
 8010c8c:	f009 f8d2 	bl	8019e34 <sys_timeout>
  }
}
 8010c90:	bf00      	nop
 8010c92:	3710      	adds	r7, #16
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	080215b8 	.word	0x080215b8
 8010c9c:	080217c8 	.word	0x080217c8
 8010ca0:	08021630 	.word	0x08021630
 8010ca4:	08010b79 	.word	0x08010b79

08010ca8 <pub_ack_rec_rel_response>:
 * @param qos QoS value
 * @return ERR_OK if successful, ERR_MEM if out of memory
 */
static err_t
pub_ack_rec_rel_response(mqtt_client_t *client, u8_t msg, u16_t pkt_id, u8_t qos)
{
 8010ca8:	b580      	push	{r7, lr}
 8010caa:	b086      	sub	sp, #24
 8010cac:	af02      	add	r7, sp, #8
 8010cae:	6078      	str	r0, [r7, #4]
 8010cb0:	4608      	mov	r0, r1
 8010cb2:	4611      	mov	r1, r2
 8010cb4:	461a      	mov	r2, r3
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	70fb      	strb	r3, [r7, #3]
 8010cba:	460b      	mov	r3, r1
 8010cbc:	803b      	strh	r3, [r7, #0]
 8010cbe:	4613      	mov	r3, r2
 8010cc0:	70bb      	strb	r3, [r7, #2]
  err_t err = ERR_OK;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	73fb      	strb	r3, [r7, #15]
  if (mqtt_output_check_space(&client->output, 2)) {
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	33ec      	adds	r3, #236	; 0xec
 8010cca:	2102      	movs	r1, #2
 8010ccc:	4618      	mov	r0, r3
 8010cce:	f7ff febf 	bl	8010a50 <mqtt_output_check_space>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d01c      	beq.n	8010d12 <pub_ack_rec_rel_response+0x6a>
    mqtt_output_append_fixed_header(&client->output, msg, 0, qos, 0, 2);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8010cde:	78bb      	ldrb	r3, [r7, #2]
 8010ce0:	78f9      	ldrb	r1, [r7, #3]
 8010ce2:	2202      	movs	r2, #2
 8010ce4:	9201      	str	r2, [sp, #4]
 8010ce6:	2200      	movs	r2, #0
 8010ce8:	9200      	str	r2, [sp, #0]
 8010cea:	2200      	movs	r2, #0
 8010cec:	f7ff fe65 	bl	80109ba <mqtt_output_append_fixed_header>
    mqtt_output_append_u16(&client->output, pkt_id);
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	33ec      	adds	r3, #236	; 0xec
 8010cf4:	883a      	ldrh	r2, [r7, #0]
 8010cf6:	4611      	mov	r1, r2
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	f7ff fdfc 	bl	80108f6 <mqtt_output_append_u16>
    mqtt_output_send(&client->output, client->conn);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	68db      	ldr	r3, [r3, #12]
 8010d08:	4619      	mov	r1, r3
 8010d0a:	4610      	mov	r0, r2
 8010d0c:	f7ff fb86 	bl	801041c <mqtt_output_send>
 8010d10:	e001      	b.n	8010d16 <pub_ack_rec_rel_response+0x6e>
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("pub_ack_rec_rel_response: OOM creating response: %s with pkt_id: %d\n",
                                   mqtt_msg_type_to_str(msg), pkt_id));
    err = ERR_MEM;
 8010d12:	23ff      	movs	r3, #255	; 0xff
 8010d14:	73fb      	strb	r3, [r7, #15]
  }
  return err;
 8010d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3710      	adds	r7, #16
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}

08010d22 <mqtt_incomming_suback>:
 * @param r Matching request
 * @param result Result code from server
 */
static void
mqtt_incomming_suback(struct mqtt_request_t *r, u8_t result)
{
 8010d22:	b580      	push	{r7, lr}
 8010d24:	b082      	sub	sp, #8
 8010d26:	af00      	add	r7, sp, #0
 8010d28:	6078      	str	r0, [r7, #4]
 8010d2a:	460b      	mov	r3, r1
 8010d2c:	70fb      	strb	r3, [r7, #3]
  if (r->cb != NULL) {
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	685b      	ldr	r3, [r3, #4]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d00c      	beq.n	8010d50 <mqtt_incomming_suback+0x2e>
    r->cb(r->arg, result < 3 ? ERR_OK : ERR_ABRT);
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	685b      	ldr	r3, [r3, #4]
 8010d3a:	687a      	ldr	r2, [r7, #4]
 8010d3c:	6890      	ldr	r0, [r2, #8]
 8010d3e:	78fa      	ldrb	r2, [r7, #3]
 8010d40:	2a02      	cmp	r2, #2
 8010d42:	d801      	bhi.n	8010d48 <mqtt_incomming_suback+0x26>
 8010d44:	2200      	movs	r2, #0
 8010d46:	e001      	b.n	8010d4c <mqtt_incomming_suback+0x2a>
 8010d48:	f06f 020c 	mvn.w	r2, #12
 8010d4c:	4611      	mov	r1, r2
 8010d4e:	4798      	blx	r3
  }
}
 8010d50:	bf00      	nop
 8010d52:	3708      	adds	r7, #8
 8010d54:	46bd      	mov	sp, r7
 8010d56:	bd80      	pop	{r7, pc}

08010d58 <mqtt_message_received>:
 * @param length length received part
 * @param remaining_length Remaining length of complete message
 */
static mqtt_connection_status_t
mqtt_message_received(mqtt_client_t *client, u8_t fixed_hdr_idx, u16_t length, u32_t remaining_length)
{
 8010d58:	b590      	push	{r4, r7, lr}
 8010d5a:	b08f      	sub	sp, #60	; 0x3c
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	60f8      	str	r0, [r7, #12]
 8010d60:	607b      	str	r3, [r7, #4]
 8010d62:	460b      	mov	r3, r1
 8010d64:	72fb      	strb	r3, [r7, #11]
 8010d66:	4613      	mov	r3, r2
 8010d68:	813b      	strh	r3, [r7, #8]
  mqtt_connection_status_t res = MQTT_CONNECT_ACCEPTED;
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	86fb      	strh	r3, [r7, #54]	; 0x36

  u8_t *var_hdr_payload = client->rx_buffer + fixed_hdr_idx;
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8010d74:	7afb      	ldrb	r3, [r7, #11]
 8010d76:	4413      	add	r3, r2
 8010d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  size_t var_hdr_payload_bufsize = sizeof(client->rx_buffer) - fixed_hdr_idx;
 8010d7a:	7afb      	ldrb	r3, [r7, #11]
 8010d7c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8010d80:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Control packet type */
  u8_t pkt_type = MQTT_CTL_PACKET_TYPE(client->rx_buffer[0]);
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8010d88:	091b      	lsrs	r3, r3, #4
 8010d8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u16_t pkt_id = 0;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	84bb      	strh	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN", client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN);
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010d96:	2b7f      	cmp	r3, #127	; 0x7f
 8010d98:	d906      	bls.n	8010da8 <mqtt_message_received+0x50>
 8010d9a:	4b97      	ldr	r3, [pc, #604]	; (8010ff8 <mqtt_message_received+0x2a0>)
 8010d9c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8010da0:	4996      	ldr	r1, [pc, #600]	; (8010ffc <mqtt_message_received+0x2a4>)
 8010da2:	4897      	ldr	r0, [pc, #604]	; (8011000 <mqtt_message_received+0x2a8>)
 8010da4:	f00d fce6 	bl	801e774 <iprintf>
  LWIP_ASSERT("fixed_hdr_idx <= client->msg_idx", fixed_hdr_idx <= client->msg_idx);
 8010da8:	7afa      	ldrb	r2, [r7, #11]
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010dae:	429a      	cmp	r2, r3
 8010db0:	d906      	bls.n	8010dc0 <mqtt_message_received+0x68>
 8010db2:	4b91      	ldr	r3, [pc, #580]	; (8010ff8 <mqtt_message_received+0x2a0>)
 8010db4:	f44f 722b 	mov.w	r2, #684	; 0x2ac
 8010db8:	4992      	ldr	r1, [pc, #584]	; (8011004 <mqtt_message_received+0x2ac>)
 8010dba:	4891      	ldr	r0, [pc, #580]	; (8011000 <mqtt_message_received+0x2a8>)
 8010dbc:	f00d fcda 	bl	801e774 <iprintf>
  LWIP_ERROR("buffer length mismatch", fixed_hdr_idx + length <= MQTT_VAR_HEADER_BUFFER_LEN,
 8010dc0:	7afa      	ldrb	r2, [r7, #11]
 8010dc2:	893b      	ldrh	r3, [r7, #8]
 8010dc4:	4413      	add	r3, r2
 8010dc6:	2b80      	cmp	r3, #128	; 0x80
 8010dc8:	dd09      	ble.n	8010dde <mqtt_message_received+0x86>
 8010dca:	4b8b      	ldr	r3, [pc, #556]	; (8010ff8 <mqtt_message_received+0x2a0>)
 8010dcc:	f240 22ad 	movw	r2, #685	; 0x2ad
 8010dd0:	498d      	ldr	r1, [pc, #564]	; (8011008 <mqtt_message_received+0x2b0>)
 8010dd2:	488b      	ldr	r0, [pc, #556]	; (8011000 <mqtt_message_received+0x2a8>)
 8010dd4:	f00d fcce 	bl	801e774 <iprintf>
 8010dd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010ddc:	e16f      	b.n	80110be <mqtt_message_received+0x366>
             return MQTT_CONNECT_DISCONNECTED);

  if (pkt_type == MQTT_MSG_TYPE_CONNACK) {
 8010dde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010de2:	2b02      	cmp	r3, #2
 8010de4:	d123      	bne.n	8010e2e <mqtt_message_received+0xd6>
    if (client->conn_state == MQTT_CONNECTING) {
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	7a9b      	ldrb	r3, [r3, #10]
 8010dea:	2b02      	cmp	r3, #2
 8010dec:	f040 8152 	bne.w	8011094 <mqtt_message_received+0x33c>
      if (length < 2) {
 8010df0:	893b      	ldrh	r3, [r7, #8]
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	f240 8150 	bls.w	8011098 <mqtt_message_received+0x340>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short CONNACK message\n"));
        goto out_disconnect;
      }
      /* Get result code from CONNACK */
      res = (mqtt_connection_status_t)var_hdr_payload[1];
 8010df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dfa:	3301      	adds	r3, #1
 8010dfc:	781b      	ldrb	r3, [r3, #0]
 8010dfe:	86fb      	strh	r3, [r7, #54]	; 0x36
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: Connect response code %d\n", res));
      if (res == MQTT_CONNECT_ACCEPTED) {
 8010e00:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	f040 8146 	bne.w	8011094 <mqtt_message_received+0x33c>
        /* Reset cyclic_tick when changing to connected state */
        client->cyclic_tick = 0;
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	801a      	strh	r2, [r3, #0]
        client->conn_state = MQTT_CONNECTED;
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	2203      	movs	r2, #3
 8010e12:	729a      	strb	r2, [r3, #10]
        /* Notify upper layer */
        if (client->connect_cb != 0) {
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	695b      	ldr	r3, [r3, #20]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	f000 813b 	beq.w	8011094 <mqtt_message_received+0x33c>
          client->connect_cb(client, client->connect_arg, res);
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	695b      	ldr	r3, [r3, #20]
 8010e22:	68fa      	ldr	r2, [r7, #12]
 8010e24:	6911      	ldr	r1, [r2, #16]
 8010e26:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8010e28:	68f8      	ldr	r0, [r7, #12]
 8010e2a:	4798      	blx	r3
 8010e2c:	e132      	b.n	8011094 <mqtt_message_received+0x33c>
        }
      }
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Received CONNACK in connected state\n"));
    }
  } else if (pkt_type == MQTT_MSG_TYPE_PINGRESP) {
 8010e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e32:	2b0d      	cmp	r3, #13
 8010e34:	f000 812e 	beq.w	8011094 <mqtt_message_received+0x33c>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ( "mqtt_message_received: Received PINGRESP from server\n"));

  } else if (pkt_type == MQTT_MSG_TYPE_PUBLISH) {
 8010e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e3c:	2b03      	cmp	r3, #3
 8010e3e:	f040 80c0 	bne.w	8010fc2 <mqtt_message_received+0x26a>
    u16_t payload_offset = 0;
 8010e42:	2300      	movs	r3, #0
 8010e44:	86bb      	strh	r3, [r7, #52]	; 0x34
    u16_t payload_length = length;
 8010e46:	893b      	ldrh	r3, [r7, #8]
 8010e48:	867b      	strh	r3, [r7, #50]	; 0x32
    u8_t qos = MQTT_CTL_PACKET_QOS(client->rx_buffer[0]);
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8010e50:	105b      	asrs	r3, r3, #1
 8010e52:	b2db      	uxtb	r3, r3
 8010e54:	f003 0303 	and.w	r3, r3, #3
 8010e58:	77fb      	strb	r3, [r7, #31]

    if (client->msg_idx <= MQTT_VAR_HEADER_BUFFER_LEN) {
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010e5e:	2b80      	cmp	r3, #128	; 0x80
 8010e60:	d87d      	bhi.n	8010f5e <mqtt_message_received+0x206>
      /* Should have topic and pkt id*/
      u8_t *topic;
      u16_t after_topic;
      u8_t bkp;
      u16_t topic_len;
      u16_t qos_len = (qos ? 2U : 0U);
 8010e62:	7ffb      	ldrb	r3, [r7, #31]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d001      	beq.n	8010e6c <mqtt_message_received+0x114>
 8010e68:	2302      	movs	r3, #2
 8010e6a:	e000      	b.n	8010e6e <mqtt_message_received+0x116>
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	83bb      	strh	r3, [r7, #28]
      if (length < 2 + qos_len) {
 8010e70:	8bbb      	ldrh	r3, [r7, #28]
 8010e72:	1c5a      	adds	r2, r3, #1
 8010e74:	893b      	ldrh	r3, [r7, #8]
 8010e76:	429a      	cmp	r2, r3
 8010e78:	f280 8110 	bge.w	801109c <mqtt_message_received+0x344>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet\n"));
        goto out_disconnect;
      }
      topic_len = var_hdr_payload[0];
 8010e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e7e:	781b      	ldrb	r3, [r3, #0]
 8010e80:	837b      	strh	r3, [r7, #26]
      topic_len = (topic_len << 8) + (u16_t)(var_hdr_payload[1]);
 8010e82:	8b7b      	ldrh	r3, [r7, #26]
 8010e84:	021b      	lsls	r3, r3, #8
 8010e86:	b29a      	uxth	r2, r3
 8010e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e8a:	3301      	adds	r3, #1
 8010e8c:	781b      	ldrb	r3, [r3, #0]
 8010e8e:	b29b      	uxth	r3, r3
 8010e90:	4413      	add	r3, r2
 8010e92:	837b      	strh	r3, [r7, #26]
      if ((topic_len > length - (2 + qos_len)) ||
 8010e94:	8b7a      	ldrh	r2, [r7, #26]
 8010e96:	8939      	ldrh	r1, [r7, #8]
 8010e98:	8bbb      	ldrh	r3, [r7, #28]
 8010e9a:	3302      	adds	r3, #2
 8010e9c:	1acb      	subs	r3, r1, r3
 8010e9e:	429a      	cmp	r2, r3
 8010ea0:	f300 80fe 	bgt.w	80110a0 <mqtt_message_received+0x348>
          (topic_len > var_hdr_payload_bufsize - (2 + qos_len))) {
 8010ea4:	8b7a      	ldrh	r2, [r7, #26]
 8010ea6:	8bbb      	ldrh	r3, [r7, #28]
 8010ea8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010eaa:	1acb      	subs	r3, r1, r3
 8010eac:	3b02      	subs	r3, #2
      if ((topic_len > length - (2 + qos_len)) ||
 8010eae:	429a      	cmp	r2, r3
 8010eb0:	f200 80f6 	bhi.w	80110a0 <mqtt_message_received+0x348>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (topic)\n"));
        goto out_disconnect;
      }

      topic = var_hdr_payload + 2;
 8010eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eb6:	3302      	adds	r3, #2
 8010eb8:	617b      	str	r3, [r7, #20]
      after_topic = 2 + topic_len;
 8010eba:	8b7b      	ldrh	r3, [r7, #26]
 8010ebc:	3302      	adds	r3, #2
 8010ebe:	863b      	strh	r3, [r7, #48]	; 0x30
      /* Check buffer length, add one byte even for QoS 0 so that zero termination will fit */
      if ((after_topic + (qos ? 2U : 1U)) > var_hdr_payload_bufsize) {
 8010ec0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010ec2:	7ffa      	ldrb	r2, [r7, #31]
 8010ec4:	2a00      	cmp	r2, #0
 8010ec6:	d001      	beq.n	8010ecc <mqtt_message_received+0x174>
 8010ec8:	2202      	movs	r2, #2
 8010eca:	e000      	b.n	8010ece <mqtt_message_received+0x176>
 8010ecc:	2201      	movs	r2, #1
 8010ece:	4413      	add	r3, r2
 8010ed0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010ed2:	429a      	cmp	r2, r3
 8010ed4:	f0c0 80e6 	bcc.w	80110a4 <mqtt_message_received+0x34c>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Receive buffer can not fit topic + pkt_id\n"));
        goto out_disconnect;
      }

      /* id for QoS 1 and 2 */
      if (qos > 0) {
 8010ed8:	7ffb      	ldrb	r3, [r7, #31]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d01a      	beq.n	8010f14 <mqtt_message_received+0x1bc>
        if (length < after_topic + 2U) {
 8010ede:	893a      	ldrh	r2, [r7, #8]
 8010ee0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010ee2:	3302      	adds	r3, #2
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	f0c0 80df 	bcc.w	80110a8 <mqtt_message_received+0x350>
          LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (after_topic)\n"));
          goto out_disconnect;
        }
        client->inpub_pkt_id = ((u16_t)var_hdr_payload[after_topic] << 8) + (u16_t)var_hdr_payload[after_topic + 1];
 8010eea:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010eec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010eee:	4413      	add	r3, r2
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	b29b      	uxth	r3, r3
 8010ef4:	021b      	lsls	r3, r3, #8
 8010ef6:	b29a      	uxth	r2, r3
 8010ef8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010efa:	3301      	adds	r3, #1
 8010efc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010efe:	440b      	add	r3, r1
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	b29b      	uxth	r3, r3
 8010f04:	4413      	add	r3, r2
 8010f06:	b29a      	uxth	r2, r3
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	811a      	strh	r2, [r3, #8]
        after_topic += 2;
 8010f0c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010f0e:	3302      	adds	r3, #2
 8010f10:	863b      	strh	r3, [r7, #48]	; 0x30
 8010f12:	e002      	b.n	8010f1a <mqtt_message_received+0x1c2>
      } else {
        client->inpub_pkt_id = 0;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	2200      	movs	r2, #0
 8010f18:	811a      	strh	r2, [r3, #8]
      }
      /* Take backup of byte after topic */
      bkp = topic[topic_len];
 8010f1a:	8b7b      	ldrh	r3, [r7, #26]
 8010f1c:	697a      	ldr	r2, [r7, #20]
 8010f1e:	4413      	add	r3, r2
 8010f20:	781b      	ldrb	r3, [r3, #0]
 8010f22:	74fb      	strb	r3, [r7, #19]
      /* Zero terminate string */
      topic[topic_len] = 0;
 8010f24:	8b7b      	ldrh	r3, [r7, #26]
 8010f26:	697a      	ldr	r2, [r7, #20]
 8010f28:	4413      	add	r3, r2
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	701a      	strb	r2, [r3, #0]
      /* Payload data remaining in receive buffer */
      payload_length = length - after_topic;
 8010f2e:	893a      	ldrh	r2, [r7, #8]
 8010f30:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010f32:	1ad3      	subs	r3, r2, r3
 8010f34:	867b      	strh	r3, [r7, #50]	; 0x32
      payload_offset = after_topic;
 8010f36:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010f38:	86bb      	strh	r3, [r7, #52]	; 0x34

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Received message with QoS %d at topic: %s, payload length %"U32_F"\n",
                                     qos, topic, remaining_length + payload_length));
      if (client->pub_cb != NULL) {
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d008      	beq.n	8010f54 <mqtt_message_received+0x1fc>
        client->pub_cb(client->inpub_arg, (const char *)topic, remaining_length + payload_length);
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010f46:	68fa      	ldr	r2, [r7, #12]
 8010f48:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 8010f4a:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 8010f4c:	687a      	ldr	r2, [r7, #4]
 8010f4e:	440a      	add	r2, r1
 8010f50:	6979      	ldr	r1, [r7, #20]
 8010f52:	4798      	blx	r3
      }
      /* Restore byte after topic */
      topic[topic_len] = bkp;
 8010f54:	8b7b      	ldrh	r3, [r7, #26]
 8010f56:	697a      	ldr	r2, [r7, #20]
 8010f58:	4413      	add	r3, r2
 8010f5a:	7cfa      	ldrb	r2, [r7, #19]
 8010f5c:	701a      	strb	r2, [r3, #0]
    }
    if (payload_length > 0 || remaining_length == 0) {
 8010f5e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d103      	bne.n	8010f6c <mqtt_message_received+0x214>
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	f040 8094 	bne.w	8011094 <mqtt_message_received+0x33c>
      if (length < (size_t)(payload_offset + payload_length)) {
 8010f6c:	893b      	ldrh	r3, [r7, #8]
 8010f6e:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8010f70:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8010f72:	440a      	add	r2, r1
 8010f74:	4293      	cmp	r3, r2
 8010f76:	f0c0 8099 	bcc.w	80110ac <mqtt_message_received+0x354>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short packet (payload)\n"));
        goto out_disconnect;
      }
      client->data_cb(client->inpub_arg, var_hdr_payload + payload_offset, payload_length, remaining_length == 0 ? MQTT_DATA_FLAG_LAST : 0);
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8010f82:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010f84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f86:	18d1      	adds	r1, r2, r3
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	bf0c      	ite	eq
 8010f8e:	2301      	moveq	r3, #1
 8010f90:	2300      	movne	r3, #0
 8010f92:	b2db      	uxtb	r3, r3
 8010f94:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8010f96:	47a0      	blx	r4
      /* Reply if QoS > 0 */
      if (remaining_length == 0 && qos > 0) {
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d17a      	bne.n	8011094 <mqtt_message_received+0x33c>
 8010f9e:	7ffb      	ldrb	r3, [r7, #31]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d077      	beq.n	8011094 <mqtt_message_received+0x33c>
        /* Send PUBACK for QoS 1 or PUBREC for QoS 2 */
        u8_t resp_msg = (qos == 1) ? MQTT_MSG_TYPE_PUBACK : MQTT_MSG_TYPE_PUBREC;
 8010fa4:	7ffb      	ldrb	r3, [r7, #31]
 8010fa6:	2b01      	cmp	r3, #1
 8010fa8:	d101      	bne.n	8010fae <mqtt_message_received+0x256>
 8010faa:	2304      	movs	r3, #4
 8010fac:	e000      	b.n	8010fb0 <mqtt_message_received+0x258>
 8010fae:	2305      	movs	r3, #5
 8010fb0:	74bb      	strb	r3, [r7, #18]
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Sending publish response: %s with pkt_id: %d\n",
                                       mqtt_msg_type_to_str(resp_msg), client->inpub_pkt_id));
        pub_ack_rec_rel_response(client, resp_msg, client->inpub_pkt_id, 0);
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	891a      	ldrh	r2, [r3, #8]
 8010fb6:	7cb9      	ldrb	r1, [r7, #18]
 8010fb8:	2300      	movs	r3, #0
 8010fba:	68f8      	ldr	r0, [r7, #12]
 8010fbc:	f7ff fe74 	bl	8010ca8 <pub_ack_rec_rel_response>
 8010fc0:	e068      	b.n	8011094 <mqtt_message_received+0x33c>
      }
    }
  } else {
    /* Get packet identifier */
    pkt_id = (u16_t)var_hdr_payload[0] << 8;
 8010fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fc4:	781b      	ldrb	r3, [r3, #0]
 8010fc6:	b29b      	uxth	r3, r3
 8010fc8:	021b      	lsls	r3, r3, #8
 8010fca:	84bb      	strh	r3, [r7, #36]	; 0x24
    pkt_id |= (u16_t)var_hdr_payload[1];
 8010fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fce:	3301      	adds	r3, #1
 8010fd0:	781b      	ldrb	r3, [r3, #0]
 8010fd2:	b29a      	uxth	r2, r3
 8010fd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010fd6:	4313      	orrs	r3, r2
 8010fd8:	84bb      	strh	r3, [r7, #36]	; 0x24
    if (pkt_id == 0) {
 8010fda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d067      	beq.n	80110b0 <mqtt_message_received+0x358>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Got message with illegal packet identifier: 0\n"));
      goto out_disconnect;
    }
    if (pkt_type == MQTT_MSG_TYPE_PUBREC) {
 8010fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010fe4:	2b05      	cmp	r3, #5
 8010fe6:	d111      	bne.n	801100c <mqtt_message_received+0x2b4>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREC, sending PUBREL with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBREL, pkt_id, 1);
 8010fe8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010fea:	2301      	movs	r3, #1
 8010fec:	2106      	movs	r1, #6
 8010fee:	68f8      	ldr	r0, [r7, #12]
 8010ff0:	f7ff fe5a 	bl	8010ca8 <pub_ack_rec_rel_response>
 8010ff4:	e04e      	b.n	8011094 <mqtt_message_received+0x33c>
 8010ff6:	bf00      	nop
 8010ff8:	080215b8 	.word	0x080215b8
 8010ffc:	080217ec 	.word	0x080217ec
 8011000:	08021630 	.word	0x08021630
 8011004:	0802181c 	.word	0x0802181c
 8011008:	08021840 	.word	0x08021840

    } else if (pkt_type == MQTT_MSG_TYPE_PUBREL) {
 801100c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011010:	2b06      	cmp	r3, #6
 8011012:	d106      	bne.n	8011022 <mqtt_message_received+0x2ca>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREL, sending PUBCOMP response with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBCOMP, pkt_id, 0);
 8011014:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011016:	2300      	movs	r3, #0
 8011018:	2107      	movs	r1, #7
 801101a:	68f8      	ldr	r0, [r7, #12]
 801101c:	f7ff fe44 	bl	8010ca8 <pub_ack_rec_rel_response>
 8011020:	e038      	b.n	8011094 <mqtt_message_received+0x33c>

    } else if (pkt_type == MQTT_MSG_TYPE_SUBACK || pkt_type == MQTT_MSG_TYPE_UNSUBACK ||
 8011022:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011026:	2b09      	cmp	r3, #9
 8011028:	d00b      	beq.n	8011042 <mqtt_message_received+0x2ea>
 801102a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801102e:	2b0b      	cmp	r3, #11
 8011030:	d007      	beq.n	8011042 <mqtt_message_received+0x2ea>
 8011032:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011036:	2b07      	cmp	r3, #7
 8011038:	d003      	beq.n	8011042 <mqtt_message_received+0x2ea>
               pkt_type == MQTT_MSG_TYPE_PUBCOMP || pkt_type == MQTT_MSG_TYPE_PUBACK) {
 801103a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801103e:	2b04      	cmp	r3, #4
 8011040:	d138      	bne.n	80110b4 <mqtt_message_received+0x35c>
      struct mqtt_request_t *r = mqtt_take_request(&client->pend_req_queue, pkt_id);
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	3318      	adds	r3, #24
 8011046:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011048:	4611      	mov	r1, r2
 801104a:	4618      	mov	r0, r3
 801104c:	f7ff fb48 	bl	80106e0 <mqtt_take_request>
 8011050:	6238      	str	r0, [r7, #32]
      if (r != NULL) {
 8011052:	6a3b      	ldr	r3, [r7, #32]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d01c      	beq.n	8011092 <mqtt_message_received+0x33a>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: %s response with id %d\n", mqtt_msg_type_to_str(pkt_type), pkt_id));
        if (pkt_type == MQTT_MSG_TYPE_SUBACK) {
 8011058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801105c:	2b09      	cmp	r3, #9
 801105e:	d10a      	bne.n	8011076 <mqtt_message_received+0x31e>
          if (length < 3) {
 8011060:	893b      	ldrh	r3, [r7, #8]
 8011062:	2b02      	cmp	r3, #2
 8011064:	d928      	bls.n	80110b8 <mqtt_message_received+0x360>
            LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: To small SUBACK packet\n"));
            goto out_disconnect;
          } else {
            mqtt_incomming_suback(r, var_hdr_payload[2]);
 8011066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011068:	3302      	adds	r3, #2
 801106a:	781b      	ldrb	r3, [r3, #0]
 801106c:	4619      	mov	r1, r3
 801106e:	6a38      	ldr	r0, [r7, #32]
 8011070:	f7ff fe57 	bl	8010d22 <mqtt_incomming_suback>
 8011074:	e00a      	b.n	801108c <mqtt_message_received+0x334>
          }
        } else if (r->cb != NULL) {
 8011076:	6a3b      	ldr	r3, [r7, #32]
 8011078:	685b      	ldr	r3, [r3, #4]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d006      	beq.n	801108c <mqtt_message_received+0x334>
          r->cb(r->arg, ERR_OK);
 801107e:	6a3b      	ldr	r3, [r7, #32]
 8011080:	685b      	ldr	r3, [r3, #4]
 8011082:	6a3a      	ldr	r2, [r7, #32]
 8011084:	6892      	ldr	r2, [r2, #8]
 8011086:	2100      	movs	r1, #0
 8011088:	4610      	mov	r0, r2
 801108a:	4798      	blx	r3
        }
        mqtt_delete_request(r);
 801108c:	6a38      	ldr	r0, [r7, #32]
 801108e:	f7ff fb17 	bl	80106c0 <mqtt_delete_request>
               pkt_type == MQTT_MSG_TYPE_PUBCOMP || pkt_type == MQTT_MSG_TYPE_PUBACK) {
 8011092:	bf00      	nop
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ( "mqtt_message_received: Received unknown message type: %d\n", pkt_type));
      goto out_disconnect;
    }
  }
  return res;
 8011094:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011096:	e012      	b.n	80110be <mqtt_message_received+0x366>
        goto out_disconnect;
 8011098:	bf00      	nop
 801109a:	e00e      	b.n	80110ba <mqtt_message_received+0x362>
        goto out_disconnect;
 801109c:	bf00      	nop
 801109e:	e00c      	b.n	80110ba <mqtt_message_received+0x362>
        goto out_disconnect;
 80110a0:	bf00      	nop
 80110a2:	e00a      	b.n	80110ba <mqtt_message_received+0x362>
        goto out_disconnect;
 80110a4:	bf00      	nop
 80110a6:	e008      	b.n	80110ba <mqtt_message_received+0x362>
          goto out_disconnect;
 80110a8:	bf00      	nop
 80110aa:	e006      	b.n	80110ba <mqtt_message_received+0x362>
        goto out_disconnect;
 80110ac:	bf00      	nop
 80110ae:	e004      	b.n	80110ba <mqtt_message_received+0x362>
      goto out_disconnect;
 80110b0:	bf00      	nop
 80110b2:	e002      	b.n	80110ba <mqtt_message_received+0x362>
      goto out_disconnect;
 80110b4:	bf00      	nop
 80110b6:	e000      	b.n	80110ba <mqtt_message_received+0x362>
            goto out_disconnect;
 80110b8:	bf00      	nop
out_disconnect:
  return MQTT_CONNECT_DISCONNECTED;
 80110ba:	f44f 7380 	mov.w	r3, #256	; 0x100
}
 80110be:	4618      	mov	r0, r3
 80110c0:	373c      	adds	r7, #60	; 0x3c
 80110c2:	46bd      	mov	sp, r7
 80110c4:	bd90      	pop	{r4, r7, pc}
 80110c6:	bf00      	nop

080110c8 <mqtt_parse_incoming>:
 * @param p PBUF chain of received data
 * @return Connection status
 */
static mqtt_connection_status_t
mqtt_parse_incoming(mqtt_client_t *client, struct pbuf *p)
{
 80110c8:	b580      	push	{r7, lr}
 80110ca:	b088      	sub	sp, #32
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
 80110d0:	6039      	str	r1, [r7, #0]
  u16_t in_offset = 0;
 80110d2:	2300      	movs	r3, #0
 80110d4:	83fb      	strh	r3, [r7, #30]
  u32_t msg_rem_len = 0;
 80110d6:	2300      	movs	r3, #0
 80110d8:	61bb      	str	r3, [r7, #24]
  u8_t fixed_hdr_idx = 0;
 80110da:	2300      	movs	r3, #0
 80110dc:	75fb      	strb	r3, [r7, #23]
  u8_t b = 0;
 80110de:	2300      	movs	r3, #0
 80110e0:	75bb      	strb	r3, [r7, #22]

  while (p->tot_len > in_offset) {
 80110e2:	e0bc      	b.n	801125e <mqtt_parse_incoming+0x196>
    /* We ALWAYS parse the header here first. Even if the header was not
       included in this segment, we re-parse it here by buffering it in
       client->rx_buffer. client->msg_idx keeps track of this. */
    if ((fixed_hdr_idx < 2) || ((b & 0x80) != 0)) {
 80110e4:	7dfb      	ldrb	r3, [r7, #23]
 80110e6:	2b01      	cmp	r3, #1
 80110e8:	d903      	bls.n	80110f2 <mqtt_parse_incoming+0x2a>
 80110ea:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	da4d      	bge.n	801118e <mqtt_parse_incoming+0xc6>

      if (fixed_hdr_idx < client->msg_idx) {
 80110f2:	7dfa      	ldrb	r2, [r7, #23]
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80110f8:	429a      	cmp	r2, r3
 80110fa:	d206      	bcs.n	801110a <mqtt_parse_incoming+0x42>
        /* parse header from old pbuf (buffered in client->rx_buffer) */
        b = client->rx_buffer[fixed_hdr_idx];
 80110fc:	7dfb      	ldrb	r3, [r7, #23]
 80110fe:	687a      	ldr	r2, [r7, #4]
 8011100:	4413      	add	r3, r2
 8011102:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8011106:	75bb      	strb	r3, [r7, #22]
 8011108:	e012      	b.n	8011130 <mqtt_parse_incoming+0x68>
      } else {
        /* parse header from this pbuf and save it in client->rx_buffer in case
           it comes in segmented */
        b = pbuf_get_at(p, in_offset++);
 801110a:	8bfb      	ldrh	r3, [r7, #30]
 801110c:	1c5a      	adds	r2, r3, #1
 801110e:	83fa      	strh	r2, [r7, #30]
 8011110:	4619      	mov	r1, r3
 8011112:	6838      	ldr	r0, [r7, #0]
 8011114:	f002 fd12 	bl	8013b3c <pbuf_get_at>
 8011118:	4603      	mov	r3, r0
 801111a:	75bb      	strb	r3, [r7, #22]
        client->rx_buffer[client->msg_idx++] = b;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011120:	1c59      	adds	r1, r3, #1
 8011122:	687a      	ldr	r2, [r7, #4]
 8011124:	6691      	str	r1, [r2, #104]	; 0x68
 8011126:	687a      	ldr	r2, [r7, #4]
 8011128:	4413      	add	r3, r2
 801112a:	7dba      	ldrb	r2, [r7, #22]
 801112c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
      }
      fixed_hdr_idx++;
 8011130:	7dfb      	ldrb	r3, [r7, #23]
 8011132:	3301      	adds	r3, #1
 8011134:	75fb      	strb	r3, [r7, #23]

      if (fixed_hdr_idx >= 2) {
 8011136:	7dfb      	ldrb	r3, [r7, #23]
 8011138:	2b01      	cmp	r3, #1
 801113a:	f240 8090 	bls.w	801125e <mqtt_parse_incoming+0x196>
        /* fixed header contains at least 2 bytes but can contain more, depending on
           'remaining length'. All bytes but the last of this have 0x80 set to
           indicate more bytes are coming. */
        msg_rem_len |= (u32_t)(b & 0x7f) << ((fixed_hdr_idx - 2) * 7);
 801113e:	7dbb      	ldrb	r3, [r7, #22]
 8011140:	f003 017f 	and.w	r1, r3, #127	; 0x7f
 8011144:	7dfb      	ldrb	r3, [r7, #23]
 8011146:	1e9a      	subs	r2, r3, #2
 8011148:	4613      	mov	r3, r2
 801114a:	00db      	lsls	r3, r3, #3
 801114c:	1a9b      	subs	r3, r3, r2
 801114e:	fa01 f303 	lsl.w	r3, r1, r3
 8011152:	69ba      	ldr	r2, [r7, #24]
 8011154:	4313      	orrs	r3, r2
 8011156:	61bb      	str	r3, [r7, #24]
        if ((b & 0x80) == 0) {
 8011158:	f997 3016 	ldrsb.w	r3, [r7, #22]
 801115c:	2b00      	cmp	r3, #0
 801115e:	db7e      	blt.n	801125e <mqtt_parse_incoming+0x196>
          /* fixed header is done */
          LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: Remaining length after fixed header: %"U32_F"\n", msg_rem_len));
          if (msg_rem_len == 0) {
 8011160:	69bb      	ldr	r3, [r7, #24]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d10b      	bne.n	801117e <mqtt_parse_incoming+0xb6>
            /* Complete message with no extra headers of payload received */
            mqtt_message_received(client, fixed_hdr_idx, 0, 0);
 8011166:	7df9      	ldrb	r1, [r7, #23]
 8011168:	2300      	movs	r3, #0
 801116a:	2200      	movs	r2, #0
 801116c:	6878      	ldr	r0, [r7, #4]
 801116e:	f7ff fdf3 	bl	8010d58 <mqtt_message_received>
            client->msg_idx = 0;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	2200      	movs	r2, #0
 8011176:	669a      	str	r2, [r3, #104]	; 0x68
            fixed_hdr_idx = 0;
 8011178:	2300      	movs	r3, #0
 801117a:	75fb      	strb	r3, [r7, #23]
 801117c:	e06f      	b.n	801125e <mqtt_parse_incoming+0x196>
          } else {
            /* Bytes remaining in message (changes remaining length if this is
               not the first segment of this message) */
            msg_rem_len = (msg_rem_len + fixed_hdr_idx) - client->msg_idx;
 801117e:	7dfa      	ldrb	r2, [r7, #23]
 8011180:	69bb      	ldr	r3, [r7, #24]
 8011182:	441a      	add	r2, r3
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011188:	1ad3      	subs	r3, r2, r3
 801118a:	61bb      	str	r3, [r7, #24]
      if (fixed_hdr_idx >= 2) {
 801118c:	e067      	b.n	801125e <mqtt_parse_incoming+0x196>
      }
    } else {
      /* Fixed header has been parsed, parse variable header */
      u16_t cpy_len, cpy_start, buffer_space;

      cpy_start = (client->msg_idx - fixed_hdr_idx) % (MQTT_VAR_HEADER_BUFFER_LEN - fixed_hdr_idx) + fixed_hdr_idx;
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8011192:	7dfb      	ldrb	r3, [r7, #23]
 8011194:	1ad3      	subs	r3, r2, r3
 8011196:	7dfa      	ldrb	r2, [r7, #23]
 8011198:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
 801119c:	fbb3 f1f2 	udiv	r1, r3, r2
 80111a0:	fb01 f202 	mul.w	r2, r1, r2
 80111a4:	1a9b      	subs	r3, r3, r2
 80111a6:	b29a      	uxth	r2, r3
 80111a8:	7dfb      	ldrb	r3, [r7, #23]
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	4413      	add	r3, r2
 80111ae:	827b      	strh	r3, [r7, #18]

      /* Allow to copy the lesser one of available length in input data or bytes remaining in message */
      cpy_len = (u16_t)LWIP_MIN((u16_t)(p->tot_len - in_offset), msg_rem_len);
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	891a      	ldrh	r2, [r3, #8]
 80111b4:	8bfb      	ldrh	r3, [r7, #30]
 80111b6:	1ad3      	subs	r3, r2, r3
 80111b8:	b29b      	uxth	r3, r3
 80111ba:	461a      	mov	r2, r3
 80111bc:	69bb      	ldr	r3, [r7, #24]
 80111be:	4293      	cmp	r3, r2
 80111c0:	d905      	bls.n	80111ce <mqtt_parse_incoming+0x106>
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	891a      	ldrh	r2, [r3, #8]
 80111c6:	8bfb      	ldrh	r3, [r7, #30]
 80111c8:	1ad3      	subs	r3, r2, r3
 80111ca:	b29b      	uxth	r3, r3
 80111cc:	e001      	b.n	80111d2 <mqtt_parse_incoming+0x10a>
 80111ce:	69bb      	ldr	r3, [r7, #24]
 80111d0:	b29b      	uxth	r3, r3
 80111d2:	82bb      	strh	r3, [r7, #20]

      /* Limit to available space in buffer */
      buffer_space = MQTT_VAR_HEADER_BUFFER_LEN - cpy_start;
 80111d4:	8a7b      	ldrh	r3, [r7, #18]
 80111d6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80111da:	823b      	strh	r3, [r7, #16]
      if (cpy_len > buffer_space) {
 80111dc:	8aba      	ldrh	r2, [r7, #20]
 80111de:	8a3b      	ldrh	r3, [r7, #16]
 80111e0:	429a      	cmp	r2, r3
 80111e2:	d901      	bls.n	80111e8 <mqtt_parse_incoming+0x120>
        cpy_len = buffer_space;
 80111e4:	8a3b      	ldrh	r3, [r7, #16]
 80111e6:	82bb      	strh	r3, [r7, #20]
      }
      pbuf_copy_partial(p, client->rx_buffer + cpy_start, cpy_len, in_offset);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 80111ee:	8a7b      	ldrh	r3, [r7, #18]
 80111f0:	18d1      	adds	r1, r2, r3
 80111f2:	8bfb      	ldrh	r3, [r7, #30]
 80111f4:	8aba      	ldrh	r2, [r7, #20]
 80111f6:	6838      	ldr	r0, [r7, #0]
 80111f8:	f002 fbd2 	bl	80139a0 <pbuf_copy_partial>

      /* Advance get and put indexes  */
      client->msg_idx += cpy_len;
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8011200:	8abb      	ldrh	r3, [r7, #20]
 8011202:	441a      	add	r2, r3
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	669a      	str	r2, [r3, #104]	; 0x68
      in_offset += cpy_len;
 8011208:	8bfa      	ldrh	r2, [r7, #30]
 801120a:	8abb      	ldrh	r3, [r7, #20]
 801120c:	4413      	add	r3, r2
 801120e:	83fb      	strh	r3, [r7, #30]
      msg_rem_len -= cpy_len;
 8011210:	8abb      	ldrh	r3, [r7, #20]
 8011212:	69ba      	ldr	r2, [r7, #24]
 8011214:	1ad3      	subs	r3, r2, r3
 8011216:	61bb      	str	r3, [r7, #24]

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: msg_idx: %"U32_F", cpy_len: %"U16_F", remaining %"U32_F"\n", client->msg_idx, cpy_len, msg_rem_len));
      if ((msg_rem_len == 0) || (cpy_len == buffer_space)) {
 8011218:	69bb      	ldr	r3, [r7, #24]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d003      	beq.n	8011226 <mqtt_parse_incoming+0x15e>
 801121e:	8aba      	ldrh	r2, [r7, #20]
 8011220:	8a3b      	ldrh	r3, [r7, #16]
 8011222:	429a      	cmp	r2, r3
 8011224:	d11b      	bne.n	801125e <mqtt_parse_incoming+0x196>
        /* Whole message received or buffer is full */
        mqtt_connection_status_t res = mqtt_message_received(client, fixed_hdr_idx, (cpy_start + cpy_len) - fixed_hdr_idx, msg_rem_len);
 8011226:	8a7a      	ldrh	r2, [r7, #18]
 8011228:	8abb      	ldrh	r3, [r7, #20]
 801122a:	4413      	add	r3, r2
 801122c:	b29a      	uxth	r2, r3
 801122e:	7dfb      	ldrb	r3, [r7, #23]
 8011230:	b29b      	uxth	r3, r3
 8011232:	1ad3      	subs	r3, r2, r3
 8011234:	b29a      	uxth	r2, r3
 8011236:	7df9      	ldrb	r1, [r7, #23]
 8011238:	69bb      	ldr	r3, [r7, #24]
 801123a:	6878      	ldr	r0, [r7, #4]
 801123c:	f7ff fd8c 	bl	8010d58 <mqtt_message_received>
 8011240:	4603      	mov	r3, r0
 8011242:	81fb      	strh	r3, [r7, #14]
        if (res != MQTT_CONNECT_ACCEPTED) {
 8011244:	89fb      	ldrh	r3, [r7, #14]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d001      	beq.n	801124e <mqtt_parse_incoming+0x186>
          return res;
 801124a:	89fb      	ldrh	r3, [r7, #14]
 801124c:	e00e      	b.n	801126c <mqtt_parse_incoming+0x1a4>
        }
        if (msg_rem_len == 0) {
 801124e:	69bb      	ldr	r3, [r7, #24]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d104      	bne.n	801125e <mqtt_parse_incoming+0x196>
          /* Reset parser state */
          client->msg_idx = 0;
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	2200      	movs	r2, #0
 8011258:	669a      	str	r2, [r3, #104]	; 0x68
          /* msg_tot_len = 0; */
          fixed_hdr_idx = 0;
 801125a:	2300      	movs	r3, #0
 801125c:	75fb      	strb	r3, [r7, #23]
  while (p->tot_len > in_offset) {
 801125e:	683b      	ldr	r3, [r7, #0]
 8011260:	891b      	ldrh	r3, [r3, #8]
 8011262:	8bfa      	ldrh	r2, [r7, #30]
 8011264:	429a      	cmp	r2, r3
 8011266:	f4ff af3d 	bcc.w	80110e4 <mqtt_parse_incoming+0x1c>
        }
      }
    }
  }
  return MQTT_CONNECT_ACCEPTED;
 801126a:	2300      	movs	r3, #0
}
 801126c:	4618      	mov	r0, r3
 801126e:	3720      	adds	r7, #32
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}

08011274 <mqtt_tcp_recv_cb>:
 * @param err Passed as return value if not ERR_OK
 * @return ERR_OK or err passed into callback
 */
static err_t
mqtt_tcp_recv_cb(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011274:	b580      	push	{r7, lr}
 8011276:	b086      	sub	sp, #24
 8011278:	af00      	add	r7, sp, #0
 801127a:	60f8      	str	r0, [r7, #12]
 801127c:	60b9      	str	r1, [r7, #8]
 801127e:	607a      	str	r2, [r7, #4]
 8011280:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	617b      	str	r3, [r7, #20]
  LWIP_ASSERT("mqtt_tcp_recv_cb: client != NULL", client != NULL);
 8011286:	697b      	ldr	r3, [r7, #20]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d106      	bne.n	801129a <mqtt_tcp_recv_cb+0x26>
 801128c:	4b24      	ldr	r3, [pc, #144]	; (8011320 <mqtt_tcp_recv_cb+0xac>)
 801128e:	f240 32a7 	movw	r2, #935	; 0x3a7
 8011292:	4924      	ldr	r1, [pc, #144]	; (8011324 <mqtt_tcp_recv_cb+0xb0>)
 8011294:	4824      	ldr	r0, [pc, #144]	; (8011328 <mqtt_tcp_recv_cb+0xb4>)
 8011296:	f00d fa6d 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_tcp_recv_cb: client->conn == pcb", client->conn == pcb);
 801129a:	697b      	ldr	r3, [r7, #20]
 801129c:	68db      	ldr	r3, [r3, #12]
 801129e:	68ba      	ldr	r2, [r7, #8]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d006      	beq.n	80112b2 <mqtt_tcp_recv_cb+0x3e>
 80112a4:	4b1e      	ldr	r3, [pc, #120]	; (8011320 <mqtt_tcp_recv_cb+0xac>)
 80112a6:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80112aa:	4920      	ldr	r1, [pc, #128]	; (801132c <mqtt_tcp_recv_cb+0xb8>)
 80112ac:	481e      	ldr	r0, [pc, #120]	; (8011328 <mqtt_tcp_recv_cb+0xb4>)
 80112ae:	f00d fa61 	bl	801e774 <iprintf>

  if (p == NULL) {
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d105      	bne.n	80112c4 <mqtt_tcp_recv_cb+0x50>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_recv_cb: Recv pbuf=NULL, remote has closed connection\n"));
    mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 80112b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80112bc:	6978      	ldr	r0, [r7, #20]
 80112be:	f7ff fbfb 	bl	8010ab8 <mqtt_close>
 80112c2:	e027      	b.n	8011314 <mqtt_tcp_recv_cb+0xa0>
  } else {
    mqtt_connection_status_t res;
    if (err != ERR_OK) {
 80112c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d005      	beq.n	80112d8 <mqtt_tcp_recv_cb+0x64>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_recv_cb: Recv err=%d\n", err));
      pbuf_free(p);
 80112cc:	6878      	ldr	r0, [r7, #4]
 80112ce:	f002 f971 	bl	80135b4 <pbuf_free>
      return err;
 80112d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80112d6:	e01e      	b.n	8011316 <mqtt_tcp_recv_cb+0xa2>
    }

    /* Tell remote that data has been received */
    altcp_recved(pcb, p->tot_len);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	891b      	ldrh	r3, [r3, #8]
 80112dc:	4619      	mov	r1, r3
 80112de:	68b8      	ldr	r0, [r7, #8]
 80112e0:	f003 f85e 	bl	80143a0 <tcp_recved>
    res = mqtt_parse_incoming(client, p);
 80112e4:	6879      	ldr	r1, [r7, #4]
 80112e6:	6978      	ldr	r0, [r7, #20]
 80112e8:	f7ff feee 	bl	80110c8 <mqtt_parse_incoming>
 80112ec:	4603      	mov	r3, r0
 80112ee:	827b      	strh	r3, [r7, #18]
    pbuf_free(p);
 80112f0:	6878      	ldr	r0, [r7, #4]
 80112f2:	f002 f95f 	bl	80135b4 <pbuf_free>

    if (res != MQTT_CONNECT_ACCEPTED) {
 80112f6:	8a7b      	ldrh	r3, [r7, #18]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d004      	beq.n	8011306 <mqtt_tcp_recv_cb+0x92>
      mqtt_close(client, res);
 80112fc:	8a7b      	ldrh	r3, [r7, #18]
 80112fe:	4619      	mov	r1, r3
 8011300:	6978      	ldr	r0, [r7, #20]
 8011302:	f7ff fbd9 	bl	8010ab8 <mqtt_close>
    }
    /* If keep alive functionality is used */
    if (client->keep_alive != 0) {
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	885b      	ldrh	r3, [r3, #2]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d002      	beq.n	8011314 <mqtt_tcp_recv_cb+0xa0>
      /* Reset server alive watchdog */
      client->server_watchdog = 0;
 801130e:	697b      	ldr	r3, [r7, #20]
 8011310:	2200      	movs	r2, #0
 8011312:	809a      	strh	r2, [r3, #4]
    }

  }
  return ERR_OK;
 8011314:	2300      	movs	r3, #0
}
 8011316:	4618      	mov	r0, r3
 8011318:	3718      	adds	r7, #24
 801131a:	46bd      	mov	sp, r7
 801131c:	bd80      	pop	{r7, pc}
 801131e:	bf00      	nop
 8011320:	080215b8 	.word	0x080215b8
 8011324:	08021858 	.word	0x08021858
 8011328:	08021630 	.word	0x08021630
 801132c:	0802187c 	.word	0x0802187c

08011330 <mqtt_tcp_sent_cb>:
 * @param len Number of bytes sent
 * @return ERR_OK
 */
static err_t
mqtt_tcp_sent_cb(void *arg, struct altcp_pcb *tpcb, u16_t len)
{
 8011330:	b580      	push	{r7, lr}
 8011332:	b086      	sub	sp, #24
 8011334:	af00      	add	r7, sp, #0
 8011336:	60f8      	str	r0, [r7, #12]
 8011338:	60b9      	str	r1, [r7, #8]
 801133a:	4613      	mov	r3, r2
 801133c:	80fb      	strh	r3, [r7, #6]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(tpcb);
  LWIP_UNUSED_ARG(len);

  if (client->conn_state == MQTT_CONNECTED) {
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	7a9b      	ldrb	r3, [r3, #10]
 8011346:	2b03      	cmp	r3, #3
 8011348:	d127      	bne.n	801139a <mqtt_tcp_sent_cb+0x6a>
    struct mqtt_request_t *r;

    /* Reset keep-alive send timer and server watchdog */
    client->cyclic_tick = 0;
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	2200      	movs	r2, #0
 801134e:	801a      	strh	r2, [r3, #0]
    client->server_watchdog = 0;
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	2200      	movs	r2, #0
 8011354:	809a      	strh	r2, [r3, #4]
    /* QoS 0 publish has no response from server, so call its callbacks here */
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 8011356:	e00d      	b.n	8011374 <mqtt_tcp_sent_cb+0x44>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_sent_cb: Calling QoS 0 publish complete callback\n"));
      if (r->cb != NULL) {
 8011358:	693b      	ldr	r3, [r7, #16]
 801135a:	685b      	ldr	r3, [r3, #4]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d006      	beq.n	801136e <mqtt_tcp_sent_cb+0x3e>
        r->cb(r->arg, ERR_OK);
 8011360:	693b      	ldr	r3, [r7, #16]
 8011362:	685b      	ldr	r3, [r3, #4]
 8011364:	693a      	ldr	r2, [r7, #16]
 8011366:	6892      	ldr	r2, [r2, #8]
 8011368:	2100      	movs	r1, #0
 801136a:	4610      	mov	r0, r2
 801136c:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 801136e:	6938      	ldr	r0, [r7, #16]
 8011370:	f7ff f9a6 	bl	80106c0 <mqtt_delete_request>
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 8011374:	697b      	ldr	r3, [r7, #20]
 8011376:	3318      	adds	r3, #24
 8011378:	2100      	movs	r1, #0
 801137a:	4618      	mov	r0, r3
 801137c:	f7ff f9b0 	bl	80106e0 <mqtt_take_request>
 8011380:	6138      	str	r0, [r7, #16]
 8011382:	693b      	ldr	r3, [r7, #16]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d1e7      	bne.n	8011358 <mqtt_tcp_sent_cb+0x28>
    }
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, client->conn);
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	68db      	ldr	r3, [r3, #12]
 8011392:	4619      	mov	r1, r3
 8011394:	4610      	mov	r0, r2
 8011396:	f7ff f841 	bl	801041c <mqtt_output_send>
  }
  return ERR_OK;
 801139a:	2300      	movs	r3, #0
}
 801139c:	4618      	mov	r0, r3
 801139e:	3718      	adds	r7, #24
 80113a0:	46bd      	mov	sp, r7
 80113a2:	bd80      	pop	{r7, pc}

080113a4 <mqtt_tcp_err_cb>:
 * @param arg MQTT client
 * @param err Error encountered
 */
static void
mqtt_tcp_err_cb(void *arg, err_t err)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b084      	sub	sp, #16
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
 80113ac:	460b      	mov	r3, r1
 80113ae:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err); /* only used for debug output */
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_err_cb: TCP error callback: error %d, arg: %p\n", err, arg));
  LWIP_ASSERT("mqtt_tcp_err_cb: client != NULL", client != NULL);
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d106      	bne.n	80113c8 <mqtt_tcp_err_cb+0x24>
 80113ba:	4b09      	ldr	r3, [pc, #36]	; (80113e0 <mqtt_tcp_err_cb+0x3c>)
 80113bc:	f240 32f6 	movw	r2, #1014	; 0x3f6
 80113c0:	4908      	ldr	r1, [pc, #32]	; (80113e4 <mqtt_tcp_err_cb+0x40>)
 80113c2:	4809      	ldr	r0, [pc, #36]	; (80113e8 <mqtt_tcp_err_cb+0x44>)
 80113c4:	f00d f9d6 	bl	801e774 <iprintf>
  /* Set conn to null before calling close as pcb is already deallocated*/
  client->conn = 0;
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	2200      	movs	r2, #0
 80113cc:	60da      	str	r2, [r3, #12]
  mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 80113ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80113d2:	68f8      	ldr	r0, [r7, #12]
 80113d4:	f7ff fb70 	bl	8010ab8 <mqtt_close>
}
 80113d8:	bf00      	nop
 80113da:	3710      	adds	r7, #16
 80113dc:	46bd      	mov	sp, r7
 80113de:	bd80      	pop	{r7, pc}
 80113e0:	080215b8 	.word	0x080215b8
 80113e4:	080218a4 	.word	0x080218a4
 80113e8:	08021630 	.word	0x08021630

080113ec <mqtt_tcp_poll_cb>:
 * @param tpcb TCP connection handle
 * @return err ERR_OK
 */
static err_t
mqtt_tcp_poll_cb(void *arg, struct altcp_pcb *tpcb)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b084      	sub	sp, #16
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
 80113f4:	6039      	str	r1, [r7, #0]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	60fb      	str	r3, [r7, #12]
  if (client->conn_state == MQTT_CONNECTED) {
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	7a9b      	ldrb	r3, [r3, #10]
 80113fe:	2b03      	cmp	r3, #3
 8011400:	d105      	bne.n	801140e <mqtt_tcp_poll_cb+0x22>
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, tpcb);
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	33ec      	adds	r3, #236	; 0xec
 8011406:	6839      	ldr	r1, [r7, #0]
 8011408:	4618      	mov	r0, r3
 801140a:	f7ff f807 	bl	801041c <mqtt_output_send>
  }
  return ERR_OK;
 801140e:	2300      	movs	r3, #0
}
 8011410:	4618      	mov	r0, r3
 8011412:	3710      	adds	r7, #16
 8011414:	46bd      	mov	sp, r7
 8011416:	bd80      	pop	{r7, pc}

08011418 <mqtt_tcp_connect_cb>:
 * @param err Always ERR_OK, mqtt_tcp_err_cb is called in case of error
 * @return ERR_OK
 */
static err_t
mqtt_tcp_connect_cb(void *arg, struct altcp_pcb *tpcb, err_t err)
{
 8011418:	b580      	push	{r7, lr}
 801141a:	b086      	sub	sp, #24
 801141c:	af00      	add	r7, sp, #0
 801141e:	60f8      	str	r0, [r7, #12]
 8011420:	60b9      	str	r1, [r7, #8]
 8011422:	4613      	mov	r3, r2
 8011424:	71fb      	strb	r3, [r7, #7]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	617b      	str	r3, [r7, #20]

  if (err != ERR_OK) {
 801142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d002      	beq.n	8011438 <mqtt_tcp_connect_cb+0x20>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_connect_cb: TCP connect error %d\n", err));
    return err;
 8011432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011436:	e025      	b.n	8011484 <mqtt_tcp_connect_cb+0x6c>
  }

  /* Initiate receiver state */
  client->msg_idx = 0;
 8011438:	697b      	ldr	r3, [r7, #20]
 801143a:	2200      	movs	r2, #0
 801143c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Setup TCP callbacks */
  altcp_recv(tpcb, mqtt_tcp_recv_cb);
 801143e:	4913      	ldr	r1, [pc, #76]	; (801148c <mqtt_tcp_connect_cb+0x74>)
 8011440:	68b8      	ldr	r0, [r7, #8]
 8011442:	f003 ff9d 	bl	8015380 <tcp_recv>
  altcp_sent(tpcb, mqtt_tcp_sent_cb);
 8011446:	4912      	ldr	r1, [pc, #72]	; (8011490 <mqtt_tcp_connect_cb+0x78>)
 8011448:	68b8      	ldr	r0, [r7, #8]
 801144a:	f003 ffbb 	bl	80153c4 <tcp_sent>
  altcp_poll(tpcb, mqtt_tcp_poll_cb, 2);
 801144e:	2202      	movs	r2, #2
 8011450:	4910      	ldr	r1, [pc, #64]	; (8011494 <mqtt_tcp_connect_cb+0x7c>)
 8011452:	68b8      	ldr	r0, [r7, #8]
 8011454:	f003 fffa 	bl	801544c <tcp_poll>

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_connect_cb: TCP connection established to server\n"));
  /* Enter MQTT connect state */
  client->conn_state = MQTT_CONNECTING;
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	2202      	movs	r2, #2
 801145c:	729a      	strb	r2, [r3, #10]

  /* Start cyclic timer */
  sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, client);
 801145e:	697a      	ldr	r2, [r7, #20]
 8011460:	490d      	ldr	r1, [pc, #52]	; (8011498 <mqtt_tcp_connect_cb+0x80>)
 8011462:	f241 3088 	movw	r0, #5000	; 0x1388
 8011466:	f008 fce5 	bl	8019e34 <sys_timeout>
  client->cyclic_tick = 0;
 801146a:	697b      	ldr	r3, [r7, #20]
 801146c:	2200      	movs	r2, #0
 801146e:	801a      	strh	r2, [r3, #0]

  /* Start transmission from output queue, connect message is the first one out*/
  mqtt_output_send(&client->output, client->conn);
 8011470:	697b      	ldr	r3, [r7, #20]
 8011472:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8011476:	697b      	ldr	r3, [r7, #20]
 8011478:	68db      	ldr	r3, [r3, #12]
 801147a:	4619      	mov	r1, r3
 801147c:	4610      	mov	r0, r2
 801147e:	f7fe ffcd 	bl	801041c <mqtt_output_send>

  return ERR_OK;
 8011482:	2300      	movs	r3, #0
}
 8011484:	4618      	mov	r0, r3
 8011486:	3718      	adds	r7, #24
 8011488:	46bd      	mov	sp, r7
 801148a:	bd80      	pop	{r7, pc}
 801148c:	08011275 	.word	0x08011275
 8011490:	08011331 	.word	0x08011331
 8011494:	080113ed 	.word	0x080113ed
 8011498:	08010b79 	.word	0x08010b79

0801149c <mqtt_publish>:
 *         ERR_MEM if short on memory
 */
err_t
mqtt_publish(mqtt_client_t *client, const char *topic, const void *payload, u16_t payload_length, u8_t qos, u8_t retain,
             mqtt_request_cb_t cb, void *arg)
{
 801149c:	b580      	push	{r7, lr}
 801149e:	b08c      	sub	sp, #48	; 0x30
 80114a0:	af02      	add	r7, sp, #8
 80114a2:	60f8      	str	r0, [r7, #12]
 80114a4:	60b9      	str	r1, [r7, #8]
 80114a6:	607a      	str	r2, [r7, #4]
 80114a8:	807b      	strh	r3, [r7, #2]
  size_t total_len;
  u16_t topic_len;
  u16_t remaining_length;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_publish: client != NULL", client);
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d106      	bne.n	80114be <mqtt_publish+0x22>
 80114b0:	4b5d      	ldr	r3, [pc, #372]	; (8011628 <mqtt_publish+0x18c>)
 80114b2:	f240 4254 	movw	r2, #1108	; 0x454
 80114b6:	495d      	ldr	r1, [pc, #372]	; (801162c <mqtt_publish+0x190>)
 80114b8:	485d      	ldr	r0, [pc, #372]	; (8011630 <mqtt_publish+0x194>)
 80114ba:	f00d f95b 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_publish: topic != NULL", topic);
 80114be:	68bb      	ldr	r3, [r7, #8]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d106      	bne.n	80114d2 <mqtt_publish+0x36>
 80114c4:	4b58      	ldr	r3, [pc, #352]	; (8011628 <mqtt_publish+0x18c>)
 80114c6:	f240 4255 	movw	r2, #1109	; 0x455
 80114ca:	495a      	ldr	r1, [pc, #360]	; (8011634 <mqtt_publish+0x198>)
 80114cc:	4858      	ldr	r0, [pc, #352]	; (8011630 <mqtt_publish+0x194>)
 80114ce:	f00d f951 	bl	801e774 <iprintf>
  LWIP_ERROR("mqtt_publish: TCP disconnected", (client->conn_state != TCP_DISCONNECTED), return ERR_CONN);
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	7a9b      	ldrb	r3, [r3, #10]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d109      	bne.n	80114ee <mqtt_publish+0x52>
 80114da:	4b53      	ldr	r3, [pc, #332]	; (8011628 <mqtt_publish+0x18c>)
 80114dc:	f240 4256 	movw	r2, #1110	; 0x456
 80114e0:	4955      	ldr	r1, [pc, #340]	; (8011638 <mqtt_publish+0x19c>)
 80114e2:	4853      	ldr	r0, [pc, #332]	; (8011630 <mqtt_publish+0x194>)
 80114e4:	f00d f946 	bl	801e774 <iprintf>
 80114e8:	f06f 030a 	mvn.w	r3, #10
 80114ec:	e097      	b.n	801161e <mqtt_publish+0x182>

  topic_strlen = strlen(topic);
 80114ee:	68b8      	ldr	r0, [r7, #8]
 80114f0:	f7ee feb0 	bl	8000254 <strlen>
 80114f4:	61f8      	str	r0, [r7, #28]
  LWIP_ERROR("mqtt_publish: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 80114f6:	69fb      	ldr	r3, [r7, #28]
 80114f8:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80114fc:	4293      	cmp	r3, r2
 80114fe:	d909      	bls.n	8011514 <mqtt_publish+0x78>
 8011500:	4b49      	ldr	r3, [pc, #292]	; (8011628 <mqtt_publish+0x18c>)
 8011502:	f240 4259 	movw	r2, #1113	; 0x459
 8011506:	494d      	ldr	r1, [pc, #308]	; (801163c <mqtt_publish+0x1a0>)
 8011508:	4849      	ldr	r0, [pc, #292]	; (8011630 <mqtt_publish+0x194>)
 801150a:	f00d f933 	bl	801e774 <iprintf>
 801150e:	f06f 030f 	mvn.w	r3, #15
 8011512:	e084      	b.n	801161e <mqtt_publish+0x182>
  topic_len = (u16_t)topic_strlen;
 8011514:	69fb      	ldr	r3, [r7, #28]
 8011516:	837b      	strh	r3, [r7, #26]
  total_len = 2 + topic_len + payload_length;
 8011518:	8b7b      	ldrh	r3, [r7, #26]
 801151a:	1c9a      	adds	r2, r3, #2
 801151c:	887b      	ldrh	r3, [r7, #2]
 801151e:	4413      	add	r3, r2
 8011520:	623b      	str	r3, [r7, #32]

  if (qos > 0) {
 8011522:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8011526:	2b00      	cmp	r3, #0
 8011528:	d008      	beq.n	801153c <mqtt_publish+0xa0>
    total_len += 2;
 801152a:	6a3b      	ldr	r3, [r7, #32]
 801152c:	3302      	adds	r3, #2
 801152e:	623b      	str	r3, [r7, #32]
    /* Generate pkt_id id for QoS1 and 2 */
    pkt_id = msg_generate_packet_id(client);
 8011530:	68f8      	ldr	r0, [r7, #12]
 8011532:	f7fe fed9 	bl	80102e8 <msg_generate_packet_id>
 8011536:	4603      	mov	r3, r0
 8011538:	84fb      	strh	r3, [r7, #38]	; 0x26
 801153a:	e001      	b.n	8011540 <mqtt_publish+0xa4>
  } else {
    /* Use reserved value pkt_id 0 for QoS 0 in request handle */
    pkt_id = 0;
 801153c:	2300      	movs	r3, #0
 801153e:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  LWIP_ERROR("mqtt_publish: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 8011540:	6a3b      	ldr	r3, [r7, #32]
 8011542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011546:	d309      	bcc.n	801155c <mqtt_publish+0xc0>
 8011548:	4b37      	ldr	r3, [pc, #220]	; (8011628 <mqtt_publish+0x18c>)
 801154a:	f240 4265 	movw	r2, #1125	; 0x465
 801154e:	493c      	ldr	r1, [pc, #240]	; (8011640 <mqtt_publish+0x1a4>)
 8011550:	4837      	ldr	r0, [pc, #220]	; (8011630 <mqtt_publish+0x194>)
 8011552:	f00d f90f 	bl	801e774 <iprintf>
 8011556:	f06f 030f 	mvn.w	r3, #15
 801155a:	e060      	b.n	801161e <mqtt_publish+0x182>
  remaining_length = (u16_t)total_len;
 801155c:	6a3b      	ldr	r3, [r7, #32]
 801155e:	833b      	strh	r3, [r7, #24]

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_publish: Publish with payload length %d to topic \"%s\"\n", payload_length, topic));

  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	f103 001c 	add.w	r0, r3, #28
 8011566:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801156a:	9300      	str	r3, [sp, #0]
 801156c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801156e:	2104      	movs	r1, #4
 8011570:	f7ff f814 	bl	801059c <mqtt_create_request>
 8011574:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 8011576:	697b      	ldr	r3, [r7, #20]
 8011578:	2b00      	cmp	r3, #0
 801157a:	d102      	bne.n	8011582 <mqtt_publish+0xe6>
    return ERR_MEM;
 801157c:	f04f 33ff 	mov.w	r3, #4294967295
 8011580:	e04d      	b.n	801161e <mqtt_publish+0x182>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	33ec      	adds	r3, #236	; 0xec
 8011586:	8b3a      	ldrh	r2, [r7, #24]
 8011588:	4611      	mov	r1, r2
 801158a:	4618      	mov	r0, r3
 801158c:	f7ff fa60 	bl	8010a50 <mqtt_output_check_space>
 8011590:	4603      	mov	r3, r0
 8011592:	2b00      	cmp	r3, #0
 8011594:	d105      	bne.n	80115a2 <mqtt_publish+0x106>
    mqtt_delete_request(r);
 8011596:	6978      	ldr	r0, [r7, #20]
 8011598:	f7ff f892 	bl	80106c0 <mqtt_delete_request>
    return ERR_MEM;
 801159c:	f04f 33ff 	mov.w	r3, #4294967295
 80115a0:	e03d      	b.n	801161e <mqtt_publish+0x182>
  }
  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PUBLISH, 0, qos, retain, remaining_length);
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 80115a8:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80115ac:	8b3b      	ldrh	r3, [r7, #24]
 80115ae:	9301      	str	r3, [sp, #4]
 80115b0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80115b4:	9300      	str	r3, [sp, #0]
 80115b6:	4613      	mov	r3, r2
 80115b8:	2200      	movs	r2, #0
 80115ba:	2103      	movs	r1, #3
 80115bc:	f7ff f9fd 	bl	80109ba <mqtt_output_append_fixed_header>

  /* Append Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	33ec      	adds	r3, #236	; 0xec
 80115c4:	8b7a      	ldrh	r2, [r7, #26]
 80115c6:	68b9      	ldr	r1, [r7, #8]
 80115c8:	4618      	mov	r0, r3
 80115ca:	f7ff f9ca 	bl	8010962 <mqtt_output_append_string>

  /* Append packet if for QoS 1 and 2*/
  if (qos > 0) {
 80115ce:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d006      	beq.n	80115e4 <mqtt_publish+0x148>
    mqtt_output_append_u16(&client->output, pkt_id);
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	33ec      	adds	r3, #236	; 0xec
 80115da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80115dc:	4611      	mov	r1, r2
 80115de:	4618      	mov	r0, r3
 80115e0:	f7ff f989 	bl	80108f6 <mqtt_output_append_u16>
  }

  /* Append optional publish payload */
  if ((payload != NULL) && (payload_length > 0)) {
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d009      	beq.n	80115fe <mqtt_publish+0x162>
 80115ea:	887b      	ldrh	r3, [r7, #2]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d006      	beq.n	80115fe <mqtt_publish+0x162>
    mqtt_output_append_buf(&client->output, payload, payload_length);
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	33ec      	adds	r3, #236	; 0xec
 80115f4:	887a      	ldrh	r2, [r7, #2]
 80115f6:	6879      	ldr	r1, [r7, #4]
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7ff f994 	bl	8010926 <mqtt_output_append_buf>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	3318      	adds	r3, #24
 8011602:	6979      	ldr	r1, [r7, #20]
 8011604:	4618      	mov	r0, r3
 8011606:	f7ff f80f 	bl	8010628 <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	68db      	ldr	r3, [r3, #12]
 8011614:	4619      	mov	r1, r3
 8011616:	4610      	mov	r0, r2
 8011618:	f7fe ff00 	bl	801041c <mqtt_output_send>
  return ERR_OK;
 801161c:	2300      	movs	r3, #0
}
 801161e:	4618      	mov	r0, r3
 8011620:	3728      	adds	r7, #40	; 0x28
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}
 8011626:	bf00      	nop
 8011628:	080215b8 	.word	0x080215b8
 801162c:	080218c4 	.word	0x080218c4
 8011630:	08021630 	.word	0x08021630
 8011634:	080218e4 	.word	0x080218e4
 8011638:	08021900 	.word	0x08021900
 801163c:	08021920 	.word	0x08021920
 8011640:	08021944 	.word	0x08021944

08011644 <mqtt_sub_unsub>:
 * @param sub 1 for subscribe, 0 for unsubscribe
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_sub_unsub(mqtt_client_t *client, const char *topic, u8_t qos, mqtt_request_cb_t cb, void *arg, u8_t sub)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b08c      	sub	sp, #48	; 0x30
 8011648:	af02      	add	r7, sp, #8
 801164a:	60f8      	str	r0, [r7, #12]
 801164c:	60b9      	str	r1, [r7, #8]
 801164e:	603b      	str	r3, [r7, #0]
 8011650:	4613      	mov	r3, r2
 8011652:	71fb      	strb	r3, [r7, #7]
  u16_t remaining_length;
  u16_t pkt_id;
  struct mqtt_request_t *r;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_sub_unsub: client != NULL", client);
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d106      	bne.n	8011668 <mqtt_sub_unsub+0x24>
 801165a:	4b5e      	ldr	r3, [pc, #376]	; (80117d4 <mqtt_sub_unsub+0x190>)
 801165c:	f240 429f 	movw	r2, #1183	; 0x49f
 8011660:	495d      	ldr	r1, [pc, #372]	; (80117d8 <mqtt_sub_unsub+0x194>)
 8011662:	485e      	ldr	r0, [pc, #376]	; (80117dc <mqtt_sub_unsub+0x198>)
 8011664:	f00d f886 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_sub_unsub: topic != NULL", topic);
 8011668:	68bb      	ldr	r3, [r7, #8]
 801166a:	2b00      	cmp	r3, #0
 801166c:	d106      	bne.n	801167c <mqtt_sub_unsub+0x38>
 801166e:	4b59      	ldr	r3, [pc, #356]	; (80117d4 <mqtt_sub_unsub+0x190>)
 8011670:	f44f 6294 	mov.w	r2, #1184	; 0x4a0
 8011674:	495a      	ldr	r1, [pc, #360]	; (80117e0 <mqtt_sub_unsub+0x19c>)
 8011676:	4859      	ldr	r0, [pc, #356]	; (80117dc <mqtt_sub_unsub+0x198>)
 8011678:	f00d f87c 	bl	801e774 <iprintf>

  topic_strlen = strlen(topic);
 801167c:	68b8      	ldr	r0, [r7, #8]
 801167e:	f7ee fde9 	bl	8000254 <strlen>
 8011682:	6278      	str	r0, [r7, #36]	; 0x24
  LWIP_ERROR("mqtt_sub_unsub: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 8011684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011686:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801168a:	4293      	cmp	r3, r2
 801168c:	d909      	bls.n	80116a2 <mqtt_sub_unsub+0x5e>
 801168e:	4b51      	ldr	r3, [pc, #324]	; (80117d4 <mqtt_sub_unsub+0x190>)
 8011690:	f240 42a3 	movw	r2, #1187	; 0x4a3
 8011694:	4953      	ldr	r1, [pc, #332]	; (80117e4 <mqtt_sub_unsub+0x1a0>)
 8011696:	4851      	ldr	r0, [pc, #324]	; (80117dc <mqtt_sub_unsub+0x198>)
 8011698:	f00d f86c 	bl	801e774 <iprintf>
 801169c:	f06f 030f 	mvn.w	r3, #15
 80116a0:	e093      	b.n	80117ca <mqtt_sub_unsub+0x186>
  topic_len = (u16_t)topic_strlen;
 80116a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a4:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Topic string, pkt_id, qos for subscribe */
  total_len =  topic_len + 2 + 2 + (sub != 0);
 80116a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80116a8:	3304      	adds	r3, #4
 80116aa:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 80116ae:	2a00      	cmp	r2, #0
 80116b0:	bf14      	ite	ne
 80116b2:	2201      	movne	r2, #1
 80116b4:	2200      	moveq	r2, #0
 80116b6:	b2d2      	uxtb	r2, r2
 80116b8:	4413      	add	r3, r2
 80116ba:	61fb      	str	r3, [r7, #28]
  LWIP_ERROR("mqtt_sub_unsub: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 80116bc:	69fb      	ldr	r3, [r7, #28]
 80116be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80116c2:	d309      	bcc.n	80116d8 <mqtt_sub_unsub+0x94>
 80116c4:	4b43      	ldr	r3, [pc, #268]	; (80117d4 <mqtt_sub_unsub+0x190>)
 80116c6:	f240 42a7 	movw	r2, #1191	; 0x4a7
 80116ca:	4947      	ldr	r1, [pc, #284]	; (80117e8 <mqtt_sub_unsub+0x1a4>)
 80116cc:	4843      	ldr	r0, [pc, #268]	; (80117dc <mqtt_sub_unsub+0x198>)
 80116ce:	f00d f851 	bl	801e774 <iprintf>
 80116d2:	f06f 030f 	mvn.w	r3, #15
 80116d6:	e078      	b.n	80117ca <mqtt_sub_unsub+0x186>
  remaining_length = (u16_t)total_len;
 80116d8:	69fb      	ldr	r3, [r7, #28]
 80116da:	837b      	strh	r3, [r7, #26]

  LWIP_ASSERT("mqtt_sub_unsub: qos < 3", qos < 3);
 80116dc:	79fb      	ldrb	r3, [r7, #7]
 80116de:	2b02      	cmp	r3, #2
 80116e0:	d906      	bls.n	80116f0 <mqtt_sub_unsub+0xac>
 80116e2:	4b3c      	ldr	r3, [pc, #240]	; (80117d4 <mqtt_sub_unsub+0x190>)
 80116e4:	f240 42aa 	movw	r2, #1194	; 0x4aa
 80116e8:	4940      	ldr	r1, [pc, #256]	; (80117ec <mqtt_sub_unsub+0x1a8>)
 80116ea:	483c      	ldr	r0, [pc, #240]	; (80117dc <mqtt_sub_unsub+0x198>)
 80116ec:	f00d f842 	bl	801e774 <iprintf>
  if (client->conn_state == TCP_DISCONNECTED) {
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	7a9b      	ldrb	r3, [r3, #10]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d102      	bne.n	80116fe <mqtt_sub_unsub+0xba>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_sub_unsub: Can not (un)subscribe in disconnected state\n"));
    return ERR_CONN;
 80116f8:	f06f 030a 	mvn.w	r3, #10
 80116fc:	e065      	b.n	80117ca <mqtt_sub_unsub+0x186>
  }

  pkt_id = msg_generate_packet_id(client);
 80116fe:	68f8      	ldr	r0, [r7, #12]
 8011700:	f7fe fdf2 	bl	80102e8 <msg_generate_packet_id>
 8011704:	4603      	mov	r3, r0
 8011706:	833b      	strh	r3, [r7, #24]
  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	f103 001c 	add.w	r0, r3, #28
 801170e:	8b3a      	ldrh	r2, [r7, #24]
 8011710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011712:	9300      	str	r3, [sp, #0]
 8011714:	683b      	ldr	r3, [r7, #0]
 8011716:	2104      	movs	r1, #4
 8011718:	f7fe ff40 	bl	801059c <mqtt_create_request>
 801171c:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d102      	bne.n	801172a <mqtt_sub_unsub+0xe6>
    return ERR_MEM;
 8011724:	f04f 33ff 	mov.w	r3, #4294967295
 8011728:	e04f      	b.n	80117ca <mqtt_sub_unsub+0x186>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	33ec      	adds	r3, #236	; 0xec
 801172e:	8b7a      	ldrh	r2, [r7, #26]
 8011730:	4611      	mov	r1, r2
 8011732:	4618      	mov	r0, r3
 8011734:	f7ff f98c 	bl	8010a50 <mqtt_output_check_space>
 8011738:	4603      	mov	r3, r0
 801173a:	2b00      	cmp	r3, #0
 801173c:	d105      	bne.n	801174a <mqtt_sub_unsub+0x106>
    mqtt_delete_request(r);
 801173e:	6978      	ldr	r0, [r7, #20]
 8011740:	f7fe ffbe 	bl	80106c0 <mqtt_delete_request>
    return ERR_MEM;
 8011744:	f04f 33ff 	mov.w	r3, #4294967295
 8011748:	e03f      	b.n	80117ca <mqtt_sub_unsub+0x186>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_sub_unsub: Client (un)subscribe to topic \"%s\", id: %d\n", topic, pkt_id));

  mqtt_output_append_fixed_header(&client->output, sub ? MQTT_MSG_TYPE_SUBSCRIBE : MQTT_MSG_TYPE_UNSUBSCRIBE, 0, 1, 0, remaining_length);
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011750:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8011754:	2b00      	cmp	r3, #0
 8011756:	d001      	beq.n	801175c <mqtt_sub_unsub+0x118>
 8011758:	2108      	movs	r1, #8
 801175a:	e000      	b.n	801175e <mqtt_sub_unsub+0x11a>
 801175c:	210a      	movs	r1, #10
 801175e:	8b7b      	ldrh	r3, [r7, #26]
 8011760:	9301      	str	r3, [sp, #4]
 8011762:	2300      	movs	r3, #0
 8011764:	9300      	str	r3, [sp, #0]
 8011766:	2301      	movs	r3, #1
 8011768:	2200      	movs	r2, #0
 801176a:	f7ff f926 	bl	80109ba <mqtt_output_append_fixed_header>
  /* Packet id */
  mqtt_output_append_u16(&client->output, pkt_id);
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	33ec      	adds	r3, #236	; 0xec
 8011772:	8b3a      	ldrh	r2, [r7, #24]
 8011774:	4611      	mov	r1, r2
 8011776:	4618      	mov	r0, r3
 8011778:	f7ff f8bd 	bl	80108f6 <mqtt_output_append_u16>
  /* Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	33ec      	adds	r3, #236	; 0xec
 8011780:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011782:	68b9      	ldr	r1, [r7, #8]
 8011784:	4618      	mov	r0, r3
 8011786:	f7ff f8ec 	bl	8010962 <mqtt_output_append_string>
  /* QoS */
  if (sub != 0) {
 801178a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801178e:	2b00      	cmp	r3, #0
 8011790:	d00b      	beq.n	80117aa <mqtt_sub_unsub+0x166>
    mqtt_output_append_u8(&client->output, LWIP_MIN(qos, 2));
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8011798:	79fb      	ldrb	r3, [r7, #7]
 801179a:	2b02      	cmp	r3, #2
 801179c:	bf28      	it	cs
 801179e:	2302      	movcs	r3, #2
 80117a0:	b2db      	uxtb	r3, r3
 80117a2:	4619      	mov	r1, r3
 80117a4:	4610      	mov	r0, r2
 80117a6:	f7ff f897 	bl	80108d8 <mqtt_output_append_u8>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	3318      	adds	r3, #24
 80117ae:	6979      	ldr	r1, [r7, #20]
 80117b0:	4618      	mov	r0, r3
 80117b2:	f7fe ff39 	bl	8010628 <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	68db      	ldr	r3, [r3, #12]
 80117c0:	4619      	mov	r1, r3
 80117c2:	4610      	mov	r0, r2
 80117c4:	f7fe fe2a 	bl	801041c <mqtt_output_send>
  return ERR_OK;
 80117c8:	2300      	movs	r3, #0
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	3728      	adds	r7, #40	; 0x28
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}
 80117d2:	bf00      	nop
 80117d4:	080215b8 	.word	0x080215b8
 80117d8:	08021968 	.word	0x08021968
 80117dc:	08021630 	.word	0x08021630
 80117e0:	08021988 	.word	0x08021988
 80117e4:	080219a8 	.word	0x080219a8
 80117e8:	080219d0 	.word	0x080219d0
 80117ec:	080219f8 	.word	0x080219f8

080117f0 <mqtt_set_inpub_callback>:
 * @param arg User supplied argument to both callbacks
 */
void
mqtt_set_inpub_callback(mqtt_client_t *client, mqtt_incoming_publish_cb_t pub_cb,
                        mqtt_incoming_data_cb_t data_cb, void *arg)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b084      	sub	sp, #16
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	60f8      	str	r0, [r7, #12]
 80117f8:	60b9      	str	r1, [r7, #8]
 80117fa:	607a      	str	r2, [r7, #4]
 80117fc:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_set_inpub_callback: client != NULL", client != NULL);
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d106      	bne.n	8011812 <mqtt_set_inpub_callback+0x22>
 8011804:	4b09      	ldr	r3, [pc, #36]	; (801182c <mqtt_set_inpub_callback+0x3c>)
 8011806:	f240 42da 	movw	r2, #1242	; 0x4da
 801180a:	4909      	ldr	r1, [pc, #36]	; (8011830 <mqtt_set_inpub_callback+0x40>)
 801180c:	4809      	ldr	r0, [pc, #36]	; (8011834 <mqtt_set_inpub_callback+0x44>)
 801180e:	f00c ffb1 	bl	801e774 <iprintf>
  client->data_cb = data_cb;
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	687a      	ldr	r2, [r7, #4]
 8011816:	661a      	str	r2, [r3, #96]	; 0x60
  client->pub_cb = pub_cb;
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	68ba      	ldr	r2, [r7, #8]
 801181c:	665a      	str	r2, [r3, #100]	; 0x64
  client->inpub_arg = arg;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	683a      	ldr	r2, [r7, #0]
 8011822:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8011824:	bf00      	nop
 8011826:	3710      	adds	r7, #16
 8011828:	46bd      	mov	sp, r7
 801182a:	bd80      	pop	{r7, pc}
 801182c:	080215b8 	.word	0x080215b8
 8011830:	08021a10 	.word	0x08021a10
 8011834:	08021630 	.word	0x08021630

08011838 <mqtt_client_new>:
 * Create a new MQTT client instance
 * @return Pointer to instance on success, NULL otherwise
 */
mqtt_client_t *
mqtt_client_new(void)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();
  return (mqtt_client_t *)mem_calloc(1, sizeof(mqtt_client_t));
 801183c:	f24c 4140 	movw	r1, #50240	; 0xc440
 8011840:	2001      	movs	r0, #1
 8011842:	f000 fee5 	bl	8012610 <mem_calloc>
 8011846:	4603      	mov	r3, r0
}
 8011848:	4618      	mov	r0, r3
 801184a:	bd80      	pop	{r7, pc}

0801184c <mqtt_client_connect>:
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_client_connect(mqtt_client_t *client, const ip_addr_t *ip_addr, u16_t port, mqtt_connection_cb_t cb, void *arg,
                    const struct mqtt_connect_client_info_t *client_info)
{
 801184c:	b580      	push	{r7, lr}
 801184e:	b08c      	sub	sp, #48	; 0x30
 8011850:	af02      	add	r7, sp, #8
 8011852:	60f8      	str	r0, [r7, #12]
 8011854:	60b9      	str	r1, [r7, #8]
 8011856:	603b      	str	r3, [r7, #0]
 8011858:	4613      	mov	r3, r2
 801185a:	80fb      	strh	r3, [r7, #6]
  err_t err;
  size_t len;
  u16_t client_id_length;
  /* Length is the sum of 2+"MQTT", protocol level, flags and keep alive */
  u16_t remaining_length = 2 + 4 + 1 + 1 + 2;
 801185c:	230a      	movs	r3, #10
 801185e:	84bb      	strh	r3, [r7, #36]	; 0x24
  u8_t flags = 0, will_topic_len = 0, will_msg_len = 0;
 8011860:	2300      	movs	r3, #0
 8011862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8011866:	2300      	movs	r3, #0
 8011868:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801186c:	2300      	movs	r3, #0
 801186e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  u16_t client_user_len = 0, client_pass_len = 0;
 8011872:	2300      	movs	r3, #0
 8011874:	83fb      	strh	r3, [r7, #30]
 8011876:	2300      	movs	r3, #0
 8011878:	83bb      	strh	r3, [r7, #28]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_client_connect: client != NULL", client != NULL);
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d106      	bne.n	801188e <mqtt_client_connect+0x42>
 8011880:	4b9e      	ldr	r3, [pc, #632]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011882:	f240 520f 	movw	r2, #1295	; 0x50f
 8011886:	499e      	ldr	r1, [pc, #632]	; (8011b00 <mqtt_client_connect+0x2b4>)
 8011888:	489e      	ldr	r0, [pc, #632]	; (8011b04 <mqtt_client_connect+0x2b8>)
 801188a:	f00c ff73 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: ip_addr != NULL", ip_addr != NULL);
 801188e:	68bb      	ldr	r3, [r7, #8]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d106      	bne.n	80118a2 <mqtt_client_connect+0x56>
 8011894:	4b99      	ldr	r3, [pc, #612]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011896:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 801189a:	499b      	ldr	r1, [pc, #620]	; (8011b08 <mqtt_client_connect+0x2bc>)
 801189c:	4899      	ldr	r0, [pc, #612]	; (8011b04 <mqtt_client_connect+0x2b8>)
 801189e:	f00c ff69 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: client_info != NULL", client_info != NULL);
 80118a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d106      	bne.n	80118b6 <mqtt_client_connect+0x6a>
 80118a8:	4b94      	ldr	r3, [pc, #592]	; (8011afc <mqtt_client_connect+0x2b0>)
 80118aa:	f240 5211 	movw	r2, #1297	; 0x511
 80118ae:	4997      	ldr	r1, [pc, #604]	; (8011b0c <mqtt_client_connect+0x2c0>)
 80118b0:	4894      	ldr	r0, [pc, #592]	; (8011b04 <mqtt_client_connect+0x2b8>)
 80118b2:	f00c ff5f 	bl	801e774 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: client_info->client_id != NULL", client_info->client_id != NULL);
 80118b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d106      	bne.n	80118cc <mqtt_client_connect+0x80>
 80118be:	4b8f      	ldr	r3, [pc, #572]	; (8011afc <mqtt_client_connect+0x2b0>)
 80118c0:	f240 5212 	movw	r2, #1298	; 0x512
 80118c4:	4992      	ldr	r1, [pc, #584]	; (8011b10 <mqtt_client_connect+0x2c4>)
 80118c6:	488f      	ldr	r0, [pc, #572]	; (8011b04 <mqtt_client_connect+0x2b8>)
 80118c8:	f00c ff54 	bl	801e774 <iprintf>

  if (client->conn_state != TCP_DISCONNECTED) {
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	7a9b      	ldrb	r3, [r3, #10]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d002      	beq.n	80118da <mqtt_client_connect+0x8e>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_client_connect: Already connected\n"));
    return ERR_ISCONN;
 80118d4:	f06f 0309 	mvn.w	r3, #9
 80118d8:	e21f      	b.n	8011d1a <mqtt_client_connect+0x4ce>
  }

  /* Wipe clean */
  memset(client, 0, sizeof(mqtt_client_t));
 80118da:	f24c 4240 	movw	r2, #50240	; 0xc440
 80118de:	2100      	movs	r1, #0
 80118e0:	68f8      	ldr	r0, [r7, #12]
 80118e2:	f00c fa05 	bl	801dcf0 <memset>
  client->connect_arg = arg;
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80118ea:	611a      	str	r2, [r3, #16]
  client->connect_cb = cb;
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	683a      	ldr	r2, [r7, #0]
 80118f0:	615a      	str	r2, [r3, #20]
  client->keep_alive = client_info->keep_alive;
 80118f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118f4:	899a      	ldrh	r2, [r3, #12]
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	805a      	strh	r2, [r3, #2]
  mqtt_init_requests(client->req_list, LWIP_ARRAYSIZE(client->req_list));
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	331c      	adds	r3, #28
 80118fe:	2104      	movs	r1, #4
 8011900:	4618      	mov	r0, r3
 8011902:	f7fe ffbb 	bl	801087c <mqtt_init_requests>

  /* Build connect message */
  if (client_info->will_topic != NULL && client_info->will_msg != NULL) {
 8011906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011908:	691b      	ldr	r3, [r3, #16]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d073      	beq.n	80119f6 <mqtt_client_connect+0x1aa>
 801190e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011910:	695b      	ldr	r3, [r3, #20]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d06f      	beq.n	80119f6 <mqtt_client_connect+0x1aa>
    flags |= MQTT_CONNECT_FLAG_WILL;
 8011916:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801191a:	f043 0304 	orr.w	r3, r3, #4
 801191e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    flags |= (client_info->will_qos & 3) << 3;
 8011922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011924:	7e1b      	ldrb	r3, [r3, #24]
 8011926:	00db      	lsls	r3, r3, #3
 8011928:	b25b      	sxtb	r3, r3
 801192a:	f003 0318 	and.w	r3, r3, #24
 801192e:	b25a      	sxtb	r2, r3
 8011930:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8011934:	4313      	orrs	r3, r2
 8011936:	b25b      	sxtb	r3, r3
 8011938:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (client_info->will_retain) {
 801193c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801193e:	7e5b      	ldrb	r3, [r3, #25]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d005      	beq.n	8011950 <mqtt_client_connect+0x104>
      flags |= MQTT_CONNECT_FLAG_WILL_RETAIN;
 8011944:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011948:	f043 0320 	orr.w	r3, r3, #32
 801194c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }
    len = strlen(client_info->will_topic);
 8011950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011952:	691b      	ldr	r3, [r3, #16]
 8011954:	4618      	mov	r0, r3
 8011956:	f7ee fc7d 	bl	8000254 <strlen>
 801195a:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length overflow", len <= 0xFF, return ERR_VAL);
 801195c:	69bb      	ldr	r3, [r7, #24]
 801195e:	2bff      	cmp	r3, #255	; 0xff
 8011960:	d909      	bls.n	8011976 <mqtt_client_connect+0x12a>
 8011962:	4b66      	ldr	r3, [pc, #408]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011964:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 8011968:	496a      	ldr	r1, [pc, #424]	; (8011b14 <mqtt_client_connect+0x2c8>)
 801196a:	4866      	ldr	r0, [pc, #408]	; (8011b04 <mqtt_client_connect+0x2b8>)
 801196c:	f00c ff02 	bl	801e774 <iprintf>
 8011970:	f06f 0305 	mvn.w	r3, #5
 8011974:	e1d1      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length must be > 0", len > 0, return ERR_VAL);
 8011976:	69bb      	ldr	r3, [r7, #24]
 8011978:	2b00      	cmp	r3, #0
 801197a:	d109      	bne.n	8011990 <mqtt_client_connect+0x144>
 801197c:	4b5f      	ldr	r3, [pc, #380]	; (8011afc <mqtt_client_connect+0x2b0>)
 801197e:	f240 5229 	movw	r2, #1321	; 0x529
 8011982:	4965      	ldr	r1, [pc, #404]	; (8011b18 <mqtt_client_connect+0x2cc>)
 8011984:	485f      	ldr	r0, [pc, #380]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011986:	f00c fef5 	bl	801e774 <iprintf>
 801198a:	f06f 0305 	mvn.w	r3, #5
 801198e:	e1c4      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    will_topic_len = (u8_t)len;
 8011990:	69bb      	ldr	r3, [r7, #24]
 8011992:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    len = strlen(client_info->will_msg);
 8011996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011998:	695b      	ldr	r3, [r3, #20]
 801199a:	4618      	mov	r0, r3
 801199c:	f7ee fc5a 	bl	8000254 <strlen>
 80119a0:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_msg length overflow", len <= 0xFF, return ERR_VAL);
 80119a2:	69bb      	ldr	r3, [r7, #24]
 80119a4:	2bff      	cmp	r3, #255	; 0xff
 80119a6:	d909      	bls.n	80119bc <mqtt_client_connect+0x170>
 80119a8:	4b54      	ldr	r3, [pc, #336]	; (8011afc <mqtt_client_connect+0x2b0>)
 80119aa:	f240 522c 	movw	r2, #1324	; 0x52c
 80119ae:	495b      	ldr	r1, [pc, #364]	; (8011b1c <mqtt_client_connect+0x2d0>)
 80119b0:	4854      	ldr	r0, [pc, #336]	; (8011b04 <mqtt_client_connect+0x2b8>)
 80119b2:	f00c fedf 	bl	801e774 <iprintf>
 80119b6:	f06f 0305 	mvn.w	r3, #5
 80119ba:	e1ae      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    will_msg_len = (u8_t)len;
 80119bc:	69bb      	ldr	r3, [r7, #24]
 80119be:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    len = remaining_length + 2 + will_topic_len + 2 + will_msg_len;
 80119c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80119c4:	1c9a      	adds	r2, r3, #2
 80119c6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80119ca:	4413      	add	r3, r2
 80119cc:	1c9a      	adds	r2, r3, #2
 80119ce:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80119d2:	4413      	add	r3, r2
 80119d4:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 80119d6:	69bb      	ldr	r3, [r7, #24]
 80119d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80119dc:	d309      	bcc.n	80119f2 <mqtt_client_connect+0x1a6>
 80119de:	4b47      	ldr	r3, [pc, #284]	; (8011afc <mqtt_client_connect+0x2b0>)
 80119e0:	f240 522f 	movw	r2, #1327	; 0x52f
 80119e4:	494e      	ldr	r1, [pc, #312]	; (8011b20 <mqtt_client_connect+0x2d4>)
 80119e6:	4847      	ldr	r0, [pc, #284]	; (8011b04 <mqtt_client_connect+0x2b8>)
 80119e8:	f00c fec4 	bl	801e774 <iprintf>
 80119ec:	f06f 0305 	mvn.w	r3, #5
 80119f0:	e193      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    remaining_length = (u16_t)len;
 80119f2:	69bb      	ldr	r3, [r7, #24]
 80119f4:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_user != NULL) {
 80119f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119f8:	685b      	ldr	r3, [r3, #4]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d03d      	beq.n	8011a7a <mqtt_client_connect+0x22e>
    flags |= MQTT_CONNECT_FLAG_USERNAME;
 80119fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011a02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_user);
 8011a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a0c:	685b      	ldr	r3, [r3, #4]
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f7ee fc20 	bl	8000254 <strlen>
 8011a14:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length overflow", len <= 0xFFFF, return ERR_VAL);
 8011a16:	69bb      	ldr	r3, [r7, #24]
 8011a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a1c:	d309      	bcc.n	8011a32 <mqtt_client_connect+0x1e6>
 8011a1e:	4b37      	ldr	r3, [pc, #220]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011a20:	f240 5235 	movw	r2, #1333	; 0x535
 8011a24:	493f      	ldr	r1, [pc, #252]	; (8011b24 <mqtt_client_connect+0x2d8>)
 8011a26:	4837      	ldr	r0, [pc, #220]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011a28:	f00c fea4 	bl	801e774 <iprintf>
 8011a2c:	f06f 0305 	mvn.w	r3, #5
 8011a30:	e173      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length must be > 0", len > 0, return ERR_VAL);
 8011a32:	69bb      	ldr	r3, [r7, #24]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d109      	bne.n	8011a4c <mqtt_client_connect+0x200>
 8011a38:	4b30      	ldr	r3, [pc, #192]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011a3a:	f240 5236 	movw	r2, #1334	; 0x536
 8011a3e:	493a      	ldr	r1, [pc, #232]	; (8011b28 <mqtt_client_connect+0x2dc>)
 8011a40:	4830      	ldr	r0, [pc, #192]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011a42:	f00c fe97 	bl	801e774 <iprintf>
 8011a46:	f06f 0305 	mvn.w	r3, #5
 8011a4a:	e166      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    client_user_len = (u16_t)len;
 8011a4c:	69bb      	ldr	r3, [r7, #24]
 8011a4e:	83fb      	strh	r3, [r7, #30]
    len = remaining_length + 2 + client_user_len;
 8011a50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a52:	1c9a      	adds	r2, r3, #2
 8011a54:	8bfb      	ldrh	r3, [r7, #30]
 8011a56:	4413      	add	r3, r2
 8011a58:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 8011a5a:	69bb      	ldr	r3, [r7, #24]
 8011a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a60:	d309      	bcc.n	8011a76 <mqtt_client_connect+0x22a>
 8011a62:	4b26      	ldr	r3, [pc, #152]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011a64:	f240 5239 	movw	r2, #1337	; 0x539
 8011a68:	492d      	ldr	r1, [pc, #180]	; (8011b20 <mqtt_client_connect+0x2d4>)
 8011a6a:	4826      	ldr	r0, [pc, #152]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011a6c:	f00c fe82 	bl	801e774 <iprintf>
 8011a70:	f06f 0305 	mvn.w	r3, #5
 8011a74:	e151      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    remaining_length = (u16_t)len;
 8011a76:	69bb      	ldr	r3, [r7, #24]
 8011a78:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_pass != NULL) {
 8011a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a7c:	689b      	ldr	r3, [r3, #8]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d05a      	beq.n	8011b38 <mqtt_client_connect+0x2ec>
    flags |= MQTT_CONNECT_FLAG_PASSWORD;
 8011a82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_pass);
 8011a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a90:	689b      	ldr	r3, [r3, #8]
 8011a92:	4618      	mov	r0, r3
 8011a94:	f7ee fbde 	bl	8000254 <strlen>
 8011a98:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length overflow", len <= 0xFFFF, return ERR_VAL);
 8011a9a:	69bb      	ldr	r3, [r7, #24]
 8011a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011aa0:	d309      	bcc.n	8011ab6 <mqtt_client_connect+0x26a>
 8011aa2:	4b16      	ldr	r3, [pc, #88]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011aa4:	f240 523f 	movw	r2, #1343	; 0x53f
 8011aa8:	4920      	ldr	r1, [pc, #128]	; (8011b2c <mqtt_client_connect+0x2e0>)
 8011aaa:	4816      	ldr	r0, [pc, #88]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011aac:	f00c fe62 	bl	801e774 <iprintf>
 8011ab0:	f06f 0305 	mvn.w	r3, #5
 8011ab4:	e131      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length must be > 0", len > 0, return ERR_VAL);
 8011ab6:	69bb      	ldr	r3, [r7, #24]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d109      	bne.n	8011ad0 <mqtt_client_connect+0x284>
 8011abc:	4b0f      	ldr	r3, [pc, #60]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011abe:	f44f 62a8 	mov.w	r2, #1344	; 0x540
 8011ac2:	491b      	ldr	r1, [pc, #108]	; (8011b30 <mqtt_client_connect+0x2e4>)
 8011ac4:	480f      	ldr	r0, [pc, #60]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011ac6:	f00c fe55 	bl	801e774 <iprintf>
 8011aca:	f06f 0305 	mvn.w	r3, #5
 8011ace:	e124      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    client_pass_len = (u16_t)len;
 8011ad0:	69bb      	ldr	r3, [r7, #24]
 8011ad2:	83bb      	strh	r3, [r7, #28]
    len = remaining_length + 2 + client_pass_len;
 8011ad4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011ad6:	1c9a      	adds	r2, r3, #2
 8011ad8:	8bbb      	ldrh	r3, [r7, #28]
 8011ada:	4413      	add	r3, r2
 8011adc:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 8011ade:	69bb      	ldr	r3, [r7, #24]
 8011ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011ae4:	d326      	bcc.n	8011b34 <mqtt_client_connect+0x2e8>
 8011ae6:	4b05      	ldr	r3, [pc, #20]	; (8011afc <mqtt_client_connect+0x2b0>)
 8011ae8:	f240 5243 	movw	r2, #1347	; 0x543
 8011aec:	490c      	ldr	r1, [pc, #48]	; (8011b20 <mqtt_client_connect+0x2d4>)
 8011aee:	4805      	ldr	r0, [pc, #20]	; (8011b04 <mqtt_client_connect+0x2b8>)
 8011af0:	f00c fe40 	bl	801e774 <iprintf>
 8011af4:	f06f 0305 	mvn.w	r3, #5
 8011af8:	e10f      	b.n	8011d1a <mqtt_client_connect+0x4ce>
 8011afa:	bf00      	nop
 8011afc:	080215b8 	.word	0x080215b8
 8011b00:	08021a38 	.word	0x08021a38
 8011b04:	08021630 	.word	0x08021630
 8011b08:	08021a5c 	.word	0x08021a5c
 8011b0c:	08021a84 	.word	0x08021a84
 8011b10:	08021ab0 	.word	0x08021ab0
 8011b14:	08021ae4 	.word	0x08021ae4
 8011b18:	08021b24 	.word	0x08021b24
 8011b1c:	08021b64 	.word	0x08021b64
 8011b20:	08021ba0 	.word	0x08021ba0
 8011b24:	08021bd0 	.word	0x08021bd0
 8011b28:	08021c10 	.word	0x08021c10
 8011b2c:	08021c54 	.word	0x08021c54
 8011b30:	08021c94 	.word	0x08021c94
    remaining_length = (u16_t)len;
 8011b34:	69bb      	ldr	r3, [r7, #24]
 8011b36:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Don't complicate things, always connect using clean session */
  flags |= MQTT_CONNECT_FLAG_CLEAN_SESSION;
 8011b38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011b3c:	f043 0302 	orr.w	r3, r3, #2
 8011b40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  len = strlen(client_info->client_id);
 8011b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	4618      	mov	r0, r3
 8011b4a:	f7ee fb83 	bl	8000254 <strlen>
 8011b4e:	61b8      	str	r0, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: client_info->client_id length overflow", len <= 0xFFFF, return ERR_VAL);
 8011b50:	69bb      	ldr	r3, [r7, #24]
 8011b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011b56:	d309      	bcc.n	8011b6c <mqtt_client_connect+0x320>
 8011b58:	4b72      	ldr	r3, [pc, #456]	; (8011d24 <mqtt_client_connect+0x4d8>)
 8011b5a:	f240 524b 	movw	r2, #1355	; 0x54b
 8011b5e:	4972      	ldr	r1, [pc, #456]	; (8011d28 <mqtt_client_connect+0x4dc>)
 8011b60:	4872      	ldr	r0, [pc, #456]	; (8011d2c <mqtt_client_connect+0x4e0>)
 8011b62:	f00c fe07 	bl	801e774 <iprintf>
 8011b66:	f06f 0305 	mvn.w	r3, #5
 8011b6a:	e0d6      	b.n	8011d1a <mqtt_client_connect+0x4ce>
  client_id_length = (u16_t)len;
 8011b6c:	69bb      	ldr	r3, [r7, #24]
 8011b6e:	82fb      	strh	r3, [r7, #22]
  len = remaining_length + 2 + client_id_length;
 8011b70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b72:	1c9a      	adds	r2, r3, #2
 8011b74:	8afb      	ldrh	r3, [r7, #22]
 8011b76:	4413      	add	r3, r2
 8011b78:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 8011b7a:	69bb      	ldr	r3, [r7, #24]
 8011b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011b80:	d309      	bcc.n	8011b96 <mqtt_client_connect+0x34a>
 8011b82:	4b68      	ldr	r3, [pc, #416]	; (8011d24 <mqtt_client_connect+0x4d8>)
 8011b84:	f240 524e 	movw	r2, #1358	; 0x54e
 8011b88:	4969      	ldr	r1, [pc, #420]	; (8011d30 <mqtt_client_connect+0x4e4>)
 8011b8a:	4868      	ldr	r0, [pc, #416]	; (8011d2c <mqtt_client_connect+0x4e0>)
 8011b8c:	f00c fdf2 	bl	801e774 <iprintf>
 8011b90:	f06f 0305 	mvn.w	r3, #5
 8011b94:	e0c1      	b.n	8011d1a <mqtt_client_connect+0x4ce>
  remaining_length = (u16_t)len;
 8011b96:	69bb      	ldr	r3, [r7, #24]
 8011b98:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	33ec      	adds	r3, #236	; 0xec
 8011b9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011ba0:	4611      	mov	r1, r2
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7fe ff54 	bl	8010a50 <mqtt_output_check_space>
 8011ba8:	4603      	mov	r3, r0
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d102      	bne.n	8011bb4 <mqtt_client_connect+0x368>
    return ERR_MEM;
 8011bae:	f04f 33ff 	mov.w	r3, #4294967295
 8011bb2:	e0b2      	b.n	8011d1a <mqtt_client_connect+0x4ce>
  if (client_info->tls_config) {
    client->conn = altcp_tls_new(client_info->tls_config, IP_GET_TYPE(ip_addr));
  } else
#endif
  {
    client->conn = altcp_tcp_new_ip_type(IP_GET_TYPE(ip_addr));
 8011bb4:	2000      	movs	r0, #0
 8011bb6:	f003 fbc3 	bl	8015340 <tcp_new_ip_type>
 8011bba:	4602      	mov	r2, r0
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	60da      	str	r2, [r3, #12]
  }
  if (client->conn == NULL) {
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	68db      	ldr	r3, [r3, #12]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d102      	bne.n	8011bce <mqtt_client_connect+0x382>
    return ERR_MEM;
 8011bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8011bcc:	e0a5      	b.n	8011d1a <mqtt_client_connect+0x4ce>
  }

  /* Set arg pointer for callbacks */
  altcp_arg(client->conn, client);
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	68db      	ldr	r3, [r3, #12]
 8011bd2:	68f9      	ldr	r1, [r7, #12]
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	f003 fbc1 	bl	801535c <tcp_arg>
  /* Any local address, pick random local port number */
  err = altcp_bind(client->conn, IP_ADDR_ANY, 0);
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	68db      	ldr	r3, [r3, #12]
 8011bde:	2200      	movs	r2, #0
 8011be0:	4954      	ldr	r1, [pc, #336]	; (8011d34 <mqtt_client_connect+0x4e8>)
 8011be2:	4618      	mov	r0, r3
 8011be4:	f002 faea 	bl	80141bc <tcp_bind>
 8011be8:	4603      	mov	r3, r0
 8011bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 8011bee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	f040 8084 	bne.w	8011d00 <mqtt_client_connect+0x4b4>
    goto tcp_fail;
  }
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Connecting to host: %s at port:%"U16_F"\n", ipaddr_ntoa(ip_addr), port));

  /* Connect to server */
  err = altcp_connect(client->conn, ip_addr, port, mqtt_tcp_connect_cb);
 8011bf8:	68fb      	ldr	r3, [r7, #12]
 8011bfa:	68d8      	ldr	r0, [r3, #12]
 8011bfc:	88fa      	ldrh	r2, [r7, #6]
 8011bfe:	4b4e      	ldr	r3, [pc, #312]	; (8011d38 <mqtt_client_connect+0x4ec>)
 8011c00:	68b9      	ldr	r1, [r7, #8]
 8011c02:	f002 fc63 	bl	80144cc <tcp_connect>
 8011c06:	4603      	mov	r3, r0
 8011c08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 8011c0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d177      	bne.n	8011d04 <mqtt_client_connect+0x4b8>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Error connecting to remote ip/port, %d\n", err));
    goto tcp_fail;
  }
  /* Set error callback */
  altcp_err(client->conn, mqtt_tcp_err_cb);
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	68db      	ldr	r3, [r3, #12]
 8011c18:	4948      	ldr	r1, [pc, #288]	; (8011d3c <mqtt_client_connect+0x4f0>)
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f003 fbf4 	bl	8015408 <tcp_err>
  client->conn_state = TCP_CONNECTING;
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	2201      	movs	r2, #1
 8011c24:	729a      	strb	r2, [r3, #10]

  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_CONNECT, 0, 0, 0, remaining_length);
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011c2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011c2e:	9301      	str	r3, [sp, #4]
 8011c30:	2300      	movs	r3, #0
 8011c32:	9300      	str	r3, [sp, #0]
 8011c34:	2300      	movs	r3, #0
 8011c36:	2200      	movs	r2, #0
 8011c38:	2101      	movs	r1, #1
 8011c3a:	f7fe febe 	bl	80109ba <mqtt_output_append_fixed_header>
  /* Append Protocol string */
  mqtt_output_append_string(&client->output, "MQTT", 4);
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	33ec      	adds	r3, #236	; 0xec
 8011c42:	2204      	movs	r2, #4
 8011c44:	493e      	ldr	r1, [pc, #248]	; (8011d40 <mqtt_client_connect+0x4f4>)
 8011c46:	4618      	mov	r0, r3
 8011c48:	f7fe fe8b 	bl	8010962 <mqtt_output_append_string>
  /* Append Protocol level */
  mqtt_output_append_u8(&client->output, 4);
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	33ec      	adds	r3, #236	; 0xec
 8011c50:	2104      	movs	r1, #4
 8011c52:	4618      	mov	r0, r3
 8011c54:	f7fe fe40 	bl	80108d8 <mqtt_output_append_u8>
  /* Append connect flags */
  mqtt_output_append_u8(&client->output, flags);
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	33ec      	adds	r3, #236	; 0xec
 8011c5c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011c60:	4611      	mov	r1, r2
 8011c62:	4618      	mov	r0, r3
 8011c64:	f7fe fe38 	bl	80108d8 <mqtt_output_append_u8>
  /* Append keep-alive */
  mqtt_output_append_u16(&client->output, client_info->keep_alive);
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8011c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c70:	899b      	ldrh	r3, [r3, #12]
 8011c72:	4619      	mov	r1, r3
 8011c74:	4610      	mov	r0, r2
 8011c76:	f7fe fe3e 	bl	80108f6 <mqtt_output_append_u16>
  /* Append client id */
  mqtt_output_append_string(&client->output, client_info->client_id, client_id_length);
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	8afa      	ldrh	r2, [r7, #22]
 8011c86:	4619      	mov	r1, r3
 8011c88:	f7fe fe6b 	bl	8010962 <mqtt_output_append_string>
  /* Append will message if used */
  if ((flags & MQTT_CONNECT_FLAG_WILL) != 0) {
 8011c8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011c90:	f003 0304 	and.w	r3, r3, #4
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d015      	beq.n	8011cc4 <mqtt_client_connect+0x478>
    mqtt_output_append_string(&client->output, client_info->will_topic, will_topic_len);
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ca0:	691b      	ldr	r3, [r3, #16]
 8011ca2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8011ca6:	b292      	uxth	r2, r2
 8011ca8:	4619      	mov	r1, r3
 8011caa:	f7fe fe5a 	bl	8010962 <mqtt_output_append_string>
    mqtt_output_append_string(&client->output, client_info->will_msg, will_msg_len);
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011cb6:	695b      	ldr	r3, [r3, #20]
 8011cb8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8011cbc:	b292      	uxth	r2, r2
 8011cbe:	4619      	mov	r1, r3
 8011cc0:	f7fe fe4f 	bl	8010962 <mqtt_output_append_string>
  }
  /* Append user name if given */
  if ((flags & MQTT_CONNECT_FLAG_USERNAME) != 0) {
 8011cc4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	da08      	bge.n	8011cde <mqtt_client_connect+0x492>
    mqtt_output_append_string(&client->output, client_info->client_user, client_user_len);
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011cd4:	685b      	ldr	r3, [r3, #4]
 8011cd6:	8bfa      	ldrh	r2, [r7, #30]
 8011cd8:	4619      	mov	r1, r3
 8011cda:	f7fe fe42 	bl	8010962 <mqtt_output_append_string>
  }
  /* Append password if given */
  if ((flags & MQTT_CONNECT_FLAG_PASSWORD) != 0) {
 8011cde:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d008      	beq.n	8011cfc <mqtt_client_connect+0x4b0>
    mqtt_output_append_string(&client->output, client_info->client_pass, client_pass_len);
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8011cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011cf2:	689b      	ldr	r3, [r3, #8]
 8011cf4:	8bba      	ldrh	r2, [r7, #28]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	f7fe fe33 	bl	8010962 <mqtt_output_append_string>
  }
  return ERR_OK;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	e00c      	b.n	8011d1a <mqtt_client_connect+0x4ce>
    goto tcp_fail;
 8011d00:	bf00      	nop
 8011d02:	e000      	b.n	8011d06 <mqtt_client_connect+0x4ba>
    goto tcp_fail;
 8011d04:	bf00      	nop

tcp_fail:
  altcp_abort(client->conn);
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	68db      	ldr	r3, [r3, #12]
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f002 fa4a 	bl	80141a4 <tcp_abort>
  client->conn = NULL;
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	2200      	movs	r2, #0
 8011d14:	60da      	str	r2, [r3, #12]
  return err;
 8011d16:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011d1a:	4618      	mov	r0, r3
 8011d1c:	3728      	adds	r7, #40	; 0x28
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}
 8011d22:	bf00      	nop
 8011d24:	080215b8 	.word	0x080215b8
 8011d28:	08021cd8 	.word	0x08021cd8
 8011d2c:	08021630 	.word	0x08021630
 8011d30:	08021ba0 	.word	0x08021ba0
 8011d34:	080248cc 	.word	0x080248cc
 8011d38:	08011419 	.word	0x08011419
 8011d3c:	080113a5 	.word	0x080113a5
 8011d40:	08021d14 	.word	0x08021d14

08011d44 <mqtt_disconnect>:
 * Disconnect from MQTT server
 * @param client MQTT client
 */
void
mqtt_disconnect(mqtt_client_t *client)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b082      	sub	sp, #8
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_disconnect: client != NULL", client);
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d106      	bne.n	8011d60 <mqtt_disconnect+0x1c>
 8011d52:	4b0b      	ldr	r3, [pc, #44]	; (8011d80 <mqtt_disconnect+0x3c>)
 8011d54:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8011d58:	490a      	ldr	r1, [pc, #40]	; (8011d84 <mqtt_disconnect+0x40>)
 8011d5a:	480b      	ldr	r0, [pc, #44]	; (8011d88 <mqtt_disconnect+0x44>)
 8011d5c:	f00c fd0a 	bl	801e774 <iprintf>
  /* If connection in not already closed */
  if (client->conn_state != TCP_DISCONNECTED) {
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	7a9b      	ldrb	r3, [r3, #10]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d006      	beq.n	8011d76 <mqtt_disconnect+0x32>
    /* Set conn_state before calling mqtt_close to prevent callback from being called */
    client->conn_state = TCP_DISCONNECTED;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	729a      	strb	r2, [r3, #10]
    mqtt_close(client, (mqtt_connection_status_t)0);
 8011d6e:	2100      	movs	r1, #0
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f7fe fea1 	bl	8010ab8 <mqtt_close>
  }
}
 8011d76:	bf00      	nop
 8011d78:	3708      	adds	r7, #8
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	bd80      	pop	{r7, pc}
 8011d7e:	bf00      	nop
 8011d80:	080215b8 	.word	0x080215b8
 8011d84:	08021d1c 	.word	0x08021d1c
 8011d88:	08021630 	.word	0x08021630

08011d8c <mqtt_client_is_connected>:
 * @param client MQTT client
 * @return 1 if connected to server, 0 otherwise
 */
u8_t
mqtt_client_is_connected(mqtt_client_t *client)
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b082      	sub	sp, #8
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_client_is_connected: client != NULL", client);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d106      	bne.n	8011da8 <mqtt_client_is_connected+0x1c>
 8011d9a:	4b09      	ldr	r3, [pc, #36]	; (8011dc0 <mqtt_client_is_connected+0x34>)
 8011d9c:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011da0:	4908      	ldr	r1, [pc, #32]	; (8011dc4 <mqtt_client_is_connected+0x38>)
 8011da2:	4809      	ldr	r0, [pc, #36]	; (8011dc8 <mqtt_client_is_connected+0x3c>)
 8011da4:	f00c fce6 	bl	801e774 <iprintf>
  return client->conn_state == MQTT_CONNECTED;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	7a9b      	ldrb	r3, [r3, #10]
 8011dac:	2b03      	cmp	r3, #3
 8011dae:	bf0c      	ite	eq
 8011db0:	2301      	moveq	r3, #1
 8011db2:	2300      	movne	r3, #0
 8011db4:	b2db      	uxtb	r3, r3
}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3708      	adds	r7, #8
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}
 8011dbe:	bf00      	nop
 8011dc0:	080215b8 	.word	0x080215b8
 8011dc4:	08021d3c 	.word	0x08021d3c
 8011dc8:	08021630 	.word	0x08021630

08011dcc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011dcc:	b480      	push	{r7}
 8011dce:	b083      	sub	sp, #12
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8011dd6:	88fb      	ldrh	r3, [r7, #6]
 8011dd8:	021b      	lsls	r3, r3, #8
 8011dda:	b21a      	sxth	r2, r3
 8011ddc:	88fb      	ldrh	r3, [r7, #6]
 8011dde:	0a1b      	lsrs	r3, r3, #8
 8011de0:	b29b      	uxth	r3, r3
 8011de2:	b21b      	sxth	r3, r3
 8011de4:	4313      	orrs	r3, r2
 8011de6:	b21b      	sxth	r3, r3
 8011de8:	b29b      	uxth	r3, r3
}
 8011dea:	4618      	mov	r0, r3
 8011dec:	370c      	adds	r7, #12
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr

08011df6 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8011df6:	b480      	push	{r7}
 8011df8:	b083      	sub	sp, #12
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	061a      	lsls	r2, r3, #24
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	021b      	lsls	r3, r3, #8
 8011e06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011e0a:	431a      	orrs	r2, r3
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	0a1b      	lsrs	r3, r3, #8
 8011e10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011e14:	431a      	orrs	r2, r3
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	0e1b      	lsrs	r3, r3, #24
 8011e1a:	4313      	orrs	r3, r2
}
 8011e1c:	4618      	mov	r0, r3
 8011e1e:	370c      	adds	r7, #12
 8011e20:	46bd      	mov	sp, r7
 8011e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e26:	4770      	bx	lr

08011e28 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b082      	sub	sp, #8
 8011e2c:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8011e2e:	2300      	movs	r3, #0
 8011e30:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8011e32:	f00a ff1b 	bl	801cc6c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8011e36:	f000 f8d1 	bl	8011fdc <mem_init>
  memp_init();
 8011e3a:	f000 fc35 	bl	80126a8 <memp_init>
  pbuf_init();
  netif_init();
 8011e3e:	f000 fd41 	bl	80128c4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011e42:	f008 f8c9 	bl	8019fd8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011e46:	f001 feb3 	bl	8013bb0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011e4a:	f007 ffd1 	bl	8019df0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011e4e:	bf00      	nop
 8011e50:	3708      	adds	r7, #8
 8011e52:	46bd      	mov	sp, r7
 8011e54:	bd80      	pop	{r7, pc}
	...

08011e58 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011e58:	b480      	push	{r7}
 8011e5a:	b083      	sub	sp, #12
 8011e5c:	af00      	add	r7, sp, #0
 8011e5e:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 8011e60:	4b04      	ldr	r3, [pc, #16]	; (8011e74 <ptr_to_mem+0x1c>)
 8011e62:	681a      	ldr	r2, [r3, #0]
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	4413      	add	r3, r2
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	370c      	adds	r7, #12
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e72:	4770      	bx	lr
 8011e74:	20067de4 	.word	0x20067de4

08011e78 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011e78:	b480      	push	{r7}
 8011e7a:	b083      	sub	sp, #12
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011e80:	4b04      	ldr	r3, [pc, #16]	; (8011e94 <mem_to_ptr+0x1c>)
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	687a      	ldr	r2, [r7, #4]
 8011e86:	1ad3      	subs	r3, r2, r3
}
 8011e88:	4618      	mov	r0, r3
 8011e8a:	370c      	adds	r7, #12
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e92:	4770      	bx	lr
 8011e94:	20067de4 	.word	0x20067de4

08011e98 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011e98:	b590      	push	{r4, r7, lr}
 8011e9a:	b085      	sub	sp, #20
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011ea0:	4b45      	ldr	r3, [pc, #276]	; (8011fb8 <plug_holes+0x120>)
 8011ea2:	681b      	ldr	r3, [r3, #0]
 8011ea4:	687a      	ldr	r2, [r7, #4]
 8011ea6:	429a      	cmp	r2, r3
 8011ea8:	d206      	bcs.n	8011eb8 <plug_holes+0x20>
 8011eaa:	4b44      	ldr	r3, [pc, #272]	; (8011fbc <plug_holes+0x124>)
 8011eac:	f240 12df 	movw	r2, #479	; 0x1df
 8011eb0:	4943      	ldr	r1, [pc, #268]	; (8011fc0 <plug_holes+0x128>)
 8011eb2:	4844      	ldr	r0, [pc, #272]	; (8011fc4 <plug_holes+0x12c>)
 8011eb4:	f00c fc5e 	bl	801e774 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011eb8:	4b43      	ldr	r3, [pc, #268]	; (8011fc8 <plug_holes+0x130>)
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	687a      	ldr	r2, [r7, #4]
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d306      	bcc.n	8011ed0 <plug_holes+0x38>
 8011ec2:	4b3e      	ldr	r3, [pc, #248]	; (8011fbc <plug_holes+0x124>)
 8011ec4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011ec8:	4940      	ldr	r1, [pc, #256]	; (8011fcc <plug_holes+0x134>)
 8011eca:	483e      	ldr	r0, [pc, #248]	; (8011fc4 <plug_holes+0x12c>)
 8011ecc:	f00c fc52 	bl	801e774 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	7a1b      	ldrb	r3, [r3, #8]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d006      	beq.n	8011ee6 <plug_holes+0x4e>
 8011ed8:	4b38      	ldr	r3, [pc, #224]	; (8011fbc <plug_holes+0x124>)
 8011eda:	f240 12e1 	movw	r2, #481	; 0x1e1
 8011ede:	493c      	ldr	r1, [pc, #240]	; (8011fd0 <plug_holes+0x138>)
 8011ee0:	4838      	ldr	r0, [pc, #224]	; (8011fc4 <plug_holes+0x12c>)
 8011ee2:	f00c fc47 	bl	801e774 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011eee:	d906      	bls.n	8011efe <plug_holes+0x66>
 8011ef0:	4b32      	ldr	r3, [pc, #200]	; (8011fbc <plug_holes+0x124>)
 8011ef2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8011ef6:	4937      	ldr	r1, [pc, #220]	; (8011fd4 <plug_holes+0x13c>)
 8011ef8:	4832      	ldr	r0, [pc, #200]	; (8011fc4 <plug_holes+0x12c>)
 8011efa:	f00c fc3b 	bl	801e774 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	4618      	mov	r0, r3
 8011f04:	f7ff ffa8 	bl	8011e58 <ptr_to_mem>
 8011f08:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011f0a:	687a      	ldr	r2, [r7, #4]
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d024      	beq.n	8011f5c <plug_holes+0xc4>
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	7a1b      	ldrb	r3, [r3, #8]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d120      	bne.n	8011f5c <plug_holes+0xc4>
 8011f1a:	4b2b      	ldr	r3, [pc, #172]	; (8011fc8 <plug_holes+0x130>)
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	68fa      	ldr	r2, [r7, #12]
 8011f20:	429a      	cmp	r2, r3
 8011f22:	d01b      	beq.n	8011f5c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011f24:	4b2c      	ldr	r3, [pc, #176]	; (8011fd8 <plug_holes+0x140>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	68fa      	ldr	r2, [r7, #12]
 8011f2a:	429a      	cmp	r2, r3
 8011f2c:	d102      	bne.n	8011f34 <plug_holes+0x9c>
      lfree = mem;
 8011f2e:	4a2a      	ldr	r2, [pc, #168]	; (8011fd8 <plug_holes+0x140>)
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	681a      	ldr	r2, [r3, #0]
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011f44:	d00a      	beq.n	8011f5c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	f7ff ff84 	bl	8011e58 <ptr_to_mem>
 8011f50:	4604      	mov	r4, r0
 8011f52:	6878      	ldr	r0, [r7, #4]
 8011f54:	f7ff ff90 	bl	8011e78 <mem_to_ptr>
 8011f58:	4603      	mov	r3, r0
 8011f5a:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	685b      	ldr	r3, [r3, #4]
 8011f60:	4618      	mov	r0, r3
 8011f62:	f7ff ff79 	bl	8011e58 <ptr_to_mem>
 8011f66:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011f68:	68ba      	ldr	r2, [r7, #8]
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d01f      	beq.n	8011fb0 <plug_holes+0x118>
 8011f70:	68bb      	ldr	r3, [r7, #8]
 8011f72:	7a1b      	ldrb	r3, [r3, #8]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d11b      	bne.n	8011fb0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011f78:	4b17      	ldr	r3, [pc, #92]	; (8011fd8 <plug_holes+0x140>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	687a      	ldr	r2, [r7, #4]
 8011f7e:	429a      	cmp	r2, r3
 8011f80:	d102      	bne.n	8011f88 <plug_holes+0xf0>
      lfree = pmem;
 8011f82:	4a15      	ldr	r2, [pc, #84]	; (8011fd8 <plug_holes+0x140>)
 8011f84:	68bb      	ldr	r3, [r7, #8]
 8011f86:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	681a      	ldr	r2, [r3, #0]
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011f98:	d00a      	beq.n	8011fb0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	f7ff ff5a 	bl	8011e58 <ptr_to_mem>
 8011fa4:	4604      	mov	r4, r0
 8011fa6:	68b8      	ldr	r0, [r7, #8]
 8011fa8:	f7ff ff66 	bl	8011e78 <mem_to_ptr>
 8011fac:	4603      	mov	r3, r0
 8011fae:	6063      	str	r3, [r4, #4]
    }
  }
}
 8011fb0:	bf00      	nop
 8011fb2:	3714      	adds	r7, #20
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd90      	pop	{r4, r7, pc}
 8011fb8:	20067de4 	.word	0x20067de4
 8011fbc:	08021d68 	.word	0x08021d68
 8011fc0:	08021d98 	.word	0x08021d98
 8011fc4:	08021db0 	.word	0x08021db0
 8011fc8:	20067de8 	.word	0x20067de8
 8011fcc:	08021dd8 	.word	0x08021dd8
 8011fd0:	08021df4 	.word	0x08021df4
 8011fd4:	08021e10 	.word	0x08021e10
 8011fd8:	20067df0 	.word	0x20067df0

08011fdc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011fdc:	b580      	push	{r7, lr}
 8011fde:	b082      	sub	sp, #8
 8011fe0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011fe2:	4b1f      	ldr	r3, [pc, #124]	; (8012060 <mem_init+0x84>)
 8011fe4:	3303      	adds	r3, #3
 8011fe6:	f023 0303 	bic.w	r3, r3, #3
 8011fea:	461a      	mov	r2, r3
 8011fec:	4b1d      	ldr	r3, [pc, #116]	; (8012064 <mem_init+0x88>)
 8011fee:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011ff0:	4b1c      	ldr	r3, [pc, #112]	; (8012064 <mem_init+0x88>)
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011ffc:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	2200      	movs	r2, #0
 8012002:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	2200      	movs	r2, #0
 8012008:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801200a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801200e:	f7ff ff23 	bl	8011e58 <ptr_to_mem>
 8012012:	4603      	mov	r3, r0
 8012014:	4a14      	ldr	r2, [pc, #80]	; (8012068 <mem_init+0x8c>)
 8012016:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8012018:	4b13      	ldr	r3, [pc, #76]	; (8012068 <mem_init+0x8c>)
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	2201      	movs	r2, #1
 801201e:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 8012020:	4b11      	ldr	r3, [pc, #68]	; (8012068 <mem_init+0x8c>)
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8012028:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801202a:	4b0f      	ldr	r3, [pc, #60]	; (8012068 <mem_init+0x8c>)
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8012032:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8012034:	4b0b      	ldr	r3, [pc, #44]	; (8012064 <mem_init+0x88>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	4a0c      	ldr	r2, [pc, #48]	; (801206c <mem_init+0x90>)
 801203a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801203c:	480c      	ldr	r0, [pc, #48]	; (8012070 <mem_init+0x94>)
 801203e:	f00a fe23 	bl	801cc88 <sys_mutex_new>
 8012042:	4603      	mov	r3, r0
 8012044:	2b00      	cmp	r3, #0
 8012046:	d006      	beq.n	8012056 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8012048:	4b0a      	ldr	r3, [pc, #40]	; (8012074 <mem_init+0x98>)
 801204a:	f240 221f 	movw	r2, #543	; 0x21f
 801204e:	490a      	ldr	r1, [pc, #40]	; (8012078 <mem_init+0x9c>)
 8012050:	480a      	ldr	r0, [pc, #40]	; (801207c <mem_init+0xa0>)
 8012052:	f00c fb8f 	bl	801e774 <iprintf>
  }
}
 8012056:	bf00      	nop
 8012058:	3708      	adds	r7, #8
 801205a:	46bd      	mov	sp, r7
 801205c:	bd80      	pop	{r7, pc}
 801205e:	bf00      	nop
 8012060:	20057dc8 	.word	0x20057dc8
 8012064:	20067de4 	.word	0x20067de4
 8012068:	20067de8 	.word	0x20067de8
 801206c:	20067df0 	.word	0x20067df0
 8012070:	20067dec 	.word	0x20067dec
 8012074:	08021d68 	.word	0x08021d68
 8012078:	08021e3c 	.word	0x08021e3c
 801207c:	08021db0 	.word	0x08021db0

08012080 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b086      	sub	sp, #24
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8012088:	6878      	ldr	r0, [r7, #4]
 801208a:	f7ff fef5 	bl	8011e78 <mem_to_ptr>
 801208e:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	4618      	mov	r0, r3
 8012096:	f7ff fedf 	bl	8011e58 <ptr_to_mem>
 801209a:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	685b      	ldr	r3, [r3, #4]
 80120a0:	4618      	mov	r0, r3
 80120a2:	f7ff fed9 	bl	8011e58 <ptr_to_mem>
 80120a6:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80120b0:	d818      	bhi.n	80120e4 <mem_link_valid+0x64>
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	685b      	ldr	r3, [r3, #4]
 80120b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80120ba:	d813      	bhi.n	80120e4 <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80120c0:	697a      	ldr	r2, [r7, #20]
 80120c2:	429a      	cmp	r2, r3
 80120c4:	d004      	beq.n	80120d0 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	697a      	ldr	r2, [r7, #20]
 80120cc:	429a      	cmp	r2, r3
 80120ce:	d109      	bne.n	80120e4 <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80120d0:	4b08      	ldr	r3, [pc, #32]	; (80120f4 <mem_link_valid+0x74>)
 80120d2:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80120d4:	693a      	ldr	r2, [r7, #16]
 80120d6:	429a      	cmp	r2, r3
 80120d8:	d006      	beq.n	80120e8 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80120da:	693b      	ldr	r3, [r7, #16]
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	697a      	ldr	r2, [r7, #20]
 80120e0:	429a      	cmp	r2, r3
 80120e2:	d001      	beq.n	80120e8 <mem_link_valid+0x68>
    return 0;
 80120e4:	2300      	movs	r3, #0
 80120e6:	e000      	b.n	80120ea <mem_link_valid+0x6a>
  }
  return 1;
 80120e8:	2301      	movs	r3, #1
}
 80120ea:	4618      	mov	r0, r3
 80120ec:	3718      	adds	r7, #24
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}
 80120f2:	bf00      	nop
 80120f4:	20067de8 	.word	0x20067de8

080120f8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b088      	sub	sp, #32
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d070      	beq.n	80121e8 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	f003 0303 	and.w	r3, r3, #3
 801210c:	2b00      	cmp	r3, #0
 801210e:	d00d      	beq.n	801212c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8012110:	4b37      	ldr	r3, [pc, #220]	; (80121f0 <mem_free+0xf8>)
 8012112:	f240 2273 	movw	r2, #627	; 0x273
 8012116:	4937      	ldr	r1, [pc, #220]	; (80121f4 <mem_free+0xfc>)
 8012118:	4837      	ldr	r0, [pc, #220]	; (80121f8 <mem_free+0x100>)
 801211a:	f00c fb2b 	bl	801e774 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801211e:	f00a fe11 	bl	801cd44 <sys_arch_protect>
 8012122:	60f8      	str	r0, [r7, #12]
 8012124:	68f8      	ldr	r0, [r7, #12]
 8012126:	f00a fe1b 	bl	801cd60 <sys_arch_unprotect>
    return;
 801212a:	e05e      	b.n	80121ea <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	3b0c      	subs	r3, #12
 8012130:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8012132:	4b32      	ldr	r3, [pc, #200]	; (80121fc <mem_free+0x104>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	69fa      	ldr	r2, [r7, #28]
 8012138:	429a      	cmp	r2, r3
 801213a:	d306      	bcc.n	801214a <mem_free+0x52>
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	f103 020c 	add.w	r2, r3, #12
 8012142:	4b2f      	ldr	r3, [pc, #188]	; (8012200 <mem_free+0x108>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	429a      	cmp	r2, r3
 8012148:	d90d      	bls.n	8012166 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801214a:	4b29      	ldr	r3, [pc, #164]	; (80121f0 <mem_free+0xf8>)
 801214c:	f240 227f 	movw	r2, #639	; 0x27f
 8012150:	492c      	ldr	r1, [pc, #176]	; (8012204 <mem_free+0x10c>)
 8012152:	4829      	ldr	r0, [pc, #164]	; (80121f8 <mem_free+0x100>)
 8012154:	f00c fb0e 	bl	801e774 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012158:	f00a fdf4 	bl	801cd44 <sys_arch_protect>
 801215c:	6138      	str	r0, [r7, #16]
 801215e:	6938      	ldr	r0, [r7, #16]
 8012160:	f00a fdfe 	bl	801cd60 <sys_arch_unprotect>
    return;
 8012164:	e041      	b.n	80121ea <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8012166:	4828      	ldr	r0, [pc, #160]	; (8012208 <mem_free+0x110>)
 8012168:	f00a fdaa 	bl	801ccc0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801216c:	69fb      	ldr	r3, [r7, #28]
 801216e:	7a1b      	ldrb	r3, [r3, #8]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d110      	bne.n	8012196 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8012174:	4b1e      	ldr	r3, [pc, #120]	; (80121f0 <mem_free+0xf8>)
 8012176:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801217a:	4924      	ldr	r1, [pc, #144]	; (801220c <mem_free+0x114>)
 801217c:	481e      	ldr	r0, [pc, #120]	; (80121f8 <mem_free+0x100>)
 801217e:	f00c faf9 	bl	801e774 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8012182:	4821      	ldr	r0, [pc, #132]	; (8012208 <mem_free+0x110>)
 8012184:	f00a fdab 	bl	801ccde <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012188:	f00a fddc 	bl	801cd44 <sys_arch_protect>
 801218c:	6178      	str	r0, [r7, #20]
 801218e:	6978      	ldr	r0, [r7, #20]
 8012190:	f00a fde6 	bl	801cd60 <sys_arch_unprotect>
    return;
 8012194:	e029      	b.n	80121ea <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8012196:	69f8      	ldr	r0, [r7, #28]
 8012198:	f7ff ff72 	bl	8012080 <mem_link_valid>
 801219c:	4603      	mov	r3, r0
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d110      	bne.n	80121c4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80121a2:	4b13      	ldr	r3, [pc, #76]	; (80121f0 <mem_free+0xf8>)
 80121a4:	f240 2295 	movw	r2, #661	; 0x295
 80121a8:	4919      	ldr	r1, [pc, #100]	; (8012210 <mem_free+0x118>)
 80121aa:	4813      	ldr	r0, [pc, #76]	; (80121f8 <mem_free+0x100>)
 80121ac:	f00c fae2 	bl	801e774 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80121b0:	4815      	ldr	r0, [pc, #84]	; (8012208 <mem_free+0x110>)
 80121b2:	f00a fd94 	bl	801ccde <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80121b6:	f00a fdc5 	bl	801cd44 <sys_arch_protect>
 80121ba:	61b8      	str	r0, [r7, #24]
 80121bc:	69b8      	ldr	r0, [r7, #24]
 80121be:	f00a fdcf 	bl	801cd60 <sys_arch_unprotect>
    return;
 80121c2:	e012      	b.n	80121ea <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80121c4:	69fb      	ldr	r3, [r7, #28]
 80121c6:	2200      	movs	r2, #0
 80121c8:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 80121ca:	4b12      	ldr	r3, [pc, #72]	; (8012214 <mem_free+0x11c>)
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	69fa      	ldr	r2, [r7, #28]
 80121d0:	429a      	cmp	r2, r3
 80121d2:	d202      	bcs.n	80121da <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80121d4:	4a0f      	ldr	r2, [pc, #60]	; (8012214 <mem_free+0x11c>)
 80121d6:	69fb      	ldr	r3, [r7, #28]
 80121d8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80121da:	69f8      	ldr	r0, [r7, #28]
 80121dc:	f7ff fe5c 	bl	8011e98 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80121e0:	4809      	ldr	r0, [pc, #36]	; (8012208 <mem_free+0x110>)
 80121e2:	f00a fd7c 	bl	801ccde <sys_mutex_unlock>
 80121e6:	e000      	b.n	80121ea <mem_free+0xf2>
    return;
 80121e8:	bf00      	nop
}
 80121ea:	3720      	adds	r7, #32
 80121ec:	46bd      	mov	sp, r7
 80121ee:	bd80      	pop	{r7, pc}
 80121f0:	08021d68 	.word	0x08021d68
 80121f4:	08021e58 	.word	0x08021e58
 80121f8:	08021db0 	.word	0x08021db0
 80121fc:	20067de4 	.word	0x20067de4
 8012200:	20067de8 	.word	0x20067de8
 8012204:	08021e7c 	.word	0x08021e7c
 8012208:	20067dec 	.word	0x20067dec
 801220c:	08021e98 	.word	0x08021e98
 8012210:	08021ec0 	.word	0x08021ec0
 8012214:	20067df0 	.word	0x20067df0

08012218 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b08a      	sub	sp, #40	; 0x28
 801221c:	af00      	add	r7, sp, #0
 801221e:	6078      	str	r0, [r7, #4]
 8012220:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8012222:	683b      	ldr	r3, [r7, #0]
 8012224:	3303      	adds	r3, #3
 8012226:	f023 0303 	bic.w	r3, r3, #3
 801222a:	627b      	str	r3, [r7, #36]	; 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 801222c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801222e:	2b0b      	cmp	r3, #11
 8012230:	d801      	bhi.n	8012236 <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8012232:	230c      	movs	r3, #12
 8012234:	627b      	str	r3, [r7, #36]	; 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8012236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801223c:	d803      	bhi.n	8012246 <mem_trim+0x2e>
 801223e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	429a      	cmp	r2, r3
 8012244:	d201      	bcs.n	801224a <mem_trim+0x32>
    return NULL;
 8012246:	2300      	movs	r3, #0
 8012248:	e0d0      	b.n	80123ec <mem_trim+0x1d4>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801224a:	4b6a      	ldr	r3, [pc, #424]	; (80123f4 <mem_trim+0x1dc>)
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	687a      	ldr	r2, [r7, #4]
 8012250:	429a      	cmp	r2, r3
 8012252:	d304      	bcc.n	801225e <mem_trim+0x46>
 8012254:	4b68      	ldr	r3, [pc, #416]	; (80123f8 <mem_trim+0x1e0>)
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	687a      	ldr	r2, [r7, #4]
 801225a:	429a      	cmp	r2, r3
 801225c:	d306      	bcc.n	801226c <mem_trim+0x54>
 801225e:	4b67      	ldr	r3, [pc, #412]	; (80123fc <mem_trim+0x1e4>)
 8012260:	f240 22d1 	movw	r2, #721	; 0x2d1
 8012264:	4966      	ldr	r1, [pc, #408]	; (8012400 <mem_trim+0x1e8>)
 8012266:	4867      	ldr	r0, [pc, #412]	; (8012404 <mem_trim+0x1ec>)
 8012268:	f00c fa84 	bl	801e774 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801226c:	4b61      	ldr	r3, [pc, #388]	; (80123f4 <mem_trim+0x1dc>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	687a      	ldr	r2, [r7, #4]
 8012272:	429a      	cmp	r2, r3
 8012274:	d304      	bcc.n	8012280 <mem_trim+0x68>
 8012276:	4b60      	ldr	r3, [pc, #384]	; (80123f8 <mem_trim+0x1e0>)
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	687a      	ldr	r2, [r7, #4]
 801227c:	429a      	cmp	r2, r3
 801227e:	d307      	bcc.n	8012290 <mem_trim+0x78>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012280:	f00a fd60 	bl	801cd44 <sys_arch_protect>
 8012284:	60b8      	str	r0, [r7, #8]
 8012286:	68b8      	ldr	r0, [r7, #8]
 8012288:	f00a fd6a 	bl	801cd60 <sys_arch_unprotect>
    return rmem;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	e0ad      	b.n	80123ec <mem_trim+0x1d4>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	3b0c      	subs	r3, #12
 8012294:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8012296:	6a38      	ldr	r0, [r7, #32]
 8012298:	f7ff fdee 	bl	8011e78 <mem_to_ptr>
 801229c:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801229e:	6a3b      	ldr	r3, [r7, #32]
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	69fb      	ldr	r3, [r7, #28]
 80122a4:	1ad3      	subs	r3, r2, r3
 80122a6:	3b0c      	subs	r3, #12
 80122a8:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80122aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80122ac:	69bb      	ldr	r3, [r7, #24]
 80122ae:	429a      	cmp	r2, r3
 80122b0:	d906      	bls.n	80122c0 <mem_trim+0xa8>
 80122b2:	4b52      	ldr	r3, [pc, #328]	; (80123fc <mem_trim+0x1e4>)
 80122b4:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80122b8:	4953      	ldr	r1, [pc, #332]	; (8012408 <mem_trim+0x1f0>)
 80122ba:	4852      	ldr	r0, [pc, #328]	; (8012404 <mem_trim+0x1ec>)
 80122bc:	f00c fa5a 	bl	801e774 <iprintf>
  if (newsize > size) {
 80122c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80122c2:	69bb      	ldr	r3, [r7, #24]
 80122c4:	429a      	cmp	r2, r3
 80122c6:	d901      	bls.n	80122cc <mem_trim+0xb4>
    /* not supported */
    return NULL;
 80122c8:	2300      	movs	r3, #0
 80122ca:	e08f      	b.n	80123ec <mem_trim+0x1d4>
  }
  if (newsize == size) {
 80122cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80122ce:	69bb      	ldr	r3, [r7, #24]
 80122d0:	429a      	cmp	r2, r3
 80122d2:	d101      	bne.n	80122d8 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	e089      	b.n	80123ec <mem_trim+0x1d4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80122d8:	484c      	ldr	r0, [pc, #304]	; (801240c <mem_trim+0x1f4>)
 80122da:	f00a fcf1 	bl	801ccc0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80122de:	6a3b      	ldr	r3, [r7, #32]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	4618      	mov	r0, r3
 80122e4:	f7ff fdb8 	bl	8011e58 <ptr_to_mem>
 80122e8:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 80122ea:	697b      	ldr	r3, [r7, #20]
 80122ec:	7a1b      	ldrb	r3, [r3, #8]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d13c      	bne.n	801236c <mem_trim+0x154>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80122f2:	6a3b      	ldr	r3, [r7, #32]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80122fa:	d106      	bne.n	801230a <mem_trim+0xf2>
 80122fc:	4b3f      	ldr	r3, [pc, #252]	; (80123fc <mem_trim+0x1e4>)
 80122fe:	f240 22f5 	movw	r2, #757	; 0x2f5
 8012302:	4943      	ldr	r1, [pc, #268]	; (8012410 <mem_trim+0x1f8>)
 8012304:	483f      	ldr	r0, [pc, #252]	; (8012404 <mem_trim+0x1ec>)
 8012306:	f00c fa35 	bl	801e774 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801230a:	697b      	ldr	r3, [r7, #20]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012310:	69fa      	ldr	r2, [r7, #28]
 8012312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012314:	4413      	add	r3, r2
 8012316:	330c      	adds	r3, #12
 8012318:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 801231a:	4b3e      	ldr	r3, [pc, #248]	; (8012414 <mem_trim+0x1fc>)
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	697a      	ldr	r2, [r7, #20]
 8012320:	429a      	cmp	r2, r3
 8012322:	d105      	bne.n	8012330 <mem_trim+0x118>
      lfree = ptr_to_mem(ptr2);
 8012324:	6938      	ldr	r0, [r7, #16]
 8012326:	f7ff fd97 	bl	8011e58 <ptr_to_mem>
 801232a:	4603      	mov	r3, r0
 801232c:	4a39      	ldr	r2, [pc, #228]	; (8012414 <mem_trim+0x1fc>)
 801232e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8012330:	6938      	ldr	r0, [r7, #16]
 8012332:	f7ff fd91 	bl	8011e58 <ptr_to_mem>
 8012336:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 8012338:	697b      	ldr	r3, [r7, #20]
 801233a:	2200      	movs	r2, #0
 801233c:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 801233e:	697b      	ldr	r3, [r7, #20]
 8012340:	68fa      	ldr	r2, [r7, #12]
 8012342:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8012344:	697b      	ldr	r3, [r7, #20]
 8012346:	69fa      	ldr	r2, [r7, #28]
 8012348:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 801234a:	6a3b      	ldr	r3, [r7, #32]
 801234c:	693a      	ldr	r2, [r7, #16]
 801234e:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012350:	697b      	ldr	r3, [r7, #20]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012358:	d044      	beq.n	80123e4 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801235a:	697b      	ldr	r3, [r7, #20]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	4618      	mov	r0, r3
 8012360:	f7ff fd7a 	bl	8011e58 <ptr_to_mem>
 8012364:	4602      	mov	r2, r0
 8012366:	693b      	ldr	r3, [r7, #16]
 8012368:	6053      	str	r3, [r2, #4]
 801236a:	e03b      	b.n	80123e4 <mem_trim+0x1cc>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801236e:	3318      	adds	r3, #24
 8012370:	69ba      	ldr	r2, [r7, #24]
 8012372:	429a      	cmp	r2, r3
 8012374:	d336      	bcc.n	80123e4 <mem_trim+0x1cc>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012376:	69fa      	ldr	r2, [r7, #28]
 8012378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801237a:	4413      	add	r3, r2
 801237c:	330c      	adds	r3, #12
 801237e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012380:	6a3b      	ldr	r3, [r7, #32]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012388:	d106      	bne.n	8012398 <mem_trim+0x180>
 801238a:	4b1c      	ldr	r3, [pc, #112]	; (80123fc <mem_trim+0x1e4>)
 801238c:	f240 3216 	movw	r2, #790	; 0x316
 8012390:	491f      	ldr	r1, [pc, #124]	; (8012410 <mem_trim+0x1f8>)
 8012392:	481c      	ldr	r0, [pc, #112]	; (8012404 <mem_trim+0x1ec>)
 8012394:	f00c f9ee 	bl	801e774 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012398:	6938      	ldr	r0, [r7, #16]
 801239a:	f7ff fd5d 	bl	8011e58 <ptr_to_mem>
 801239e:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 80123a0:	4b1c      	ldr	r3, [pc, #112]	; (8012414 <mem_trim+0x1fc>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	697a      	ldr	r2, [r7, #20]
 80123a6:	429a      	cmp	r2, r3
 80123a8:	d202      	bcs.n	80123b0 <mem_trim+0x198>
      lfree = mem2;
 80123aa:	4a1a      	ldr	r2, [pc, #104]	; (8012414 <mem_trim+0x1fc>)
 80123ac:	697b      	ldr	r3, [r7, #20]
 80123ae:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80123b0:	697b      	ldr	r3, [r7, #20]
 80123b2:	2200      	movs	r2, #0
 80123b4:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 80123b6:	6a3b      	ldr	r3, [r7, #32]
 80123b8:	681a      	ldr	r2, [r3, #0]
 80123ba:	697b      	ldr	r3, [r7, #20]
 80123bc:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 80123be:	697b      	ldr	r3, [r7, #20]
 80123c0:	69fa      	ldr	r2, [r7, #28]
 80123c2:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 80123c4:	6a3b      	ldr	r3, [r7, #32]
 80123c6:	693a      	ldr	r2, [r7, #16]
 80123c8:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80123ca:	697b      	ldr	r3, [r7, #20]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80123d2:	d007      	beq.n	80123e4 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80123d4:	697b      	ldr	r3, [r7, #20]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	4618      	mov	r0, r3
 80123da:	f7ff fd3d 	bl	8011e58 <ptr_to_mem>
 80123de:	4602      	mov	r2, r0
 80123e0:	693b      	ldr	r3, [r7, #16]
 80123e2:	6053      	str	r3, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80123e4:	4809      	ldr	r0, [pc, #36]	; (801240c <mem_trim+0x1f4>)
 80123e6:	f00a fc7a 	bl	801ccde <sys_mutex_unlock>
  return rmem;
 80123ea:	687b      	ldr	r3, [r7, #4]
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3728      	adds	r7, #40	; 0x28
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}
 80123f4:	20067de4 	.word	0x20067de4
 80123f8:	20067de8 	.word	0x20067de8
 80123fc:	08021d68 	.word	0x08021d68
 8012400:	08021ef4 	.word	0x08021ef4
 8012404:	08021db0 	.word	0x08021db0
 8012408:	08021f0c 	.word	0x08021f0c
 801240c:	20067dec 	.word	0x20067dec
 8012410:	08021f2c 	.word	0x08021f2c
 8012414:	20067df0 	.word	0x20067df0

08012418 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012418:	b580      	push	{r7, lr}
 801241a:	b088      	sub	sp, #32
 801241c:	af00      	add	r7, sp, #0
 801241e:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	2b00      	cmp	r3, #0
 8012424:	d101      	bne.n	801242a <mem_malloc+0x12>
    return NULL;
 8012426:	2300      	movs	r3, #0
 8012428:	e0d9      	b.n	80125de <mem_malloc+0x1c6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	3303      	adds	r3, #3
 801242e:	f023 0303 	bic.w	r3, r3, #3
 8012432:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 8012434:	69bb      	ldr	r3, [r7, #24]
 8012436:	2b0b      	cmp	r3, #11
 8012438:	d801      	bhi.n	801243e <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801243a:	230c      	movs	r3, #12
 801243c:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801243e:	69bb      	ldr	r3, [r7, #24]
 8012440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012444:	d803      	bhi.n	801244e <mem_malloc+0x36>
 8012446:	69ba      	ldr	r2, [r7, #24]
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	429a      	cmp	r2, r3
 801244c:	d201      	bcs.n	8012452 <mem_malloc+0x3a>
    return NULL;
 801244e:	2300      	movs	r3, #0
 8012450:	e0c5      	b.n	80125de <mem_malloc+0x1c6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012452:	4865      	ldr	r0, [pc, #404]	; (80125e8 <mem_malloc+0x1d0>)
 8012454:	f00a fc34 	bl	801ccc0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012458:	4b64      	ldr	r3, [pc, #400]	; (80125ec <mem_malloc+0x1d4>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	4618      	mov	r0, r3
 801245e:	f7ff fd0b 	bl	8011e78 <mem_to_ptr>
 8012462:	61f8      	str	r0, [r7, #28]
 8012464:	e0b0      	b.n	80125c8 <mem_malloc+0x1b0>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8012466:	69f8      	ldr	r0, [r7, #28]
 8012468:	f7ff fcf6 	bl	8011e58 <ptr_to_mem>
 801246c:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801246e:	693b      	ldr	r3, [r7, #16]
 8012470:	7a1b      	ldrb	r3, [r3, #8]
 8012472:	2b00      	cmp	r3, #0
 8012474:	f040 80a2 	bne.w	80125bc <mem_malloc+0x1a4>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012478:	693b      	ldr	r3, [r7, #16]
 801247a:	681a      	ldr	r2, [r3, #0]
 801247c:	69fb      	ldr	r3, [r7, #28]
 801247e:	1ad3      	subs	r3, r2, r3
 8012480:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 8012482:	69ba      	ldr	r2, [r7, #24]
 8012484:	429a      	cmp	r2, r3
 8012486:	f200 8099 	bhi.w	80125bc <mem_malloc+0x1a4>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801248a:	693b      	ldr	r3, [r7, #16]
 801248c:	681a      	ldr	r2, [r3, #0]
 801248e:	69fb      	ldr	r3, [r7, #28]
 8012490:	1ad3      	subs	r3, r2, r3
 8012492:	f1a3 020c 	sub.w	r2, r3, #12
 8012496:	69bb      	ldr	r3, [r7, #24]
 8012498:	3318      	adds	r3, #24
 801249a:	429a      	cmp	r2, r3
 801249c:	d331      	bcc.n	8012502 <mem_malloc+0xea>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801249e:	69fa      	ldr	r2, [r7, #28]
 80124a0:	69bb      	ldr	r3, [r7, #24]
 80124a2:	4413      	add	r3, r2
 80124a4:	330c      	adds	r3, #12
 80124a6:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80124ae:	d106      	bne.n	80124be <mem_malloc+0xa6>
 80124b0:	4b4f      	ldr	r3, [pc, #316]	; (80125f0 <mem_malloc+0x1d8>)
 80124b2:	f240 3287 	movw	r2, #903	; 0x387
 80124b6:	494f      	ldr	r1, [pc, #316]	; (80125f4 <mem_malloc+0x1dc>)
 80124b8:	484f      	ldr	r0, [pc, #316]	; (80125f8 <mem_malloc+0x1e0>)
 80124ba:	f00c f95b 	bl	801e774 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80124be:	68f8      	ldr	r0, [r7, #12]
 80124c0:	f7ff fcca 	bl	8011e58 <ptr_to_mem>
 80124c4:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 80124c6:	68bb      	ldr	r3, [r7, #8]
 80124c8:	2200      	movs	r2, #0
 80124ca:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 80124cc:	693b      	ldr	r3, [r7, #16]
 80124ce:	681a      	ldr	r2, [r3, #0]
 80124d0:	68bb      	ldr	r3, [r7, #8]
 80124d2:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	69fa      	ldr	r2, [r7, #28]
 80124d8:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80124da:	693b      	ldr	r3, [r7, #16]
 80124dc:	68fa      	ldr	r2, [r7, #12]
 80124de:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	2201      	movs	r2, #1
 80124e4:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80124ee:	d00b      	beq.n	8012508 <mem_malloc+0xf0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80124f0:	68bb      	ldr	r3, [r7, #8]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	4618      	mov	r0, r3
 80124f6:	f7ff fcaf 	bl	8011e58 <ptr_to_mem>
 80124fa:	4602      	mov	r2, r0
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	6053      	str	r3, [r2, #4]
 8012500:	e002      	b.n	8012508 <mem_malloc+0xf0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012502:	693b      	ldr	r3, [r7, #16]
 8012504:	2201      	movs	r2, #1
 8012506:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8012508:	4b38      	ldr	r3, [pc, #224]	; (80125ec <mem_malloc+0x1d4>)
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	693a      	ldr	r2, [r7, #16]
 801250e:	429a      	cmp	r2, r3
 8012510:	d127      	bne.n	8012562 <mem_malloc+0x14a>
          struct mem *cur = lfree;
 8012512:	4b36      	ldr	r3, [pc, #216]	; (80125ec <mem_malloc+0x1d4>)
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8012518:	e005      	b.n	8012526 <mem_malloc+0x10e>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801251a:	697b      	ldr	r3, [r7, #20]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	4618      	mov	r0, r3
 8012520:	f7ff fc9a 	bl	8011e58 <ptr_to_mem>
 8012524:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 8012526:	697b      	ldr	r3, [r7, #20]
 8012528:	7a1b      	ldrb	r3, [r3, #8]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d004      	beq.n	8012538 <mem_malloc+0x120>
 801252e:	4b33      	ldr	r3, [pc, #204]	; (80125fc <mem_malloc+0x1e4>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	697a      	ldr	r2, [r7, #20]
 8012534:	429a      	cmp	r2, r3
 8012536:	d1f0      	bne.n	801251a <mem_malloc+0x102>
          }
          lfree = cur;
 8012538:	4a2c      	ldr	r2, [pc, #176]	; (80125ec <mem_malloc+0x1d4>)
 801253a:	697b      	ldr	r3, [r7, #20]
 801253c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801253e:	4b2b      	ldr	r3, [pc, #172]	; (80125ec <mem_malloc+0x1d4>)
 8012540:	681a      	ldr	r2, [r3, #0]
 8012542:	4b2e      	ldr	r3, [pc, #184]	; (80125fc <mem_malloc+0x1e4>)
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	429a      	cmp	r2, r3
 8012548:	d00b      	beq.n	8012562 <mem_malloc+0x14a>
 801254a:	4b28      	ldr	r3, [pc, #160]	; (80125ec <mem_malloc+0x1d4>)
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	7a1b      	ldrb	r3, [r3, #8]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d006      	beq.n	8012562 <mem_malloc+0x14a>
 8012554:	4b26      	ldr	r3, [pc, #152]	; (80125f0 <mem_malloc+0x1d8>)
 8012556:	f240 32b5 	movw	r2, #949	; 0x3b5
 801255a:	4929      	ldr	r1, [pc, #164]	; (8012600 <mem_malloc+0x1e8>)
 801255c:	4826      	ldr	r0, [pc, #152]	; (80125f8 <mem_malloc+0x1e0>)
 801255e:	f00c f909 	bl	801e774 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012562:	4821      	ldr	r0, [pc, #132]	; (80125e8 <mem_malloc+0x1d0>)
 8012564:	f00a fbbb 	bl	801ccde <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012568:	693a      	ldr	r2, [r7, #16]
 801256a:	69bb      	ldr	r3, [r7, #24]
 801256c:	4413      	add	r3, r2
 801256e:	330c      	adds	r3, #12
 8012570:	4a22      	ldr	r2, [pc, #136]	; (80125fc <mem_malloc+0x1e4>)
 8012572:	6812      	ldr	r2, [r2, #0]
 8012574:	4293      	cmp	r3, r2
 8012576:	d906      	bls.n	8012586 <mem_malloc+0x16e>
 8012578:	4b1d      	ldr	r3, [pc, #116]	; (80125f0 <mem_malloc+0x1d8>)
 801257a:	f240 32b9 	movw	r2, #953	; 0x3b9
 801257e:	4921      	ldr	r1, [pc, #132]	; (8012604 <mem_malloc+0x1ec>)
 8012580:	481d      	ldr	r0, [pc, #116]	; (80125f8 <mem_malloc+0x1e0>)
 8012582:	f00c f8f7 	bl	801e774 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012586:	693b      	ldr	r3, [r7, #16]
 8012588:	f003 0303 	and.w	r3, r3, #3
 801258c:	2b00      	cmp	r3, #0
 801258e:	d006      	beq.n	801259e <mem_malloc+0x186>
 8012590:	4b17      	ldr	r3, [pc, #92]	; (80125f0 <mem_malloc+0x1d8>)
 8012592:	f240 32bb 	movw	r2, #955	; 0x3bb
 8012596:	491c      	ldr	r1, [pc, #112]	; (8012608 <mem_malloc+0x1f0>)
 8012598:	4817      	ldr	r0, [pc, #92]	; (80125f8 <mem_malloc+0x1e0>)
 801259a:	f00c f8eb 	bl	801e774 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801259e:	693b      	ldr	r3, [r7, #16]
 80125a0:	f003 0303 	and.w	r3, r3, #3
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d006      	beq.n	80125b6 <mem_malloc+0x19e>
 80125a8:	4b11      	ldr	r3, [pc, #68]	; (80125f0 <mem_malloc+0x1d8>)
 80125aa:	f240 32bd 	movw	r2, #957	; 0x3bd
 80125ae:	4917      	ldr	r1, [pc, #92]	; (801260c <mem_malloc+0x1f4>)
 80125b0:	4811      	ldr	r0, [pc, #68]	; (80125f8 <mem_malloc+0x1e0>)
 80125b2:	f00c f8df 	bl	801e774 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80125b6:	693b      	ldr	r3, [r7, #16]
 80125b8:	330c      	adds	r3, #12
 80125ba:	e010      	b.n	80125de <mem_malloc+0x1c6>
         ptr = ptr_to_mem(ptr)->next) {
 80125bc:	69f8      	ldr	r0, [r7, #28]
 80125be:	f7ff fc4b 	bl	8011e58 <ptr_to_mem>
 80125c2:	4603      	mov	r3, r0
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80125c8:	69bb      	ldr	r3, [r7, #24]
 80125ca:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 80125ce:	69fa      	ldr	r2, [r7, #28]
 80125d0:	429a      	cmp	r2, r3
 80125d2:	f4ff af48 	bcc.w	8012466 <mem_malloc+0x4e>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80125d6:	4804      	ldr	r0, [pc, #16]	; (80125e8 <mem_malloc+0x1d0>)
 80125d8:	f00a fb81 	bl	801ccde <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80125dc:	2300      	movs	r3, #0
}
 80125de:	4618      	mov	r0, r3
 80125e0:	3720      	adds	r7, #32
 80125e2:	46bd      	mov	sp, r7
 80125e4:	bd80      	pop	{r7, pc}
 80125e6:	bf00      	nop
 80125e8:	20067dec 	.word	0x20067dec
 80125ec:	20067df0 	.word	0x20067df0
 80125f0:	08021d68 	.word	0x08021d68
 80125f4:	08021f2c 	.word	0x08021f2c
 80125f8:	08021db0 	.word	0x08021db0
 80125fc:	20067de8 	.word	0x20067de8
 8012600:	08021f40 	.word	0x08021f40
 8012604:	08021f5c 	.word	0x08021f5c
 8012608:	08021f8c 	.word	0x08021f8c
 801260c:	08021fbc 	.word	0x08021fbc

08012610 <mem_calloc>:
 * @param size size of the objects to allocate
 * @return pointer to allocated memory / NULL pointer if there is an error
 */
void *
mem_calloc(mem_size_t count, mem_size_t size)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b084      	sub	sp, #16
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
 8012618:	6039      	str	r1, [r7, #0]
  void *p;
  size_t alloc_size = (size_t)count * (size_t)size;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	683a      	ldr	r2, [r7, #0]
 801261e:	fb02 f303 	mul.w	r3, r2, r3
 8012622:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes\n", alloc_size));
    return NULL;
  }

  /* allocate 'count' objects of size 'size' */
  p = mem_malloc((mem_size_t)alloc_size);
 8012624:	68f8      	ldr	r0, [r7, #12]
 8012626:	f7ff fef7 	bl	8012418 <mem_malloc>
 801262a:	60b8      	str	r0, [r7, #8]
  if (p) {
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d004      	beq.n	801263c <mem_calloc+0x2c>
    /* zero the memory */
    memset(p, 0, alloc_size);
 8012632:	68fa      	ldr	r2, [r7, #12]
 8012634:	2100      	movs	r1, #0
 8012636:	68b8      	ldr	r0, [r7, #8]
 8012638:	f00b fb5a 	bl	801dcf0 <memset>
  }
  return p;
 801263c:	68bb      	ldr	r3, [r7, #8]
}
 801263e:	4618      	mov	r0, r3
 8012640:	3710      	adds	r7, #16
 8012642:	46bd      	mov	sp, r7
 8012644:	bd80      	pop	{r7, pc}

08012646 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012646:	b480      	push	{r7}
 8012648:	b085      	sub	sp, #20
 801264a:	af00      	add	r7, sp, #0
 801264c:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	689b      	ldr	r3, [r3, #8]
 8012652:	2200      	movs	r2, #0
 8012654:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	685b      	ldr	r3, [r3, #4]
 801265a:	3303      	adds	r3, #3
 801265c:	f023 0303 	bic.w	r3, r3, #3
 8012660:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012662:	2300      	movs	r3, #0
 8012664:	60fb      	str	r3, [r7, #12]
 8012666:	e011      	b.n	801268c <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	689b      	ldr	r3, [r3, #8]
 801266c:	681a      	ldr	r2, [r3, #0]
 801266e:	68bb      	ldr	r3, [r7, #8]
 8012670:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	689b      	ldr	r3, [r3, #8]
 8012676:	68ba      	ldr	r2, [r7, #8]
 8012678:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	881b      	ldrh	r3, [r3, #0]
 801267e:	461a      	mov	r2, r3
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	4413      	add	r3, r2
 8012684:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012686:	68fb      	ldr	r3, [r7, #12]
 8012688:	3301      	adds	r3, #1
 801268a:	60fb      	str	r3, [r7, #12]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	885b      	ldrh	r3, [r3, #2]
 8012690:	461a      	mov	r2, r3
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	4293      	cmp	r3, r2
 8012696:	dbe7      	blt.n	8012668 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012698:	bf00      	nop
 801269a:	bf00      	nop
 801269c:	3714      	adds	r7, #20
 801269e:	46bd      	mov	sp, r7
 80126a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126a4:	4770      	bx	lr
	...

080126a8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b082      	sub	sp, #8
 80126ac:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80126ae:	2300      	movs	r3, #0
 80126b0:	80fb      	strh	r3, [r7, #6]
 80126b2:	e009      	b.n	80126c8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80126b4:	88fb      	ldrh	r3, [r7, #6]
 80126b6:	4a08      	ldr	r2, [pc, #32]	; (80126d8 <memp_init+0x30>)
 80126b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80126bc:	4618      	mov	r0, r3
 80126be:	f7ff ffc2 	bl	8012646 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80126c2:	88fb      	ldrh	r3, [r7, #6]
 80126c4:	3301      	adds	r3, #1
 80126c6:	80fb      	strh	r3, [r7, #6]
 80126c8:	88fb      	ldrh	r3, [r7, #6]
 80126ca:	2b0d      	cmp	r3, #13
 80126cc:	d9f2      	bls.n	80126b4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80126ce:	bf00      	nop
 80126d0:	bf00      	nop
 80126d2:	3708      	adds	r7, #8
 80126d4:	46bd      	mov	sp, r7
 80126d6:	bd80      	pop	{r7, pc}
 80126d8:	08024854 	.word	0x08024854

080126dc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80126dc:	b580      	push	{r7, lr}
 80126de:	b084      	sub	sp, #16
 80126e0:	af00      	add	r7, sp, #0
 80126e2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80126e4:	f00a fb2e 	bl	801cd44 <sys_arch_protect>
 80126e8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	689b      	ldr	r3, [r3, #8]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d015      	beq.n	8012724 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	689b      	ldr	r3, [r3, #8]
 80126fc:	68ba      	ldr	r2, [r7, #8]
 80126fe:	6812      	ldr	r2, [r2, #0]
 8012700:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012702:	68bb      	ldr	r3, [r7, #8]
 8012704:	f003 0303 	and.w	r3, r3, #3
 8012708:	2b00      	cmp	r3, #0
 801270a:	d006      	beq.n	801271a <do_memp_malloc_pool+0x3e>
 801270c:	4b09      	ldr	r3, [pc, #36]	; (8012734 <do_memp_malloc_pool+0x58>)
 801270e:	f44f 728c 	mov.w	r2, #280	; 0x118
 8012712:	4909      	ldr	r1, [pc, #36]	; (8012738 <do_memp_malloc_pool+0x5c>)
 8012714:	4809      	ldr	r0, [pc, #36]	; (801273c <do_memp_malloc_pool+0x60>)
 8012716:	f00c f82d 	bl	801e774 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801271a:	68f8      	ldr	r0, [r7, #12]
 801271c:	f00a fb20 	bl	801cd60 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	e003      	b.n	801272c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012724:	68f8      	ldr	r0, [r7, #12]
 8012726:	f00a fb1b 	bl	801cd60 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801272a:	2300      	movs	r3, #0
}
 801272c:	4618      	mov	r0, r3
 801272e:	3710      	adds	r7, #16
 8012730:	46bd      	mov	sp, r7
 8012732:	bd80      	pop	{r7, pc}
 8012734:	08021fe0 	.word	0x08021fe0
 8012738:	08022010 	.word	0x08022010
 801273c:	08022034 	.word	0x08022034

08012740 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012740:	b580      	push	{r7, lr}
 8012742:	b082      	sub	sp, #8
 8012744:	af00      	add	r7, sp, #0
 8012746:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	2b00      	cmp	r3, #0
 801274c:	d106      	bne.n	801275c <memp_malloc_pool+0x1c>
 801274e:	4b0a      	ldr	r3, [pc, #40]	; (8012778 <memp_malloc_pool+0x38>)
 8012750:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8012754:	4909      	ldr	r1, [pc, #36]	; (801277c <memp_malloc_pool+0x3c>)
 8012756:	480a      	ldr	r0, [pc, #40]	; (8012780 <memp_malloc_pool+0x40>)
 8012758:	f00c f80c 	bl	801e774 <iprintf>
  if (desc == NULL) {
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d101      	bne.n	8012766 <memp_malloc_pool+0x26>
    return NULL;
 8012762:	2300      	movs	r3, #0
 8012764:	e003      	b.n	801276e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012766:	6878      	ldr	r0, [r7, #4]
 8012768:	f7ff ffb8 	bl	80126dc <do_memp_malloc_pool>
 801276c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801276e:	4618      	mov	r0, r3
 8012770:	3708      	adds	r7, #8
 8012772:	46bd      	mov	sp, r7
 8012774:	bd80      	pop	{r7, pc}
 8012776:	bf00      	nop
 8012778:	08021fe0 	.word	0x08021fe0
 801277c:	0802205c 	.word	0x0802205c
 8012780:	08022034 	.word	0x08022034

08012784 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b084      	sub	sp, #16
 8012788:	af00      	add	r7, sp, #0
 801278a:	4603      	mov	r3, r0
 801278c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801278e:	79fb      	ldrb	r3, [r7, #7]
 8012790:	2b0d      	cmp	r3, #13
 8012792:	d908      	bls.n	80127a6 <memp_malloc+0x22>
 8012794:	4b0a      	ldr	r3, [pc, #40]	; (80127c0 <memp_malloc+0x3c>)
 8012796:	f240 1257 	movw	r2, #343	; 0x157
 801279a:	490a      	ldr	r1, [pc, #40]	; (80127c4 <memp_malloc+0x40>)
 801279c:	480a      	ldr	r0, [pc, #40]	; (80127c8 <memp_malloc+0x44>)
 801279e:	f00b ffe9 	bl	801e774 <iprintf>
 80127a2:	2300      	movs	r3, #0
 80127a4:	e008      	b.n	80127b8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80127a6:	79fb      	ldrb	r3, [r7, #7]
 80127a8:	4a08      	ldr	r2, [pc, #32]	; (80127cc <memp_malloc+0x48>)
 80127aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80127ae:	4618      	mov	r0, r3
 80127b0:	f7ff ff94 	bl	80126dc <do_memp_malloc_pool>
 80127b4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80127b6:	68fb      	ldr	r3, [r7, #12]
}
 80127b8:	4618      	mov	r0, r3
 80127ba:	3710      	adds	r7, #16
 80127bc:	46bd      	mov	sp, r7
 80127be:	bd80      	pop	{r7, pc}
 80127c0:	08021fe0 	.word	0x08021fe0
 80127c4:	08022070 	.word	0x08022070
 80127c8:	08022034 	.word	0x08022034
 80127cc:	08024854 	.word	0x08024854

080127d0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b084      	sub	sp, #16
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
 80127d8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80127da:	683b      	ldr	r3, [r7, #0]
 80127dc:	f003 0303 	and.w	r3, r3, #3
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d006      	beq.n	80127f2 <do_memp_free_pool+0x22>
 80127e4:	4b0d      	ldr	r3, [pc, #52]	; (801281c <do_memp_free_pool+0x4c>)
 80127e6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 80127ea:	490d      	ldr	r1, [pc, #52]	; (8012820 <do_memp_free_pool+0x50>)
 80127ec:	480d      	ldr	r0, [pc, #52]	; (8012824 <do_memp_free_pool+0x54>)
 80127ee:	f00b ffc1 	bl	801e774 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80127f2:	683b      	ldr	r3, [r7, #0]
 80127f4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80127f6:	f00a faa5 	bl	801cd44 <sys_arch_protect>
 80127fa:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	689b      	ldr	r3, [r3, #8]
 8012800:	681a      	ldr	r2, [r3, #0]
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	689b      	ldr	r3, [r3, #8]
 801280a:	68fa      	ldr	r2, [r7, #12]
 801280c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801280e:	68b8      	ldr	r0, [r7, #8]
 8012810:	f00a faa6 	bl	801cd60 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012814:	bf00      	nop
 8012816:	3710      	adds	r7, #16
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}
 801281c:	08021fe0 	.word	0x08021fe0
 8012820:	08022090 	.word	0x08022090
 8012824:	08022034 	.word	0x08022034

08012828 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012828:	b580      	push	{r7, lr}
 801282a:	b082      	sub	sp, #8
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
 8012830:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d106      	bne.n	8012846 <memp_free_pool+0x1e>
 8012838:	4b0a      	ldr	r3, [pc, #40]	; (8012864 <memp_free_pool+0x3c>)
 801283a:	f240 1295 	movw	r2, #405	; 0x195
 801283e:	490a      	ldr	r1, [pc, #40]	; (8012868 <memp_free_pool+0x40>)
 8012840:	480a      	ldr	r0, [pc, #40]	; (801286c <memp_free_pool+0x44>)
 8012842:	f00b ff97 	bl	801e774 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d007      	beq.n	801285c <memp_free_pool+0x34>
 801284c:	683b      	ldr	r3, [r7, #0]
 801284e:	2b00      	cmp	r3, #0
 8012850:	d004      	beq.n	801285c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012852:	6839      	ldr	r1, [r7, #0]
 8012854:	6878      	ldr	r0, [r7, #4]
 8012856:	f7ff ffbb 	bl	80127d0 <do_memp_free_pool>
 801285a:	e000      	b.n	801285e <memp_free_pool+0x36>
    return;
 801285c:	bf00      	nop
}
 801285e:	3708      	adds	r7, #8
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}
 8012864:	08021fe0 	.word	0x08021fe0
 8012868:	0802205c 	.word	0x0802205c
 801286c:	08022034 	.word	0x08022034

08012870 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012870:	b580      	push	{r7, lr}
 8012872:	b082      	sub	sp, #8
 8012874:	af00      	add	r7, sp, #0
 8012876:	4603      	mov	r3, r0
 8012878:	6039      	str	r1, [r7, #0]
 801287a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801287c:	79fb      	ldrb	r3, [r7, #7]
 801287e:	2b0d      	cmp	r3, #13
 8012880:	d907      	bls.n	8012892 <memp_free+0x22>
 8012882:	4b0c      	ldr	r3, [pc, #48]	; (80128b4 <memp_free+0x44>)
 8012884:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8012888:	490b      	ldr	r1, [pc, #44]	; (80128b8 <memp_free+0x48>)
 801288a:	480c      	ldr	r0, [pc, #48]	; (80128bc <memp_free+0x4c>)
 801288c:	f00b ff72 	bl	801e774 <iprintf>
 8012890:	e00c      	b.n	80128ac <memp_free+0x3c>

  if (mem == NULL) {
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d008      	beq.n	80128aa <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012898:	79fb      	ldrb	r3, [r7, #7]
 801289a:	4a09      	ldr	r2, [pc, #36]	; (80128c0 <memp_free+0x50>)
 801289c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80128a0:	6839      	ldr	r1, [r7, #0]
 80128a2:	4618      	mov	r0, r3
 80128a4:	f7ff ff94 	bl	80127d0 <do_memp_free_pool>
 80128a8:	e000      	b.n	80128ac <memp_free+0x3c>
    return;
 80128aa:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80128ac:	3708      	adds	r7, #8
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}
 80128b2:	bf00      	nop
 80128b4:	08021fe0 	.word	0x08021fe0
 80128b8:	080220b0 	.word	0x080220b0
 80128bc:	08022034 	.word	0x08022034
 80128c0:	08024854 	.word	0x08024854

080128c4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80128c4:	b480      	push	{r7}
 80128c6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80128c8:	bf00      	nop
 80128ca:	46bd      	mov	sp, r7
 80128cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d0:	4770      	bx	lr
	...

080128d4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b086      	sub	sp, #24
 80128d8:	af00      	add	r7, sp, #0
 80128da:	60f8      	str	r0, [r7, #12]
 80128dc:	60b9      	str	r1, [r7, #8]
 80128de:	607a      	str	r2, [r7, #4]
 80128e0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d108      	bne.n	80128fa <netif_add+0x26>
 80128e8:	4b57      	ldr	r3, [pc, #348]	; (8012a48 <netif_add+0x174>)
 80128ea:	f240 1227 	movw	r2, #295	; 0x127
 80128ee:	4957      	ldr	r1, [pc, #348]	; (8012a4c <netif_add+0x178>)
 80128f0:	4857      	ldr	r0, [pc, #348]	; (8012a50 <netif_add+0x17c>)
 80128f2:	f00b ff3f 	bl	801e774 <iprintf>
 80128f6:	2300      	movs	r3, #0
 80128f8:	e0a2      	b.n	8012a40 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80128fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d108      	bne.n	8012912 <netif_add+0x3e>
 8012900:	4b51      	ldr	r3, [pc, #324]	; (8012a48 <netif_add+0x174>)
 8012902:	f44f 7294 	mov.w	r2, #296	; 0x128
 8012906:	4953      	ldr	r1, [pc, #332]	; (8012a54 <netif_add+0x180>)
 8012908:	4851      	ldr	r0, [pc, #324]	; (8012a50 <netif_add+0x17c>)
 801290a:	f00b ff33 	bl	801e774 <iprintf>
 801290e:	2300      	movs	r3, #0
 8012910:	e096      	b.n	8012a40 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012912:	68bb      	ldr	r3, [r7, #8]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d101      	bne.n	801291c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012918:	4b4f      	ldr	r3, [pc, #316]	; (8012a58 <netif_add+0x184>)
 801291a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	2b00      	cmp	r3, #0
 8012920:	d101      	bne.n	8012926 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012922:	4b4d      	ldr	r3, [pc, #308]	; (8012a58 <netif_add+0x184>)
 8012924:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012926:	683b      	ldr	r3, [r7, #0]
 8012928:	2b00      	cmp	r3, #0
 801292a:	d101      	bne.n	8012930 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801292c:	4b4a      	ldr	r3, [pc, #296]	; (8012a58 <netif_add+0x184>)
 801292e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	2200      	movs	r2, #0
 8012934:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	2200      	movs	r2, #0
 801293a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	2200      	movs	r2, #0
 8012940:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	4a45      	ldr	r2, [pc, #276]	; (8012a5c <netif_add+0x188>)
 8012946:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	2200      	movs	r2, #0
 801294c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	2200      	movs	r2, #0
 8012952:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	2200      	movs	r2, #0
 801295a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	6a3a      	ldr	r2, [r7, #32]
 8012960:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012962:	4b3f      	ldr	r3, [pc, #252]	; (8012a60 <netif_add+0x18c>)
 8012964:	781a      	ldrb	r2, [r3, #0]
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012970:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012972:	683b      	ldr	r3, [r7, #0]
 8012974:	687a      	ldr	r2, [r7, #4]
 8012976:	68b9      	ldr	r1, [r7, #8]
 8012978:	68f8      	ldr	r0, [r7, #12]
 801297a:	f000 f913 	bl	8012ba4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012980:	68f8      	ldr	r0, [r7, #12]
 8012982:	4798      	blx	r3
 8012984:	4603      	mov	r3, r0
 8012986:	2b00      	cmp	r3, #0
 8012988:	d001      	beq.n	801298e <netif_add+0xba>
    return NULL;
 801298a:	2300      	movs	r3, #0
 801298c:	e058      	b.n	8012a40 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012994:	2bff      	cmp	r3, #255	; 0xff
 8012996:	d103      	bne.n	80129a0 <netif_add+0xcc>
        netif->num = 0;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	2200      	movs	r2, #0
 801299c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80129a0:	2300      	movs	r3, #0
 80129a2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80129a4:	4b2f      	ldr	r3, [pc, #188]	; (8012a64 <netif_add+0x190>)
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	617b      	str	r3, [r7, #20]
 80129aa:	e02b      	b.n	8012a04 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80129ac:	697a      	ldr	r2, [r7, #20]
 80129ae:	68fb      	ldr	r3, [r7, #12]
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d106      	bne.n	80129c2 <netif_add+0xee>
 80129b4:	4b24      	ldr	r3, [pc, #144]	; (8012a48 <netif_add+0x174>)
 80129b6:	f240 128b 	movw	r2, #395	; 0x18b
 80129ba:	492b      	ldr	r1, [pc, #172]	; (8012a68 <netif_add+0x194>)
 80129bc:	4824      	ldr	r0, [pc, #144]	; (8012a50 <netif_add+0x17c>)
 80129be:	f00b fed9 	bl	801e774 <iprintf>
        num_netifs++;
 80129c2:	693b      	ldr	r3, [r7, #16]
 80129c4:	3301      	adds	r3, #1
 80129c6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80129c8:	693b      	ldr	r3, [r7, #16]
 80129ca:	2bff      	cmp	r3, #255	; 0xff
 80129cc:	dd06      	ble.n	80129dc <netif_add+0x108>
 80129ce:	4b1e      	ldr	r3, [pc, #120]	; (8012a48 <netif_add+0x174>)
 80129d0:	f240 128d 	movw	r2, #397	; 0x18d
 80129d4:	4925      	ldr	r1, [pc, #148]	; (8012a6c <netif_add+0x198>)
 80129d6:	481e      	ldr	r0, [pc, #120]	; (8012a50 <netif_add+0x17c>)
 80129d8:	f00b fecc 	bl	801e774 <iprintf>
        if (netif2->num == netif->num) {
 80129dc:	697b      	ldr	r3, [r7, #20]
 80129de:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d108      	bne.n	80129fe <netif_add+0x12a>
          netif->num++;
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80129f2:	3301      	adds	r3, #1
 80129f4:	b2da      	uxtb	r2, r3
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 80129fc:	e005      	b.n	8012a0a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80129fe:	697b      	ldr	r3, [r7, #20]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	617b      	str	r3, [r7, #20]
 8012a04:	697b      	ldr	r3, [r7, #20]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d1d0      	bne.n	80129ac <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012a0a:	697b      	ldr	r3, [r7, #20]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d1be      	bne.n	801298e <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012a16:	2bfe      	cmp	r3, #254	; 0xfe
 8012a18:	d103      	bne.n	8012a22 <netif_add+0x14e>
    netif_num = 0;
 8012a1a:	4b11      	ldr	r3, [pc, #68]	; (8012a60 <netif_add+0x18c>)
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	701a      	strb	r2, [r3, #0]
 8012a20:	e006      	b.n	8012a30 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012a28:	3301      	adds	r3, #1
 8012a2a:	b2da      	uxtb	r2, r3
 8012a2c:	4b0c      	ldr	r3, [pc, #48]	; (8012a60 <netif_add+0x18c>)
 8012a2e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012a30:	4b0c      	ldr	r3, [pc, #48]	; (8012a64 <netif_add+0x190>)
 8012a32:	681a      	ldr	r2, [r3, #0]
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012a38:	4a0a      	ldr	r2, [pc, #40]	; (8012a64 <netif_add+0x190>)
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012a3e:	68fb      	ldr	r3, [r7, #12]
}
 8012a40:	4618      	mov	r0, r3
 8012a42:	3718      	adds	r7, #24
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}
 8012a48:	080220cc 	.word	0x080220cc
 8012a4c:	08022160 	.word	0x08022160
 8012a50:	0802211c 	.word	0x0802211c
 8012a54:	0802217c 	.word	0x0802217c
 8012a58:	080248cc 	.word	0x080248cc
 8012a5c:	08012e7f 	.word	0x08012e7f
 8012a60:	200790f0 	.word	0x200790f0
 8012a64:	200790e8 	.word	0x200790e8
 8012a68:	080221a0 	.word	0x080221a0
 8012a6c:	080221b4 	.word	0x080221b4

08012a70 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012a70:	b580      	push	{r7, lr}
 8012a72:	b082      	sub	sp, #8
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	6078      	str	r0, [r7, #4]
 8012a78:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012a7a:	6839      	ldr	r1, [r7, #0]
 8012a7c:	6878      	ldr	r0, [r7, #4]
 8012a7e:	f002 fe8b 	bl	8015798 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012a82:	6839      	ldr	r1, [r7, #0]
 8012a84:	6878      	ldr	r0, [r7, #4]
 8012a86:	f007 fc31 	bl	801a2ec <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012a8a:	bf00      	nop
 8012a8c:	3708      	adds	r7, #8
 8012a8e:	46bd      	mov	sp, r7
 8012a90:	bd80      	pop	{r7, pc}
	...

08012a94 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012a94:	b580      	push	{r7, lr}
 8012a96:	b086      	sub	sp, #24
 8012a98:	af00      	add	r7, sp, #0
 8012a9a:	60f8      	str	r0, [r7, #12]
 8012a9c:	60b9      	str	r1, [r7, #8]
 8012a9e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012aa0:	68bb      	ldr	r3, [r7, #8]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d106      	bne.n	8012ab4 <netif_do_set_ipaddr+0x20>
 8012aa6:	4b1d      	ldr	r3, [pc, #116]	; (8012b1c <netif_do_set_ipaddr+0x88>)
 8012aa8:	f240 12cb 	movw	r2, #459	; 0x1cb
 8012aac:	491c      	ldr	r1, [pc, #112]	; (8012b20 <netif_do_set_ipaddr+0x8c>)
 8012aae:	481d      	ldr	r0, [pc, #116]	; (8012b24 <netif_do_set_ipaddr+0x90>)
 8012ab0:	f00b fe60 	bl	801e774 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d106      	bne.n	8012ac8 <netif_do_set_ipaddr+0x34>
 8012aba:	4b18      	ldr	r3, [pc, #96]	; (8012b1c <netif_do_set_ipaddr+0x88>)
 8012abc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8012ac0:	4917      	ldr	r1, [pc, #92]	; (8012b20 <netif_do_set_ipaddr+0x8c>)
 8012ac2:	4818      	ldr	r0, [pc, #96]	; (8012b24 <netif_do_set_ipaddr+0x90>)
 8012ac4:	f00b fe56 	bl	801e774 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012ac8:	68bb      	ldr	r3, [r7, #8]
 8012aca:	681a      	ldr	r2, [r3, #0]
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	3304      	adds	r3, #4
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d01c      	beq.n	8012b10 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012ad6:	68bb      	ldr	r3, [r7, #8]
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	3304      	adds	r3, #4
 8012ae0:	681a      	ldr	r2, [r3, #0]
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012ae6:	f107 0314 	add.w	r3, r7, #20
 8012aea:	4619      	mov	r1, r3
 8012aec:	6878      	ldr	r0, [r7, #4]
 8012aee:	f7ff ffbf 	bl	8012a70 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012af2:	68bb      	ldr	r3, [r7, #8]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d002      	beq.n	8012afe <netif_do_set_ipaddr+0x6a>
 8012af8:	68bb      	ldr	r3, [r7, #8]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	e000      	b.n	8012b00 <netif_do_set_ipaddr+0x6c>
 8012afe:	2300      	movs	r3, #0
 8012b00:	68fa      	ldr	r2, [r7, #12]
 8012b02:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012b04:	2101      	movs	r1, #1
 8012b06:	68f8      	ldr	r0, [r7, #12]
 8012b08:	f000 f8d2 	bl	8012cb0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	e000      	b.n	8012b12 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012b10:	2300      	movs	r3, #0
}
 8012b12:	4618      	mov	r0, r3
 8012b14:	3718      	adds	r7, #24
 8012b16:	46bd      	mov	sp, r7
 8012b18:	bd80      	pop	{r7, pc}
 8012b1a:	bf00      	nop
 8012b1c:	080220cc 	.word	0x080220cc
 8012b20:	080221e4 	.word	0x080221e4
 8012b24:	0802211c 	.word	0x0802211c

08012b28 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012b28:	b480      	push	{r7}
 8012b2a:	b085      	sub	sp, #20
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	60f8      	str	r0, [r7, #12]
 8012b30:	60b9      	str	r1, [r7, #8]
 8012b32:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012b34:	68bb      	ldr	r3, [r7, #8]
 8012b36:	681a      	ldr	r2, [r3, #0]
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	3308      	adds	r3, #8
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	429a      	cmp	r2, r3
 8012b40:	d00a      	beq.n	8012b58 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d002      	beq.n	8012b4e <netif_do_set_netmask+0x26>
 8012b48:	68bb      	ldr	r3, [r7, #8]
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	e000      	b.n	8012b50 <netif_do_set_netmask+0x28>
 8012b4e:	2300      	movs	r3, #0
 8012b50:	68fa      	ldr	r2, [r7, #12]
 8012b52:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012b54:	2301      	movs	r3, #1
 8012b56:	e000      	b.n	8012b5a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012b58:	2300      	movs	r3, #0
}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	3714      	adds	r7, #20
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b64:	4770      	bx	lr

08012b66 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012b66:	b480      	push	{r7}
 8012b68:	b085      	sub	sp, #20
 8012b6a:	af00      	add	r7, sp, #0
 8012b6c:	60f8      	str	r0, [r7, #12]
 8012b6e:	60b9      	str	r1, [r7, #8]
 8012b70:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012b72:	68bb      	ldr	r3, [r7, #8]
 8012b74:	681a      	ldr	r2, [r3, #0]
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	330c      	adds	r3, #12
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	429a      	cmp	r2, r3
 8012b7e:	d00a      	beq.n	8012b96 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012b80:	68bb      	ldr	r3, [r7, #8]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d002      	beq.n	8012b8c <netif_do_set_gw+0x26>
 8012b86:	68bb      	ldr	r3, [r7, #8]
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	e000      	b.n	8012b8e <netif_do_set_gw+0x28>
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	68fa      	ldr	r2, [r7, #12]
 8012b90:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8012b92:	2301      	movs	r3, #1
 8012b94:	e000      	b.n	8012b98 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8012b96:	2300      	movs	r3, #0
}
 8012b98:	4618      	mov	r0, r3
 8012b9a:	3714      	adds	r7, #20
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba2:	4770      	bx	lr

08012ba4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8012ba4:	b580      	push	{r7, lr}
 8012ba6:	b088      	sub	sp, #32
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	60f8      	str	r0, [r7, #12]
 8012bac:	60b9      	str	r1, [r7, #8]
 8012bae:	607a      	str	r2, [r7, #4]
 8012bb0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012bba:	68bb      	ldr	r3, [r7, #8]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d101      	bne.n	8012bc4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8012bc0:	4b1c      	ldr	r3, [pc, #112]	; (8012c34 <netif_set_addr+0x90>)
 8012bc2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d101      	bne.n	8012bce <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8012bca:	4b1a      	ldr	r3, [pc, #104]	; (8012c34 <netif_set_addr+0x90>)
 8012bcc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d101      	bne.n	8012bd8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8012bd4:	4b17      	ldr	r3, [pc, #92]	; (8012c34 <netif_set_addr+0x90>)
 8012bd6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8012bd8:	68bb      	ldr	r3, [r7, #8]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d003      	beq.n	8012be6 <netif_set_addr+0x42>
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d101      	bne.n	8012bea <netif_set_addr+0x46>
 8012be6:	2301      	movs	r3, #1
 8012be8:	e000      	b.n	8012bec <netif_set_addr+0x48>
 8012bea:	2300      	movs	r3, #0
 8012bec:	617b      	str	r3, [r7, #20]
  if (remove) {
 8012bee:	697b      	ldr	r3, [r7, #20]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d006      	beq.n	8012c02 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012bf4:	f107 0310 	add.w	r3, r7, #16
 8012bf8:	461a      	mov	r2, r3
 8012bfa:	68b9      	ldr	r1, [r7, #8]
 8012bfc:	68f8      	ldr	r0, [r7, #12]
 8012bfe:	f7ff ff49 	bl	8012a94 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8012c02:	69fa      	ldr	r2, [r7, #28]
 8012c04:	6879      	ldr	r1, [r7, #4]
 8012c06:	68f8      	ldr	r0, [r7, #12]
 8012c08:	f7ff ff8e 	bl	8012b28 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8012c0c:	69ba      	ldr	r2, [r7, #24]
 8012c0e:	6839      	ldr	r1, [r7, #0]
 8012c10:	68f8      	ldr	r0, [r7, #12]
 8012c12:	f7ff ffa8 	bl	8012b66 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8012c16:	697b      	ldr	r3, [r7, #20]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d106      	bne.n	8012c2a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012c1c:	f107 0310 	add.w	r3, r7, #16
 8012c20:	461a      	mov	r2, r3
 8012c22:	68b9      	ldr	r1, [r7, #8]
 8012c24:	68f8      	ldr	r0, [r7, #12]
 8012c26:	f7ff ff35 	bl	8012a94 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8012c2a:	bf00      	nop
 8012c2c:	3720      	adds	r7, #32
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	bd80      	pop	{r7, pc}
 8012c32:	bf00      	nop
 8012c34:	080248cc 	.word	0x080248cc

08012c38 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8012c38:	b480      	push	{r7}
 8012c3a:	b083      	sub	sp, #12
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8012c40:	4a04      	ldr	r2, [pc, #16]	; (8012c54 <netif_set_default+0x1c>)
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8012c46:	bf00      	nop
 8012c48:	370c      	adds	r7, #12
 8012c4a:	46bd      	mov	sp, r7
 8012c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c50:	4770      	bx	lr
 8012c52:	bf00      	nop
 8012c54:	200790ec 	.word	0x200790ec

08012c58 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b082      	sub	sp, #8
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d107      	bne.n	8012c76 <netif_set_up+0x1e>
 8012c66:	4b0f      	ldr	r3, [pc, #60]	; (8012ca4 <netif_set_up+0x4c>)
 8012c68:	f44f 7254 	mov.w	r2, #848	; 0x350
 8012c6c:	490e      	ldr	r1, [pc, #56]	; (8012ca8 <netif_set_up+0x50>)
 8012c6e:	480f      	ldr	r0, [pc, #60]	; (8012cac <netif_set_up+0x54>)
 8012c70:	f00b fd80 	bl	801e774 <iprintf>
 8012c74:	e013      	b.n	8012c9e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012c7c:	f003 0301 	and.w	r3, r3, #1
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d10c      	bne.n	8012c9e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012c8a:	f043 0301 	orr.w	r3, r3, #1
 8012c8e:	b2da      	uxtb	r2, r3
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012c96:	2103      	movs	r1, #3
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	f000 f809 	bl	8012cb0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8012c9e:	3708      	adds	r7, #8
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	bd80      	pop	{r7, pc}
 8012ca4:	080220cc 	.word	0x080220cc
 8012ca8:	08022254 	.word	0x08022254
 8012cac:	0802211c 	.word	0x0802211c

08012cb0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b082      	sub	sp, #8
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	6078      	str	r0, [r7, #4]
 8012cb8:	460b      	mov	r3, r1
 8012cba:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d106      	bne.n	8012cd0 <netif_issue_reports+0x20>
 8012cc2:	4b18      	ldr	r3, [pc, #96]	; (8012d24 <netif_issue_reports+0x74>)
 8012cc4:	f240 326d 	movw	r2, #877	; 0x36d
 8012cc8:	4917      	ldr	r1, [pc, #92]	; (8012d28 <netif_issue_reports+0x78>)
 8012cca:	4818      	ldr	r0, [pc, #96]	; (8012d2c <netif_issue_reports+0x7c>)
 8012ccc:	f00b fd52 	bl	801e774 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012cd6:	f003 0304 	and.w	r3, r3, #4
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d01e      	beq.n	8012d1c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012ce4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d017      	beq.n	8012d1c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012cec:	78fb      	ldrb	r3, [r7, #3]
 8012cee:	f003 0301 	and.w	r3, r3, #1
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d013      	beq.n	8012d1e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	3304      	adds	r3, #4
 8012cfa:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d00e      	beq.n	8012d1e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012d06:	f003 0308 	and.w	r3, r3, #8
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d007      	beq.n	8012d1e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	3304      	adds	r3, #4
 8012d12:	4619      	mov	r1, r3
 8012d14:	6878      	ldr	r0, [r7, #4]
 8012d16:	f008 fa53 	bl	801b1c0 <etharp_request>
 8012d1a:	e000      	b.n	8012d1e <netif_issue_reports+0x6e>
    return;
 8012d1c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8012d1e:	3708      	adds	r7, #8
 8012d20:	46bd      	mov	sp, r7
 8012d22:	bd80      	pop	{r7, pc}
 8012d24:	080220cc 	.word	0x080220cc
 8012d28:	08022270 	.word	0x08022270
 8012d2c:	0802211c 	.word	0x0802211c

08012d30 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b082      	sub	sp, #8
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d107      	bne.n	8012d4e <netif_set_down+0x1e>
 8012d3e:	4b12      	ldr	r3, [pc, #72]	; (8012d88 <netif_set_down+0x58>)
 8012d40:	f240 329b 	movw	r2, #923	; 0x39b
 8012d44:	4911      	ldr	r1, [pc, #68]	; (8012d8c <netif_set_down+0x5c>)
 8012d46:	4812      	ldr	r0, [pc, #72]	; (8012d90 <netif_set_down+0x60>)
 8012d48:	f00b fd14 	bl	801e774 <iprintf>
 8012d4c:	e019      	b.n	8012d82 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012d54:	f003 0301 	and.w	r3, r3, #1
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d012      	beq.n	8012d82 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012d62:	f023 0301 	bic.w	r3, r3, #1
 8012d66:	b2da      	uxtb	r2, r3
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012d74:	f003 0308 	and.w	r3, r3, #8
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d002      	beq.n	8012d82 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012d7c:	6878      	ldr	r0, [r7, #4]
 8012d7e:	f007 fddd 	bl	801a93c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8012d82:	3708      	adds	r7, #8
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd80      	pop	{r7, pc}
 8012d88:	080220cc 	.word	0x080220cc
 8012d8c:	08022294 	.word	0x08022294
 8012d90:	0802211c 	.word	0x0802211c

08012d94 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8012d94:	b580      	push	{r7, lr}
 8012d96:	b082      	sub	sp, #8
 8012d98:	af00      	add	r7, sp, #0
 8012d9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d107      	bne.n	8012db2 <netif_set_link_up+0x1e>
 8012da2:	4b13      	ldr	r3, [pc, #76]	; (8012df0 <netif_set_link_up+0x5c>)
 8012da4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8012da8:	4912      	ldr	r1, [pc, #72]	; (8012df4 <netif_set_link_up+0x60>)
 8012daa:	4813      	ldr	r0, [pc, #76]	; (8012df8 <netif_set_link_up+0x64>)
 8012dac:	f00b fce2 	bl	801e774 <iprintf>
 8012db0:	e01b      	b.n	8012dea <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012db8:	f003 0304 	and.w	r3, r3, #4
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d114      	bne.n	8012dea <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012dc6:	f043 0304 	orr.w	r3, r3, #4
 8012dca:	b2da      	uxtb	r2, r3
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012dd2:	2103      	movs	r1, #3
 8012dd4:	6878      	ldr	r0, [r7, #4]
 8012dd6:	f7ff ff6b 	bl	8012cb0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	69db      	ldr	r3, [r3, #28]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d003      	beq.n	8012dea <netif_set_link_up+0x56>
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	69db      	ldr	r3, [r3, #28]
 8012de6:	6878      	ldr	r0, [r7, #4]
 8012de8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012dea:	3708      	adds	r7, #8
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bd80      	pop	{r7, pc}
 8012df0:	080220cc 	.word	0x080220cc
 8012df4:	080222b4 	.word	0x080222b4
 8012df8:	0802211c 	.word	0x0802211c

08012dfc <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b082      	sub	sp, #8
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d107      	bne.n	8012e1a <netif_set_link_down+0x1e>
 8012e0a:	4b11      	ldr	r3, [pc, #68]	; (8012e50 <netif_set_link_down+0x54>)
 8012e0c:	f240 4206 	movw	r2, #1030	; 0x406
 8012e10:	4910      	ldr	r1, [pc, #64]	; (8012e54 <netif_set_link_down+0x58>)
 8012e12:	4811      	ldr	r0, [pc, #68]	; (8012e58 <netif_set_link_down+0x5c>)
 8012e14:	f00b fcae 	bl	801e774 <iprintf>
 8012e18:	e017      	b.n	8012e4a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012e20:	f003 0304 	and.w	r3, r3, #4
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d010      	beq.n	8012e4a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012e2e:	f023 0304 	bic.w	r3, r3, #4
 8012e32:	b2da      	uxtb	r2, r3
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	69db      	ldr	r3, [r3, #28]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d003      	beq.n	8012e4a <netif_set_link_down+0x4e>
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	69db      	ldr	r3, [r3, #28]
 8012e46:	6878      	ldr	r0, [r7, #4]
 8012e48:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012e4a:	3708      	adds	r7, #8
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bd80      	pop	{r7, pc}
 8012e50:	080220cc 	.word	0x080220cc
 8012e54:	080222d8 	.word	0x080222d8
 8012e58:	0802211c 	.word	0x0802211c

08012e5c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012e5c:	b480      	push	{r7}
 8012e5e:	b083      	sub	sp, #12
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
 8012e64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d002      	beq.n	8012e72 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	683a      	ldr	r2, [r7, #0]
 8012e70:	61da      	str	r2, [r3, #28]
  }
}
 8012e72:	bf00      	nop
 8012e74:	370c      	adds	r7, #12
 8012e76:	46bd      	mov	sp, r7
 8012e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7c:	4770      	bx	lr

08012e7e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012e7e:	b480      	push	{r7}
 8012e80:	b085      	sub	sp, #20
 8012e82:	af00      	add	r7, sp, #0
 8012e84:	60f8      	str	r0, [r7, #12]
 8012e86:	60b9      	str	r1, [r7, #8]
 8012e88:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012e8a:	f06f 030b 	mvn.w	r3, #11
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3714      	adds	r7, #20
 8012e92:	46bd      	mov	sp, r7
 8012e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e98:	4770      	bx	lr
	...

08012e9c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b085      	sub	sp, #20
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012ea6:	79fb      	ldrb	r3, [r7, #7]
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d013      	beq.n	8012ed4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012eac:	4b0d      	ldr	r3, [pc, #52]	; (8012ee4 <netif_get_by_index+0x48>)
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	60fb      	str	r3, [r7, #12]
 8012eb2:	e00c      	b.n	8012ece <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012eba:	3301      	adds	r3, #1
 8012ebc:	b2db      	uxtb	r3, r3
 8012ebe:	79fa      	ldrb	r2, [r7, #7]
 8012ec0:	429a      	cmp	r2, r3
 8012ec2:	d101      	bne.n	8012ec8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	e006      	b.n	8012ed6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	60fb      	str	r3, [r7, #12]
 8012ece:	68fb      	ldr	r3, [r7, #12]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d1ef      	bne.n	8012eb4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012ed4:	2300      	movs	r3, #0
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3714      	adds	r7, #20
 8012eda:	46bd      	mov	sp, r7
 8012edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee0:	4770      	bx	lr
 8012ee2:	bf00      	nop
 8012ee4:	200790e8 	.word	0x200790e8

08012ee8 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012ee8:	b580      	push	{r7, lr}
 8012eea:	b082      	sub	sp, #8
 8012eec:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012eee:	f009 ff29 	bl	801cd44 <sys_arch_protect>
 8012ef2:	6038      	str	r0, [r7, #0]
 8012ef4:	4b0d      	ldr	r3, [pc, #52]	; (8012f2c <pbuf_free_ooseq+0x44>)
 8012ef6:	2200      	movs	r2, #0
 8012ef8:	701a      	strb	r2, [r3, #0]
 8012efa:	6838      	ldr	r0, [r7, #0]
 8012efc:	f009 ff30 	bl	801cd60 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012f00:	4b0b      	ldr	r3, [pc, #44]	; (8012f30 <pbuf_free_ooseq+0x48>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	607b      	str	r3, [r7, #4]
 8012f06:	e00a      	b.n	8012f1e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d003      	beq.n	8012f18 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012f10:	6878      	ldr	r0, [r7, #4]
 8012f12:	f002 fc7f 	bl	8015814 <tcp_free_ooseq>
      return;
 8012f16:	e005      	b.n	8012f24 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	68db      	ldr	r3, [r3, #12]
 8012f1c:	607b      	str	r3, [r7, #4]
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d1f1      	bne.n	8012f08 <pbuf_free_ooseq+0x20>
    }
  }
}
 8012f24:	3708      	adds	r7, #8
 8012f26:	46bd      	mov	sp, r7
 8012f28:	bd80      	pop	{r7, pc}
 8012f2a:	bf00      	nop
 8012f2c:	200790f1 	.word	0x200790f1
 8012f30:	20079100 	.word	0x20079100

08012f34 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8012f34:	b580      	push	{r7, lr}
 8012f36:	b082      	sub	sp, #8
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8012f3c:	f7ff ffd4 	bl	8012ee8 <pbuf_free_ooseq>
}
 8012f40:	bf00      	nop
 8012f42:	3708      	adds	r7, #8
 8012f44:	46bd      	mov	sp, r7
 8012f46:	bd80      	pop	{r7, pc}

08012f48 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b082      	sub	sp, #8
 8012f4c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8012f4e:	f009 fef9 	bl	801cd44 <sys_arch_protect>
 8012f52:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012f54:	4b0f      	ldr	r3, [pc, #60]	; (8012f94 <pbuf_pool_is_empty+0x4c>)
 8012f56:	781b      	ldrb	r3, [r3, #0]
 8012f58:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8012f5a:	4b0e      	ldr	r3, [pc, #56]	; (8012f94 <pbuf_pool_is_empty+0x4c>)
 8012f5c:	2201      	movs	r2, #1
 8012f5e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012f60:	6878      	ldr	r0, [r7, #4]
 8012f62:	f009 fefd 	bl	801cd60 <sys_arch_unprotect>

  if (!queued) {
 8012f66:	78fb      	ldrb	r3, [r7, #3]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d10f      	bne.n	8012f8c <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8012f6c:	2100      	movs	r1, #0
 8012f6e:	480a      	ldr	r0, [pc, #40]	; (8012f98 <pbuf_pool_is_empty+0x50>)
 8012f70:	f7fd f930 	bl	80101d4 <tcpip_try_callback>
 8012f74:	4603      	mov	r3, r0
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d008      	beq.n	8012f8c <pbuf_pool_is_empty+0x44>
 8012f7a:	f009 fee3 	bl	801cd44 <sys_arch_protect>
 8012f7e:	6078      	str	r0, [r7, #4]
 8012f80:	4b04      	ldr	r3, [pc, #16]	; (8012f94 <pbuf_pool_is_empty+0x4c>)
 8012f82:	2200      	movs	r2, #0
 8012f84:	701a      	strb	r2, [r3, #0]
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f009 feea 	bl	801cd60 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012f8c:	bf00      	nop
 8012f8e:	3708      	adds	r7, #8
 8012f90:	46bd      	mov	sp, r7
 8012f92:	bd80      	pop	{r7, pc}
 8012f94:	200790f1 	.word	0x200790f1
 8012f98:	08012f35 	.word	0x08012f35

08012f9c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012f9c:	b480      	push	{r7}
 8012f9e:	b085      	sub	sp, #20
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	60f8      	str	r0, [r7, #12]
 8012fa4:	60b9      	str	r1, [r7, #8]
 8012fa6:	4611      	mov	r1, r2
 8012fa8:	461a      	mov	r2, r3
 8012faa:	460b      	mov	r3, r1
 8012fac:	80fb      	strh	r3, [r7, #6]
 8012fae:	4613      	mov	r3, r2
 8012fb0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	2200      	movs	r2, #0
 8012fb6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	68ba      	ldr	r2, [r7, #8]
 8012fbc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	88fa      	ldrh	r2, [r7, #6]
 8012fc2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	88ba      	ldrh	r2, [r7, #4]
 8012fc8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012fca:	8b3b      	ldrh	r3, [r7, #24]
 8012fcc:	b2da      	uxtb	r2, r3
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	7f3a      	ldrb	r2, [r7, #28]
 8012fd6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	2201      	movs	r2, #1
 8012fdc:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	73da      	strb	r2, [r3, #15]
}
 8012fe4:	bf00      	nop
 8012fe6:	3714      	adds	r7, #20
 8012fe8:	46bd      	mov	sp, r7
 8012fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fee:	4770      	bx	lr

08012ff0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b08c      	sub	sp, #48	; 0x30
 8012ff4:	af02      	add	r7, sp, #8
 8012ff6:	4603      	mov	r3, r0
 8012ff8:	71fb      	strb	r3, [r7, #7]
 8012ffa:	460b      	mov	r3, r1
 8012ffc:	80bb      	strh	r3, [r7, #4]
 8012ffe:	4613      	mov	r3, r2
 8013000:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8013002:	79fb      	ldrb	r3, [r7, #7]
 8013004:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8013006:	887b      	ldrh	r3, [r7, #2]
 8013008:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801300c:	d07f      	beq.n	801310e <pbuf_alloc+0x11e>
 801300e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8013012:	f300 80c7 	bgt.w	80131a4 <pbuf_alloc+0x1b4>
 8013016:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801301a:	d010      	beq.n	801303e <pbuf_alloc+0x4e>
 801301c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8013020:	f300 80c0 	bgt.w	80131a4 <pbuf_alloc+0x1b4>
 8013024:	2b01      	cmp	r3, #1
 8013026:	d002      	beq.n	801302e <pbuf_alloc+0x3e>
 8013028:	2b41      	cmp	r3, #65	; 0x41
 801302a:	f040 80bb 	bne.w	80131a4 <pbuf_alloc+0x1b4>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801302e:	887a      	ldrh	r2, [r7, #2]
 8013030:	88bb      	ldrh	r3, [r7, #4]
 8013032:	4619      	mov	r1, r3
 8013034:	2000      	movs	r0, #0
 8013036:	f000 f8d1 	bl	80131dc <pbuf_alloc_reference>
 801303a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801303c:	e0bc      	b.n	80131b8 <pbuf_alloc+0x1c8>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801303e:	2300      	movs	r3, #0
 8013040:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8013042:	2300      	movs	r3, #0
 8013044:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8013046:	88bb      	ldrh	r3, [r7, #4]
 8013048:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801304a:	200d      	movs	r0, #13
 801304c:	f7ff fb9a 	bl	8012784 <memp_malloc>
 8013050:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d109      	bne.n	801306c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8013058:	f7ff ff76 	bl	8012f48 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801305e:	2b00      	cmp	r3, #0
 8013060:	d002      	beq.n	8013068 <pbuf_alloc+0x78>
            pbuf_free(p);
 8013062:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013064:	f000 faa6 	bl	80135b4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8013068:	2300      	movs	r3, #0
 801306a:	e0a6      	b.n	80131ba <pbuf_alloc+0x1ca>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801306c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801306e:	3303      	adds	r3, #3
 8013070:	b29b      	uxth	r3, r3
 8013072:	f023 0303 	bic.w	r3, r3, #3
 8013076:	b29b      	uxth	r3, r3
 8013078:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801307c:	b29b      	uxth	r3, r3
 801307e:	8b7a      	ldrh	r2, [r7, #26]
 8013080:	4293      	cmp	r3, r2
 8013082:	bf28      	it	cs
 8013084:	4613      	movcs	r3, r2
 8013086:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8013088:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801308a:	3310      	adds	r3, #16
 801308c:	693a      	ldr	r2, [r7, #16]
 801308e:	4413      	add	r3, r2
 8013090:	3303      	adds	r3, #3
 8013092:	f023 0303 	bic.w	r3, r3, #3
 8013096:	4618      	mov	r0, r3
 8013098:	89f9      	ldrh	r1, [r7, #14]
 801309a:	8b7a      	ldrh	r2, [r7, #26]
 801309c:	2300      	movs	r3, #0
 801309e:	9301      	str	r3, [sp, #4]
 80130a0:	887b      	ldrh	r3, [r7, #2]
 80130a2:	9300      	str	r3, [sp, #0]
 80130a4:	460b      	mov	r3, r1
 80130a6:	4601      	mov	r1, r0
 80130a8:	6938      	ldr	r0, [r7, #16]
 80130aa:	f7ff ff77 	bl	8012f9c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80130ae:	693b      	ldr	r3, [r7, #16]
 80130b0:	685b      	ldr	r3, [r3, #4]
 80130b2:	f003 0303 	and.w	r3, r3, #3
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d006      	beq.n	80130c8 <pbuf_alloc+0xd8>
 80130ba:	4b42      	ldr	r3, [pc, #264]	; (80131c4 <pbuf_alloc+0x1d4>)
 80130bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80130c0:	4941      	ldr	r1, [pc, #260]	; (80131c8 <pbuf_alloc+0x1d8>)
 80130c2:	4842      	ldr	r0, [pc, #264]	; (80131cc <pbuf_alloc+0x1dc>)
 80130c4:	f00b fb56 	bl	801e774 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80130c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80130ca:	3303      	adds	r3, #3
 80130cc:	f023 0303 	bic.w	r3, r3, #3
 80130d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80130d4:	d106      	bne.n	80130e4 <pbuf_alloc+0xf4>
 80130d6:	4b3b      	ldr	r3, [pc, #236]	; (80131c4 <pbuf_alloc+0x1d4>)
 80130d8:	f44f 7281 	mov.w	r2, #258	; 0x102
 80130dc:	493c      	ldr	r1, [pc, #240]	; (80131d0 <pbuf_alloc+0x1e0>)
 80130de:	483b      	ldr	r0, [pc, #236]	; (80131cc <pbuf_alloc+0x1dc>)
 80130e0:	f00b fb48 	bl	801e774 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80130e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d102      	bne.n	80130f0 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80130ea:	693b      	ldr	r3, [r7, #16]
 80130ec:	627b      	str	r3, [r7, #36]	; 0x24
 80130ee:	e002      	b.n	80130f6 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80130f0:	69fb      	ldr	r3, [r7, #28]
 80130f2:	693a      	ldr	r2, [r7, #16]
 80130f4:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80130f6:	693b      	ldr	r3, [r7, #16]
 80130f8:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80130fa:	8b7a      	ldrh	r2, [r7, #26]
 80130fc:	89fb      	ldrh	r3, [r7, #14]
 80130fe:	1ad3      	subs	r3, r2, r3
 8013100:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8013102:	2300      	movs	r3, #0
 8013104:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8013106:	8b7b      	ldrh	r3, [r7, #26]
 8013108:	2b00      	cmp	r3, #0
 801310a:	d19e      	bne.n	801304a <pbuf_alloc+0x5a>
      break;
 801310c:	e054      	b.n	80131b8 <pbuf_alloc+0x1c8>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801310e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013110:	3303      	adds	r3, #3
 8013112:	b29b      	uxth	r3, r3
 8013114:	f023 0303 	bic.w	r3, r3, #3
 8013118:	b29a      	uxth	r2, r3
 801311a:	88bb      	ldrh	r3, [r7, #4]
 801311c:	3303      	adds	r3, #3
 801311e:	b29b      	uxth	r3, r3
 8013120:	f023 0303 	bic.w	r3, r3, #3
 8013124:	b29b      	uxth	r3, r3
 8013126:	4413      	add	r3, r2
 8013128:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801312a:	8b3b      	ldrh	r3, [r7, #24]
 801312c:	3310      	adds	r3, #16
 801312e:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013130:	8b3a      	ldrh	r2, [r7, #24]
 8013132:	88bb      	ldrh	r3, [r7, #4]
 8013134:	3303      	adds	r3, #3
 8013136:	f023 0303 	bic.w	r3, r3, #3
 801313a:	429a      	cmp	r2, r3
 801313c:	d306      	bcc.n	801314c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801313e:	88bb      	ldrh	r3, [r7, #4]
 8013140:	3303      	adds	r3, #3
 8013142:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013146:	697a      	ldr	r2, [r7, #20]
 8013148:	429a      	cmp	r2, r3
 801314a:	d201      	bcs.n	8013150 <pbuf_alloc+0x160>
        return NULL;
 801314c:	2300      	movs	r3, #0
 801314e:	e034      	b.n	80131ba <pbuf_alloc+0x1ca>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8013150:	6978      	ldr	r0, [r7, #20]
 8013152:	f7ff f961 	bl	8012418 <mem_malloc>
 8013156:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8013158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801315a:	2b00      	cmp	r3, #0
 801315c:	d101      	bne.n	8013162 <pbuf_alloc+0x172>
        return NULL;
 801315e:	2300      	movs	r3, #0
 8013160:	e02b      	b.n	80131ba <pbuf_alloc+0x1ca>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8013162:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013164:	3310      	adds	r3, #16
 8013166:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013168:	4413      	add	r3, r2
 801316a:	3303      	adds	r3, #3
 801316c:	f023 0303 	bic.w	r3, r3, #3
 8013170:	4618      	mov	r0, r3
 8013172:	88b9      	ldrh	r1, [r7, #4]
 8013174:	88ba      	ldrh	r2, [r7, #4]
 8013176:	2300      	movs	r3, #0
 8013178:	9301      	str	r3, [sp, #4]
 801317a:	887b      	ldrh	r3, [r7, #2]
 801317c:	9300      	str	r3, [sp, #0]
 801317e:	460b      	mov	r3, r1
 8013180:	4601      	mov	r1, r0
 8013182:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013184:	f7ff ff0a 	bl	8012f9c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8013188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801318a:	685b      	ldr	r3, [r3, #4]
 801318c:	f003 0303 	and.w	r3, r3, #3
 8013190:	2b00      	cmp	r3, #0
 8013192:	d010      	beq.n	80131b6 <pbuf_alloc+0x1c6>
 8013194:	4b0b      	ldr	r3, [pc, #44]	; (80131c4 <pbuf_alloc+0x1d4>)
 8013196:	f44f 7291 	mov.w	r2, #290	; 0x122
 801319a:	490e      	ldr	r1, [pc, #56]	; (80131d4 <pbuf_alloc+0x1e4>)
 801319c:	480b      	ldr	r0, [pc, #44]	; (80131cc <pbuf_alloc+0x1dc>)
 801319e:	f00b fae9 	bl	801e774 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80131a2:	e008      	b.n	80131b6 <pbuf_alloc+0x1c6>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80131a4:	4b07      	ldr	r3, [pc, #28]	; (80131c4 <pbuf_alloc+0x1d4>)
 80131a6:	f240 1227 	movw	r2, #295	; 0x127
 80131aa:	490b      	ldr	r1, [pc, #44]	; (80131d8 <pbuf_alloc+0x1e8>)
 80131ac:	4807      	ldr	r0, [pc, #28]	; (80131cc <pbuf_alloc+0x1dc>)
 80131ae:	f00b fae1 	bl	801e774 <iprintf>
      return NULL;
 80131b2:	2300      	movs	r3, #0
 80131b4:	e001      	b.n	80131ba <pbuf_alloc+0x1ca>
      break;
 80131b6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80131b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80131ba:	4618      	mov	r0, r3
 80131bc:	3728      	adds	r7, #40	; 0x28
 80131be:	46bd      	mov	sp, r7
 80131c0:	bd80      	pop	{r7, pc}
 80131c2:	bf00      	nop
 80131c4:	080222fc 	.word	0x080222fc
 80131c8:	0802232c 	.word	0x0802232c
 80131cc:	0802235c 	.word	0x0802235c
 80131d0:	08022384 	.word	0x08022384
 80131d4:	080223b8 	.word	0x080223b8
 80131d8:	080223e4 	.word	0x080223e4

080131dc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b086      	sub	sp, #24
 80131e0:	af02      	add	r7, sp, #8
 80131e2:	6078      	str	r0, [r7, #4]
 80131e4:	460b      	mov	r3, r1
 80131e6:	807b      	strh	r3, [r7, #2]
 80131e8:	4613      	mov	r3, r2
 80131ea:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80131ec:	883b      	ldrh	r3, [r7, #0]
 80131ee:	2b41      	cmp	r3, #65	; 0x41
 80131f0:	d009      	beq.n	8013206 <pbuf_alloc_reference+0x2a>
 80131f2:	883b      	ldrh	r3, [r7, #0]
 80131f4:	2b01      	cmp	r3, #1
 80131f6:	d006      	beq.n	8013206 <pbuf_alloc_reference+0x2a>
 80131f8:	4b0f      	ldr	r3, [pc, #60]	; (8013238 <pbuf_alloc_reference+0x5c>)
 80131fa:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80131fe:	490f      	ldr	r1, [pc, #60]	; (801323c <pbuf_alloc_reference+0x60>)
 8013200:	480f      	ldr	r0, [pc, #60]	; (8013240 <pbuf_alloc_reference+0x64>)
 8013202:	f00b fab7 	bl	801e774 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8013206:	200c      	movs	r0, #12
 8013208:	f7ff fabc 	bl	8012784 <memp_malloc>
 801320c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d101      	bne.n	8013218 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8013214:	2300      	movs	r3, #0
 8013216:	e00b      	b.n	8013230 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8013218:	8879      	ldrh	r1, [r7, #2]
 801321a:	887a      	ldrh	r2, [r7, #2]
 801321c:	2300      	movs	r3, #0
 801321e:	9301      	str	r3, [sp, #4]
 8013220:	883b      	ldrh	r3, [r7, #0]
 8013222:	9300      	str	r3, [sp, #0]
 8013224:	460b      	mov	r3, r1
 8013226:	6879      	ldr	r1, [r7, #4]
 8013228:	68f8      	ldr	r0, [r7, #12]
 801322a:	f7ff feb7 	bl	8012f9c <pbuf_init_alloced_pbuf>
  return p;
 801322e:	68fb      	ldr	r3, [r7, #12]
}
 8013230:	4618      	mov	r0, r3
 8013232:	3710      	adds	r7, #16
 8013234:	46bd      	mov	sp, r7
 8013236:	bd80      	pop	{r7, pc}
 8013238:	080222fc 	.word	0x080222fc
 801323c:	08022400 	.word	0x08022400
 8013240:	0802235c 	.word	0x0802235c

08013244 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b088      	sub	sp, #32
 8013248:	af02      	add	r7, sp, #8
 801324a:	607b      	str	r3, [r7, #4]
 801324c:	4603      	mov	r3, r0
 801324e:	73fb      	strb	r3, [r7, #15]
 8013250:	460b      	mov	r3, r1
 8013252:	81bb      	strh	r3, [r7, #12]
 8013254:	4613      	mov	r3, r2
 8013256:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8013258:	7bfb      	ldrb	r3, [r7, #15]
 801325a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801325c:	8a7b      	ldrh	r3, [r7, #18]
 801325e:	3303      	adds	r3, #3
 8013260:	f023 0203 	bic.w	r2, r3, #3
 8013264:	89bb      	ldrh	r3, [r7, #12]
 8013266:	441a      	add	r2, r3
 8013268:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801326a:	429a      	cmp	r2, r3
 801326c:	d901      	bls.n	8013272 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801326e:	2300      	movs	r3, #0
 8013270:	e018      	b.n	80132a4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8013272:	6a3b      	ldr	r3, [r7, #32]
 8013274:	2b00      	cmp	r3, #0
 8013276:	d007      	beq.n	8013288 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8013278:	8a7b      	ldrh	r3, [r7, #18]
 801327a:	3303      	adds	r3, #3
 801327c:	f023 0303 	bic.w	r3, r3, #3
 8013280:	6a3a      	ldr	r2, [r7, #32]
 8013282:	4413      	add	r3, r2
 8013284:	617b      	str	r3, [r7, #20]
 8013286:	e001      	b.n	801328c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8013288:	2300      	movs	r3, #0
 801328a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801328c:	6878      	ldr	r0, [r7, #4]
 801328e:	89b9      	ldrh	r1, [r7, #12]
 8013290:	89ba      	ldrh	r2, [r7, #12]
 8013292:	2302      	movs	r3, #2
 8013294:	9301      	str	r3, [sp, #4]
 8013296:	897b      	ldrh	r3, [r7, #10]
 8013298:	9300      	str	r3, [sp, #0]
 801329a:	460b      	mov	r3, r1
 801329c:	6979      	ldr	r1, [r7, #20]
 801329e:	f7ff fe7d 	bl	8012f9c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80132a2:	687b      	ldr	r3, [r7, #4]
}
 80132a4:	4618      	mov	r0, r3
 80132a6:	3718      	adds	r7, #24
 80132a8:	46bd      	mov	sp, r7
 80132aa:	bd80      	pop	{r7, pc}

080132ac <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b084      	sub	sp, #16
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
 80132b4:	460b      	mov	r3, r1
 80132b6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d106      	bne.n	80132cc <pbuf_realloc+0x20>
 80132be:	4b39      	ldr	r3, [pc, #228]	; (80133a4 <pbuf_realloc+0xf8>)
 80132c0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80132c4:	4938      	ldr	r1, [pc, #224]	; (80133a8 <pbuf_realloc+0xfc>)
 80132c6:	4839      	ldr	r0, [pc, #228]	; (80133ac <pbuf_realloc+0x100>)
 80132c8:	f00b fa54 	bl	801e774 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	891b      	ldrh	r3, [r3, #8]
 80132d0:	887a      	ldrh	r2, [r7, #2]
 80132d2:	429a      	cmp	r2, r3
 80132d4:	d261      	bcs.n	801339a <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	891a      	ldrh	r2, [r3, #8]
 80132da:	887b      	ldrh	r3, [r7, #2]
 80132dc:	1ad3      	subs	r3, r2, r3
 80132de:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80132e0:	887b      	ldrh	r3, [r7, #2]
 80132e2:	817b      	strh	r3, [r7, #10]
  q = p;
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80132e8:	e018      	b.n	801331c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	895b      	ldrh	r3, [r3, #10]
 80132ee:	897a      	ldrh	r2, [r7, #10]
 80132f0:	1ad3      	subs	r3, r2, r3
 80132f2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	891a      	ldrh	r2, [r3, #8]
 80132f8:	893b      	ldrh	r3, [r7, #8]
 80132fa:	1ad3      	subs	r3, r2, r3
 80132fc:	b29a      	uxth	r2, r3
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d106      	bne.n	801331c <pbuf_realloc+0x70>
 801330e:	4b25      	ldr	r3, [pc, #148]	; (80133a4 <pbuf_realloc+0xf8>)
 8013310:	f240 12af 	movw	r2, #431	; 0x1af
 8013314:	4926      	ldr	r1, [pc, #152]	; (80133b0 <pbuf_realloc+0x104>)
 8013316:	4825      	ldr	r0, [pc, #148]	; (80133ac <pbuf_realloc+0x100>)
 8013318:	f00b fa2c 	bl	801e774 <iprintf>
  while (rem_len > q->len) {
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	895b      	ldrh	r3, [r3, #10]
 8013320:	897a      	ldrh	r2, [r7, #10]
 8013322:	429a      	cmp	r2, r3
 8013324:	d8e1      	bhi.n	80132ea <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	7b1b      	ldrb	r3, [r3, #12]
 801332a:	f003 030f 	and.w	r3, r3, #15
 801332e:	2b00      	cmp	r3, #0
 8013330:	d11f      	bne.n	8013372 <pbuf_realloc+0xc6>
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	895b      	ldrh	r3, [r3, #10]
 8013336:	897a      	ldrh	r2, [r7, #10]
 8013338:	429a      	cmp	r2, r3
 801333a:	d01a      	beq.n	8013372 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	7b5b      	ldrb	r3, [r3, #13]
 8013340:	f003 0302 	and.w	r3, r3, #2
 8013344:	2b00      	cmp	r3, #0
 8013346:	d114      	bne.n	8013372 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	685a      	ldr	r2, [r3, #4]
 801334c:	68fb      	ldr	r3, [r7, #12]
 801334e:	1ad2      	subs	r2, r2, r3
 8013350:	897b      	ldrh	r3, [r7, #10]
 8013352:	4413      	add	r3, r2
 8013354:	4619      	mov	r1, r3
 8013356:	68f8      	ldr	r0, [r7, #12]
 8013358:	f7fe ff5e 	bl	8012218 <mem_trim>
 801335c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d106      	bne.n	8013372 <pbuf_realloc+0xc6>
 8013364:	4b0f      	ldr	r3, [pc, #60]	; (80133a4 <pbuf_realloc+0xf8>)
 8013366:	f240 12bd 	movw	r2, #445	; 0x1bd
 801336a:	4912      	ldr	r1, [pc, #72]	; (80133b4 <pbuf_realloc+0x108>)
 801336c:	480f      	ldr	r0, [pc, #60]	; (80133ac <pbuf_realloc+0x100>)
 801336e:	f00b fa01 	bl	801e774 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	897a      	ldrh	r2, [r7, #10]
 8013376:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	895a      	ldrh	r2, [r3, #10]
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d004      	beq.n	8013392 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	4618      	mov	r0, r3
 801338e:	f000 f911 	bl	80135b4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	2200      	movs	r2, #0
 8013396:	601a      	str	r2, [r3, #0]
 8013398:	e000      	b.n	801339c <pbuf_realloc+0xf0>
    return;
 801339a:	bf00      	nop

}
 801339c:	3710      	adds	r7, #16
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}
 80133a2:	bf00      	nop
 80133a4:	080222fc 	.word	0x080222fc
 80133a8:	08022414 	.word	0x08022414
 80133ac:	0802235c 	.word	0x0802235c
 80133b0:	0802242c 	.word	0x0802242c
 80133b4:	08022444 	.word	0x08022444

080133b8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80133b8:	b580      	push	{r7, lr}
 80133ba:	b086      	sub	sp, #24
 80133bc:	af00      	add	r7, sp, #0
 80133be:	60f8      	str	r0, [r7, #12]
 80133c0:	60b9      	str	r1, [r7, #8]
 80133c2:	4613      	mov	r3, r2
 80133c4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d106      	bne.n	80133da <pbuf_add_header_impl+0x22>
 80133cc:	4b2b      	ldr	r3, [pc, #172]	; (801347c <pbuf_add_header_impl+0xc4>)
 80133ce:	f240 12df 	movw	r2, #479	; 0x1df
 80133d2:	492b      	ldr	r1, [pc, #172]	; (8013480 <pbuf_add_header_impl+0xc8>)
 80133d4:	482b      	ldr	r0, [pc, #172]	; (8013484 <pbuf_add_header_impl+0xcc>)
 80133d6:	f00b f9cd 	bl	801e774 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d003      	beq.n	80133e8 <pbuf_add_header_impl+0x30>
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80133e6:	d301      	bcc.n	80133ec <pbuf_add_header_impl+0x34>
    return 1;
 80133e8:	2301      	movs	r3, #1
 80133ea:	e043      	b.n	8013474 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80133ec:	68bb      	ldr	r3, [r7, #8]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d101      	bne.n	80133f6 <pbuf_add_header_impl+0x3e>
    return 0;
 80133f2:	2300      	movs	r3, #0
 80133f4:	e03e      	b.n	8013474 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80133f6:	68bb      	ldr	r3, [r7, #8]
 80133f8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	891a      	ldrh	r2, [r3, #8]
 80133fe:	8a7b      	ldrh	r3, [r7, #18]
 8013400:	4413      	add	r3, r2
 8013402:	b29b      	uxth	r3, r3
 8013404:	8a7a      	ldrh	r2, [r7, #18]
 8013406:	429a      	cmp	r2, r3
 8013408:	d901      	bls.n	801340e <pbuf_add_header_impl+0x56>
    return 1;
 801340a:	2301      	movs	r3, #1
 801340c:	e032      	b.n	8013474 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	7b1b      	ldrb	r3, [r3, #12]
 8013412:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013414:	8a3b      	ldrh	r3, [r7, #16]
 8013416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801341a:	2b00      	cmp	r3, #0
 801341c:	d00c      	beq.n	8013438 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	685a      	ldr	r2, [r3, #4]
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	425b      	negs	r3, r3
 8013426:	4413      	add	r3, r2
 8013428:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	3310      	adds	r3, #16
 801342e:	697a      	ldr	r2, [r7, #20]
 8013430:	429a      	cmp	r2, r3
 8013432:	d20d      	bcs.n	8013450 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013434:	2301      	movs	r3, #1
 8013436:	e01d      	b.n	8013474 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8013438:	79fb      	ldrb	r3, [r7, #7]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d006      	beq.n	801344c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	685a      	ldr	r2, [r3, #4]
 8013442:	68bb      	ldr	r3, [r7, #8]
 8013444:	425b      	negs	r3, r3
 8013446:	4413      	add	r3, r2
 8013448:	617b      	str	r3, [r7, #20]
 801344a:	e001      	b.n	8013450 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801344c:	2301      	movs	r3, #1
 801344e:	e011      	b.n	8013474 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	697a      	ldr	r2, [r7, #20]
 8013454:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	895a      	ldrh	r2, [r3, #10]
 801345a:	8a7b      	ldrh	r3, [r7, #18]
 801345c:	4413      	add	r3, r2
 801345e:	b29a      	uxth	r2, r3
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	891a      	ldrh	r2, [r3, #8]
 8013468:	8a7b      	ldrh	r3, [r7, #18]
 801346a:	4413      	add	r3, r2
 801346c:	b29a      	uxth	r2, r3
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	811a      	strh	r2, [r3, #8]


  return 0;
 8013472:	2300      	movs	r3, #0
}
 8013474:	4618      	mov	r0, r3
 8013476:	3718      	adds	r7, #24
 8013478:	46bd      	mov	sp, r7
 801347a:	bd80      	pop	{r7, pc}
 801347c:	080222fc 	.word	0x080222fc
 8013480:	08022460 	.word	0x08022460
 8013484:	0802235c 	.word	0x0802235c

08013488 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013488:	b580      	push	{r7, lr}
 801348a:	b082      	sub	sp, #8
 801348c:	af00      	add	r7, sp, #0
 801348e:	6078      	str	r0, [r7, #4]
 8013490:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013492:	2200      	movs	r2, #0
 8013494:	6839      	ldr	r1, [r7, #0]
 8013496:	6878      	ldr	r0, [r7, #4]
 8013498:	f7ff ff8e 	bl	80133b8 <pbuf_add_header_impl>
 801349c:	4603      	mov	r3, r0
}
 801349e:	4618      	mov	r0, r3
 80134a0:	3708      	adds	r7, #8
 80134a2:	46bd      	mov	sp, r7
 80134a4:	bd80      	pop	{r7, pc}
	...

080134a8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b084      	sub	sp, #16
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	6078      	str	r0, [r7, #4]
 80134b0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d106      	bne.n	80134c6 <pbuf_remove_header+0x1e>
 80134b8:	4b20      	ldr	r3, [pc, #128]	; (801353c <pbuf_remove_header+0x94>)
 80134ba:	f240 224b 	movw	r2, #587	; 0x24b
 80134be:	4920      	ldr	r1, [pc, #128]	; (8013540 <pbuf_remove_header+0x98>)
 80134c0:	4820      	ldr	r0, [pc, #128]	; (8013544 <pbuf_remove_header+0x9c>)
 80134c2:	f00b f957 	bl	801e774 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d003      	beq.n	80134d4 <pbuf_remove_header+0x2c>
 80134cc:	683b      	ldr	r3, [r7, #0]
 80134ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80134d2:	d301      	bcc.n	80134d8 <pbuf_remove_header+0x30>
    return 1;
 80134d4:	2301      	movs	r3, #1
 80134d6:	e02c      	b.n	8013532 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80134d8:	683b      	ldr	r3, [r7, #0]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d101      	bne.n	80134e2 <pbuf_remove_header+0x3a>
    return 0;
 80134de:	2300      	movs	r3, #0
 80134e0:	e027      	b.n	8013532 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80134e2:	683b      	ldr	r3, [r7, #0]
 80134e4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	895b      	ldrh	r3, [r3, #10]
 80134ea:	89fa      	ldrh	r2, [r7, #14]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d908      	bls.n	8013502 <pbuf_remove_header+0x5a>
 80134f0:	4b12      	ldr	r3, [pc, #72]	; (801353c <pbuf_remove_header+0x94>)
 80134f2:	f240 2255 	movw	r2, #597	; 0x255
 80134f6:	4914      	ldr	r1, [pc, #80]	; (8013548 <pbuf_remove_header+0xa0>)
 80134f8:	4812      	ldr	r0, [pc, #72]	; (8013544 <pbuf_remove_header+0x9c>)
 80134fa:	f00b f93b 	bl	801e774 <iprintf>
 80134fe:	2301      	movs	r3, #1
 8013500:	e017      	b.n	8013532 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	685b      	ldr	r3, [r3, #4]
 8013506:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	685a      	ldr	r2, [r3, #4]
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	441a      	add	r2, r3
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	895a      	ldrh	r2, [r3, #10]
 8013518:	89fb      	ldrh	r3, [r7, #14]
 801351a:	1ad3      	subs	r3, r2, r3
 801351c:	b29a      	uxth	r2, r3
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	891a      	ldrh	r2, [r3, #8]
 8013526:	89fb      	ldrh	r3, [r7, #14]
 8013528:	1ad3      	subs	r3, r2, r3
 801352a:	b29a      	uxth	r2, r3
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013530:	2300      	movs	r3, #0
}
 8013532:	4618      	mov	r0, r3
 8013534:	3710      	adds	r7, #16
 8013536:	46bd      	mov	sp, r7
 8013538:	bd80      	pop	{r7, pc}
 801353a:	bf00      	nop
 801353c:	080222fc 	.word	0x080222fc
 8013540:	08022460 	.word	0x08022460
 8013544:	0802235c 	.word	0x0802235c
 8013548:	0802246c 	.word	0x0802246c

0801354c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b082      	sub	sp, #8
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
 8013554:	460b      	mov	r3, r1
 8013556:	807b      	strh	r3, [r7, #2]
 8013558:	4613      	mov	r3, r2
 801355a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801355c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013560:	2b00      	cmp	r3, #0
 8013562:	da08      	bge.n	8013576 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013564:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013568:	425b      	negs	r3, r3
 801356a:	4619      	mov	r1, r3
 801356c:	6878      	ldr	r0, [r7, #4]
 801356e:	f7ff ff9b 	bl	80134a8 <pbuf_remove_header>
 8013572:	4603      	mov	r3, r0
 8013574:	e007      	b.n	8013586 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8013576:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801357a:	787a      	ldrb	r2, [r7, #1]
 801357c:	4619      	mov	r1, r3
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f7ff ff1a 	bl	80133b8 <pbuf_add_header_impl>
 8013584:	4603      	mov	r3, r0
  }
}
 8013586:	4618      	mov	r0, r3
 8013588:	3708      	adds	r7, #8
 801358a:	46bd      	mov	sp, r7
 801358c:	bd80      	pop	{r7, pc}

0801358e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801358e:	b580      	push	{r7, lr}
 8013590:	b082      	sub	sp, #8
 8013592:	af00      	add	r7, sp, #0
 8013594:	6078      	str	r0, [r7, #4]
 8013596:	460b      	mov	r3, r1
 8013598:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801359a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801359e:	2201      	movs	r2, #1
 80135a0:	4619      	mov	r1, r3
 80135a2:	6878      	ldr	r0, [r7, #4]
 80135a4:	f7ff ffd2 	bl	801354c <pbuf_header_impl>
 80135a8:	4603      	mov	r3, r0
}
 80135aa:	4618      	mov	r0, r3
 80135ac:	3708      	adds	r7, #8
 80135ae:	46bd      	mov	sp, r7
 80135b0:	bd80      	pop	{r7, pc}
	...

080135b4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b088      	sub	sp, #32
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d10b      	bne.n	80135da <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d106      	bne.n	80135d6 <pbuf_free+0x22>
 80135c8:	4b3b      	ldr	r3, [pc, #236]	; (80136b8 <pbuf_free+0x104>)
 80135ca:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80135ce:	493b      	ldr	r1, [pc, #236]	; (80136bc <pbuf_free+0x108>)
 80135d0:	483b      	ldr	r0, [pc, #236]	; (80136c0 <pbuf_free+0x10c>)
 80135d2:	f00b f8cf 	bl	801e774 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80135d6:	2300      	movs	r3, #0
 80135d8:	e069      	b.n	80136ae <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80135da:	2300      	movs	r3, #0
 80135dc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80135de:	e062      	b.n	80136a6 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80135e0:	f009 fbb0 	bl	801cd44 <sys_arch_protect>
 80135e4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	7b9b      	ldrb	r3, [r3, #14]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d106      	bne.n	80135fc <pbuf_free+0x48>
 80135ee:	4b32      	ldr	r3, [pc, #200]	; (80136b8 <pbuf_free+0x104>)
 80135f0:	f240 22f1 	movw	r2, #753	; 0x2f1
 80135f4:	4933      	ldr	r1, [pc, #204]	; (80136c4 <pbuf_free+0x110>)
 80135f6:	4832      	ldr	r0, [pc, #200]	; (80136c0 <pbuf_free+0x10c>)
 80135f8:	f00b f8bc 	bl	801e774 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	7b9b      	ldrb	r3, [r3, #14]
 8013600:	3b01      	subs	r3, #1
 8013602:	b2da      	uxtb	r2, r3
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	739a      	strb	r2, [r3, #14]
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	7b9b      	ldrb	r3, [r3, #14]
 801360c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801360e:	69b8      	ldr	r0, [r7, #24]
 8013610:	f009 fba6 	bl	801cd60 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013614:	7dfb      	ldrb	r3, [r7, #23]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d143      	bne.n	80136a2 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	7b1b      	ldrb	r3, [r3, #12]
 8013624:	f003 030f 	and.w	r3, r3, #15
 8013628:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	7b5b      	ldrb	r3, [r3, #13]
 801362e:	f003 0302 	and.w	r3, r3, #2
 8013632:	2b00      	cmp	r3, #0
 8013634:	d011      	beq.n	801365a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801363a:	68bb      	ldr	r3, [r7, #8]
 801363c:	691b      	ldr	r3, [r3, #16]
 801363e:	2b00      	cmp	r3, #0
 8013640:	d106      	bne.n	8013650 <pbuf_free+0x9c>
 8013642:	4b1d      	ldr	r3, [pc, #116]	; (80136b8 <pbuf_free+0x104>)
 8013644:	f240 22ff 	movw	r2, #767	; 0x2ff
 8013648:	491f      	ldr	r1, [pc, #124]	; (80136c8 <pbuf_free+0x114>)
 801364a:	481d      	ldr	r0, [pc, #116]	; (80136c0 <pbuf_free+0x10c>)
 801364c:	f00b f892 	bl	801e774 <iprintf>
        pc->custom_free_function(p);
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	691b      	ldr	r3, [r3, #16]
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	4798      	blx	r3
 8013658:	e01d      	b.n	8013696 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801365a:	7bfb      	ldrb	r3, [r7, #15]
 801365c:	2b02      	cmp	r3, #2
 801365e:	d104      	bne.n	801366a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013660:	6879      	ldr	r1, [r7, #4]
 8013662:	200d      	movs	r0, #13
 8013664:	f7ff f904 	bl	8012870 <memp_free>
 8013668:	e015      	b.n	8013696 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801366a:	7bfb      	ldrb	r3, [r7, #15]
 801366c:	2b01      	cmp	r3, #1
 801366e:	d104      	bne.n	801367a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013670:	6879      	ldr	r1, [r7, #4]
 8013672:	200c      	movs	r0, #12
 8013674:	f7ff f8fc 	bl	8012870 <memp_free>
 8013678:	e00d      	b.n	8013696 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801367a:	7bfb      	ldrb	r3, [r7, #15]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d103      	bne.n	8013688 <pbuf_free+0xd4>
          mem_free(p);
 8013680:	6878      	ldr	r0, [r7, #4]
 8013682:	f7fe fd39 	bl	80120f8 <mem_free>
 8013686:	e006      	b.n	8013696 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013688:	4b0b      	ldr	r3, [pc, #44]	; (80136b8 <pbuf_free+0x104>)
 801368a:	f240 320f 	movw	r2, #783	; 0x30f
 801368e:	490f      	ldr	r1, [pc, #60]	; (80136cc <pbuf_free+0x118>)
 8013690:	480b      	ldr	r0, [pc, #44]	; (80136c0 <pbuf_free+0x10c>)
 8013692:	f00b f86f 	bl	801e774 <iprintf>
        }
      }
      count++;
 8013696:	7ffb      	ldrb	r3, [r7, #31]
 8013698:	3301      	adds	r3, #1
 801369a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	607b      	str	r3, [r7, #4]
 80136a0:	e001      	b.n	80136a6 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80136a2:	2300      	movs	r3, #0
 80136a4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d199      	bne.n	80135e0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80136ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3720      	adds	r7, #32
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}
 80136b6:	bf00      	nop
 80136b8:	080222fc 	.word	0x080222fc
 80136bc:	08022460 	.word	0x08022460
 80136c0:	0802235c 	.word	0x0802235c
 80136c4:	0802248c 	.word	0x0802248c
 80136c8:	080224a4 	.word	0x080224a4
 80136cc:	080224c8 	.word	0x080224c8

080136d0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80136d0:	b480      	push	{r7}
 80136d2:	b085      	sub	sp, #20
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80136d8:	2300      	movs	r3, #0
 80136da:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80136dc:	e005      	b.n	80136ea <pbuf_clen+0x1a>
    ++len;
 80136de:	89fb      	ldrh	r3, [r7, #14]
 80136e0:	3301      	adds	r3, #1
 80136e2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d1f6      	bne.n	80136de <pbuf_clen+0xe>
  }
  return len;
 80136f0:	89fb      	ldrh	r3, [r7, #14]
}
 80136f2:	4618      	mov	r0, r3
 80136f4:	3714      	adds	r7, #20
 80136f6:	46bd      	mov	sp, r7
 80136f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fc:	4770      	bx	lr
	...

08013700 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013700:	b580      	push	{r7, lr}
 8013702:	b084      	sub	sp, #16
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2b00      	cmp	r3, #0
 801370c:	d016      	beq.n	801373c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801370e:	f009 fb19 	bl	801cd44 <sys_arch_protect>
 8013712:	60f8      	str	r0, [r7, #12]
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	7b9b      	ldrb	r3, [r3, #14]
 8013718:	3301      	adds	r3, #1
 801371a:	b2da      	uxtb	r2, r3
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	739a      	strb	r2, [r3, #14]
 8013720:	68f8      	ldr	r0, [r7, #12]
 8013722:	f009 fb1d 	bl	801cd60 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	7b9b      	ldrb	r3, [r3, #14]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d106      	bne.n	801373c <pbuf_ref+0x3c>
 801372e:	4b05      	ldr	r3, [pc, #20]	; (8013744 <pbuf_ref+0x44>)
 8013730:	f240 3242 	movw	r2, #834	; 0x342
 8013734:	4904      	ldr	r1, [pc, #16]	; (8013748 <pbuf_ref+0x48>)
 8013736:	4805      	ldr	r0, [pc, #20]	; (801374c <pbuf_ref+0x4c>)
 8013738:	f00b f81c 	bl	801e774 <iprintf>
  }
}
 801373c:	bf00      	nop
 801373e:	3710      	adds	r7, #16
 8013740:	46bd      	mov	sp, r7
 8013742:	bd80      	pop	{r7, pc}
 8013744:	080222fc 	.word	0x080222fc
 8013748:	080224dc 	.word	0x080224dc
 801374c:	0802235c 	.word	0x0802235c

08013750 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013750:	b580      	push	{r7, lr}
 8013752:	b084      	sub	sp, #16
 8013754:	af00      	add	r7, sp, #0
 8013756:	6078      	str	r0, [r7, #4]
 8013758:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d002      	beq.n	8013766 <pbuf_cat+0x16>
 8013760:	683b      	ldr	r3, [r7, #0]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d107      	bne.n	8013776 <pbuf_cat+0x26>
 8013766:	4b20      	ldr	r3, [pc, #128]	; (80137e8 <pbuf_cat+0x98>)
 8013768:	f240 3259 	movw	r2, #857	; 0x359
 801376c:	491f      	ldr	r1, [pc, #124]	; (80137ec <pbuf_cat+0x9c>)
 801376e:	4820      	ldr	r0, [pc, #128]	; (80137f0 <pbuf_cat+0xa0>)
 8013770:	f00b f800 	bl	801e774 <iprintf>
 8013774:	e034      	b.n	80137e0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	60fb      	str	r3, [r7, #12]
 801377a:	e00a      	b.n	8013792 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	891a      	ldrh	r2, [r3, #8]
 8013780:	683b      	ldr	r3, [r7, #0]
 8013782:	891b      	ldrh	r3, [r3, #8]
 8013784:	4413      	add	r3, r2
 8013786:	b29a      	uxth	r2, r3
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	60fb      	str	r3, [r7, #12]
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d1f0      	bne.n	801377c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	891a      	ldrh	r2, [r3, #8]
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	895b      	ldrh	r3, [r3, #10]
 80137a2:	429a      	cmp	r2, r3
 80137a4:	d006      	beq.n	80137b4 <pbuf_cat+0x64>
 80137a6:	4b10      	ldr	r3, [pc, #64]	; (80137e8 <pbuf_cat+0x98>)
 80137a8:	f240 3262 	movw	r2, #866	; 0x362
 80137ac:	4911      	ldr	r1, [pc, #68]	; (80137f4 <pbuf_cat+0xa4>)
 80137ae:	4810      	ldr	r0, [pc, #64]	; (80137f0 <pbuf_cat+0xa0>)
 80137b0:	f00a ffe0 	bl	801e774 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d006      	beq.n	80137ca <pbuf_cat+0x7a>
 80137bc:	4b0a      	ldr	r3, [pc, #40]	; (80137e8 <pbuf_cat+0x98>)
 80137be:	f240 3263 	movw	r2, #867	; 0x363
 80137c2:	490d      	ldr	r1, [pc, #52]	; (80137f8 <pbuf_cat+0xa8>)
 80137c4:	480a      	ldr	r0, [pc, #40]	; (80137f0 <pbuf_cat+0xa0>)
 80137c6:	f00a ffd5 	bl	801e774 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	891a      	ldrh	r2, [r3, #8]
 80137ce:	683b      	ldr	r3, [r7, #0]
 80137d0:	891b      	ldrh	r3, [r3, #8]
 80137d2:	4413      	add	r3, r2
 80137d4:	b29a      	uxth	r2, r3
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	683a      	ldr	r2, [r7, #0]
 80137de:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80137e0:	3710      	adds	r7, #16
 80137e2:	46bd      	mov	sp, r7
 80137e4:	bd80      	pop	{r7, pc}
 80137e6:	bf00      	nop
 80137e8:	080222fc 	.word	0x080222fc
 80137ec:	080224f0 	.word	0x080224f0
 80137f0:	0802235c 	.word	0x0802235c
 80137f4:	08022528 	.word	0x08022528
 80137f8:	08022558 	.word	0x08022558

080137fc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80137fc:	b580      	push	{r7, lr}
 80137fe:	b086      	sub	sp, #24
 8013800:	af00      	add	r7, sp, #0
 8013802:	6078      	str	r0, [r7, #4]
 8013804:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013806:	2300      	movs	r3, #0
 8013808:	617b      	str	r3, [r7, #20]
 801380a:	2300      	movs	r3, #0
 801380c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d008      	beq.n	8013826 <pbuf_copy+0x2a>
 8013814:	683b      	ldr	r3, [r7, #0]
 8013816:	2b00      	cmp	r3, #0
 8013818:	d005      	beq.n	8013826 <pbuf_copy+0x2a>
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	891a      	ldrh	r2, [r3, #8]
 801381e:	683b      	ldr	r3, [r7, #0]
 8013820:	891b      	ldrh	r3, [r3, #8]
 8013822:	429a      	cmp	r2, r3
 8013824:	d209      	bcs.n	801383a <pbuf_copy+0x3e>
 8013826:	4b57      	ldr	r3, [pc, #348]	; (8013984 <pbuf_copy+0x188>)
 8013828:	f240 32c9 	movw	r2, #969	; 0x3c9
 801382c:	4956      	ldr	r1, [pc, #344]	; (8013988 <pbuf_copy+0x18c>)
 801382e:	4857      	ldr	r0, [pc, #348]	; (801398c <pbuf_copy+0x190>)
 8013830:	f00a ffa0 	bl	801e774 <iprintf>
 8013834:	f06f 030f 	mvn.w	r3, #15
 8013838:	e09f      	b.n	801397a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	895b      	ldrh	r3, [r3, #10]
 801383e:	461a      	mov	r2, r3
 8013840:	697b      	ldr	r3, [r7, #20]
 8013842:	1ad2      	subs	r2, r2, r3
 8013844:	683b      	ldr	r3, [r7, #0]
 8013846:	895b      	ldrh	r3, [r3, #10]
 8013848:	4619      	mov	r1, r3
 801384a:	693b      	ldr	r3, [r7, #16]
 801384c:	1acb      	subs	r3, r1, r3
 801384e:	429a      	cmp	r2, r3
 8013850:	d306      	bcc.n	8013860 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013852:	683b      	ldr	r3, [r7, #0]
 8013854:	895b      	ldrh	r3, [r3, #10]
 8013856:	461a      	mov	r2, r3
 8013858:	693b      	ldr	r3, [r7, #16]
 801385a:	1ad3      	subs	r3, r2, r3
 801385c:	60fb      	str	r3, [r7, #12]
 801385e:	e005      	b.n	801386c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	895b      	ldrh	r3, [r3, #10]
 8013864:	461a      	mov	r2, r3
 8013866:	697b      	ldr	r3, [r7, #20]
 8013868:	1ad3      	subs	r3, r2, r3
 801386a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	685a      	ldr	r2, [r3, #4]
 8013870:	697b      	ldr	r3, [r7, #20]
 8013872:	18d0      	adds	r0, r2, r3
 8013874:	683b      	ldr	r3, [r7, #0]
 8013876:	685a      	ldr	r2, [r3, #4]
 8013878:	693b      	ldr	r3, [r7, #16]
 801387a:	4413      	add	r3, r2
 801387c:	68fa      	ldr	r2, [r7, #12]
 801387e:	4619      	mov	r1, r3
 8013880:	f00a fa0e 	bl	801dca0 <memcpy>
    offset_to += len;
 8013884:	697a      	ldr	r2, [r7, #20]
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	4413      	add	r3, r2
 801388a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801388c:	693a      	ldr	r2, [r7, #16]
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	4413      	add	r3, r2
 8013892:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	895b      	ldrh	r3, [r3, #10]
 8013898:	461a      	mov	r2, r3
 801389a:	697b      	ldr	r3, [r7, #20]
 801389c:	4293      	cmp	r3, r2
 801389e:	d906      	bls.n	80138ae <pbuf_copy+0xb2>
 80138a0:	4b38      	ldr	r3, [pc, #224]	; (8013984 <pbuf_copy+0x188>)
 80138a2:	f240 32d9 	movw	r2, #985	; 0x3d9
 80138a6:	493a      	ldr	r1, [pc, #232]	; (8013990 <pbuf_copy+0x194>)
 80138a8:	4838      	ldr	r0, [pc, #224]	; (801398c <pbuf_copy+0x190>)
 80138aa:	f00a ff63 	bl	801e774 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80138ae:	683b      	ldr	r3, [r7, #0]
 80138b0:	895b      	ldrh	r3, [r3, #10]
 80138b2:	461a      	mov	r2, r3
 80138b4:	693b      	ldr	r3, [r7, #16]
 80138b6:	4293      	cmp	r3, r2
 80138b8:	d906      	bls.n	80138c8 <pbuf_copy+0xcc>
 80138ba:	4b32      	ldr	r3, [pc, #200]	; (8013984 <pbuf_copy+0x188>)
 80138bc:	f240 32da 	movw	r2, #986	; 0x3da
 80138c0:	4934      	ldr	r1, [pc, #208]	; (8013994 <pbuf_copy+0x198>)
 80138c2:	4832      	ldr	r0, [pc, #200]	; (801398c <pbuf_copy+0x190>)
 80138c4:	f00a ff56 	bl	801e774 <iprintf>
    if (offset_from >= p_from->len) {
 80138c8:	683b      	ldr	r3, [r7, #0]
 80138ca:	895b      	ldrh	r3, [r3, #10]
 80138cc:	461a      	mov	r2, r3
 80138ce:	693b      	ldr	r3, [r7, #16]
 80138d0:	4293      	cmp	r3, r2
 80138d2:	d304      	bcc.n	80138de <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80138d4:	2300      	movs	r3, #0
 80138d6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80138d8:	683b      	ldr	r3, [r7, #0]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	895b      	ldrh	r3, [r3, #10]
 80138e2:	461a      	mov	r2, r3
 80138e4:	697b      	ldr	r3, [r7, #20]
 80138e6:	4293      	cmp	r3, r2
 80138e8:	d114      	bne.n	8013914 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80138ea:	2300      	movs	r3, #0
 80138ec:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d10c      	bne.n	8013914 <pbuf_copy+0x118>
 80138fa:	683b      	ldr	r3, [r7, #0]
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d009      	beq.n	8013914 <pbuf_copy+0x118>
 8013900:	4b20      	ldr	r3, [pc, #128]	; (8013984 <pbuf_copy+0x188>)
 8013902:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8013906:	4924      	ldr	r1, [pc, #144]	; (8013998 <pbuf_copy+0x19c>)
 8013908:	4820      	ldr	r0, [pc, #128]	; (801398c <pbuf_copy+0x190>)
 801390a:	f00a ff33 	bl	801e774 <iprintf>
 801390e:	f06f 030f 	mvn.w	r3, #15
 8013912:	e032      	b.n	801397a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d013      	beq.n	8013942 <pbuf_copy+0x146>
 801391a:	683b      	ldr	r3, [r7, #0]
 801391c:	895a      	ldrh	r2, [r3, #10]
 801391e:	683b      	ldr	r3, [r7, #0]
 8013920:	891b      	ldrh	r3, [r3, #8]
 8013922:	429a      	cmp	r2, r3
 8013924:	d10d      	bne.n	8013942 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013926:	683b      	ldr	r3, [r7, #0]
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	2b00      	cmp	r3, #0
 801392c:	d009      	beq.n	8013942 <pbuf_copy+0x146>
 801392e:	4b15      	ldr	r3, [pc, #84]	; (8013984 <pbuf_copy+0x188>)
 8013930:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8013934:	4919      	ldr	r1, [pc, #100]	; (801399c <pbuf_copy+0x1a0>)
 8013936:	4815      	ldr	r0, [pc, #84]	; (801398c <pbuf_copy+0x190>)
 8013938:	f00a ff1c 	bl	801e774 <iprintf>
 801393c:	f06f 0305 	mvn.w	r3, #5
 8013940:	e01b      	b.n	801397a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d013      	beq.n	8013970 <pbuf_copy+0x174>
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	895a      	ldrh	r2, [r3, #10]
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	891b      	ldrh	r3, [r3, #8]
 8013950:	429a      	cmp	r2, r3
 8013952:	d10d      	bne.n	8013970 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d009      	beq.n	8013970 <pbuf_copy+0x174>
 801395c:	4b09      	ldr	r3, [pc, #36]	; (8013984 <pbuf_copy+0x188>)
 801395e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8013962:	490e      	ldr	r1, [pc, #56]	; (801399c <pbuf_copy+0x1a0>)
 8013964:	4809      	ldr	r0, [pc, #36]	; (801398c <pbuf_copy+0x190>)
 8013966:	f00a ff05 	bl	801e774 <iprintf>
 801396a:	f06f 0305 	mvn.w	r3, #5
 801396e:	e004      	b.n	801397a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013970:	683b      	ldr	r3, [r7, #0]
 8013972:	2b00      	cmp	r3, #0
 8013974:	f47f af61 	bne.w	801383a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013978:	2300      	movs	r3, #0
}
 801397a:	4618      	mov	r0, r3
 801397c:	3718      	adds	r7, #24
 801397e:	46bd      	mov	sp, r7
 8013980:	bd80      	pop	{r7, pc}
 8013982:	bf00      	nop
 8013984:	080222fc 	.word	0x080222fc
 8013988:	080225a4 	.word	0x080225a4
 801398c:	0802235c 	.word	0x0802235c
 8013990:	080225d4 	.word	0x080225d4
 8013994:	080225ec 	.word	0x080225ec
 8013998:	08022608 	.word	0x08022608
 801399c:	08022618 	.word	0x08022618

080139a0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	b088      	sub	sp, #32
 80139a4:	af00      	add	r7, sp, #0
 80139a6:	60f8      	str	r0, [r7, #12]
 80139a8:	60b9      	str	r1, [r7, #8]
 80139aa:	4611      	mov	r1, r2
 80139ac:	461a      	mov	r2, r3
 80139ae:	460b      	mov	r3, r1
 80139b0:	80fb      	strh	r3, [r7, #6]
 80139b2:	4613      	mov	r3, r2
 80139b4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80139b6:	2300      	movs	r3, #0
 80139b8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80139ba:	2300      	movs	r3, #0
 80139bc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d108      	bne.n	80139d6 <pbuf_copy_partial+0x36>
 80139c4:	4b2b      	ldr	r3, [pc, #172]	; (8013a74 <pbuf_copy_partial+0xd4>)
 80139c6:	f240 420a 	movw	r2, #1034	; 0x40a
 80139ca:	492b      	ldr	r1, [pc, #172]	; (8013a78 <pbuf_copy_partial+0xd8>)
 80139cc:	482b      	ldr	r0, [pc, #172]	; (8013a7c <pbuf_copy_partial+0xdc>)
 80139ce:	f00a fed1 	bl	801e774 <iprintf>
 80139d2:	2300      	movs	r3, #0
 80139d4:	e04a      	b.n	8013a6c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80139d6:	68bb      	ldr	r3, [r7, #8]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d108      	bne.n	80139ee <pbuf_copy_partial+0x4e>
 80139dc:	4b25      	ldr	r3, [pc, #148]	; (8013a74 <pbuf_copy_partial+0xd4>)
 80139de:	f240 420b 	movw	r2, #1035	; 0x40b
 80139e2:	4927      	ldr	r1, [pc, #156]	; (8013a80 <pbuf_copy_partial+0xe0>)
 80139e4:	4825      	ldr	r0, [pc, #148]	; (8013a7c <pbuf_copy_partial+0xdc>)
 80139e6:	f00a fec5 	bl	801e774 <iprintf>
 80139ea:	2300      	movs	r3, #0
 80139ec:	e03e      	b.n	8013a6c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	61fb      	str	r3, [r7, #28]
 80139f2:	e034      	b.n	8013a5e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80139f4:	88bb      	ldrh	r3, [r7, #4]
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d00a      	beq.n	8013a10 <pbuf_copy_partial+0x70>
 80139fa:	69fb      	ldr	r3, [r7, #28]
 80139fc:	895b      	ldrh	r3, [r3, #10]
 80139fe:	88ba      	ldrh	r2, [r7, #4]
 8013a00:	429a      	cmp	r2, r3
 8013a02:	d305      	bcc.n	8013a10 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013a04:	69fb      	ldr	r3, [r7, #28]
 8013a06:	895b      	ldrh	r3, [r3, #10]
 8013a08:	88ba      	ldrh	r2, [r7, #4]
 8013a0a:	1ad3      	subs	r3, r2, r3
 8013a0c:	80bb      	strh	r3, [r7, #4]
 8013a0e:	e023      	b.n	8013a58 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013a10:	69fb      	ldr	r3, [r7, #28]
 8013a12:	895a      	ldrh	r2, [r3, #10]
 8013a14:	88bb      	ldrh	r3, [r7, #4]
 8013a16:	1ad3      	subs	r3, r2, r3
 8013a18:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8013a1a:	8b3a      	ldrh	r2, [r7, #24]
 8013a1c:	88fb      	ldrh	r3, [r7, #6]
 8013a1e:	429a      	cmp	r2, r3
 8013a20:	d901      	bls.n	8013a26 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013a22:	88fb      	ldrh	r3, [r7, #6]
 8013a24:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013a26:	8b7b      	ldrh	r3, [r7, #26]
 8013a28:	68ba      	ldr	r2, [r7, #8]
 8013a2a:	18d0      	adds	r0, r2, r3
 8013a2c:	69fb      	ldr	r3, [r7, #28]
 8013a2e:	685a      	ldr	r2, [r3, #4]
 8013a30:	88bb      	ldrh	r3, [r7, #4]
 8013a32:	4413      	add	r3, r2
 8013a34:	8b3a      	ldrh	r2, [r7, #24]
 8013a36:	4619      	mov	r1, r3
 8013a38:	f00a f932 	bl	801dca0 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013a3c:	8afa      	ldrh	r2, [r7, #22]
 8013a3e:	8b3b      	ldrh	r3, [r7, #24]
 8013a40:	4413      	add	r3, r2
 8013a42:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013a44:	8b7a      	ldrh	r2, [r7, #26]
 8013a46:	8b3b      	ldrh	r3, [r7, #24]
 8013a48:	4413      	add	r3, r2
 8013a4a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013a4c:	88fa      	ldrh	r2, [r7, #6]
 8013a4e:	8b3b      	ldrh	r3, [r7, #24]
 8013a50:	1ad3      	subs	r3, r2, r3
 8013a52:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013a54:	2300      	movs	r3, #0
 8013a56:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013a58:	69fb      	ldr	r3, [r7, #28]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	61fb      	str	r3, [r7, #28]
 8013a5e:	88fb      	ldrh	r3, [r7, #6]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d002      	beq.n	8013a6a <pbuf_copy_partial+0xca>
 8013a64:	69fb      	ldr	r3, [r7, #28]
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d1c4      	bne.n	80139f4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8013a6a:	8afb      	ldrh	r3, [r7, #22]
}
 8013a6c:	4618      	mov	r0, r3
 8013a6e:	3720      	adds	r7, #32
 8013a70:	46bd      	mov	sp, r7
 8013a72:	bd80      	pop	{r7, pc}
 8013a74:	080222fc 	.word	0x080222fc
 8013a78:	08022644 	.word	0x08022644
 8013a7c:	0802235c 	.word	0x0802235c
 8013a80:	08022664 	.word	0x08022664

08013a84 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013a84:	b480      	push	{r7}
 8013a86:	b087      	sub	sp, #28
 8013a88:	af00      	add	r7, sp, #0
 8013a8a:	60f8      	str	r0, [r7, #12]
 8013a8c:	460b      	mov	r3, r1
 8013a8e:	607a      	str	r2, [r7, #4]
 8013a90:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 8013a92:	897b      	ldrh	r3, [r7, #10]
 8013a94:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 8013a9a:	e007      	b.n	8013aac <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8013a9c:	693b      	ldr	r3, [r7, #16]
 8013a9e:	895b      	ldrh	r3, [r3, #10]
 8013aa0:	8afa      	ldrh	r2, [r7, #22]
 8013aa2:	1ad3      	subs	r3, r2, r3
 8013aa4:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 8013aa6:	693b      	ldr	r3, [r7, #16]
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 8013aac:	693b      	ldr	r3, [r7, #16]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d004      	beq.n	8013abc <pbuf_skip_const+0x38>
 8013ab2:	693b      	ldr	r3, [r7, #16]
 8013ab4:	895b      	ldrh	r3, [r3, #10]
 8013ab6:	8afa      	ldrh	r2, [r7, #22]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d2ef      	bcs.n	8013a9c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d002      	beq.n	8013ac8 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	8afa      	ldrh	r2, [r7, #22]
 8013ac6:	801a      	strh	r2, [r3, #0]
  }
  return q;
 8013ac8:	693b      	ldr	r3, [r7, #16]
}
 8013aca:	4618      	mov	r0, r3
 8013acc:	371c      	adds	r7, #28
 8013ace:	46bd      	mov	sp, r7
 8013ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ad4:	4770      	bx	lr
	...

08013ad8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	b084      	sub	sp, #16
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	4603      	mov	r3, r0
 8013ae0:	603a      	str	r2, [r7, #0]
 8013ae2:	71fb      	strb	r3, [r7, #7]
 8013ae4:	460b      	mov	r3, r1
 8013ae6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013ae8:	683b      	ldr	r3, [r7, #0]
 8013aea:	8919      	ldrh	r1, [r3, #8]
 8013aec:	88ba      	ldrh	r2, [r7, #4]
 8013aee:	79fb      	ldrb	r3, [r7, #7]
 8013af0:	4618      	mov	r0, r3
 8013af2:	f7ff fa7d 	bl	8012ff0 <pbuf_alloc>
 8013af6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d101      	bne.n	8013b02 <pbuf_clone+0x2a>
    return NULL;
 8013afe:	2300      	movs	r3, #0
 8013b00:	e011      	b.n	8013b26 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013b02:	6839      	ldr	r1, [r7, #0]
 8013b04:	68f8      	ldr	r0, [r7, #12]
 8013b06:	f7ff fe79 	bl	80137fc <pbuf_copy>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8013b0e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d006      	beq.n	8013b24 <pbuf_clone+0x4c>
 8013b16:	4b06      	ldr	r3, [pc, #24]	; (8013b30 <pbuf_clone+0x58>)
 8013b18:	f240 5224 	movw	r2, #1316	; 0x524
 8013b1c:	4905      	ldr	r1, [pc, #20]	; (8013b34 <pbuf_clone+0x5c>)
 8013b1e:	4806      	ldr	r0, [pc, #24]	; (8013b38 <pbuf_clone+0x60>)
 8013b20:	f00a fe28 	bl	801e774 <iprintf>
  return q;
 8013b24:	68fb      	ldr	r3, [r7, #12]
}
 8013b26:	4618      	mov	r0, r3
 8013b28:	3710      	adds	r7, #16
 8013b2a:	46bd      	mov	sp, r7
 8013b2c:	bd80      	pop	{r7, pc}
 8013b2e:	bf00      	nop
 8013b30:	080222fc 	.word	0x080222fc
 8013b34:	08022770 	.word	0x08022770
 8013b38:	0802235c 	.word	0x0802235c

08013b3c <pbuf_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p OR ZERO IF 'offset' >= p->tot_len
 */
u8_t
pbuf_get_at(const struct pbuf *p, u16_t offset)
{
 8013b3c:	b580      	push	{r7, lr}
 8013b3e:	b084      	sub	sp, #16
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
 8013b44:	460b      	mov	r3, r1
 8013b46:	807b      	strh	r3, [r7, #2]
  int ret = pbuf_try_get_at(p, offset);
 8013b48:	887b      	ldrh	r3, [r7, #2]
 8013b4a:	4619      	mov	r1, r3
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f000 f80c 	bl	8013b6a <pbuf_try_get_at>
 8013b52:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	db02      	blt.n	8013b60 <pbuf_get_at+0x24>
    return (u8_t)ret;
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	b2db      	uxtb	r3, r3
 8013b5e:	e000      	b.n	8013b62 <pbuf_get_at+0x26>
  }
  return 0;
 8013b60:	2300      	movs	r3, #0
}
 8013b62:	4618      	mov	r0, r3
 8013b64:	3710      	adds	r7, #16
 8013b66:	46bd      	mov	sp, r7
 8013b68:	bd80      	pop	{r7, pc}

08013b6a <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 8013b6a:	b580      	push	{r7, lr}
 8013b6c:	b084      	sub	sp, #16
 8013b6e:	af00      	add	r7, sp, #0
 8013b70:	6078      	str	r0, [r7, #4]
 8013b72:	460b      	mov	r3, r1
 8013b74:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 8013b76:	f107 020a 	add.w	r2, r7, #10
 8013b7a:	887b      	ldrh	r3, [r7, #2]
 8013b7c:	4619      	mov	r1, r3
 8013b7e:	6878      	ldr	r0, [r7, #4]
 8013b80:	f7ff ff80 	bl	8013a84 <pbuf_skip_const>
 8013b84:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d00a      	beq.n	8013ba2 <pbuf_try_get_at+0x38>
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	895a      	ldrh	r2, [r3, #10]
 8013b90:	897b      	ldrh	r3, [r7, #10]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d905      	bls.n	8013ba2 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	685b      	ldr	r3, [r3, #4]
 8013b9a:	897a      	ldrh	r2, [r7, #10]
 8013b9c:	4413      	add	r3, r2
 8013b9e:	781b      	ldrb	r3, [r3, #0]
 8013ba0:	e001      	b.n	8013ba6 <pbuf_try_get_at+0x3c>
  }
  return -1;
 8013ba2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013ba6:	4618      	mov	r0, r3
 8013ba8:	3710      	adds	r7, #16
 8013baa:	46bd      	mov	sp, r7
 8013bac:	bd80      	pop	{r7, pc}
	...

08013bb0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013bb4:	f00a fdf6 	bl	801e7a4 <rand>
 8013bb8:	4603      	mov	r3, r0
 8013bba:	b29b      	uxth	r3, r3
 8013bbc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013bc0:	b29b      	uxth	r3, r3
 8013bc2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8013bc6:	b29a      	uxth	r2, r3
 8013bc8:	4b01      	ldr	r3, [pc, #4]	; (8013bd0 <tcp_init+0x20>)
 8013bca:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013bcc:	bf00      	nop
 8013bce:	bd80      	pop	{r7, pc}
 8013bd0:	2000031c 	.word	0x2000031c

08013bd4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013bd4:	b580      	push	{r7, lr}
 8013bd6:	b082      	sub	sp, #8
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	7d1b      	ldrb	r3, [r3, #20]
 8013be0:	2b01      	cmp	r3, #1
 8013be2:	d105      	bne.n	8013bf0 <tcp_free+0x1c>
 8013be4:	4b06      	ldr	r3, [pc, #24]	; (8013c00 <tcp_free+0x2c>)
 8013be6:	22d4      	movs	r2, #212	; 0xd4
 8013be8:	4906      	ldr	r1, [pc, #24]	; (8013c04 <tcp_free+0x30>)
 8013bea:	4807      	ldr	r0, [pc, #28]	; (8013c08 <tcp_free+0x34>)
 8013bec:	f00a fdc2 	bl	801e774 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013bf0:	6879      	ldr	r1, [r7, #4]
 8013bf2:	2001      	movs	r0, #1
 8013bf4:	f7fe fe3c 	bl	8012870 <memp_free>
}
 8013bf8:	bf00      	nop
 8013bfa:	3708      	adds	r7, #8
 8013bfc:	46bd      	mov	sp, r7
 8013bfe:	bd80      	pop	{r7, pc}
 8013c00:	080227fc 	.word	0x080227fc
 8013c04:	0802282c 	.word	0x0802282c
 8013c08:	08022840 	.word	0x08022840

08013c0c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013c0c:	b580      	push	{r7, lr}
 8013c0e:	b082      	sub	sp, #8
 8013c10:	af00      	add	r7, sp, #0
 8013c12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	7d1b      	ldrb	r3, [r3, #20]
 8013c18:	2b01      	cmp	r3, #1
 8013c1a:	d105      	bne.n	8013c28 <tcp_free_listen+0x1c>
 8013c1c:	4b06      	ldr	r3, [pc, #24]	; (8013c38 <tcp_free_listen+0x2c>)
 8013c1e:	22df      	movs	r2, #223	; 0xdf
 8013c20:	4906      	ldr	r1, [pc, #24]	; (8013c3c <tcp_free_listen+0x30>)
 8013c22:	4807      	ldr	r0, [pc, #28]	; (8013c40 <tcp_free_listen+0x34>)
 8013c24:	f00a fda6 	bl	801e774 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013c28:	6879      	ldr	r1, [r7, #4]
 8013c2a:	2002      	movs	r0, #2
 8013c2c:	f7fe fe20 	bl	8012870 <memp_free>
}
 8013c30:	bf00      	nop
 8013c32:	3708      	adds	r7, #8
 8013c34:	46bd      	mov	sp, r7
 8013c36:	bd80      	pop	{r7, pc}
 8013c38:	080227fc 	.word	0x080227fc
 8013c3c:	08022868 	.word	0x08022868
 8013c40:	08022840 	.word	0x08022840

08013c44 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013c44:	b580      	push	{r7, lr}
 8013c46:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013c48:	f001 f898 	bl	8014d7c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013c4c:	4b07      	ldr	r3, [pc, #28]	; (8013c6c <tcp_tmr+0x28>)
 8013c4e:	781b      	ldrb	r3, [r3, #0]
 8013c50:	3301      	adds	r3, #1
 8013c52:	b2da      	uxtb	r2, r3
 8013c54:	4b05      	ldr	r3, [pc, #20]	; (8013c6c <tcp_tmr+0x28>)
 8013c56:	701a      	strb	r2, [r3, #0]
 8013c58:	4b04      	ldr	r3, [pc, #16]	; (8013c6c <tcp_tmr+0x28>)
 8013c5a:	781b      	ldrb	r3, [r3, #0]
 8013c5c:	f003 0301 	and.w	r3, r3, #1
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d001      	beq.n	8013c68 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013c64:	f000 fd4a 	bl	80146fc <tcp_slowtmr>
  }
}
 8013c68:	bf00      	nop
 8013c6a:	bd80      	pop	{r7, pc}
 8013c6c:	20079109 	.word	0x20079109

08013c70 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b084      	sub	sp, #16
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
 8013c78:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013c7a:	683b      	ldr	r3, [r7, #0]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d105      	bne.n	8013c8c <tcp_remove_listener+0x1c>
 8013c80:	4b0d      	ldr	r3, [pc, #52]	; (8013cb8 <tcp_remove_listener+0x48>)
 8013c82:	22ff      	movs	r2, #255	; 0xff
 8013c84:	490d      	ldr	r1, [pc, #52]	; (8013cbc <tcp_remove_listener+0x4c>)
 8013c86:	480e      	ldr	r0, [pc, #56]	; (8013cc0 <tcp_remove_listener+0x50>)
 8013c88:	f00a fd74 	bl	801e774 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	60fb      	str	r3, [r7, #12]
 8013c90:	e00a      	b.n	8013ca8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c96:	683a      	ldr	r2, [r7, #0]
 8013c98:	429a      	cmp	r2, r3
 8013c9a:	d102      	bne.n	8013ca2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	2200      	movs	r2, #0
 8013ca0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	68db      	ldr	r3, [r3, #12]
 8013ca6:	60fb      	str	r3, [r7, #12]
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d1f1      	bne.n	8013c92 <tcp_remove_listener+0x22>
    }
  }
}
 8013cae:	bf00      	nop
 8013cb0:	bf00      	nop
 8013cb2:	3710      	adds	r7, #16
 8013cb4:	46bd      	mov	sp, r7
 8013cb6:	bd80      	pop	{r7, pc}
 8013cb8:	080227fc 	.word	0x080227fc
 8013cbc:	08022884 	.word	0x08022884
 8013cc0:	08022840 	.word	0x08022840

08013cc4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013cc4:	b580      	push	{r7, lr}
 8013cc6:	b084      	sub	sp, #16
 8013cc8:	af00      	add	r7, sp, #0
 8013cca:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d106      	bne.n	8013ce0 <tcp_listen_closed+0x1c>
 8013cd2:	4b14      	ldr	r3, [pc, #80]	; (8013d24 <tcp_listen_closed+0x60>)
 8013cd4:	f240 1211 	movw	r2, #273	; 0x111
 8013cd8:	4913      	ldr	r1, [pc, #76]	; (8013d28 <tcp_listen_closed+0x64>)
 8013cda:	4814      	ldr	r0, [pc, #80]	; (8013d2c <tcp_listen_closed+0x68>)
 8013cdc:	f00a fd4a 	bl	801e774 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	7d1b      	ldrb	r3, [r3, #20]
 8013ce4:	2b01      	cmp	r3, #1
 8013ce6:	d006      	beq.n	8013cf6 <tcp_listen_closed+0x32>
 8013ce8:	4b0e      	ldr	r3, [pc, #56]	; (8013d24 <tcp_listen_closed+0x60>)
 8013cea:	f44f 7289 	mov.w	r2, #274	; 0x112
 8013cee:	4910      	ldr	r1, [pc, #64]	; (8013d30 <tcp_listen_closed+0x6c>)
 8013cf0:	480e      	ldr	r0, [pc, #56]	; (8013d2c <tcp_listen_closed+0x68>)
 8013cf2:	f00a fd3f 	bl	801e774 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013cf6:	2301      	movs	r3, #1
 8013cf8:	60fb      	str	r3, [r7, #12]
 8013cfa:	e00b      	b.n	8013d14 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013cfc:	4a0d      	ldr	r2, [pc, #52]	; (8013d34 <tcp_listen_closed+0x70>)
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	6879      	ldr	r1, [r7, #4]
 8013d08:	4618      	mov	r0, r3
 8013d0a:	f7ff ffb1 	bl	8013c70 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	3301      	adds	r3, #1
 8013d12:	60fb      	str	r3, [r7, #12]
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	2b03      	cmp	r3, #3
 8013d18:	d9f0      	bls.n	8013cfc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013d1a:	bf00      	nop
 8013d1c:	bf00      	nop
 8013d1e:	3710      	adds	r7, #16
 8013d20:	46bd      	mov	sp, r7
 8013d22:	bd80      	pop	{r7, pc}
 8013d24:	080227fc 	.word	0x080227fc
 8013d28:	080228ac 	.word	0x080228ac
 8013d2c:	08022840 	.word	0x08022840
 8013d30:	080228b8 	.word	0x080228b8
 8013d34:	080248a4 	.word	0x080248a4

08013d38 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013d38:	b5b0      	push	{r4, r5, r7, lr}
 8013d3a:	b088      	sub	sp, #32
 8013d3c:	af04      	add	r7, sp, #16
 8013d3e:	6078      	str	r0, [r7, #4]
 8013d40:	460b      	mov	r3, r1
 8013d42:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d106      	bne.n	8013d58 <tcp_close_shutdown+0x20>
 8013d4a:	4b63      	ldr	r3, [pc, #396]	; (8013ed8 <tcp_close_shutdown+0x1a0>)
 8013d4c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8013d50:	4962      	ldr	r1, [pc, #392]	; (8013edc <tcp_close_shutdown+0x1a4>)
 8013d52:	4863      	ldr	r0, [pc, #396]	; (8013ee0 <tcp_close_shutdown+0x1a8>)
 8013d54:	f00a fd0e 	bl	801e774 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013d58:	78fb      	ldrb	r3, [r7, #3]
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d066      	beq.n	8013e2c <tcp_close_shutdown+0xf4>
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	7d1b      	ldrb	r3, [r3, #20]
 8013d62:	2b04      	cmp	r3, #4
 8013d64:	d003      	beq.n	8013d6e <tcp_close_shutdown+0x36>
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	7d1b      	ldrb	r3, [r3, #20]
 8013d6a:	2b07      	cmp	r3, #7
 8013d6c:	d15e      	bne.n	8013e2c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d104      	bne.n	8013d80 <tcp_close_shutdown+0x48>
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013d7a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013d7e:	d055      	beq.n	8013e2c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	8b5b      	ldrh	r3, [r3, #26]
 8013d84:	f003 0310 	and.w	r3, r3, #16
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d106      	bne.n	8013d9a <tcp_close_shutdown+0x62>
 8013d8c:	4b52      	ldr	r3, [pc, #328]	; (8013ed8 <tcp_close_shutdown+0x1a0>)
 8013d8e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8013d92:	4954      	ldr	r1, [pc, #336]	; (8013ee4 <tcp_close_shutdown+0x1ac>)
 8013d94:	4852      	ldr	r0, [pc, #328]	; (8013ee0 <tcp_close_shutdown+0x1a8>)
 8013d96:	f00a fced 	bl	801e774 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013da2:	687d      	ldr	r5, [r7, #4]
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	3304      	adds	r3, #4
 8013da8:	687a      	ldr	r2, [r7, #4]
 8013daa:	8ad2      	ldrh	r2, [r2, #22]
 8013dac:	6879      	ldr	r1, [r7, #4]
 8013dae:	8b09      	ldrh	r1, [r1, #24]
 8013db0:	9102      	str	r1, [sp, #8]
 8013db2:	9201      	str	r2, [sp, #4]
 8013db4:	9300      	str	r3, [sp, #0]
 8013db6:	462b      	mov	r3, r5
 8013db8:	4622      	mov	r2, r4
 8013dba:	4601      	mov	r1, r0
 8013dbc:	6878      	ldr	r0, [r7, #4]
 8013dbe:	f005 fd95 	bl	80198ec <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f001 fb72 	bl	80154ac <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013dc8:	4b47      	ldr	r3, [pc, #284]	; (8013ee8 <tcp_close_shutdown+0x1b0>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	687a      	ldr	r2, [r7, #4]
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d105      	bne.n	8013dde <tcp_close_shutdown+0xa6>
 8013dd2:	4b45      	ldr	r3, [pc, #276]	; (8013ee8 <tcp_close_shutdown+0x1b0>)
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	68db      	ldr	r3, [r3, #12]
 8013dd8:	4a43      	ldr	r2, [pc, #268]	; (8013ee8 <tcp_close_shutdown+0x1b0>)
 8013dda:	6013      	str	r3, [r2, #0]
 8013ddc:	e013      	b.n	8013e06 <tcp_close_shutdown+0xce>
 8013dde:	4b42      	ldr	r3, [pc, #264]	; (8013ee8 <tcp_close_shutdown+0x1b0>)
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	60fb      	str	r3, [r7, #12]
 8013de4:	e00c      	b.n	8013e00 <tcp_close_shutdown+0xc8>
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	68db      	ldr	r3, [r3, #12]
 8013dea:	687a      	ldr	r2, [r7, #4]
 8013dec:	429a      	cmp	r2, r3
 8013dee:	d104      	bne.n	8013dfa <tcp_close_shutdown+0xc2>
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	68da      	ldr	r2, [r3, #12]
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	60da      	str	r2, [r3, #12]
 8013df8:	e005      	b.n	8013e06 <tcp_close_shutdown+0xce>
 8013dfa:	68fb      	ldr	r3, [r7, #12]
 8013dfc:	68db      	ldr	r3, [r3, #12]
 8013dfe:	60fb      	str	r3, [r7, #12]
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d1ef      	bne.n	8013de6 <tcp_close_shutdown+0xae>
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2200      	movs	r2, #0
 8013e0a:	60da      	str	r2, [r3, #12]
 8013e0c:	4b37      	ldr	r3, [pc, #220]	; (8013eec <tcp_close_shutdown+0x1b4>)
 8013e0e:	2201      	movs	r2, #1
 8013e10:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013e12:	4b37      	ldr	r3, [pc, #220]	; (8013ef0 <tcp_close_shutdown+0x1b8>)
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	687a      	ldr	r2, [r7, #4]
 8013e18:	429a      	cmp	r2, r3
 8013e1a:	d102      	bne.n	8013e22 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013e1c:	f004 f80a 	bl	8017e34 <tcp_trigger_input_pcb_close>
 8013e20:	e002      	b.n	8013e28 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013e22:	6878      	ldr	r0, [r7, #4]
 8013e24:	f7ff fed6 	bl	8013bd4 <tcp_free>
      }
      return ERR_OK;
 8013e28:	2300      	movs	r3, #0
 8013e2a:	e050      	b.n	8013ece <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	7d1b      	ldrb	r3, [r3, #20]
 8013e30:	2b02      	cmp	r3, #2
 8013e32:	d03b      	beq.n	8013eac <tcp_close_shutdown+0x174>
 8013e34:	2b02      	cmp	r3, #2
 8013e36:	dc44      	bgt.n	8013ec2 <tcp_close_shutdown+0x18a>
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d002      	beq.n	8013e42 <tcp_close_shutdown+0x10a>
 8013e3c:	2b01      	cmp	r3, #1
 8013e3e:	d02a      	beq.n	8013e96 <tcp_close_shutdown+0x15e>
 8013e40:	e03f      	b.n	8013ec2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	8adb      	ldrh	r3, [r3, #22]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d021      	beq.n	8013e8e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013e4a:	4b2a      	ldr	r3, [pc, #168]	; (8013ef4 <tcp_close_shutdown+0x1bc>)
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	687a      	ldr	r2, [r7, #4]
 8013e50:	429a      	cmp	r2, r3
 8013e52:	d105      	bne.n	8013e60 <tcp_close_shutdown+0x128>
 8013e54:	4b27      	ldr	r3, [pc, #156]	; (8013ef4 <tcp_close_shutdown+0x1bc>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	68db      	ldr	r3, [r3, #12]
 8013e5a:	4a26      	ldr	r2, [pc, #152]	; (8013ef4 <tcp_close_shutdown+0x1bc>)
 8013e5c:	6013      	str	r3, [r2, #0]
 8013e5e:	e013      	b.n	8013e88 <tcp_close_shutdown+0x150>
 8013e60:	4b24      	ldr	r3, [pc, #144]	; (8013ef4 <tcp_close_shutdown+0x1bc>)
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	60bb      	str	r3, [r7, #8]
 8013e66:	e00c      	b.n	8013e82 <tcp_close_shutdown+0x14a>
 8013e68:	68bb      	ldr	r3, [r7, #8]
 8013e6a:	68db      	ldr	r3, [r3, #12]
 8013e6c:	687a      	ldr	r2, [r7, #4]
 8013e6e:	429a      	cmp	r2, r3
 8013e70:	d104      	bne.n	8013e7c <tcp_close_shutdown+0x144>
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	68da      	ldr	r2, [r3, #12]
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	60da      	str	r2, [r3, #12]
 8013e7a:	e005      	b.n	8013e88 <tcp_close_shutdown+0x150>
 8013e7c:	68bb      	ldr	r3, [r7, #8]
 8013e7e:	68db      	ldr	r3, [r3, #12]
 8013e80:	60bb      	str	r3, [r7, #8]
 8013e82:	68bb      	ldr	r3, [r7, #8]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d1ef      	bne.n	8013e68 <tcp_close_shutdown+0x130>
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	2200      	movs	r2, #0
 8013e8c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8013e8e:	6878      	ldr	r0, [r7, #4]
 8013e90:	f7ff fea0 	bl	8013bd4 <tcp_free>
      break;
 8013e94:	e01a      	b.n	8013ecc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8013e96:	6878      	ldr	r0, [r7, #4]
 8013e98:	f7ff ff14 	bl	8013cc4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013e9c:	6879      	ldr	r1, [r7, #4]
 8013e9e:	4816      	ldr	r0, [pc, #88]	; (8013ef8 <tcp_close_shutdown+0x1c0>)
 8013ea0:	f001 fb54 	bl	801554c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013ea4:	6878      	ldr	r0, [r7, #4]
 8013ea6:	f7ff feb1 	bl	8013c0c <tcp_free_listen>
      break;
 8013eaa:	e00f      	b.n	8013ecc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013eac:	6879      	ldr	r1, [r7, #4]
 8013eae:	480e      	ldr	r0, [pc, #56]	; (8013ee8 <tcp_close_shutdown+0x1b0>)
 8013eb0:	f001 fb4c 	bl	801554c <tcp_pcb_remove>
 8013eb4:	4b0d      	ldr	r3, [pc, #52]	; (8013eec <tcp_close_shutdown+0x1b4>)
 8013eb6:	2201      	movs	r2, #1
 8013eb8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013eba:	6878      	ldr	r0, [r7, #4]
 8013ebc:	f7ff fe8a 	bl	8013bd4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013ec0:	e004      	b.n	8013ecc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013ec2:	6878      	ldr	r0, [r7, #4]
 8013ec4:	f000 f81a 	bl	8013efc <tcp_close_shutdown_fin>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	e000      	b.n	8013ece <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8013ecc:	2300      	movs	r3, #0
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	3710      	adds	r7, #16
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8013ed6:	bf00      	nop
 8013ed8:	080227fc 	.word	0x080227fc
 8013edc:	080228d0 	.word	0x080228d0
 8013ee0:	08022840 	.word	0x08022840
 8013ee4:	080228f0 	.word	0x080228f0
 8013ee8:	20079100 	.word	0x20079100
 8013eec:	20079108 	.word	0x20079108
 8013ef0:	20079140 	.word	0x20079140
 8013ef4:	200790f8 	.word	0x200790f8
 8013ef8:	200790fc 	.word	0x200790fc

08013efc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b084      	sub	sp, #16
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d106      	bne.n	8013f18 <tcp_close_shutdown_fin+0x1c>
 8013f0a:	4b2e      	ldr	r3, [pc, #184]	; (8013fc4 <tcp_close_shutdown_fin+0xc8>)
 8013f0c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8013f10:	492d      	ldr	r1, [pc, #180]	; (8013fc8 <tcp_close_shutdown_fin+0xcc>)
 8013f12:	482e      	ldr	r0, [pc, #184]	; (8013fcc <tcp_close_shutdown_fin+0xd0>)
 8013f14:	f00a fc2e 	bl	801e774 <iprintf>

  switch (pcb->state) {
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	7d1b      	ldrb	r3, [r3, #20]
 8013f1c:	2b07      	cmp	r3, #7
 8013f1e:	d020      	beq.n	8013f62 <tcp_close_shutdown_fin+0x66>
 8013f20:	2b07      	cmp	r3, #7
 8013f22:	dc2b      	bgt.n	8013f7c <tcp_close_shutdown_fin+0x80>
 8013f24:	2b03      	cmp	r3, #3
 8013f26:	d002      	beq.n	8013f2e <tcp_close_shutdown_fin+0x32>
 8013f28:	2b04      	cmp	r3, #4
 8013f2a:	d00d      	beq.n	8013f48 <tcp_close_shutdown_fin+0x4c>
 8013f2c:	e026      	b.n	8013f7c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013f2e:	6878      	ldr	r0, [r7, #4]
 8013f30:	f004 fdea 	bl	8018b08 <tcp_send_fin>
 8013f34:	4603      	mov	r3, r0
 8013f36:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013f38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d11f      	bne.n	8013f80 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	2205      	movs	r2, #5
 8013f44:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013f46:	e01b      	b.n	8013f80 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013f48:	6878      	ldr	r0, [r7, #4]
 8013f4a:	f004 fddd 	bl	8018b08 <tcp_send_fin>
 8013f4e:	4603      	mov	r3, r0
 8013f50:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d114      	bne.n	8013f84 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	2205      	movs	r2, #5
 8013f5e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013f60:	e010      	b.n	8013f84 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f004 fdd0 	bl	8018b08 <tcp_send_fin>
 8013f68:	4603      	mov	r3, r0
 8013f6a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d109      	bne.n	8013f88 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	2209      	movs	r2, #9
 8013f78:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013f7a:	e005      	b.n	8013f88 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013f7c:	2300      	movs	r3, #0
 8013f7e:	e01c      	b.n	8013fba <tcp_close_shutdown_fin+0xbe>
      break;
 8013f80:	bf00      	nop
 8013f82:	e002      	b.n	8013f8a <tcp_close_shutdown_fin+0x8e>
      break;
 8013f84:	bf00      	nop
 8013f86:	e000      	b.n	8013f8a <tcp_close_shutdown_fin+0x8e>
      break;
 8013f88:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d103      	bne.n	8013f9a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013f92:	6878      	ldr	r0, [r7, #4]
 8013f94:	f004 fef6 	bl	8018d84 <tcp_output>
 8013f98:	e00d      	b.n	8013fb6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8013f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fa2:	d108      	bne.n	8013fb6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	8b5b      	ldrh	r3, [r3, #26]
 8013fa8:	f043 0308 	orr.w	r3, r3, #8
 8013fac:	b29a      	uxth	r2, r3
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	e001      	b.n	8013fba <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013fba:	4618      	mov	r0, r3
 8013fbc:	3710      	adds	r7, #16
 8013fbe:	46bd      	mov	sp, r7
 8013fc0:	bd80      	pop	{r7, pc}
 8013fc2:	bf00      	nop
 8013fc4:	080227fc 	.word	0x080227fc
 8013fc8:	080228ac 	.word	0x080228ac
 8013fcc:	08022840 	.word	0x08022840

08013fd0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b082      	sub	sp, #8
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d109      	bne.n	8013ff2 <tcp_close+0x22>
 8013fde:	4b0f      	ldr	r3, [pc, #60]	; (801401c <tcp_close+0x4c>)
 8013fe0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8013fe4:	490e      	ldr	r1, [pc, #56]	; (8014020 <tcp_close+0x50>)
 8013fe6:	480f      	ldr	r0, [pc, #60]	; (8014024 <tcp_close+0x54>)
 8013fe8:	f00a fbc4 	bl	801e774 <iprintf>
 8013fec:	f06f 030f 	mvn.w	r3, #15
 8013ff0:	e00f      	b.n	8014012 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	7d1b      	ldrb	r3, [r3, #20]
 8013ff6:	2b01      	cmp	r3, #1
 8013ff8:	d006      	beq.n	8014008 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	8b5b      	ldrh	r3, [r3, #26]
 8013ffe:	f043 0310 	orr.w	r3, r3, #16
 8014002:	b29a      	uxth	r2, r3
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8014008:	2101      	movs	r1, #1
 801400a:	6878      	ldr	r0, [r7, #4]
 801400c:	f7ff fe94 	bl	8013d38 <tcp_close_shutdown>
 8014010:	4603      	mov	r3, r0
}
 8014012:	4618      	mov	r0, r3
 8014014:	3708      	adds	r7, #8
 8014016:	46bd      	mov	sp, r7
 8014018:	bd80      	pop	{r7, pc}
 801401a:	bf00      	nop
 801401c:	080227fc 	.word	0x080227fc
 8014020:	0802290c 	.word	0x0802290c
 8014024:	08022840 	.word	0x08022840

08014028 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8014028:	b580      	push	{r7, lr}
 801402a:	b08e      	sub	sp, #56	; 0x38
 801402c:	af04      	add	r7, sp, #16
 801402e:	6078      	str	r0, [r7, #4]
 8014030:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d107      	bne.n	8014048 <tcp_abandon+0x20>
 8014038:	4b52      	ldr	r3, [pc, #328]	; (8014184 <tcp_abandon+0x15c>)
 801403a:	f240 223d 	movw	r2, #573	; 0x23d
 801403e:	4952      	ldr	r1, [pc, #328]	; (8014188 <tcp_abandon+0x160>)
 8014040:	4852      	ldr	r0, [pc, #328]	; (801418c <tcp_abandon+0x164>)
 8014042:	f00a fb97 	bl	801e774 <iprintf>
 8014046:	e099      	b.n	801417c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	7d1b      	ldrb	r3, [r3, #20]
 801404c:	2b01      	cmp	r3, #1
 801404e:	d106      	bne.n	801405e <tcp_abandon+0x36>
 8014050:	4b4c      	ldr	r3, [pc, #304]	; (8014184 <tcp_abandon+0x15c>)
 8014052:	f44f 7210 	mov.w	r2, #576	; 0x240
 8014056:	494e      	ldr	r1, [pc, #312]	; (8014190 <tcp_abandon+0x168>)
 8014058:	484c      	ldr	r0, [pc, #304]	; (801418c <tcp_abandon+0x164>)
 801405a:	f00a fb8b 	bl	801e774 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	7d1b      	ldrb	r3, [r3, #20]
 8014062:	2b0a      	cmp	r3, #10
 8014064:	d107      	bne.n	8014076 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8014066:	6879      	ldr	r1, [r7, #4]
 8014068:	484a      	ldr	r0, [pc, #296]	; (8014194 <tcp_abandon+0x16c>)
 801406a:	f001 fa6f 	bl	801554c <tcp_pcb_remove>
    tcp_free(pcb);
 801406e:	6878      	ldr	r0, [r7, #4]
 8014070:	f7ff fdb0 	bl	8013bd4 <tcp_free>
 8014074:	e082      	b.n	801417c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8014076:	2300      	movs	r3, #0
 8014078:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801407a:	2300      	movs	r3, #0
 801407c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014082:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014088:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014090:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	691b      	ldr	r3, [r3, #16]
 8014096:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	7d1b      	ldrb	r3, [r3, #20]
 801409c:	2b00      	cmp	r3, #0
 801409e:	d126      	bne.n	80140ee <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	8adb      	ldrh	r3, [r3, #22]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d02e      	beq.n	8014106 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80140a8:	4b3b      	ldr	r3, [pc, #236]	; (8014198 <tcp_abandon+0x170>)
 80140aa:	681b      	ldr	r3, [r3, #0]
 80140ac:	687a      	ldr	r2, [r7, #4]
 80140ae:	429a      	cmp	r2, r3
 80140b0:	d105      	bne.n	80140be <tcp_abandon+0x96>
 80140b2:	4b39      	ldr	r3, [pc, #228]	; (8014198 <tcp_abandon+0x170>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	68db      	ldr	r3, [r3, #12]
 80140b8:	4a37      	ldr	r2, [pc, #220]	; (8014198 <tcp_abandon+0x170>)
 80140ba:	6013      	str	r3, [r2, #0]
 80140bc:	e013      	b.n	80140e6 <tcp_abandon+0xbe>
 80140be:	4b36      	ldr	r3, [pc, #216]	; (8014198 <tcp_abandon+0x170>)
 80140c0:	681b      	ldr	r3, [r3, #0]
 80140c2:	61fb      	str	r3, [r7, #28]
 80140c4:	e00c      	b.n	80140e0 <tcp_abandon+0xb8>
 80140c6:	69fb      	ldr	r3, [r7, #28]
 80140c8:	68db      	ldr	r3, [r3, #12]
 80140ca:	687a      	ldr	r2, [r7, #4]
 80140cc:	429a      	cmp	r2, r3
 80140ce:	d104      	bne.n	80140da <tcp_abandon+0xb2>
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	68da      	ldr	r2, [r3, #12]
 80140d4:	69fb      	ldr	r3, [r7, #28]
 80140d6:	60da      	str	r2, [r3, #12]
 80140d8:	e005      	b.n	80140e6 <tcp_abandon+0xbe>
 80140da:	69fb      	ldr	r3, [r7, #28]
 80140dc:	68db      	ldr	r3, [r3, #12]
 80140de:	61fb      	str	r3, [r7, #28]
 80140e0:	69fb      	ldr	r3, [r7, #28]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d1ef      	bne.n	80140c6 <tcp_abandon+0x9e>
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	2200      	movs	r2, #0
 80140ea:	60da      	str	r2, [r3, #12]
 80140ec:	e00b      	b.n	8014106 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80140ee:	683b      	ldr	r3, [r7, #0]
 80140f0:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	8adb      	ldrh	r3, [r3, #22]
 80140f6:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80140f8:	6879      	ldr	r1, [r7, #4]
 80140fa:	4828      	ldr	r0, [pc, #160]	; (801419c <tcp_abandon+0x174>)
 80140fc:	f001 fa26 	bl	801554c <tcp_pcb_remove>
 8014100:	4b27      	ldr	r3, [pc, #156]	; (80141a0 <tcp_abandon+0x178>)
 8014102:	2201      	movs	r2, #1
 8014104:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801410a:	2b00      	cmp	r3, #0
 801410c:	d004      	beq.n	8014118 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014112:	4618      	mov	r0, r3
 8014114:	f000 ff12 	bl	8014f3c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801411c:	2b00      	cmp	r3, #0
 801411e:	d004      	beq.n	801412a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014124:	4618      	mov	r0, r3
 8014126:	f000 ff09 	bl	8014f3c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801412e:	2b00      	cmp	r3, #0
 8014130:	d004      	beq.n	801413c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014136:	4618      	mov	r0, r3
 8014138:	f000 ff00 	bl	8014f3c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 801413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801413e:	2b00      	cmp	r3, #0
 8014140:	d00e      	beq.n	8014160 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8014142:	6879      	ldr	r1, [r7, #4]
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	3304      	adds	r3, #4
 8014148:	687a      	ldr	r2, [r7, #4]
 801414a:	8b12      	ldrh	r2, [r2, #24]
 801414c:	9202      	str	r2, [sp, #8]
 801414e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014150:	9201      	str	r2, [sp, #4]
 8014152:	9300      	str	r3, [sp, #0]
 8014154:	460b      	mov	r3, r1
 8014156:	697a      	ldr	r2, [r7, #20]
 8014158:	69b9      	ldr	r1, [r7, #24]
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f005 fbc6 	bl	80198ec <tcp_rst>
    }
    last_state = pcb->state;
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	7d1b      	ldrb	r3, [r3, #20]
 8014164:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f7ff fd34 	bl	8013bd4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801416c:	693b      	ldr	r3, [r7, #16]
 801416e:	2b00      	cmp	r3, #0
 8014170:	d004      	beq.n	801417c <tcp_abandon+0x154>
 8014172:	693b      	ldr	r3, [r7, #16]
 8014174:	f06f 010c 	mvn.w	r1, #12
 8014178:	68f8      	ldr	r0, [r7, #12]
 801417a:	4798      	blx	r3
  }
}
 801417c:	3728      	adds	r7, #40	; 0x28
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	080227fc 	.word	0x080227fc
 8014188:	08022940 	.word	0x08022940
 801418c:	08022840 	.word	0x08022840
 8014190:	0802295c 	.word	0x0802295c
 8014194:	20079104 	.word	0x20079104
 8014198:	200790f8 	.word	0x200790f8
 801419c:	20079100 	.word	0x20079100
 80141a0:	20079108 	.word	0x20079108

080141a4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b082      	sub	sp, #8
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80141ac:	2101      	movs	r1, #1
 80141ae:	6878      	ldr	r0, [r7, #4]
 80141b0:	f7ff ff3a 	bl	8014028 <tcp_abandon>
}
 80141b4:	bf00      	nop
 80141b6:	3708      	adds	r7, #8
 80141b8:	46bd      	mov	sp, r7
 80141ba:	bd80      	pop	{r7, pc}

080141bc <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80141bc:	b580      	push	{r7, lr}
 80141be:	b088      	sub	sp, #32
 80141c0:	af00      	add	r7, sp, #0
 80141c2:	60f8      	str	r0, [r7, #12]
 80141c4:	60b9      	str	r1, [r7, #8]
 80141c6:	4613      	mov	r3, r2
 80141c8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80141ca:	2304      	movs	r3, #4
 80141cc:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d101      	bne.n	80141d8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80141d4:	4b3e      	ldr	r3, [pc, #248]	; (80142d0 <tcp_bind+0x114>)
 80141d6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d109      	bne.n	80141f2 <tcp_bind+0x36>
 80141de:	4b3d      	ldr	r3, [pc, #244]	; (80142d4 <tcp_bind+0x118>)
 80141e0:	f240 22a9 	movw	r2, #681	; 0x2a9
 80141e4:	493c      	ldr	r1, [pc, #240]	; (80142d8 <tcp_bind+0x11c>)
 80141e6:	483d      	ldr	r0, [pc, #244]	; (80142dc <tcp_bind+0x120>)
 80141e8:	f00a fac4 	bl	801e774 <iprintf>
 80141ec:	f06f 030f 	mvn.w	r3, #15
 80141f0:	e06a      	b.n	80142c8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	7d1b      	ldrb	r3, [r3, #20]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d009      	beq.n	801420e <tcp_bind+0x52>
 80141fa:	4b36      	ldr	r3, [pc, #216]	; (80142d4 <tcp_bind+0x118>)
 80141fc:	f240 22ab 	movw	r2, #683	; 0x2ab
 8014200:	4937      	ldr	r1, [pc, #220]	; (80142e0 <tcp_bind+0x124>)
 8014202:	4836      	ldr	r0, [pc, #216]	; (80142dc <tcp_bind+0x120>)
 8014204:	f00a fab6 	bl	801e774 <iprintf>
 8014208:	f06f 0305 	mvn.w	r3, #5
 801420c:	e05c      	b.n	80142c8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 801420e:	88fb      	ldrh	r3, [r7, #6]
 8014210:	2b00      	cmp	r3, #0
 8014212:	d109      	bne.n	8014228 <tcp_bind+0x6c>
    port = tcp_new_port();
 8014214:	f000 f914 	bl	8014440 <tcp_new_port>
 8014218:	4603      	mov	r3, r0
 801421a:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801421c:	88fb      	ldrh	r3, [r7, #6]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d135      	bne.n	801428e <tcp_bind+0xd2>
      return ERR_BUF;
 8014222:	f06f 0301 	mvn.w	r3, #1
 8014226:	e04f      	b.n	80142c8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8014228:	2300      	movs	r3, #0
 801422a:	61fb      	str	r3, [r7, #28]
 801422c:	e02b      	b.n	8014286 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801422e:	4a2d      	ldr	r2, [pc, #180]	; (80142e4 <tcp_bind+0x128>)
 8014230:	69fb      	ldr	r3, [r7, #28]
 8014232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	61bb      	str	r3, [r7, #24]
 801423a:	e01e      	b.n	801427a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 801423c:	69bb      	ldr	r3, [r7, #24]
 801423e:	8adb      	ldrh	r3, [r3, #22]
 8014240:	88fa      	ldrh	r2, [r7, #6]
 8014242:	429a      	cmp	r2, r3
 8014244:	d116      	bne.n	8014274 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8014246:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014248:	2b00      	cmp	r3, #0
 801424a:	d010      	beq.n	801426e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 801424c:	69bb      	ldr	r3, [r7, #24]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	2b00      	cmp	r3, #0
 8014252:	d00c      	beq.n	801426e <tcp_bind+0xb2>
 8014254:	68bb      	ldr	r3, [r7, #8]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d009      	beq.n	801426e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	2b00      	cmp	r3, #0
 8014260:	d005      	beq.n	801426e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8014262:	69bb      	ldr	r3, [r7, #24]
 8014264:	681a      	ldr	r2, [r3, #0]
 8014266:	68bb      	ldr	r3, [r7, #8]
 8014268:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801426a:	429a      	cmp	r2, r3
 801426c:	d102      	bne.n	8014274 <tcp_bind+0xb8>
              return ERR_USE;
 801426e:	f06f 0307 	mvn.w	r3, #7
 8014272:	e029      	b.n	80142c8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8014274:	69bb      	ldr	r3, [r7, #24]
 8014276:	68db      	ldr	r3, [r3, #12]
 8014278:	61bb      	str	r3, [r7, #24]
 801427a:	69bb      	ldr	r3, [r7, #24]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d1dd      	bne.n	801423c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8014280:	69fb      	ldr	r3, [r7, #28]
 8014282:	3301      	adds	r3, #1
 8014284:	61fb      	str	r3, [r7, #28]
 8014286:	69fa      	ldr	r2, [r7, #28]
 8014288:	697b      	ldr	r3, [r7, #20]
 801428a:	429a      	cmp	r2, r3
 801428c:	dbcf      	blt.n	801422e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 801428e:	68bb      	ldr	r3, [r7, #8]
 8014290:	2b00      	cmp	r3, #0
 8014292:	d00c      	beq.n	80142ae <tcp_bind+0xf2>
 8014294:	68bb      	ldr	r3, [r7, #8]
 8014296:	681b      	ldr	r3, [r3, #0]
 8014298:	2b00      	cmp	r3, #0
 801429a:	d008      	beq.n	80142ae <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 801429c:	68bb      	ldr	r3, [r7, #8]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d002      	beq.n	80142a8 <tcp_bind+0xec>
 80142a2:	68bb      	ldr	r3, [r7, #8]
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	e000      	b.n	80142aa <tcp_bind+0xee>
 80142a8:	2300      	movs	r3, #0
 80142aa:	68fa      	ldr	r2, [r7, #12]
 80142ac:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	88fa      	ldrh	r2, [r7, #6]
 80142b2:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80142b4:	4b0c      	ldr	r3, [pc, #48]	; (80142e8 <tcp_bind+0x12c>)
 80142b6:	681a      	ldr	r2, [r3, #0]
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	60da      	str	r2, [r3, #12]
 80142bc:	4a0a      	ldr	r2, [pc, #40]	; (80142e8 <tcp_bind+0x12c>)
 80142be:	68fb      	ldr	r3, [r7, #12]
 80142c0:	6013      	str	r3, [r2, #0]
 80142c2:	f005 fcd5 	bl	8019c70 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80142c6:	2300      	movs	r3, #0
}
 80142c8:	4618      	mov	r0, r3
 80142ca:	3720      	adds	r7, #32
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	080248cc 	.word	0x080248cc
 80142d4:	080227fc 	.word	0x080227fc
 80142d8:	08022990 	.word	0x08022990
 80142dc:	08022840 	.word	0x08022840
 80142e0:	080229a8 	.word	0x080229a8
 80142e4:	080248a4 	.word	0x080248a4
 80142e8:	200790f8 	.word	0x200790f8

080142ec <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b084      	sub	sp, #16
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d106      	bne.n	8014308 <tcp_update_rcv_ann_wnd+0x1c>
 80142fa:	4b25      	ldr	r3, [pc, #148]	; (8014390 <tcp_update_rcv_ann_wnd+0xa4>)
 80142fc:	f240 32a6 	movw	r2, #934	; 0x3a6
 8014300:	4924      	ldr	r1, [pc, #144]	; (8014394 <tcp_update_rcv_ann_wnd+0xa8>)
 8014302:	4825      	ldr	r0, [pc, #148]	; (8014398 <tcp_update_rcv_ann_wnd+0xac>)
 8014304:	f00a fa36 	bl	801e774 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801430c:	687a      	ldr	r2, [r7, #4]
 801430e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8014310:	4413      	add	r3, r2
 8014312:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014318:	687a      	ldr	r2, [r7, #4]
 801431a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801431c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8014320:	bf28      	it	cs
 8014322:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8014326:	b292      	uxth	r2, r2
 8014328:	4413      	add	r3, r2
 801432a:	68fa      	ldr	r2, [r7, #12]
 801432c:	1ad3      	subs	r3, r2, r3
 801432e:	2b00      	cmp	r3, #0
 8014330:	db08      	blt.n	8014344 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801433e:	68fa      	ldr	r2, [r7, #12]
 8014340:	1ad3      	subs	r3, r2, r3
 8014342:	e020      	b.n	8014386 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801434c:	1ad3      	subs	r3, r2, r3
 801434e:	2b00      	cmp	r3, #0
 8014350:	dd03      	ble.n	801435a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	2200      	movs	r2, #0
 8014356:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014358:	e014      	b.n	8014384 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014362:	1ad3      	subs	r3, r2, r3
 8014364:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8014366:	68bb      	ldr	r3, [r7, #8]
 8014368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801436c:	d306      	bcc.n	801437c <tcp_update_rcv_ann_wnd+0x90>
 801436e:	4b08      	ldr	r3, [pc, #32]	; (8014390 <tcp_update_rcv_ann_wnd+0xa4>)
 8014370:	f240 32b6 	movw	r2, #950	; 0x3b6
 8014374:	4909      	ldr	r1, [pc, #36]	; (801439c <tcp_update_rcv_ann_wnd+0xb0>)
 8014376:	4808      	ldr	r0, [pc, #32]	; (8014398 <tcp_update_rcv_ann_wnd+0xac>)
 8014378:	f00a f9fc 	bl	801e774 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	b29a      	uxth	r2, r3
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8014384:	2300      	movs	r3, #0
  }
}
 8014386:	4618      	mov	r0, r3
 8014388:	3710      	adds	r7, #16
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}
 801438e:	bf00      	nop
 8014390:	080227fc 	.word	0x080227fc
 8014394:	08022a58 	.word	0x08022a58
 8014398:	08022840 	.word	0x08022840
 801439c:	08022a7c 	.word	0x08022a7c

080143a0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80143a0:	b580      	push	{r7, lr}
 80143a2:	b084      	sub	sp, #16
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	6078      	str	r0, [r7, #4]
 80143a8:	460b      	mov	r3, r1
 80143aa:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d107      	bne.n	80143c2 <tcp_recved+0x22>
 80143b2:	4b1f      	ldr	r3, [pc, #124]	; (8014430 <tcp_recved+0x90>)
 80143b4:	f240 32cf 	movw	r2, #975	; 0x3cf
 80143b8:	491e      	ldr	r1, [pc, #120]	; (8014434 <tcp_recved+0x94>)
 80143ba:	481f      	ldr	r0, [pc, #124]	; (8014438 <tcp_recved+0x98>)
 80143bc:	f00a f9da 	bl	801e774 <iprintf>
 80143c0:	e032      	b.n	8014428 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	7d1b      	ldrb	r3, [r3, #20]
 80143c6:	2b01      	cmp	r3, #1
 80143c8:	d106      	bne.n	80143d8 <tcp_recved+0x38>
 80143ca:	4b19      	ldr	r3, [pc, #100]	; (8014430 <tcp_recved+0x90>)
 80143cc:	f240 32d2 	movw	r2, #978	; 0x3d2
 80143d0:	491a      	ldr	r1, [pc, #104]	; (801443c <tcp_recved+0x9c>)
 80143d2:	4819      	ldr	r0, [pc, #100]	; (8014438 <tcp_recved+0x98>)
 80143d4:	f00a f9ce 	bl	801e774 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80143dc:	887b      	ldrh	r3, [r7, #2]
 80143de:	4413      	add	r3, r2
 80143e0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80143e2:	89fb      	ldrh	r3, [r7, #14]
 80143e4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80143e8:	d804      	bhi.n	80143f4 <tcp_recved+0x54>
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80143ee:	89fa      	ldrh	r2, [r7, #14]
 80143f0:	429a      	cmp	r2, r3
 80143f2:	d204      	bcs.n	80143fe <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80143fa:	851a      	strh	r2, [r3, #40]	; 0x28
 80143fc:	e002      	b.n	8014404 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	89fa      	ldrh	r2, [r7, #14]
 8014402:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8014404:	6878      	ldr	r0, [r7, #4]
 8014406:	f7ff ff71 	bl	80142ec <tcp_update_rcv_ann_wnd>
 801440a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801440c:	68bb      	ldr	r3, [r7, #8]
 801440e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014412:	d309      	bcc.n	8014428 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	8b5b      	ldrh	r3, [r3, #26]
 8014418:	f043 0302 	orr.w	r3, r3, #2
 801441c:	b29a      	uxth	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014422:	6878      	ldr	r0, [r7, #4]
 8014424:	f004 fcae 	bl	8018d84 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8014428:	3710      	adds	r7, #16
 801442a:	46bd      	mov	sp, r7
 801442c:	bd80      	pop	{r7, pc}
 801442e:	bf00      	nop
 8014430:	080227fc 	.word	0x080227fc
 8014434:	08022a98 	.word	0x08022a98
 8014438:	08022840 	.word	0x08022840
 801443c:	08022ab0 	.word	0x08022ab0

08014440 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8014440:	b480      	push	{r7}
 8014442:	b083      	sub	sp, #12
 8014444:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8014446:	2300      	movs	r3, #0
 8014448:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801444a:	4b1e      	ldr	r3, [pc, #120]	; (80144c4 <tcp_new_port+0x84>)
 801444c:	881b      	ldrh	r3, [r3, #0]
 801444e:	3301      	adds	r3, #1
 8014450:	b29a      	uxth	r2, r3
 8014452:	4b1c      	ldr	r3, [pc, #112]	; (80144c4 <tcp_new_port+0x84>)
 8014454:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014456:	4b1b      	ldr	r3, [pc, #108]	; (80144c4 <tcp_new_port+0x84>)
 8014458:	881b      	ldrh	r3, [r3, #0]
 801445a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801445e:	4293      	cmp	r3, r2
 8014460:	d103      	bne.n	801446a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014462:	4b18      	ldr	r3, [pc, #96]	; (80144c4 <tcp_new_port+0x84>)
 8014464:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8014468:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801446a:	2300      	movs	r3, #0
 801446c:	71fb      	strb	r3, [r7, #7]
 801446e:	e01e      	b.n	80144ae <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014470:	79fb      	ldrb	r3, [r7, #7]
 8014472:	4a15      	ldr	r2, [pc, #84]	; (80144c8 <tcp_new_port+0x88>)
 8014474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	603b      	str	r3, [r7, #0]
 801447c:	e011      	b.n	80144a2 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 801447e:	683b      	ldr	r3, [r7, #0]
 8014480:	8ada      	ldrh	r2, [r3, #22]
 8014482:	4b10      	ldr	r3, [pc, #64]	; (80144c4 <tcp_new_port+0x84>)
 8014484:	881b      	ldrh	r3, [r3, #0]
 8014486:	429a      	cmp	r2, r3
 8014488:	d108      	bne.n	801449c <tcp_new_port+0x5c>
        n++;
 801448a:	88bb      	ldrh	r3, [r7, #4]
 801448c:	3301      	adds	r3, #1
 801448e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014490:	88bb      	ldrh	r3, [r7, #4]
 8014492:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8014496:	d3d8      	bcc.n	801444a <tcp_new_port+0xa>
          return 0;
 8014498:	2300      	movs	r3, #0
 801449a:	e00d      	b.n	80144b8 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801449c:	683b      	ldr	r3, [r7, #0]
 801449e:	68db      	ldr	r3, [r3, #12]
 80144a0:	603b      	str	r3, [r7, #0]
 80144a2:	683b      	ldr	r3, [r7, #0]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d1ea      	bne.n	801447e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80144a8:	79fb      	ldrb	r3, [r7, #7]
 80144aa:	3301      	adds	r3, #1
 80144ac:	71fb      	strb	r3, [r7, #7]
 80144ae:	79fb      	ldrb	r3, [r7, #7]
 80144b0:	2b03      	cmp	r3, #3
 80144b2:	d9dd      	bls.n	8014470 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80144b4:	4b03      	ldr	r3, [pc, #12]	; (80144c4 <tcp_new_port+0x84>)
 80144b6:	881b      	ldrh	r3, [r3, #0]
}
 80144b8:	4618      	mov	r0, r3
 80144ba:	370c      	adds	r7, #12
 80144bc:	46bd      	mov	sp, r7
 80144be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144c2:	4770      	bx	lr
 80144c4:	2000031c 	.word	0x2000031c
 80144c8:	080248a4 	.word	0x080248a4

080144cc <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b08a      	sub	sp, #40	; 0x28
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	60f8      	str	r0, [r7, #12]
 80144d4:	60b9      	str	r1, [r7, #8]
 80144d6:	603b      	str	r3, [r7, #0]
 80144d8:	4613      	mov	r3, r2
 80144da:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 80144dc:	2300      	movs	r3, #0
 80144de:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d109      	bne.n	80144fa <tcp_connect+0x2e>
 80144e6:	4b7d      	ldr	r3, [pc, #500]	; (80146dc <tcp_connect+0x210>)
 80144e8:	f240 4235 	movw	r2, #1077	; 0x435
 80144ec:	497c      	ldr	r1, [pc, #496]	; (80146e0 <tcp_connect+0x214>)
 80144ee:	487d      	ldr	r0, [pc, #500]	; (80146e4 <tcp_connect+0x218>)
 80144f0:	f00a f940 	bl	801e774 <iprintf>
 80144f4:	f06f 030f 	mvn.w	r3, #15
 80144f8:	e0ec      	b.n	80146d4 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80144fa:	68bb      	ldr	r3, [r7, #8]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d109      	bne.n	8014514 <tcp_connect+0x48>
 8014500:	4b76      	ldr	r3, [pc, #472]	; (80146dc <tcp_connect+0x210>)
 8014502:	f240 4236 	movw	r2, #1078	; 0x436
 8014506:	4978      	ldr	r1, [pc, #480]	; (80146e8 <tcp_connect+0x21c>)
 8014508:	4876      	ldr	r0, [pc, #472]	; (80146e4 <tcp_connect+0x218>)
 801450a:	f00a f933 	bl	801e774 <iprintf>
 801450e:	f06f 030f 	mvn.w	r3, #15
 8014512:	e0df      	b.n	80146d4 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	7d1b      	ldrb	r3, [r3, #20]
 8014518:	2b00      	cmp	r3, #0
 801451a:	d009      	beq.n	8014530 <tcp_connect+0x64>
 801451c:	4b6f      	ldr	r3, [pc, #444]	; (80146dc <tcp_connect+0x210>)
 801451e:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8014522:	4972      	ldr	r1, [pc, #456]	; (80146ec <tcp_connect+0x220>)
 8014524:	486f      	ldr	r0, [pc, #444]	; (80146e4 <tcp_connect+0x218>)
 8014526:	f00a f925 	bl	801e774 <iprintf>
 801452a:	f06f 0309 	mvn.w	r3, #9
 801452e:	e0d1      	b.n	80146d4 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8014530:	68bb      	ldr	r3, [r7, #8]
 8014532:	2b00      	cmp	r3, #0
 8014534:	d002      	beq.n	801453c <tcp_connect+0x70>
 8014536:	68bb      	ldr	r3, [r7, #8]
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	e000      	b.n	801453e <tcp_connect+0x72>
 801453c:	2300      	movs	r3, #0
 801453e:	68fa      	ldr	r2, [r7, #12]
 8014540:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	88fa      	ldrh	r2, [r7, #6]
 8014546:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	7a1b      	ldrb	r3, [r3, #8]
 801454c:	2b00      	cmp	r3, #0
 801454e:	d006      	beq.n	801455e <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	7a1b      	ldrb	r3, [r3, #8]
 8014554:	4618      	mov	r0, r3
 8014556:	f7fe fca1 	bl	8012e9c <netif_get_by_index>
 801455a:	6278      	str	r0, [r7, #36]	; 0x24
 801455c:	e005      	b.n	801456a <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	3304      	adds	r3, #4
 8014562:	4618      	mov	r0, r3
 8014564:	f006 ffcc 	bl	801b500 <ip4_route>
 8014568:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 801456a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801456c:	2b00      	cmp	r3, #0
 801456e:	d102      	bne.n	8014576 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8014570:	f06f 0303 	mvn.w	r3, #3
 8014574:	e0ae      	b.n	80146d4 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	2b00      	cmp	r3, #0
 801457a:	d003      	beq.n	8014584 <tcp_connect+0xb8>
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	2b00      	cmp	r3, #0
 8014582:	d111      	bne.n	80145a8 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8014584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014586:	2b00      	cmp	r3, #0
 8014588:	d002      	beq.n	8014590 <tcp_connect+0xc4>
 801458a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801458c:	3304      	adds	r3, #4
 801458e:	e000      	b.n	8014592 <tcp_connect+0xc6>
 8014590:	2300      	movs	r3, #0
 8014592:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8014594:	69fb      	ldr	r3, [r7, #28]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d102      	bne.n	80145a0 <tcp_connect+0xd4>
      return ERR_RTE;
 801459a:	f06f 0303 	mvn.w	r3, #3
 801459e:	e099      	b.n	80146d4 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80145a0:	69fb      	ldr	r3, [r7, #28]
 80145a2:	681a      	ldr	r2, [r3, #0]
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 80145a8:	68fb      	ldr	r3, [r7, #12]
 80145aa:	8adb      	ldrh	r3, [r3, #22]
 80145ac:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 80145ae:	68fb      	ldr	r3, [r7, #12]
 80145b0:	8adb      	ldrh	r3, [r3, #22]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d10c      	bne.n	80145d0 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 80145b6:	f7ff ff43 	bl	8014440 <tcp_new_port>
 80145ba:	4603      	mov	r3, r0
 80145bc:	461a      	mov	r2, r3
 80145be:	68fb      	ldr	r3, [r7, #12]
 80145c0:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 80145c2:	68fb      	ldr	r3, [r7, #12]
 80145c4:	8adb      	ldrh	r3, [r3, #22]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d102      	bne.n	80145d0 <tcp_connect+0x104>
      return ERR_BUF;
 80145ca:	f06f 0301 	mvn.w	r3, #1
 80145ce:	e081      	b.n	80146d4 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 80145d0:	68f8      	ldr	r0, [r7, #12]
 80145d2:	f001 f84f 	bl	8015674 <tcp_next_iss>
 80145d6:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	2200      	movs	r2, #0
 80145dc:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	697a      	ldr	r2, [r7, #20]
 80145e2:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 80145e4:	697b      	ldr	r3, [r7, #20]
 80145e6:	1e5a      	subs	r2, r3, #1
 80145e8:	68fb      	ldr	r3, [r7, #12]
 80145ea:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 80145ec:	697b      	ldr	r3, [r7, #20]
 80145ee:	1e5a      	subs	r2, r3, #1
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80145f4:	697b      	ldr	r3, [r7, #20]
 80145f6:	1e5a      	subs	r2, r3, #1
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8014602:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801460c:	68fb      	ldr	r3, [r7, #12]
 801460e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801461a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014624:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	3304      	adds	r3, #4
 801462e:	461a      	mov	r2, r3
 8014630:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014632:	f001 f845 	bl	80156c0 <tcp_eff_send_mss_netif>
 8014636:	4603      	mov	r3, r0
 8014638:	461a      	mov	r2, r3
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	2201      	movs	r2, #1
 8014642:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8014646:	68fb      	ldr	r3, [r7, #12]
 8014648:	683a      	ldr	r2, [r7, #0]
 801464a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801464e:	2102      	movs	r1, #2
 8014650:	68f8      	ldr	r0, [r7, #12]
 8014652:	f004 faa9 	bl	8018ba8 <tcp_enqueue_flags>
 8014656:	4603      	mov	r3, r0
 8014658:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 801465a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d136      	bne.n	80146d0 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	2202      	movs	r2, #2
 8014666:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8014668:	8b7b      	ldrh	r3, [r7, #26]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d021      	beq.n	80146b2 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801466e:	4b20      	ldr	r3, [pc, #128]	; (80146f0 <tcp_connect+0x224>)
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	68fa      	ldr	r2, [r7, #12]
 8014674:	429a      	cmp	r2, r3
 8014676:	d105      	bne.n	8014684 <tcp_connect+0x1b8>
 8014678:	4b1d      	ldr	r3, [pc, #116]	; (80146f0 <tcp_connect+0x224>)
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	68db      	ldr	r3, [r3, #12]
 801467e:	4a1c      	ldr	r2, [pc, #112]	; (80146f0 <tcp_connect+0x224>)
 8014680:	6013      	str	r3, [r2, #0]
 8014682:	e013      	b.n	80146ac <tcp_connect+0x1e0>
 8014684:	4b1a      	ldr	r3, [pc, #104]	; (80146f0 <tcp_connect+0x224>)
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	623b      	str	r3, [r7, #32]
 801468a:	e00c      	b.n	80146a6 <tcp_connect+0x1da>
 801468c:	6a3b      	ldr	r3, [r7, #32]
 801468e:	68db      	ldr	r3, [r3, #12]
 8014690:	68fa      	ldr	r2, [r7, #12]
 8014692:	429a      	cmp	r2, r3
 8014694:	d104      	bne.n	80146a0 <tcp_connect+0x1d4>
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	68da      	ldr	r2, [r3, #12]
 801469a:	6a3b      	ldr	r3, [r7, #32]
 801469c:	60da      	str	r2, [r3, #12]
 801469e:	e005      	b.n	80146ac <tcp_connect+0x1e0>
 80146a0:	6a3b      	ldr	r3, [r7, #32]
 80146a2:	68db      	ldr	r3, [r3, #12]
 80146a4:	623b      	str	r3, [r7, #32]
 80146a6:	6a3b      	ldr	r3, [r7, #32]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d1ef      	bne.n	801468c <tcp_connect+0x1c0>
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	2200      	movs	r2, #0
 80146b0:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80146b2:	4b10      	ldr	r3, [pc, #64]	; (80146f4 <tcp_connect+0x228>)
 80146b4:	681a      	ldr	r2, [r3, #0]
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	60da      	str	r2, [r3, #12]
 80146ba:	4a0e      	ldr	r2, [pc, #56]	; (80146f4 <tcp_connect+0x228>)
 80146bc:	68fb      	ldr	r3, [r7, #12]
 80146be:	6013      	str	r3, [r2, #0]
 80146c0:	f005 fad6 	bl	8019c70 <tcp_timer_needed>
 80146c4:	4b0c      	ldr	r3, [pc, #48]	; (80146f8 <tcp_connect+0x22c>)
 80146c6:	2201      	movs	r2, #1
 80146c8:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 80146ca:	68f8      	ldr	r0, [r7, #12]
 80146cc:	f004 fb5a 	bl	8018d84 <tcp_output>
  }
  return ret;
 80146d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80146d4:	4618      	mov	r0, r3
 80146d6:	3728      	adds	r7, #40	; 0x28
 80146d8:	46bd      	mov	sp, r7
 80146da:	bd80      	pop	{r7, pc}
 80146dc:	080227fc 	.word	0x080227fc
 80146e0:	08022ad8 	.word	0x08022ad8
 80146e4:	08022840 	.word	0x08022840
 80146e8:	08022af4 	.word	0x08022af4
 80146ec:	08022b10 	.word	0x08022b10
 80146f0:	200790f8 	.word	0x200790f8
 80146f4:	20079100 	.word	0x20079100
 80146f8:	20079108 	.word	0x20079108

080146fc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80146fc:	b5b0      	push	{r4, r5, r7, lr}
 80146fe:	b090      	sub	sp, #64	; 0x40
 8014700:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8014702:	2300      	movs	r3, #0
 8014704:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8014708:	4b94      	ldr	r3, [pc, #592]	; (801495c <tcp_slowtmr+0x260>)
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	3301      	adds	r3, #1
 801470e:	4a93      	ldr	r2, [pc, #588]	; (801495c <tcp_slowtmr+0x260>)
 8014710:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8014712:	4b93      	ldr	r3, [pc, #588]	; (8014960 <tcp_slowtmr+0x264>)
 8014714:	781b      	ldrb	r3, [r3, #0]
 8014716:	3301      	adds	r3, #1
 8014718:	b2da      	uxtb	r2, r3
 801471a:	4b91      	ldr	r3, [pc, #580]	; (8014960 <tcp_slowtmr+0x264>)
 801471c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 801471e:	2300      	movs	r3, #0
 8014720:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8014722:	4b90      	ldr	r3, [pc, #576]	; (8014964 <tcp_slowtmr+0x268>)
 8014724:	681b      	ldr	r3, [r3, #0]
 8014726:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8014728:	e29d      	b.n	8014c66 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801472a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801472c:	7d1b      	ldrb	r3, [r3, #20]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d106      	bne.n	8014740 <tcp_slowtmr+0x44>
 8014732:	4b8d      	ldr	r3, [pc, #564]	; (8014968 <tcp_slowtmr+0x26c>)
 8014734:	f240 42be 	movw	r2, #1214	; 0x4be
 8014738:	498c      	ldr	r1, [pc, #560]	; (801496c <tcp_slowtmr+0x270>)
 801473a:	488d      	ldr	r0, [pc, #564]	; (8014970 <tcp_slowtmr+0x274>)
 801473c:	f00a f81a 	bl	801e774 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8014740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014742:	7d1b      	ldrb	r3, [r3, #20]
 8014744:	2b01      	cmp	r3, #1
 8014746:	d106      	bne.n	8014756 <tcp_slowtmr+0x5a>
 8014748:	4b87      	ldr	r3, [pc, #540]	; (8014968 <tcp_slowtmr+0x26c>)
 801474a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801474e:	4989      	ldr	r1, [pc, #548]	; (8014974 <tcp_slowtmr+0x278>)
 8014750:	4887      	ldr	r0, [pc, #540]	; (8014970 <tcp_slowtmr+0x274>)
 8014752:	f00a f80f 	bl	801e774 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014758:	7d1b      	ldrb	r3, [r3, #20]
 801475a:	2b0a      	cmp	r3, #10
 801475c:	d106      	bne.n	801476c <tcp_slowtmr+0x70>
 801475e:	4b82      	ldr	r3, [pc, #520]	; (8014968 <tcp_slowtmr+0x26c>)
 8014760:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8014764:	4984      	ldr	r1, [pc, #528]	; (8014978 <tcp_slowtmr+0x27c>)
 8014766:	4882      	ldr	r0, [pc, #520]	; (8014970 <tcp_slowtmr+0x274>)
 8014768:	f00a f804 	bl	801e774 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801476c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801476e:	7f9a      	ldrb	r2, [r3, #30]
 8014770:	4b7b      	ldr	r3, [pc, #492]	; (8014960 <tcp_slowtmr+0x264>)
 8014772:	781b      	ldrb	r3, [r3, #0]
 8014774:	429a      	cmp	r2, r3
 8014776:	d105      	bne.n	8014784 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8014778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801477a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801477c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801477e:	68db      	ldr	r3, [r3, #12]
 8014780:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8014782:	e270      	b.n	8014c66 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8014784:	4b76      	ldr	r3, [pc, #472]	; (8014960 <tcp_slowtmr+0x264>)
 8014786:	781a      	ldrb	r2, [r3, #0]
 8014788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801478a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 801478c:	2300      	movs	r3, #0
 801478e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8014792:	2300      	movs	r3, #0
 8014794:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801479a:	7d1b      	ldrb	r3, [r3, #20]
 801479c:	2b02      	cmp	r3, #2
 801479e:	d10a      	bne.n	80147b6 <tcp_slowtmr+0xba>
 80147a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80147a6:	2b05      	cmp	r3, #5
 80147a8:	d905      	bls.n	80147b6 <tcp_slowtmr+0xba>
      ++pcb_remove;
 80147aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80147ae:	3301      	adds	r3, #1
 80147b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80147b4:	e11e      	b.n	80149f4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80147b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80147bc:	2b0b      	cmp	r3, #11
 80147be:	d905      	bls.n	80147cc <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80147c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80147c4:	3301      	adds	r3, #1
 80147c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80147ca:	e113      	b.n	80149f4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80147cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147ce:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d075      	beq.n	80148c2 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80147d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d006      	beq.n	80147ec <tcp_slowtmr+0xf0>
 80147de:	4b62      	ldr	r3, [pc, #392]	; (8014968 <tcp_slowtmr+0x26c>)
 80147e0:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80147e4:	4965      	ldr	r1, [pc, #404]	; (801497c <tcp_slowtmr+0x280>)
 80147e6:	4862      	ldr	r0, [pc, #392]	; (8014970 <tcp_slowtmr+0x274>)
 80147e8:	f009 ffc4 	bl	801e774 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80147ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d106      	bne.n	8014802 <tcp_slowtmr+0x106>
 80147f4:	4b5c      	ldr	r3, [pc, #368]	; (8014968 <tcp_slowtmr+0x26c>)
 80147f6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80147fa:	4961      	ldr	r1, [pc, #388]	; (8014980 <tcp_slowtmr+0x284>)
 80147fc:	485c      	ldr	r0, [pc, #368]	; (8014970 <tcp_slowtmr+0x274>)
 80147fe:	f009 ffb9 	bl	801e774 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014804:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8014808:	2b0b      	cmp	r3, #11
 801480a:	d905      	bls.n	8014818 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 801480c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014810:	3301      	adds	r3, #1
 8014812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014816:	e0ed      	b.n	80149f4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801481a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801481e:	3b01      	subs	r3, #1
 8014820:	4a58      	ldr	r2, [pc, #352]	; (8014984 <tcp_slowtmr+0x288>)
 8014822:	5cd3      	ldrb	r3, [r2, r3]
 8014824:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8014826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014828:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801482c:	7c7a      	ldrb	r2, [r7, #17]
 801482e:	429a      	cmp	r2, r3
 8014830:	d907      	bls.n	8014842 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8014832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014834:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014838:	3301      	adds	r3, #1
 801483a:	b2da      	uxtb	r2, r3
 801483c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801483e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8014842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014844:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014848:	7c7a      	ldrb	r2, [r7, #17]
 801484a:	429a      	cmp	r2, r3
 801484c:	f200 80d2 	bhi.w	80149f4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8014850:	2301      	movs	r3, #1
 8014852:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8014854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014856:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801485a:	2b00      	cmp	r3, #0
 801485c:	d108      	bne.n	8014870 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801485e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014860:	f005 f938 	bl	8019ad4 <tcp_zero_window_probe>
 8014864:	4603      	mov	r3, r0
 8014866:	2b00      	cmp	r3, #0
 8014868:	d014      	beq.n	8014894 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801486a:	2300      	movs	r3, #0
 801486c:	623b      	str	r3, [r7, #32]
 801486e:	e011      	b.n	8014894 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014872:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014876:	4619      	mov	r1, r3
 8014878:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801487a:	f003 fffd 	bl	8018878 <tcp_split_unsent_seg>
 801487e:	4603      	mov	r3, r0
 8014880:	2b00      	cmp	r3, #0
 8014882:	d107      	bne.n	8014894 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8014884:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014886:	f004 fa7d 	bl	8018d84 <tcp_output>
 801488a:	4603      	mov	r3, r0
 801488c:	2b00      	cmp	r3, #0
 801488e:	d101      	bne.n	8014894 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8014890:	2300      	movs	r3, #0
 8014892:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8014894:	6a3b      	ldr	r3, [r7, #32]
 8014896:	2b00      	cmp	r3, #0
 8014898:	f000 80ac 	beq.w	80149f4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 801489c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801489e:	2200      	movs	r2, #0
 80148a0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80148a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148a6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80148aa:	2b06      	cmp	r3, #6
 80148ac:	f200 80a2 	bhi.w	80149f4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80148b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80148b6:	3301      	adds	r3, #1
 80148b8:	b2da      	uxtb	r2, r3
 80148ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148bc:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80148c0:	e098      	b.n	80149f4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80148c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148c4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	db0f      	blt.n	80148ec <tcp_slowtmr+0x1f0>
 80148cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148ce:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80148d2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80148d6:	4293      	cmp	r3, r2
 80148d8:	d008      	beq.n	80148ec <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80148da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148dc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80148e0:	b29b      	uxth	r3, r3
 80148e2:	3301      	adds	r3, #1
 80148e4:	b29b      	uxth	r3, r3
 80148e6:	b21a      	sxth	r2, r3
 80148e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148ea:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80148ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148ee:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80148f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148f4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80148f8:	429a      	cmp	r2, r3
 80148fa:	db7b      	blt.n	80149f4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80148fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80148fe:	f004 fd33 	bl	8019368 <tcp_rexmit_rto_prepare>
 8014902:	4603      	mov	r3, r0
 8014904:	2b00      	cmp	r3, #0
 8014906:	d007      	beq.n	8014918 <tcp_slowtmr+0x21c>
 8014908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801490c:	2b00      	cmp	r3, #0
 801490e:	d171      	bne.n	80149f4 <tcp_slowtmr+0x2f8>
 8014910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014914:	2b00      	cmp	r3, #0
 8014916:	d06d      	beq.n	80149f4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8014918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801491a:	7d1b      	ldrb	r3, [r3, #20]
 801491c:	2b02      	cmp	r3, #2
 801491e:	d03a      	beq.n	8014996 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014922:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014926:	2b0c      	cmp	r3, #12
 8014928:	bf28      	it	cs
 801492a:	230c      	movcs	r3, #12
 801492c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801492e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014930:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014934:	10db      	asrs	r3, r3, #3
 8014936:	b21b      	sxth	r3, r3
 8014938:	461a      	mov	r2, r3
 801493a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801493c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014940:	4413      	add	r3, r2
 8014942:	7efa      	ldrb	r2, [r7, #27]
 8014944:	4910      	ldr	r1, [pc, #64]	; (8014988 <tcp_slowtmr+0x28c>)
 8014946:	5c8a      	ldrb	r2, [r1, r2]
 8014948:	4093      	lsls	r3, r2
 801494a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801494c:	697b      	ldr	r3, [r7, #20]
 801494e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8014952:	4293      	cmp	r3, r2
 8014954:	dc1a      	bgt.n	801498c <tcp_slowtmr+0x290>
 8014956:	697b      	ldr	r3, [r7, #20]
 8014958:	b21a      	sxth	r2, r3
 801495a:	e019      	b.n	8014990 <tcp_slowtmr+0x294>
 801495c:	200790f4 	.word	0x200790f4
 8014960:	2007910a 	.word	0x2007910a
 8014964:	20079100 	.word	0x20079100
 8014968:	080227fc 	.word	0x080227fc
 801496c:	08022b40 	.word	0x08022b40
 8014970:	08022840 	.word	0x08022840
 8014974:	08022b6c 	.word	0x08022b6c
 8014978:	08022b98 	.word	0x08022b98
 801497c:	08022bc8 	.word	0x08022bc8
 8014980:	08022bfc 	.word	0x08022bfc
 8014984:	0802489c 	.word	0x0802489c
 8014988:	0802488c 	.word	0x0802488c
 801498c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014992:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8014996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014998:	2200      	movs	r2, #0
 801499a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801499c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801499e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80149a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80149a8:	4293      	cmp	r3, r2
 80149aa:	bf28      	it	cs
 80149ac:	4613      	movcs	r3, r2
 80149ae:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80149b0:	8a7b      	ldrh	r3, [r7, #18]
 80149b2:	085b      	lsrs	r3, r3, #1
 80149b4:	b29a      	uxth	r2, r3
 80149b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149b8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80149bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149be:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80149c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80149c6:	005b      	lsls	r3, r3, #1
 80149c8:	b29b      	uxth	r3, r3
 80149ca:	429a      	cmp	r2, r3
 80149cc:	d206      	bcs.n	80149dc <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80149ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80149d2:	005b      	lsls	r3, r3, #1
 80149d4:	b29a      	uxth	r2, r3
 80149d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149d8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80149dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149de:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80149e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149e2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80149e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149e8:	2200      	movs	r2, #0
 80149ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80149ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80149f0:	f004 fd2a 	bl	8019448 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80149f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149f6:	7d1b      	ldrb	r3, [r3, #20]
 80149f8:	2b06      	cmp	r3, #6
 80149fa:	d111      	bne.n	8014a20 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80149fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149fe:	8b5b      	ldrh	r3, [r3, #26]
 8014a00:	f003 0310 	and.w	r3, r3, #16
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d00b      	beq.n	8014a20 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a08:	4b9c      	ldr	r3, [pc, #624]	; (8014c7c <tcp_slowtmr+0x580>)
 8014a0a:	681a      	ldr	r2, [r3, #0]
 8014a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a0e:	6a1b      	ldr	r3, [r3, #32]
 8014a10:	1ad3      	subs	r3, r2, r3
 8014a12:	2b28      	cmp	r3, #40	; 0x28
 8014a14:	d904      	bls.n	8014a20 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8014a16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014a1a:	3301      	adds	r3, #1
 8014a1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a22:	7a5b      	ldrb	r3, [r3, #9]
 8014a24:	f003 0308 	and.w	r3, r3, #8
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d04a      	beq.n	8014ac2 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8014a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a2e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014a30:	2b04      	cmp	r3, #4
 8014a32:	d003      	beq.n	8014a3c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8014a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a36:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014a38:	2b07      	cmp	r3, #7
 8014a3a:	d142      	bne.n	8014ac2 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a3c:	4b8f      	ldr	r3, [pc, #572]	; (8014c7c <tcp_slowtmr+0x580>)
 8014a3e:	681a      	ldr	r2, [r3, #0]
 8014a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a42:	6a1b      	ldr	r3, [r3, #32]
 8014a44:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a48:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014a4c:	4b8c      	ldr	r3, [pc, #560]	; (8014c80 <tcp_slowtmr+0x584>)
 8014a4e:	440b      	add	r3, r1
 8014a50:	498c      	ldr	r1, [pc, #560]	; (8014c84 <tcp_slowtmr+0x588>)
 8014a52:	fba1 1303 	umull	r1, r3, r1, r3
 8014a56:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a58:	429a      	cmp	r2, r3
 8014a5a:	d90a      	bls.n	8014a72 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8014a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014a60:	3301      	adds	r3, #1
 8014a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8014a66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014a6a:	3301      	adds	r3, #1
 8014a6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014a70:	e027      	b.n	8014ac2 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a72:	4b82      	ldr	r3, [pc, #520]	; (8014c7c <tcp_slowtmr+0x580>)
 8014a74:	681a      	ldr	r2, [r3, #0]
 8014a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a78:	6a1b      	ldr	r3, [r3, #32]
 8014a7a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a7e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a84:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014a88:	4618      	mov	r0, r3
 8014a8a:	4b7f      	ldr	r3, [pc, #508]	; (8014c88 <tcp_slowtmr+0x58c>)
 8014a8c:	fb00 f303 	mul.w	r3, r0, r3
 8014a90:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014a92:	497c      	ldr	r1, [pc, #496]	; (8014c84 <tcp_slowtmr+0x588>)
 8014a94:	fba1 1303 	umull	r1, r3, r1, r3
 8014a98:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a9a:	429a      	cmp	r2, r3
 8014a9c:	d911      	bls.n	8014ac2 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8014a9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014aa0:	f004 ffd8 	bl	8019a54 <tcp_keepalive>
 8014aa4:	4603      	mov	r3, r0
 8014aa6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8014aaa:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d107      	bne.n	8014ac2 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8014ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ab4:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014ab8:	3301      	adds	r3, #1
 8014aba:	b2da      	uxtb	r2, r3
 8014abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014abe:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8014ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d011      	beq.n	8014aee <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014aca:	4b6c      	ldr	r3, [pc, #432]	; (8014c7c <tcp_slowtmr+0x580>)
 8014acc:	681a      	ldr	r2, [r3, #0]
 8014ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ad0:	6a1b      	ldr	r3, [r3, #32]
 8014ad2:	1ad2      	subs	r2, r2, r3
 8014ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ad6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014ada:	4619      	mov	r1, r3
 8014adc:	460b      	mov	r3, r1
 8014ade:	005b      	lsls	r3, r3, #1
 8014ae0:	440b      	add	r3, r1
 8014ae2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d302      	bcc.n	8014aee <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8014ae8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014aea:	f000 fe93 	bl	8015814 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8014aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014af0:	7d1b      	ldrb	r3, [r3, #20]
 8014af2:	2b03      	cmp	r3, #3
 8014af4:	d10b      	bne.n	8014b0e <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014af6:	4b61      	ldr	r3, [pc, #388]	; (8014c7c <tcp_slowtmr+0x580>)
 8014af8:	681a      	ldr	r2, [r3, #0]
 8014afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014afc:	6a1b      	ldr	r3, [r3, #32]
 8014afe:	1ad3      	subs	r3, r2, r3
 8014b00:	2b28      	cmp	r3, #40	; 0x28
 8014b02:	d904      	bls.n	8014b0e <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8014b04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014b08:	3301      	adds	r3, #1
 8014b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8014b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b10:	7d1b      	ldrb	r3, [r3, #20]
 8014b12:	2b09      	cmp	r3, #9
 8014b14:	d10b      	bne.n	8014b2e <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014b16:	4b59      	ldr	r3, [pc, #356]	; (8014c7c <tcp_slowtmr+0x580>)
 8014b18:	681a      	ldr	r2, [r3, #0]
 8014b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b1c:	6a1b      	ldr	r3, [r3, #32]
 8014b1e:	1ad3      	subs	r3, r2, r3
 8014b20:	2bf0      	cmp	r3, #240	; 0xf0
 8014b22:	d904      	bls.n	8014b2e <tcp_slowtmr+0x432>
        ++pcb_remove;
 8014b24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014b28:	3301      	adds	r3, #1
 8014b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014b2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d060      	beq.n	8014bf8 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8014b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014b3c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8014b3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014b40:	f000 fcb4 	bl	80154ac <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8014b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d010      	beq.n	8014b6c <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014b4a:	4b50      	ldr	r3, [pc, #320]	; (8014c8c <tcp_slowtmr+0x590>)
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014b50:	429a      	cmp	r2, r3
 8014b52:	d106      	bne.n	8014b62 <tcp_slowtmr+0x466>
 8014b54:	4b4e      	ldr	r3, [pc, #312]	; (8014c90 <tcp_slowtmr+0x594>)
 8014b56:	f240 526d 	movw	r2, #1389	; 0x56d
 8014b5a:	494e      	ldr	r1, [pc, #312]	; (8014c94 <tcp_slowtmr+0x598>)
 8014b5c:	484e      	ldr	r0, [pc, #312]	; (8014c98 <tcp_slowtmr+0x59c>)
 8014b5e:	f009 fe09 	bl	801e774 <iprintf>
        prev->next = pcb->next;
 8014b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b64:	68da      	ldr	r2, [r3, #12]
 8014b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b68:	60da      	str	r2, [r3, #12]
 8014b6a:	e00f      	b.n	8014b8c <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014b6c:	4b47      	ldr	r3, [pc, #284]	; (8014c8c <tcp_slowtmr+0x590>)
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014b72:	429a      	cmp	r2, r3
 8014b74:	d006      	beq.n	8014b84 <tcp_slowtmr+0x488>
 8014b76:	4b46      	ldr	r3, [pc, #280]	; (8014c90 <tcp_slowtmr+0x594>)
 8014b78:	f240 5271 	movw	r2, #1393	; 0x571
 8014b7c:	4947      	ldr	r1, [pc, #284]	; (8014c9c <tcp_slowtmr+0x5a0>)
 8014b7e:	4846      	ldr	r0, [pc, #280]	; (8014c98 <tcp_slowtmr+0x59c>)
 8014b80:	f009 fdf8 	bl	801e774 <iprintf>
        tcp_active_pcbs = pcb->next;
 8014b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b86:	68db      	ldr	r3, [r3, #12]
 8014b88:	4a40      	ldr	r2, [pc, #256]	; (8014c8c <tcp_slowtmr+0x590>)
 8014b8a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8014b8c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d013      	beq.n	8014bbc <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b96:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8014b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b9a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014b9c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8014b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ba0:	3304      	adds	r3, #4
 8014ba2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014ba4:	8ad2      	ldrh	r2, [r2, #22]
 8014ba6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014ba8:	8b09      	ldrh	r1, [r1, #24]
 8014baa:	9102      	str	r1, [sp, #8]
 8014bac:	9201      	str	r2, [sp, #4]
 8014bae:	9300      	str	r3, [sp, #0]
 8014bb0:	462b      	mov	r3, r5
 8014bb2:	4622      	mov	r2, r4
 8014bb4:	4601      	mov	r1, r0
 8014bb6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014bb8:	f004 fe98 	bl	80198ec <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8014bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bbe:	691b      	ldr	r3, [r3, #16]
 8014bc0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bc4:	7d1b      	ldrb	r3, [r3, #20]
 8014bc6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bca:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bce:	68db      	ldr	r3, [r3, #12]
 8014bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8014bd2:	6838      	ldr	r0, [r7, #0]
 8014bd4:	f7fe fffe 	bl	8013bd4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8014bd8:	4b31      	ldr	r3, [pc, #196]	; (8014ca0 <tcp_slowtmr+0x5a4>)
 8014bda:	2200      	movs	r2, #0
 8014bdc:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014bde:	68fb      	ldr	r3, [r7, #12]
 8014be0:	2b00      	cmp	r3, #0
 8014be2:	d004      	beq.n	8014bee <tcp_slowtmr+0x4f2>
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	f06f 010c 	mvn.w	r1, #12
 8014bea:	68b8      	ldr	r0, [r7, #8]
 8014bec:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014bee:	4b2c      	ldr	r3, [pc, #176]	; (8014ca0 <tcp_slowtmr+0x5a4>)
 8014bf0:	781b      	ldrb	r3, [r3, #0]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d037      	beq.n	8014c66 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8014bf6:	e592      	b.n	801471e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8014bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bfa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bfe:	68db      	ldr	r3, [r3, #12]
 8014c00:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8014c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c04:	7f1b      	ldrb	r3, [r3, #28]
 8014c06:	3301      	adds	r3, #1
 8014c08:	b2da      	uxtb	r2, r3
 8014c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c0c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c10:	7f1a      	ldrb	r2, [r3, #28]
 8014c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c14:	7f5b      	ldrb	r3, [r3, #29]
 8014c16:	429a      	cmp	r2, r3
 8014c18:	d325      	bcc.n	8014c66 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8014c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c1c:	2200      	movs	r2, #0
 8014c1e:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8014c20:	4b1f      	ldr	r3, [pc, #124]	; (8014ca0 <tcp_slowtmr+0x5a4>)
 8014c22:	2200      	movs	r2, #0
 8014c24:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d00b      	beq.n	8014c48 <tcp_slowtmr+0x54c>
 8014c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014c38:	6912      	ldr	r2, [r2, #16]
 8014c3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8014c3c:	4610      	mov	r0, r2
 8014c3e:	4798      	blx	r3
 8014c40:	4603      	mov	r3, r0
 8014c42:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8014c46:	e002      	b.n	8014c4e <tcp_slowtmr+0x552>
 8014c48:	2300      	movs	r3, #0
 8014c4a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8014c4e:	4b14      	ldr	r3, [pc, #80]	; (8014ca0 <tcp_slowtmr+0x5a4>)
 8014c50:	781b      	ldrb	r3, [r3, #0]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d000      	beq.n	8014c58 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8014c56:	e562      	b.n	801471e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014c58:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	d102      	bne.n	8014c66 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8014c60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014c62:	f004 f88f 	bl	8018d84 <tcp_output>
  while (pcb != NULL) {
 8014c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	f47f ad5e 	bne.w	801472a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014c6e:	2300      	movs	r3, #0
 8014c70:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8014c72:	4b0c      	ldr	r3, [pc, #48]	; (8014ca4 <tcp_slowtmr+0x5a8>)
 8014c74:	681b      	ldr	r3, [r3, #0]
 8014c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014c78:	e069      	b.n	8014d4e <tcp_slowtmr+0x652>
 8014c7a:	bf00      	nop
 8014c7c:	200790f4 	.word	0x200790f4
 8014c80:	000a4cb8 	.word	0x000a4cb8
 8014c84:	10624dd3 	.word	0x10624dd3
 8014c88:	000124f8 	.word	0x000124f8
 8014c8c:	20079100 	.word	0x20079100
 8014c90:	080227fc 	.word	0x080227fc
 8014c94:	08022c34 	.word	0x08022c34
 8014c98:	08022840 	.word	0x08022840
 8014c9c:	08022c60 	.word	0x08022c60
 8014ca0:	20079108 	.word	0x20079108
 8014ca4:	20079104 	.word	0x20079104
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014caa:	7d1b      	ldrb	r3, [r3, #20]
 8014cac:	2b0a      	cmp	r3, #10
 8014cae:	d006      	beq.n	8014cbe <tcp_slowtmr+0x5c2>
 8014cb0:	4b2b      	ldr	r3, [pc, #172]	; (8014d60 <tcp_slowtmr+0x664>)
 8014cb2:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8014cb6:	492b      	ldr	r1, [pc, #172]	; (8014d64 <tcp_slowtmr+0x668>)
 8014cb8:	482b      	ldr	r0, [pc, #172]	; (8014d68 <tcp_slowtmr+0x66c>)
 8014cba:	f009 fd5b 	bl	801e774 <iprintf>
    pcb_remove = 0;
 8014cbe:	2300      	movs	r3, #0
 8014cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014cc4:	4b29      	ldr	r3, [pc, #164]	; (8014d6c <tcp_slowtmr+0x670>)
 8014cc6:	681a      	ldr	r2, [r3, #0]
 8014cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cca:	6a1b      	ldr	r3, [r3, #32]
 8014ccc:	1ad3      	subs	r3, r2, r3
 8014cce:	2bf0      	cmp	r3, #240	; 0xf0
 8014cd0:	d904      	bls.n	8014cdc <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8014cd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cd6:	3301      	adds	r3, #1
 8014cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014cdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d02f      	beq.n	8014d44 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014ce4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014ce6:	f000 fbe1 	bl	80154ac <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8014cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d010      	beq.n	8014d12 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014cf0:	4b1f      	ldr	r3, [pc, #124]	; (8014d70 <tcp_slowtmr+0x674>)
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014cf6:	429a      	cmp	r2, r3
 8014cf8:	d106      	bne.n	8014d08 <tcp_slowtmr+0x60c>
 8014cfa:	4b19      	ldr	r3, [pc, #100]	; (8014d60 <tcp_slowtmr+0x664>)
 8014cfc:	f240 52af 	movw	r2, #1455	; 0x5af
 8014d00:	491c      	ldr	r1, [pc, #112]	; (8014d74 <tcp_slowtmr+0x678>)
 8014d02:	4819      	ldr	r0, [pc, #100]	; (8014d68 <tcp_slowtmr+0x66c>)
 8014d04:	f009 fd36 	bl	801e774 <iprintf>
        prev->next = pcb->next;
 8014d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d0a:	68da      	ldr	r2, [r3, #12]
 8014d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014d0e:	60da      	str	r2, [r3, #12]
 8014d10:	e00f      	b.n	8014d32 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014d12:	4b17      	ldr	r3, [pc, #92]	; (8014d70 <tcp_slowtmr+0x674>)
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014d18:	429a      	cmp	r2, r3
 8014d1a:	d006      	beq.n	8014d2a <tcp_slowtmr+0x62e>
 8014d1c:	4b10      	ldr	r3, [pc, #64]	; (8014d60 <tcp_slowtmr+0x664>)
 8014d1e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8014d22:	4915      	ldr	r1, [pc, #84]	; (8014d78 <tcp_slowtmr+0x67c>)
 8014d24:	4810      	ldr	r0, [pc, #64]	; (8014d68 <tcp_slowtmr+0x66c>)
 8014d26:	f009 fd25 	bl	801e774 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8014d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d2c:	68db      	ldr	r3, [r3, #12]
 8014d2e:	4a10      	ldr	r2, [pc, #64]	; (8014d70 <tcp_slowtmr+0x674>)
 8014d30:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8014d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d34:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8014d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d38:	68db      	ldr	r3, [r3, #12]
 8014d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8014d3c:	69f8      	ldr	r0, [r7, #28]
 8014d3e:	f7fe ff49 	bl	8013bd4 <tcp_free>
 8014d42:	e004      	b.n	8014d4e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8014d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d46:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d4a:	68db      	ldr	r3, [r3, #12]
 8014d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	d1a9      	bne.n	8014ca8 <tcp_slowtmr+0x5ac>
    }
  }
}
 8014d54:	bf00      	nop
 8014d56:	bf00      	nop
 8014d58:	3730      	adds	r7, #48	; 0x30
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8014d5e:	bf00      	nop
 8014d60:	080227fc 	.word	0x080227fc
 8014d64:	08022c8c 	.word	0x08022c8c
 8014d68:	08022840 	.word	0x08022840
 8014d6c:	200790f4 	.word	0x200790f4
 8014d70:	20079104 	.word	0x20079104
 8014d74:	08022cbc 	.word	0x08022cbc
 8014d78:	08022ce4 	.word	0x08022ce4

08014d7c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	b082      	sub	sp, #8
 8014d80:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014d82:	4b2d      	ldr	r3, [pc, #180]	; (8014e38 <tcp_fasttmr+0xbc>)
 8014d84:	781b      	ldrb	r3, [r3, #0]
 8014d86:	3301      	adds	r3, #1
 8014d88:	b2da      	uxtb	r2, r3
 8014d8a:	4b2b      	ldr	r3, [pc, #172]	; (8014e38 <tcp_fasttmr+0xbc>)
 8014d8c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014d8e:	4b2b      	ldr	r3, [pc, #172]	; (8014e3c <tcp_fasttmr+0xc0>)
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014d94:	e048      	b.n	8014e28 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	7f9a      	ldrb	r2, [r3, #30]
 8014d9a:	4b27      	ldr	r3, [pc, #156]	; (8014e38 <tcp_fasttmr+0xbc>)
 8014d9c:	781b      	ldrb	r3, [r3, #0]
 8014d9e:	429a      	cmp	r2, r3
 8014da0:	d03f      	beq.n	8014e22 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014da2:	4b25      	ldr	r3, [pc, #148]	; (8014e38 <tcp_fasttmr+0xbc>)
 8014da4:	781a      	ldrb	r2, [r3, #0]
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	8b5b      	ldrh	r3, [r3, #26]
 8014dae:	f003 0301 	and.w	r3, r3, #1
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d010      	beq.n	8014dd8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	8b5b      	ldrh	r3, [r3, #26]
 8014dba:	f043 0302 	orr.w	r3, r3, #2
 8014dbe:	b29a      	uxth	r2, r3
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014dc4:	6878      	ldr	r0, [r7, #4]
 8014dc6:	f003 ffdd 	bl	8018d84 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	8b5b      	ldrh	r3, [r3, #26]
 8014dce:	f023 0303 	bic.w	r3, r3, #3
 8014dd2:	b29a      	uxth	r2, r3
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	8b5b      	ldrh	r3, [r3, #26]
 8014ddc:	f003 0308 	and.w	r3, r3, #8
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d009      	beq.n	8014df8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	8b5b      	ldrh	r3, [r3, #26]
 8014de8:	f023 0308 	bic.w	r3, r3, #8
 8014dec:	b29a      	uxth	r2, r3
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014df2:	6878      	ldr	r0, [r7, #4]
 8014df4:	f7ff f882 	bl	8013efc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	68db      	ldr	r3, [r3, #12]
 8014dfc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d00a      	beq.n	8014e1c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8014e06:	4b0e      	ldr	r3, [pc, #56]	; (8014e40 <tcp_fasttmr+0xc4>)
 8014e08:	2200      	movs	r2, #0
 8014e0a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8014e0c:	6878      	ldr	r0, [r7, #4]
 8014e0e:	f000 f819 	bl	8014e44 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014e12:	4b0b      	ldr	r3, [pc, #44]	; (8014e40 <tcp_fasttmr+0xc4>)
 8014e14:	781b      	ldrb	r3, [r3, #0]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d000      	beq.n	8014e1c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8014e1a:	e7b8      	b.n	8014d8e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8014e1c:	683b      	ldr	r3, [r7, #0]
 8014e1e:	607b      	str	r3, [r7, #4]
 8014e20:	e002      	b.n	8014e28 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	68db      	ldr	r3, [r3, #12]
 8014e26:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d1b3      	bne.n	8014d96 <tcp_fasttmr+0x1a>
    }
  }
}
 8014e2e:	bf00      	nop
 8014e30:	bf00      	nop
 8014e32:	3708      	adds	r7, #8
 8014e34:	46bd      	mov	sp, r7
 8014e36:	bd80      	pop	{r7, pc}
 8014e38:	2007910a 	.word	0x2007910a
 8014e3c:	20079100 	.word	0x20079100
 8014e40:	20079108 	.word	0x20079108

08014e44 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8014e44:	b590      	push	{r4, r7, lr}
 8014e46:	b085      	sub	sp, #20
 8014e48:	af00      	add	r7, sp, #0
 8014e4a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d109      	bne.n	8014e66 <tcp_process_refused_data+0x22>
 8014e52:	4b37      	ldr	r3, [pc, #220]	; (8014f30 <tcp_process_refused_data+0xec>)
 8014e54:	f240 6209 	movw	r2, #1545	; 0x609
 8014e58:	4936      	ldr	r1, [pc, #216]	; (8014f34 <tcp_process_refused_data+0xf0>)
 8014e5a:	4837      	ldr	r0, [pc, #220]	; (8014f38 <tcp_process_refused_data+0xf4>)
 8014e5c:	f009 fc8a 	bl	801e774 <iprintf>
 8014e60:	f06f 030f 	mvn.w	r3, #15
 8014e64:	e060      	b.n	8014f28 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e6a:	7b5b      	ldrb	r3, [r3, #13]
 8014e6c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e72:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	2200      	movs	r2, #0
 8014e78:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d00b      	beq.n	8014e9c <tcp_process_refused_data+0x58>
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	6918      	ldr	r0, [r3, #16]
 8014e8e:	2300      	movs	r3, #0
 8014e90:	68ba      	ldr	r2, [r7, #8]
 8014e92:	6879      	ldr	r1, [r7, #4]
 8014e94:	47a0      	blx	r4
 8014e96:	4603      	mov	r3, r0
 8014e98:	73fb      	strb	r3, [r7, #15]
 8014e9a:	e007      	b.n	8014eac <tcp_process_refused_data+0x68>
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	68ba      	ldr	r2, [r7, #8]
 8014ea0:	6879      	ldr	r1, [r7, #4]
 8014ea2:	2000      	movs	r0, #0
 8014ea4:	f000 f8a4 	bl	8014ff0 <tcp_recv_null>
 8014ea8:	4603      	mov	r3, r0
 8014eaa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d12a      	bne.n	8014f0a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014eb4:	7bbb      	ldrb	r3, [r7, #14]
 8014eb6:	f003 0320 	and.w	r3, r3, #32
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d033      	beq.n	8014f26 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014ec2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014ec6:	d005      	beq.n	8014ed4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014ecc:	3301      	adds	r3, #1
 8014ece:	b29a      	uxth	r2, r3
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d00b      	beq.n	8014ef6 <tcp_process_refused_data+0xb2>
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	6918      	ldr	r0, [r3, #16]
 8014ee8:	2300      	movs	r3, #0
 8014eea:	2200      	movs	r2, #0
 8014eec:	6879      	ldr	r1, [r7, #4]
 8014eee:	47a0      	blx	r4
 8014ef0:	4603      	mov	r3, r0
 8014ef2:	73fb      	strb	r3, [r7, #15]
 8014ef4:	e001      	b.n	8014efa <tcp_process_refused_data+0xb6>
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8014efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014efe:	f113 0f0d 	cmn.w	r3, #13
 8014f02:	d110      	bne.n	8014f26 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014f04:	f06f 030c 	mvn.w	r3, #12
 8014f08:	e00e      	b.n	8014f28 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8014f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f0e:	f113 0f0d 	cmn.w	r3, #13
 8014f12:	d102      	bne.n	8014f1a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014f14:	f06f 030c 	mvn.w	r3, #12
 8014f18:	e006      	b.n	8014f28 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	68ba      	ldr	r2, [r7, #8]
 8014f1e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8014f20:	f06f 0304 	mvn.w	r3, #4
 8014f24:	e000      	b.n	8014f28 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014f26:	2300      	movs	r3, #0
}
 8014f28:	4618      	mov	r0, r3
 8014f2a:	3714      	adds	r7, #20
 8014f2c:	46bd      	mov	sp, r7
 8014f2e:	bd90      	pop	{r4, r7, pc}
 8014f30:	080227fc 	.word	0x080227fc
 8014f34:	08022d0c 	.word	0x08022d0c
 8014f38:	08022840 	.word	0x08022840

08014f3c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	b084      	sub	sp, #16
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8014f44:	e007      	b.n	8014f56 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014f4c:	6878      	ldr	r0, [r7, #4]
 8014f4e:	f000 f80a 	bl	8014f66 <tcp_seg_free>
    seg = next;
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d1f4      	bne.n	8014f46 <tcp_segs_free+0xa>
  }
}
 8014f5c:	bf00      	nop
 8014f5e:	bf00      	nop
 8014f60:	3710      	adds	r7, #16
 8014f62:	46bd      	mov	sp, r7
 8014f64:	bd80      	pop	{r7, pc}

08014f66 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014f66:	b580      	push	{r7, lr}
 8014f68:	b082      	sub	sp, #8
 8014f6a:	af00      	add	r7, sp, #0
 8014f6c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d00c      	beq.n	8014f8e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	685b      	ldr	r3, [r3, #4]
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d004      	beq.n	8014f86 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	685b      	ldr	r3, [r3, #4]
 8014f80:	4618      	mov	r0, r3
 8014f82:	f7fe fb17 	bl	80135b4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014f86:	6879      	ldr	r1, [r7, #4]
 8014f88:	2003      	movs	r0, #3
 8014f8a:	f7fd fc71 	bl	8012870 <memp_free>
  }
}
 8014f8e:	bf00      	nop
 8014f90:	3708      	adds	r7, #8
 8014f92:	46bd      	mov	sp, r7
 8014f94:	bd80      	pop	{r7, pc}
	...

08014f98 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b084      	sub	sp, #16
 8014f9c:	af00      	add	r7, sp, #0
 8014f9e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d106      	bne.n	8014fb4 <tcp_seg_copy+0x1c>
 8014fa6:	4b0f      	ldr	r3, [pc, #60]	; (8014fe4 <tcp_seg_copy+0x4c>)
 8014fa8:	f240 6282 	movw	r2, #1666	; 0x682
 8014fac:	490e      	ldr	r1, [pc, #56]	; (8014fe8 <tcp_seg_copy+0x50>)
 8014fae:	480f      	ldr	r0, [pc, #60]	; (8014fec <tcp_seg_copy+0x54>)
 8014fb0:	f009 fbe0 	bl	801e774 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014fb4:	2003      	movs	r0, #3
 8014fb6:	f7fd fbe5 	bl	8012784 <memp_malloc>
 8014fba:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d101      	bne.n	8014fc6 <tcp_seg_copy+0x2e>
    return NULL;
 8014fc2:	2300      	movs	r3, #0
 8014fc4:	e00a      	b.n	8014fdc <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014fc6:	2210      	movs	r2, #16
 8014fc8:	6879      	ldr	r1, [r7, #4]
 8014fca:	68f8      	ldr	r0, [r7, #12]
 8014fcc:	f008 fe68 	bl	801dca0 <memcpy>
  pbuf_ref(cseg->p);
 8014fd0:	68fb      	ldr	r3, [r7, #12]
 8014fd2:	685b      	ldr	r3, [r3, #4]
 8014fd4:	4618      	mov	r0, r3
 8014fd6:	f7fe fb93 	bl	8013700 <pbuf_ref>
  return cseg;
 8014fda:	68fb      	ldr	r3, [r7, #12]
}
 8014fdc:	4618      	mov	r0, r3
 8014fde:	3710      	adds	r7, #16
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	bd80      	pop	{r7, pc}
 8014fe4:	080227fc 	.word	0x080227fc
 8014fe8:	08022d50 	.word	0x08022d50
 8014fec:	08022840 	.word	0x08022840

08014ff0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014ff0:	b580      	push	{r7, lr}
 8014ff2:	b084      	sub	sp, #16
 8014ff4:	af00      	add	r7, sp, #0
 8014ff6:	60f8      	str	r0, [r7, #12]
 8014ff8:	60b9      	str	r1, [r7, #8]
 8014ffa:	607a      	str	r2, [r7, #4]
 8014ffc:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014ffe:	68bb      	ldr	r3, [r7, #8]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d109      	bne.n	8015018 <tcp_recv_null+0x28>
 8015004:	4b12      	ldr	r3, [pc, #72]	; (8015050 <tcp_recv_null+0x60>)
 8015006:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801500a:	4912      	ldr	r1, [pc, #72]	; (8015054 <tcp_recv_null+0x64>)
 801500c:	4812      	ldr	r0, [pc, #72]	; (8015058 <tcp_recv_null+0x68>)
 801500e:	f009 fbb1 	bl	801e774 <iprintf>
 8015012:	f06f 030f 	mvn.w	r3, #15
 8015016:	e016      	b.n	8015046 <tcp_recv_null+0x56>

  if (p != NULL) {
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d009      	beq.n	8015032 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	891b      	ldrh	r3, [r3, #8]
 8015022:	4619      	mov	r1, r3
 8015024:	68b8      	ldr	r0, [r7, #8]
 8015026:	f7ff f9bb 	bl	80143a0 <tcp_recved>
    pbuf_free(p);
 801502a:	6878      	ldr	r0, [r7, #4]
 801502c:	f7fe fac2 	bl	80135b4 <pbuf_free>
 8015030:	e008      	b.n	8015044 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015036:	2b00      	cmp	r3, #0
 8015038:	d104      	bne.n	8015044 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801503a:	68b8      	ldr	r0, [r7, #8]
 801503c:	f7fe ffc8 	bl	8013fd0 <tcp_close>
 8015040:	4603      	mov	r3, r0
 8015042:	e000      	b.n	8015046 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015044:	2300      	movs	r3, #0
}
 8015046:	4618      	mov	r0, r3
 8015048:	3710      	adds	r7, #16
 801504a:	46bd      	mov	sp, r7
 801504c:	bd80      	pop	{r7, pc}
 801504e:	bf00      	nop
 8015050:	080227fc 	.word	0x080227fc
 8015054:	08022d6c 	.word	0x08022d6c
 8015058:	08022840 	.word	0x08022840

0801505c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b086      	sub	sp, #24
 8015060:	af00      	add	r7, sp, #0
 8015062:	4603      	mov	r3, r0
 8015064:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801506a:	2b00      	cmp	r3, #0
 801506c:	db01      	blt.n	8015072 <tcp_kill_prio+0x16>
 801506e:	79fb      	ldrb	r3, [r7, #7]
 8015070:	e000      	b.n	8015074 <tcp_kill_prio+0x18>
 8015072:	237f      	movs	r3, #127	; 0x7f
 8015074:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015076:	7afb      	ldrb	r3, [r7, #11]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d034      	beq.n	80150e6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801507c:	7afb      	ldrb	r3, [r7, #11]
 801507e:	3b01      	subs	r3, #1
 8015080:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015082:	2300      	movs	r3, #0
 8015084:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015086:	2300      	movs	r3, #0
 8015088:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801508a:	4b19      	ldr	r3, [pc, #100]	; (80150f0 <tcp_kill_prio+0x94>)
 801508c:	681b      	ldr	r3, [r3, #0]
 801508e:	617b      	str	r3, [r7, #20]
 8015090:	e01f      	b.n	80150d2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015092:	697b      	ldr	r3, [r7, #20]
 8015094:	7d5b      	ldrb	r3, [r3, #21]
 8015096:	7afa      	ldrb	r2, [r7, #11]
 8015098:	429a      	cmp	r2, r3
 801509a:	d80c      	bhi.n	80150b6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801509c:	697b      	ldr	r3, [r7, #20]
 801509e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80150a0:	7afa      	ldrb	r2, [r7, #11]
 80150a2:	429a      	cmp	r2, r3
 80150a4:	d112      	bne.n	80150cc <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80150a6:	4b13      	ldr	r3, [pc, #76]	; (80150f4 <tcp_kill_prio+0x98>)
 80150a8:	681a      	ldr	r2, [r3, #0]
 80150aa:	697b      	ldr	r3, [r7, #20]
 80150ac:	6a1b      	ldr	r3, [r3, #32]
 80150ae:	1ad3      	subs	r3, r2, r3
 80150b0:	68fa      	ldr	r2, [r7, #12]
 80150b2:	429a      	cmp	r2, r3
 80150b4:	d80a      	bhi.n	80150cc <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80150b6:	4b0f      	ldr	r3, [pc, #60]	; (80150f4 <tcp_kill_prio+0x98>)
 80150b8:	681a      	ldr	r2, [r3, #0]
 80150ba:	697b      	ldr	r3, [r7, #20]
 80150bc:	6a1b      	ldr	r3, [r3, #32]
 80150be:	1ad3      	subs	r3, r2, r3
 80150c0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80150c2:	697b      	ldr	r3, [r7, #20]
 80150c4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80150c6:	697b      	ldr	r3, [r7, #20]
 80150c8:	7d5b      	ldrb	r3, [r3, #21]
 80150ca:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80150cc:	697b      	ldr	r3, [r7, #20]
 80150ce:	68db      	ldr	r3, [r3, #12]
 80150d0:	617b      	str	r3, [r7, #20]
 80150d2:	697b      	ldr	r3, [r7, #20]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d1dc      	bne.n	8015092 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80150d8:	693b      	ldr	r3, [r7, #16]
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d004      	beq.n	80150e8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80150de:	6938      	ldr	r0, [r7, #16]
 80150e0:	f7ff f860 	bl	80141a4 <tcp_abort>
 80150e4:	e000      	b.n	80150e8 <tcp_kill_prio+0x8c>
    return;
 80150e6:	bf00      	nop
  }
}
 80150e8:	3718      	adds	r7, #24
 80150ea:	46bd      	mov	sp, r7
 80150ec:	bd80      	pop	{r7, pc}
 80150ee:	bf00      	nop
 80150f0:	20079100 	.word	0x20079100
 80150f4:	200790f4 	.word	0x200790f4

080150f8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b086      	sub	sp, #24
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	4603      	mov	r3, r0
 8015100:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015102:	79fb      	ldrb	r3, [r7, #7]
 8015104:	2b08      	cmp	r3, #8
 8015106:	d009      	beq.n	801511c <tcp_kill_state+0x24>
 8015108:	79fb      	ldrb	r3, [r7, #7]
 801510a:	2b09      	cmp	r3, #9
 801510c:	d006      	beq.n	801511c <tcp_kill_state+0x24>
 801510e:	4b1a      	ldr	r3, [pc, #104]	; (8015178 <tcp_kill_state+0x80>)
 8015110:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8015114:	4919      	ldr	r1, [pc, #100]	; (801517c <tcp_kill_state+0x84>)
 8015116:	481a      	ldr	r0, [pc, #104]	; (8015180 <tcp_kill_state+0x88>)
 8015118:	f009 fb2c 	bl	801e774 <iprintf>

  inactivity = 0;
 801511c:	2300      	movs	r3, #0
 801511e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015120:	2300      	movs	r3, #0
 8015122:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015124:	4b17      	ldr	r3, [pc, #92]	; (8015184 <tcp_kill_state+0x8c>)
 8015126:	681b      	ldr	r3, [r3, #0]
 8015128:	617b      	str	r3, [r7, #20]
 801512a:	e017      	b.n	801515c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801512c:	697b      	ldr	r3, [r7, #20]
 801512e:	7d1b      	ldrb	r3, [r3, #20]
 8015130:	79fa      	ldrb	r2, [r7, #7]
 8015132:	429a      	cmp	r2, r3
 8015134:	d10f      	bne.n	8015156 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015136:	4b14      	ldr	r3, [pc, #80]	; (8015188 <tcp_kill_state+0x90>)
 8015138:	681a      	ldr	r2, [r3, #0]
 801513a:	697b      	ldr	r3, [r7, #20]
 801513c:	6a1b      	ldr	r3, [r3, #32]
 801513e:	1ad3      	subs	r3, r2, r3
 8015140:	68fa      	ldr	r2, [r7, #12]
 8015142:	429a      	cmp	r2, r3
 8015144:	d807      	bhi.n	8015156 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015146:	4b10      	ldr	r3, [pc, #64]	; (8015188 <tcp_kill_state+0x90>)
 8015148:	681a      	ldr	r2, [r3, #0]
 801514a:	697b      	ldr	r3, [r7, #20]
 801514c:	6a1b      	ldr	r3, [r3, #32]
 801514e:	1ad3      	subs	r3, r2, r3
 8015150:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015152:	697b      	ldr	r3, [r7, #20]
 8015154:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015156:	697b      	ldr	r3, [r7, #20]
 8015158:	68db      	ldr	r3, [r3, #12]
 801515a:	617b      	str	r3, [r7, #20]
 801515c:	697b      	ldr	r3, [r7, #20]
 801515e:	2b00      	cmp	r3, #0
 8015160:	d1e4      	bne.n	801512c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015162:	693b      	ldr	r3, [r7, #16]
 8015164:	2b00      	cmp	r3, #0
 8015166:	d003      	beq.n	8015170 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015168:	2100      	movs	r1, #0
 801516a:	6938      	ldr	r0, [r7, #16]
 801516c:	f7fe ff5c 	bl	8014028 <tcp_abandon>
  }
}
 8015170:	bf00      	nop
 8015172:	3718      	adds	r7, #24
 8015174:	46bd      	mov	sp, r7
 8015176:	bd80      	pop	{r7, pc}
 8015178:	080227fc 	.word	0x080227fc
 801517c:	08022d88 	.word	0x08022d88
 8015180:	08022840 	.word	0x08022840
 8015184:	20079100 	.word	0x20079100
 8015188:	200790f4 	.word	0x200790f4

0801518c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801518c:	b580      	push	{r7, lr}
 801518e:	b084      	sub	sp, #16
 8015190:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015192:	2300      	movs	r3, #0
 8015194:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015196:	2300      	movs	r3, #0
 8015198:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801519a:	4b12      	ldr	r3, [pc, #72]	; (80151e4 <tcp_kill_timewait+0x58>)
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	60fb      	str	r3, [r7, #12]
 80151a0:	e012      	b.n	80151c8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80151a2:	4b11      	ldr	r3, [pc, #68]	; (80151e8 <tcp_kill_timewait+0x5c>)
 80151a4:	681a      	ldr	r2, [r3, #0]
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	6a1b      	ldr	r3, [r3, #32]
 80151aa:	1ad3      	subs	r3, r2, r3
 80151ac:	687a      	ldr	r2, [r7, #4]
 80151ae:	429a      	cmp	r2, r3
 80151b0:	d807      	bhi.n	80151c2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80151b2:	4b0d      	ldr	r3, [pc, #52]	; (80151e8 <tcp_kill_timewait+0x5c>)
 80151b4:	681a      	ldr	r2, [r3, #0]
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	6a1b      	ldr	r3, [r3, #32]
 80151ba:	1ad3      	subs	r3, r2, r3
 80151bc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80151be:	68fb      	ldr	r3, [r7, #12]
 80151c0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	68db      	ldr	r3, [r3, #12]
 80151c6:	60fb      	str	r3, [r7, #12]
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d1e9      	bne.n	80151a2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80151ce:	68bb      	ldr	r3, [r7, #8]
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d002      	beq.n	80151da <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80151d4:	68b8      	ldr	r0, [r7, #8]
 80151d6:	f7fe ffe5 	bl	80141a4 <tcp_abort>
  }
}
 80151da:	bf00      	nop
 80151dc:	3710      	adds	r7, #16
 80151de:	46bd      	mov	sp, r7
 80151e0:	bd80      	pop	{r7, pc}
 80151e2:	bf00      	nop
 80151e4:	20079104 	.word	0x20079104
 80151e8:	200790f4 	.word	0x200790f4

080151ec <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80151ec:	b580      	push	{r7, lr}
 80151ee:	b082      	sub	sp, #8
 80151f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80151f2:	4b10      	ldr	r3, [pc, #64]	; (8015234 <tcp_handle_closepend+0x48>)
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80151f8:	e014      	b.n	8015224 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	68db      	ldr	r3, [r3, #12]
 80151fe:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	8b5b      	ldrh	r3, [r3, #26]
 8015204:	f003 0308 	and.w	r3, r3, #8
 8015208:	2b00      	cmp	r3, #0
 801520a:	d009      	beq.n	8015220 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	8b5b      	ldrh	r3, [r3, #26]
 8015210:	f023 0308 	bic.w	r3, r3, #8
 8015214:	b29a      	uxth	r2, r3
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801521a:	6878      	ldr	r0, [r7, #4]
 801521c:	f7fe fe6e 	bl	8013efc <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015220:	683b      	ldr	r3, [r7, #0]
 8015222:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d1e7      	bne.n	80151fa <tcp_handle_closepend+0xe>
  }
}
 801522a:	bf00      	nop
 801522c:	bf00      	nop
 801522e:	3708      	adds	r7, #8
 8015230:	46bd      	mov	sp, r7
 8015232:	bd80      	pop	{r7, pc}
 8015234:	20079100 	.word	0x20079100

08015238 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b084      	sub	sp, #16
 801523c:	af00      	add	r7, sp, #0
 801523e:	4603      	mov	r3, r0
 8015240:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015242:	2001      	movs	r0, #1
 8015244:	f7fd fa9e 	bl	8012784 <memp_malloc>
 8015248:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d126      	bne.n	801529e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015250:	f7ff ffcc 	bl	80151ec <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8015254:	f7ff ff9a 	bl	801518c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015258:	2001      	movs	r0, #1
 801525a:	f7fd fa93 	bl	8012784 <memp_malloc>
 801525e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015260:	68fb      	ldr	r3, [r7, #12]
 8015262:	2b00      	cmp	r3, #0
 8015264:	d11b      	bne.n	801529e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8015266:	2009      	movs	r0, #9
 8015268:	f7ff ff46 	bl	80150f8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801526c:	2001      	movs	r0, #1
 801526e:	f7fd fa89 	bl	8012784 <memp_malloc>
 8015272:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	2b00      	cmp	r3, #0
 8015278:	d111      	bne.n	801529e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801527a:	2008      	movs	r0, #8
 801527c:	f7ff ff3c 	bl	80150f8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015280:	2001      	movs	r0, #1
 8015282:	f7fd fa7f 	bl	8012784 <memp_malloc>
 8015286:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d107      	bne.n	801529e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801528e:	79fb      	ldrb	r3, [r7, #7]
 8015290:	4618      	mov	r0, r3
 8015292:	f7ff fee3 	bl	801505c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015296:	2001      	movs	r0, #1
 8015298:	f7fd fa74 	bl	8012784 <memp_malloc>
 801529c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801529e:	68fb      	ldr	r3, [r7, #12]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d03f      	beq.n	8015324 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80152a4:	229c      	movs	r2, #156	; 0x9c
 80152a6:	2100      	movs	r1, #0
 80152a8:	68f8      	ldr	r0, [r7, #12]
 80152aa:	f008 fd21 	bl	801dcf0 <memset>
    pcb->prio = prio;
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	79fa      	ldrb	r2, [r7, #7]
 80152b2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80152b4:	68fb      	ldr	r3, [r7, #12]
 80152b6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80152ba:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80152c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80152c6:	68fb      	ldr	r3, [r7, #12]
 80152c8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	22ff      	movs	r2, #255	; 0xff
 80152d2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	f44f 7206 	mov.w	r2, #536	; 0x218
 80152da:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	2206      	movs	r2, #6
 80152e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	2206      	movs	r2, #6
 80152e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80152ea:	68fb      	ldr	r3, [r7, #12]
 80152ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152f0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	2201      	movs	r2, #1
 80152f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80152fa:	4b0d      	ldr	r3, [pc, #52]	; (8015330 <tcp_alloc+0xf8>)
 80152fc:	681a      	ldr	r2, [r3, #0]
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8015302:	4b0c      	ldr	r3, [pc, #48]	; (8015334 <tcp_alloc+0xfc>)
 8015304:	781a      	ldrb	r2, [r3, #0]
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8015310:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	4a08      	ldr	r2, [pc, #32]	; (8015338 <tcp_alloc+0x100>)
 8015318:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	4a07      	ldr	r2, [pc, #28]	; (801533c <tcp_alloc+0x104>)
 8015320:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8015324:	68fb      	ldr	r3, [r7, #12]
}
 8015326:	4618      	mov	r0, r3
 8015328:	3710      	adds	r7, #16
 801532a:	46bd      	mov	sp, r7
 801532c:	bd80      	pop	{r7, pc}
 801532e:	bf00      	nop
 8015330:	200790f4 	.word	0x200790f4
 8015334:	2007910a 	.word	0x2007910a
 8015338:	08014ff1 	.word	0x08014ff1
 801533c:	006ddd00 	.word	0x006ddd00

08015340 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8015340:	b580      	push	{r7, lr}
 8015342:	b084      	sub	sp, #16
 8015344:	af00      	add	r7, sp, #0
 8015346:	4603      	mov	r3, r0
 8015348:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801534a:	2040      	movs	r0, #64	; 0x40
 801534c:	f7ff ff74 	bl	8015238 <tcp_alloc>
 8015350:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8015352:	68fb      	ldr	r3, [r7, #12]
}
 8015354:	4618      	mov	r0, r3
 8015356:	3710      	adds	r7, #16
 8015358:	46bd      	mov	sp, r7
 801535a:	bd80      	pop	{r7, pc}

0801535c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801535c:	b480      	push	{r7}
 801535e:	b083      	sub	sp, #12
 8015360:	af00      	add	r7, sp, #0
 8015362:	6078      	str	r0, [r7, #4]
 8015364:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	2b00      	cmp	r3, #0
 801536a:	d002      	beq.n	8015372 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	683a      	ldr	r2, [r7, #0]
 8015370:	611a      	str	r2, [r3, #16]
  }
}
 8015372:	bf00      	nop
 8015374:	370c      	adds	r7, #12
 8015376:	46bd      	mov	sp, r7
 8015378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801537c:	4770      	bx	lr
	...

08015380 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8015380:	b580      	push	{r7, lr}
 8015382:	b082      	sub	sp, #8
 8015384:	af00      	add	r7, sp, #0
 8015386:	6078      	str	r0, [r7, #4]
 8015388:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	2b00      	cmp	r3, #0
 801538e:	d00e      	beq.n	80153ae <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	7d1b      	ldrb	r3, [r3, #20]
 8015394:	2b01      	cmp	r3, #1
 8015396:	d106      	bne.n	80153a6 <tcp_recv+0x26>
 8015398:	4b07      	ldr	r3, [pc, #28]	; (80153b8 <tcp_recv+0x38>)
 801539a:	f240 72df 	movw	r2, #2015	; 0x7df
 801539e:	4907      	ldr	r1, [pc, #28]	; (80153bc <tcp_recv+0x3c>)
 80153a0:	4807      	ldr	r0, [pc, #28]	; (80153c0 <tcp_recv+0x40>)
 80153a2:	f009 f9e7 	bl	801e774 <iprintf>
    pcb->recv = recv;
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	683a      	ldr	r2, [r7, #0]
 80153aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 80153ae:	bf00      	nop
 80153b0:	3708      	adds	r7, #8
 80153b2:	46bd      	mov	sp, r7
 80153b4:	bd80      	pop	{r7, pc}
 80153b6:	bf00      	nop
 80153b8:	080227fc 	.word	0x080227fc
 80153bc:	08022d98 	.word	0x08022d98
 80153c0:	08022840 	.word	0x08022840

080153c4 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80153c4:	b580      	push	{r7, lr}
 80153c6:	b082      	sub	sp, #8
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	6078      	str	r0, [r7, #4]
 80153cc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d00e      	beq.n	80153f2 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	7d1b      	ldrb	r3, [r3, #20]
 80153d8:	2b01      	cmp	r3, #1
 80153da:	d106      	bne.n	80153ea <tcp_sent+0x26>
 80153dc:	4b07      	ldr	r3, [pc, #28]	; (80153fc <tcp_sent+0x38>)
 80153de:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80153e2:	4907      	ldr	r1, [pc, #28]	; (8015400 <tcp_sent+0x3c>)
 80153e4:	4807      	ldr	r0, [pc, #28]	; (8015404 <tcp_sent+0x40>)
 80153e6:	f009 f9c5 	bl	801e774 <iprintf>
    pcb->sent = sent;
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	683a      	ldr	r2, [r7, #0]
 80153ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80153f2:	bf00      	nop
 80153f4:	3708      	adds	r7, #8
 80153f6:	46bd      	mov	sp, r7
 80153f8:	bd80      	pop	{r7, pc}
 80153fa:	bf00      	nop
 80153fc:	080227fc 	.word	0x080227fc
 8015400:	08022dc0 	.word	0x08022dc0
 8015404:	08022840 	.word	0x08022840

08015408 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015408:	b580      	push	{r7, lr}
 801540a:	b082      	sub	sp, #8
 801540c:	af00      	add	r7, sp, #0
 801540e:	6078      	str	r0, [r7, #4]
 8015410:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	2b00      	cmp	r3, #0
 8015416:	d00e      	beq.n	8015436 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	7d1b      	ldrb	r3, [r3, #20]
 801541c:	2b01      	cmp	r3, #1
 801541e:	d106      	bne.n	801542e <tcp_err+0x26>
 8015420:	4b07      	ldr	r3, [pc, #28]	; (8015440 <tcp_err+0x38>)
 8015422:	f640 020d 	movw	r2, #2061	; 0x80d
 8015426:	4907      	ldr	r1, [pc, #28]	; (8015444 <tcp_err+0x3c>)
 8015428:	4807      	ldr	r0, [pc, #28]	; (8015448 <tcp_err+0x40>)
 801542a:	f009 f9a3 	bl	801e774 <iprintf>
    pcb->errf = err;
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	683a      	ldr	r2, [r7, #0]
 8015432:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8015436:	bf00      	nop
 8015438:	3708      	adds	r7, #8
 801543a:	46bd      	mov	sp, r7
 801543c:	bd80      	pop	{r7, pc}
 801543e:	bf00      	nop
 8015440:	080227fc 	.word	0x080227fc
 8015444:	08022de8 	.word	0x08022de8
 8015448:	08022840 	.word	0x08022840

0801544c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b084      	sub	sp, #16
 8015450:	af00      	add	r7, sp, #0
 8015452:	60f8      	str	r0, [r7, #12]
 8015454:	60b9      	str	r1, [r7, #8]
 8015456:	4613      	mov	r3, r2
 8015458:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d107      	bne.n	8015470 <tcp_poll+0x24>
 8015460:	4b0e      	ldr	r3, [pc, #56]	; (801549c <tcp_poll+0x50>)
 8015462:	f640 023d 	movw	r2, #2109	; 0x83d
 8015466:	490e      	ldr	r1, [pc, #56]	; (80154a0 <tcp_poll+0x54>)
 8015468:	480e      	ldr	r0, [pc, #56]	; (80154a4 <tcp_poll+0x58>)
 801546a:	f009 f983 	bl	801e774 <iprintf>
 801546e:	e011      	b.n	8015494 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	7d1b      	ldrb	r3, [r3, #20]
 8015474:	2b01      	cmp	r3, #1
 8015476:	d106      	bne.n	8015486 <tcp_poll+0x3a>
 8015478:	4b08      	ldr	r3, [pc, #32]	; (801549c <tcp_poll+0x50>)
 801547a:	f640 023e 	movw	r2, #2110	; 0x83e
 801547e:	490a      	ldr	r1, [pc, #40]	; (80154a8 <tcp_poll+0x5c>)
 8015480:	4808      	ldr	r0, [pc, #32]	; (80154a4 <tcp_poll+0x58>)
 8015482:	f009 f977 	bl	801e774 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015486:	68fb      	ldr	r3, [r7, #12]
 8015488:	68ba      	ldr	r2, [r7, #8]
 801548a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801548e:	68fb      	ldr	r3, [r7, #12]
 8015490:	79fa      	ldrb	r2, [r7, #7]
 8015492:	775a      	strb	r2, [r3, #29]
}
 8015494:	3710      	adds	r7, #16
 8015496:	46bd      	mov	sp, r7
 8015498:	bd80      	pop	{r7, pc}
 801549a:	bf00      	nop
 801549c:	080227fc 	.word	0x080227fc
 80154a0:	08022e10 	.word	0x08022e10
 80154a4:	08022840 	.word	0x08022840
 80154a8:	08022e28 	.word	0x08022e28

080154ac <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80154ac:	b580      	push	{r7, lr}
 80154ae:	b082      	sub	sp, #8
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	d107      	bne.n	80154ca <tcp_pcb_purge+0x1e>
 80154ba:	4b21      	ldr	r3, [pc, #132]	; (8015540 <tcp_pcb_purge+0x94>)
 80154bc:	f640 0251 	movw	r2, #2129	; 0x851
 80154c0:	4920      	ldr	r1, [pc, #128]	; (8015544 <tcp_pcb_purge+0x98>)
 80154c2:	4821      	ldr	r0, [pc, #132]	; (8015548 <tcp_pcb_purge+0x9c>)
 80154c4:	f009 f956 	bl	801e774 <iprintf>
 80154c8:	e037      	b.n	801553a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	7d1b      	ldrb	r3, [r3, #20]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d033      	beq.n	801553a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80154d6:	2b0a      	cmp	r3, #10
 80154d8:	d02f      	beq.n	801553a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80154de:	2b01      	cmp	r3, #1
 80154e0:	d02b      	beq.n	801553a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d007      	beq.n	80154fa <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80154ee:	4618      	mov	r0, r3
 80154f0:	f7fe f860 	bl	80135b4 <pbuf_free>
      pcb->refused_data = NULL;
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	2200      	movs	r2, #0
 80154f8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d002      	beq.n	8015508 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015502:	6878      	ldr	r0, [r7, #4]
 8015504:	f000 f986 	bl	8015814 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801550e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015514:	4618      	mov	r0, r3
 8015516:	f7ff fd11 	bl	8014f3c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801551e:	4618      	mov	r0, r3
 8015520:	f7ff fd0c 	bl	8014f3c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	2200      	movs	r2, #0
 8015528:	66da      	str	r2, [r3, #108]	; 0x6c
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	2200      	movs	r2, #0
 8015536:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801553a:	3708      	adds	r7, #8
 801553c:	46bd      	mov	sp, r7
 801553e:	bd80      	pop	{r7, pc}
 8015540:	080227fc 	.word	0x080227fc
 8015544:	08022e48 	.word	0x08022e48
 8015548:	08022840 	.word	0x08022840

0801554c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801554c:	b580      	push	{r7, lr}
 801554e:	b084      	sub	sp, #16
 8015550:	af00      	add	r7, sp, #0
 8015552:	6078      	str	r0, [r7, #4]
 8015554:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015556:	683b      	ldr	r3, [r7, #0]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d106      	bne.n	801556a <tcp_pcb_remove+0x1e>
 801555c:	4b3e      	ldr	r3, [pc, #248]	; (8015658 <tcp_pcb_remove+0x10c>)
 801555e:	f640 0283 	movw	r2, #2179	; 0x883
 8015562:	493e      	ldr	r1, [pc, #248]	; (801565c <tcp_pcb_remove+0x110>)
 8015564:	483e      	ldr	r0, [pc, #248]	; (8015660 <tcp_pcb_remove+0x114>)
 8015566:	f009 f905 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d106      	bne.n	801557e <tcp_pcb_remove+0x32>
 8015570:	4b39      	ldr	r3, [pc, #228]	; (8015658 <tcp_pcb_remove+0x10c>)
 8015572:	f640 0284 	movw	r2, #2180	; 0x884
 8015576:	493b      	ldr	r1, [pc, #236]	; (8015664 <tcp_pcb_remove+0x118>)
 8015578:	4839      	ldr	r0, [pc, #228]	; (8015660 <tcp_pcb_remove+0x114>)
 801557a:	f009 f8fb 	bl	801e774 <iprintf>

  TCP_RMV(pcblist, pcb);
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	683a      	ldr	r2, [r7, #0]
 8015584:	429a      	cmp	r2, r3
 8015586:	d105      	bne.n	8015594 <tcp_pcb_remove+0x48>
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	68da      	ldr	r2, [r3, #12]
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	601a      	str	r2, [r3, #0]
 8015592:	e013      	b.n	80155bc <tcp_pcb_remove+0x70>
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	681b      	ldr	r3, [r3, #0]
 8015598:	60fb      	str	r3, [r7, #12]
 801559a:	e00c      	b.n	80155b6 <tcp_pcb_remove+0x6a>
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	68db      	ldr	r3, [r3, #12]
 80155a0:	683a      	ldr	r2, [r7, #0]
 80155a2:	429a      	cmp	r2, r3
 80155a4:	d104      	bne.n	80155b0 <tcp_pcb_remove+0x64>
 80155a6:	683b      	ldr	r3, [r7, #0]
 80155a8:	68da      	ldr	r2, [r3, #12]
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	60da      	str	r2, [r3, #12]
 80155ae:	e005      	b.n	80155bc <tcp_pcb_remove+0x70>
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	68db      	ldr	r3, [r3, #12]
 80155b4:	60fb      	str	r3, [r7, #12]
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d1ef      	bne.n	801559c <tcp_pcb_remove+0x50>
 80155bc:	683b      	ldr	r3, [r7, #0]
 80155be:	2200      	movs	r2, #0
 80155c0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80155c2:	6838      	ldr	r0, [r7, #0]
 80155c4:	f7ff ff72 	bl	80154ac <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80155c8:	683b      	ldr	r3, [r7, #0]
 80155ca:	7d1b      	ldrb	r3, [r3, #20]
 80155cc:	2b0a      	cmp	r3, #10
 80155ce:	d013      	beq.n	80155f8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80155d0:	683b      	ldr	r3, [r7, #0]
 80155d2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80155d4:	2b01      	cmp	r3, #1
 80155d6:	d00f      	beq.n	80155f8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80155d8:	683b      	ldr	r3, [r7, #0]
 80155da:	8b5b      	ldrh	r3, [r3, #26]
 80155dc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d009      	beq.n	80155f8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80155e4:	683b      	ldr	r3, [r7, #0]
 80155e6:	8b5b      	ldrh	r3, [r3, #26]
 80155e8:	f043 0302 	orr.w	r3, r3, #2
 80155ec:	b29a      	uxth	r2, r3
 80155ee:	683b      	ldr	r3, [r7, #0]
 80155f0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80155f2:	6838      	ldr	r0, [r7, #0]
 80155f4:	f003 fbc6 	bl	8018d84 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80155f8:	683b      	ldr	r3, [r7, #0]
 80155fa:	7d1b      	ldrb	r3, [r3, #20]
 80155fc:	2b01      	cmp	r3, #1
 80155fe:	d020      	beq.n	8015642 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8015600:	683b      	ldr	r3, [r7, #0]
 8015602:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015604:	2b00      	cmp	r3, #0
 8015606:	d006      	beq.n	8015616 <tcp_pcb_remove+0xca>
 8015608:	4b13      	ldr	r3, [pc, #76]	; (8015658 <tcp_pcb_remove+0x10c>)
 801560a:	f640 0293 	movw	r2, #2195	; 0x893
 801560e:	4916      	ldr	r1, [pc, #88]	; (8015668 <tcp_pcb_remove+0x11c>)
 8015610:	4813      	ldr	r0, [pc, #76]	; (8015660 <tcp_pcb_remove+0x114>)
 8015612:	f009 f8af 	bl	801e774 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8015616:	683b      	ldr	r3, [r7, #0]
 8015618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801561a:	2b00      	cmp	r3, #0
 801561c:	d006      	beq.n	801562c <tcp_pcb_remove+0xe0>
 801561e:	4b0e      	ldr	r3, [pc, #56]	; (8015658 <tcp_pcb_remove+0x10c>)
 8015620:	f640 0294 	movw	r2, #2196	; 0x894
 8015624:	4911      	ldr	r1, [pc, #68]	; (801566c <tcp_pcb_remove+0x120>)
 8015626:	480e      	ldr	r0, [pc, #56]	; (8015660 <tcp_pcb_remove+0x114>)
 8015628:	f009 f8a4 	bl	801e774 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801562c:	683b      	ldr	r3, [r7, #0]
 801562e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015630:	2b00      	cmp	r3, #0
 8015632:	d006      	beq.n	8015642 <tcp_pcb_remove+0xf6>
 8015634:	4b08      	ldr	r3, [pc, #32]	; (8015658 <tcp_pcb_remove+0x10c>)
 8015636:	f640 0296 	movw	r2, #2198	; 0x896
 801563a:	490d      	ldr	r1, [pc, #52]	; (8015670 <tcp_pcb_remove+0x124>)
 801563c:	4808      	ldr	r0, [pc, #32]	; (8015660 <tcp_pcb_remove+0x114>)
 801563e:	f009 f899 	bl	801e774 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8015642:	683b      	ldr	r3, [r7, #0]
 8015644:	2200      	movs	r2, #0
 8015646:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015648:	683b      	ldr	r3, [r7, #0]
 801564a:	2200      	movs	r2, #0
 801564c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801564e:	bf00      	nop
 8015650:	3710      	adds	r7, #16
 8015652:	46bd      	mov	sp, r7
 8015654:	bd80      	pop	{r7, pc}
 8015656:	bf00      	nop
 8015658:	080227fc 	.word	0x080227fc
 801565c:	08022e64 	.word	0x08022e64
 8015660:	08022840 	.word	0x08022840
 8015664:	08022e80 	.word	0x08022e80
 8015668:	08022ea0 	.word	0x08022ea0
 801566c:	08022eb8 	.word	0x08022eb8
 8015670:	08022ed4 	.word	0x08022ed4

08015674 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015674:	b580      	push	{r7, lr}
 8015676:	b082      	sub	sp, #8
 8015678:	af00      	add	r7, sp, #0
 801567a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d106      	bne.n	8015690 <tcp_next_iss+0x1c>
 8015682:	4b0a      	ldr	r3, [pc, #40]	; (80156ac <tcp_next_iss+0x38>)
 8015684:	f640 02af 	movw	r2, #2223	; 0x8af
 8015688:	4909      	ldr	r1, [pc, #36]	; (80156b0 <tcp_next_iss+0x3c>)
 801568a:	480a      	ldr	r0, [pc, #40]	; (80156b4 <tcp_next_iss+0x40>)
 801568c:	f009 f872 	bl	801e774 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015690:	4b09      	ldr	r3, [pc, #36]	; (80156b8 <tcp_next_iss+0x44>)
 8015692:	681a      	ldr	r2, [r3, #0]
 8015694:	4b09      	ldr	r3, [pc, #36]	; (80156bc <tcp_next_iss+0x48>)
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	4413      	add	r3, r2
 801569a:	4a07      	ldr	r2, [pc, #28]	; (80156b8 <tcp_next_iss+0x44>)
 801569c:	6013      	str	r3, [r2, #0]
  return iss;
 801569e:	4b06      	ldr	r3, [pc, #24]	; (80156b8 <tcp_next_iss+0x44>)
 80156a0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80156a2:	4618      	mov	r0, r3
 80156a4:	3708      	adds	r7, #8
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}
 80156aa:	bf00      	nop
 80156ac:	080227fc 	.word	0x080227fc
 80156b0:	08022eec 	.word	0x08022eec
 80156b4:	08022840 	.word	0x08022840
 80156b8:	20000320 	.word	0x20000320
 80156bc:	200790f4 	.word	0x200790f4

080156c0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b086      	sub	sp, #24
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	4603      	mov	r3, r0
 80156c8:	60b9      	str	r1, [r7, #8]
 80156ca:	607a      	str	r2, [r7, #4]
 80156cc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d106      	bne.n	80156e2 <tcp_eff_send_mss_netif+0x22>
 80156d4:	4b14      	ldr	r3, [pc, #80]	; (8015728 <tcp_eff_send_mss_netif+0x68>)
 80156d6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 80156da:	4914      	ldr	r1, [pc, #80]	; (801572c <tcp_eff_send_mss_netif+0x6c>)
 80156dc:	4814      	ldr	r0, [pc, #80]	; (8015730 <tcp_eff_send_mss_netif+0x70>)
 80156de:	f009 f849 	bl	801e774 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80156e2:	68bb      	ldr	r3, [r7, #8]
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d101      	bne.n	80156ec <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80156e8:	89fb      	ldrh	r3, [r7, #14]
 80156ea:	e019      	b.n	8015720 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80156ec:	68bb      	ldr	r3, [r7, #8]
 80156ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80156f0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80156f2:	8afb      	ldrh	r3, [r7, #22]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d012      	beq.n	801571e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80156f8:	2328      	movs	r3, #40	; 0x28
 80156fa:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80156fc:	8afa      	ldrh	r2, [r7, #22]
 80156fe:	8abb      	ldrh	r3, [r7, #20]
 8015700:	429a      	cmp	r2, r3
 8015702:	d904      	bls.n	801570e <tcp_eff_send_mss_netif+0x4e>
 8015704:	8afa      	ldrh	r2, [r7, #22]
 8015706:	8abb      	ldrh	r3, [r7, #20]
 8015708:	1ad3      	subs	r3, r2, r3
 801570a:	b29b      	uxth	r3, r3
 801570c:	e000      	b.n	8015710 <tcp_eff_send_mss_netif+0x50>
 801570e:	2300      	movs	r3, #0
 8015710:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8015712:	8a7a      	ldrh	r2, [r7, #18]
 8015714:	89fb      	ldrh	r3, [r7, #14]
 8015716:	4293      	cmp	r3, r2
 8015718:	bf28      	it	cs
 801571a:	4613      	movcs	r3, r2
 801571c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801571e:	89fb      	ldrh	r3, [r7, #14]
}
 8015720:	4618      	mov	r0, r3
 8015722:	3718      	adds	r7, #24
 8015724:	46bd      	mov	sp, r7
 8015726:	bd80      	pop	{r7, pc}
 8015728:	080227fc 	.word	0x080227fc
 801572c:	08022f08 	.word	0x08022f08
 8015730:	08022840 	.word	0x08022840

08015734 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8015734:	b580      	push	{r7, lr}
 8015736:	b084      	sub	sp, #16
 8015738:	af00      	add	r7, sp, #0
 801573a:	6078      	str	r0, [r7, #4]
 801573c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801573e:	683b      	ldr	r3, [r7, #0]
 8015740:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	2b00      	cmp	r3, #0
 8015746:	d119      	bne.n	801577c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015748:	4b10      	ldr	r3, [pc, #64]	; (801578c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801574a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801574e:	4910      	ldr	r1, [pc, #64]	; (8015790 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015750:	4810      	ldr	r0, [pc, #64]	; (8015794 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8015752:	f009 f80f 	bl	801e774 <iprintf>

  while (pcb != NULL) {
 8015756:	e011      	b.n	801577c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	681a      	ldr	r2, [r3, #0]
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	429a      	cmp	r2, r3
 8015762:	d108      	bne.n	8015776 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	68db      	ldr	r3, [r3, #12]
 8015768:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801576a:	68f8      	ldr	r0, [r7, #12]
 801576c:	f7fe fd1a 	bl	80141a4 <tcp_abort>
      pcb = next;
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	60fb      	str	r3, [r7, #12]
 8015774:	e002      	b.n	801577c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015776:	68fb      	ldr	r3, [r7, #12]
 8015778:	68db      	ldr	r3, [r3, #12]
 801577a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d1ea      	bne.n	8015758 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015782:	bf00      	nop
 8015784:	bf00      	nop
 8015786:	3710      	adds	r7, #16
 8015788:	46bd      	mov	sp, r7
 801578a:	bd80      	pop	{r7, pc}
 801578c:	080227fc 	.word	0x080227fc
 8015790:	08022f30 	.word	0x08022f30
 8015794:	08022840 	.word	0x08022840

08015798 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015798:	b580      	push	{r7, lr}
 801579a:	b084      	sub	sp, #16
 801579c:	af00      	add	r7, sp, #0
 801579e:	6078      	str	r0, [r7, #4]
 80157a0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d02a      	beq.n	80157fe <tcp_netif_ip_addr_changed+0x66>
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d026      	beq.n	80157fe <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80157b0:	4b15      	ldr	r3, [pc, #84]	; (8015808 <tcp_netif_ip_addr_changed+0x70>)
 80157b2:	681b      	ldr	r3, [r3, #0]
 80157b4:	4619      	mov	r1, r3
 80157b6:	6878      	ldr	r0, [r7, #4]
 80157b8:	f7ff ffbc 	bl	8015734 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80157bc:	4b13      	ldr	r3, [pc, #76]	; (801580c <tcp_netif_ip_addr_changed+0x74>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	4619      	mov	r1, r3
 80157c2:	6878      	ldr	r0, [r7, #4]
 80157c4:	f7ff ffb6 	bl	8015734 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80157c8:	683b      	ldr	r3, [r7, #0]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d017      	beq.n	80157fe <tcp_netif_ip_addr_changed+0x66>
 80157ce:	683b      	ldr	r3, [r7, #0]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d013      	beq.n	80157fe <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80157d6:	4b0e      	ldr	r3, [pc, #56]	; (8015810 <tcp_netif_ip_addr_changed+0x78>)
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	60fb      	str	r3, [r7, #12]
 80157dc:	e00c      	b.n	80157f8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	681a      	ldr	r2, [r3, #0]
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	681b      	ldr	r3, [r3, #0]
 80157e6:	429a      	cmp	r2, r3
 80157e8:	d103      	bne.n	80157f2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80157ea:	683b      	ldr	r3, [r7, #0]
 80157ec:	681a      	ldr	r2, [r3, #0]
 80157ee:	68fb      	ldr	r3, [r7, #12]
 80157f0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	68db      	ldr	r3, [r3, #12]
 80157f6:	60fb      	str	r3, [r7, #12]
 80157f8:	68fb      	ldr	r3, [r7, #12]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d1ef      	bne.n	80157de <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80157fe:	bf00      	nop
 8015800:	3710      	adds	r7, #16
 8015802:	46bd      	mov	sp, r7
 8015804:	bd80      	pop	{r7, pc}
 8015806:	bf00      	nop
 8015808:	20079100 	.word	0x20079100
 801580c:	200790f8 	.word	0x200790f8
 8015810:	200790fc 	.word	0x200790fc

08015814 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8015814:	b580      	push	{r7, lr}
 8015816:	b082      	sub	sp, #8
 8015818:	af00      	add	r7, sp, #0
 801581a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015820:	2b00      	cmp	r3, #0
 8015822:	d007      	beq.n	8015834 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015828:	4618      	mov	r0, r3
 801582a:	f7ff fb87 	bl	8014f3c <tcp_segs_free>
    pcb->ooseq = NULL;
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	2200      	movs	r2, #0
 8015832:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8015834:	bf00      	nop
 8015836:	3708      	adds	r7, #8
 8015838:	46bd      	mov	sp, r7
 801583a:	bd80      	pop	{r7, pc}

0801583c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801583c:	b590      	push	{r4, r7, lr}
 801583e:	b08d      	sub	sp, #52	; 0x34
 8015840:	af04      	add	r7, sp, #16
 8015842:	6078      	str	r0, [r7, #4]
 8015844:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d105      	bne.n	8015858 <tcp_input+0x1c>
 801584c:	4b9b      	ldr	r3, [pc, #620]	; (8015abc <tcp_input+0x280>)
 801584e:	2283      	movs	r2, #131	; 0x83
 8015850:	499b      	ldr	r1, [pc, #620]	; (8015ac0 <tcp_input+0x284>)
 8015852:	489c      	ldr	r0, [pc, #624]	; (8015ac4 <tcp_input+0x288>)
 8015854:	f008 ff8e 	bl	801e774 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	685b      	ldr	r3, [r3, #4]
 801585c:	4a9a      	ldr	r2, [pc, #616]	; (8015ac8 <tcp_input+0x28c>)
 801585e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	895b      	ldrh	r3, [r3, #10]
 8015864:	2b13      	cmp	r3, #19
 8015866:	f240 83d1 	bls.w	801600c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801586a:	4b98      	ldr	r3, [pc, #608]	; (8015acc <tcp_input+0x290>)
 801586c:	695b      	ldr	r3, [r3, #20]
 801586e:	4a97      	ldr	r2, [pc, #604]	; (8015acc <tcp_input+0x290>)
 8015870:	6812      	ldr	r2, [r2, #0]
 8015872:	4611      	mov	r1, r2
 8015874:	4618      	mov	r0, r3
 8015876:	f006 f8d9 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801587a:	4603      	mov	r3, r0
 801587c:	2b00      	cmp	r3, #0
 801587e:	f040 83c7 	bne.w	8016010 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015882:	4b92      	ldr	r3, [pc, #584]	; (8015acc <tcp_input+0x290>)
 8015884:	695b      	ldr	r3, [r3, #20]
 8015886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801588a:	2be0      	cmp	r3, #224	; 0xe0
 801588c:	f000 83c0 	beq.w	8016010 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015890:	4b8d      	ldr	r3, [pc, #564]	; (8015ac8 <tcp_input+0x28c>)
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	899b      	ldrh	r3, [r3, #12]
 8015896:	b29b      	uxth	r3, r3
 8015898:	4618      	mov	r0, r3
 801589a:	f7fc fa97 	bl	8011dcc <lwip_htons>
 801589e:	4603      	mov	r3, r0
 80158a0:	0b1b      	lsrs	r3, r3, #12
 80158a2:	b29b      	uxth	r3, r3
 80158a4:	b2db      	uxtb	r3, r3
 80158a6:	009b      	lsls	r3, r3, #2
 80158a8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80158aa:	7cbb      	ldrb	r3, [r7, #18]
 80158ac:	2b13      	cmp	r3, #19
 80158ae:	f240 83b1 	bls.w	8016014 <tcp_input+0x7d8>
 80158b2:	7cbb      	ldrb	r3, [r7, #18]
 80158b4:	b29a      	uxth	r2, r3
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	891b      	ldrh	r3, [r3, #8]
 80158ba:	429a      	cmp	r2, r3
 80158bc:	f200 83aa 	bhi.w	8016014 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80158c0:	7cbb      	ldrb	r3, [r7, #18]
 80158c2:	b29b      	uxth	r3, r3
 80158c4:	3b14      	subs	r3, #20
 80158c6:	b29a      	uxth	r2, r3
 80158c8:	4b81      	ldr	r3, [pc, #516]	; (8015ad0 <tcp_input+0x294>)
 80158ca:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80158cc:	4b81      	ldr	r3, [pc, #516]	; (8015ad4 <tcp_input+0x298>)
 80158ce:	2200      	movs	r2, #0
 80158d0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	895a      	ldrh	r2, [r3, #10]
 80158d6:	7cbb      	ldrb	r3, [r7, #18]
 80158d8:	b29b      	uxth	r3, r3
 80158da:	429a      	cmp	r2, r3
 80158dc:	d309      	bcc.n	80158f2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80158de:	4b7c      	ldr	r3, [pc, #496]	; (8015ad0 <tcp_input+0x294>)
 80158e0:	881a      	ldrh	r2, [r3, #0]
 80158e2:	4b7d      	ldr	r3, [pc, #500]	; (8015ad8 <tcp_input+0x29c>)
 80158e4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80158e6:	7cbb      	ldrb	r3, [r7, #18]
 80158e8:	4619      	mov	r1, r3
 80158ea:	6878      	ldr	r0, [r7, #4]
 80158ec:	f7fd fddc 	bl	80134a8 <pbuf_remove_header>
 80158f0:	e04e      	b.n	8015990 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d105      	bne.n	8015906 <tcp_input+0xca>
 80158fa:	4b70      	ldr	r3, [pc, #448]	; (8015abc <tcp_input+0x280>)
 80158fc:	22c2      	movs	r2, #194	; 0xc2
 80158fe:	4977      	ldr	r1, [pc, #476]	; (8015adc <tcp_input+0x2a0>)
 8015900:	4870      	ldr	r0, [pc, #448]	; (8015ac4 <tcp_input+0x288>)
 8015902:	f008 ff37 	bl	801e774 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8015906:	2114      	movs	r1, #20
 8015908:	6878      	ldr	r0, [r7, #4]
 801590a:	f7fd fdcd 	bl	80134a8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	895a      	ldrh	r2, [r3, #10]
 8015912:	4b71      	ldr	r3, [pc, #452]	; (8015ad8 <tcp_input+0x29c>)
 8015914:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8015916:	4b6e      	ldr	r3, [pc, #440]	; (8015ad0 <tcp_input+0x294>)
 8015918:	881a      	ldrh	r2, [r3, #0]
 801591a:	4b6f      	ldr	r3, [pc, #444]	; (8015ad8 <tcp_input+0x29c>)
 801591c:	881b      	ldrh	r3, [r3, #0]
 801591e:	1ad3      	subs	r3, r2, r3
 8015920:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8015922:	4b6d      	ldr	r3, [pc, #436]	; (8015ad8 <tcp_input+0x29c>)
 8015924:	881b      	ldrh	r3, [r3, #0]
 8015926:	4619      	mov	r1, r3
 8015928:	6878      	ldr	r0, [r7, #4]
 801592a:	f7fd fdbd 	bl	80134a8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	895b      	ldrh	r3, [r3, #10]
 8015934:	8a3a      	ldrh	r2, [r7, #16]
 8015936:	429a      	cmp	r2, r3
 8015938:	f200 836e 	bhi.w	8016018 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	685b      	ldr	r3, [r3, #4]
 8015942:	4a64      	ldr	r2, [pc, #400]	; (8015ad4 <tcp_input+0x298>)
 8015944:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	8a3a      	ldrh	r2, [r7, #16]
 801594c:	4611      	mov	r1, r2
 801594e:	4618      	mov	r0, r3
 8015950:	f7fd fdaa 	bl	80134a8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	891a      	ldrh	r2, [r3, #8]
 8015958:	8a3b      	ldrh	r3, [r7, #16]
 801595a:	1ad3      	subs	r3, r2, r3
 801595c:	b29a      	uxth	r2, r3
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	895b      	ldrh	r3, [r3, #10]
 8015966:	2b00      	cmp	r3, #0
 8015968:	d005      	beq.n	8015976 <tcp_input+0x13a>
 801596a:	4b54      	ldr	r3, [pc, #336]	; (8015abc <tcp_input+0x280>)
 801596c:	22df      	movs	r2, #223	; 0xdf
 801596e:	495c      	ldr	r1, [pc, #368]	; (8015ae0 <tcp_input+0x2a4>)
 8015970:	4854      	ldr	r0, [pc, #336]	; (8015ac4 <tcp_input+0x288>)
 8015972:	f008 feff 	bl	801e774 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	891a      	ldrh	r2, [r3, #8]
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	891b      	ldrh	r3, [r3, #8]
 8015980:	429a      	cmp	r2, r3
 8015982:	d005      	beq.n	8015990 <tcp_input+0x154>
 8015984:	4b4d      	ldr	r3, [pc, #308]	; (8015abc <tcp_input+0x280>)
 8015986:	22e0      	movs	r2, #224	; 0xe0
 8015988:	4956      	ldr	r1, [pc, #344]	; (8015ae4 <tcp_input+0x2a8>)
 801598a:	484e      	ldr	r0, [pc, #312]	; (8015ac4 <tcp_input+0x288>)
 801598c:	f008 fef2 	bl	801e774 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015990:	4b4d      	ldr	r3, [pc, #308]	; (8015ac8 <tcp_input+0x28c>)
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	881b      	ldrh	r3, [r3, #0]
 8015996:	b29b      	uxth	r3, r3
 8015998:	4a4b      	ldr	r2, [pc, #300]	; (8015ac8 <tcp_input+0x28c>)
 801599a:	6814      	ldr	r4, [r2, #0]
 801599c:	4618      	mov	r0, r3
 801599e:	f7fc fa15 	bl	8011dcc <lwip_htons>
 80159a2:	4603      	mov	r3, r0
 80159a4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80159a6:	4b48      	ldr	r3, [pc, #288]	; (8015ac8 <tcp_input+0x28c>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	885b      	ldrh	r3, [r3, #2]
 80159ac:	b29b      	uxth	r3, r3
 80159ae:	4a46      	ldr	r2, [pc, #280]	; (8015ac8 <tcp_input+0x28c>)
 80159b0:	6814      	ldr	r4, [r2, #0]
 80159b2:	4618      	mov	r0, r3
 80159b4:	f7fc fa0a 	bl	8011dcc <lwip_htons>
 80159b8:	4603      	mov	r3, r0
 80159ba:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80159bc:	4b42      	ldr	r3, [pc, #264]	; (8015ac8 <tcp_input+0x28c>)
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	685b      	ldr	r3, [r3, #4]
 80159c2:	4a41      	ldr	r2, [pc, #260]	; (8015ac8 <tcp_input+0x28c>)
 80159c4:	6814      	ldr	r4, [r2, #0]
 80159c6:	4618      	mov	r0, r3
 80159c8:	f7fc fa15 	bl	8011df6 <lwip_htonl>
 80159cc:	4603      	mov	r3, r0
 80159ce:	6063      	str	r3, [r4, #4]
 80159d0:	6863      	ldr	r3, [r4, #4]
 80159d2:	4a45      	ldr	r2, [pc, #276]	; (8015ae8 <tcp_input+0x2ac>)
 80159d4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80159d6:	4b3c      	ldr	r3, [pc, #240]	; (8015ac8 <tcp_input+0x28c>)
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	689b      	ldr	r3, [r3, #8]
 80159dc:	4a3a      	ldr	r2, [pc, #232]	; (8015ac8 <tcp_input+0x28c>)
 80159de:	6814      	ldr	r4, [r2, #0]
 80159e0:	4618      	mov	r0, r3
 80159e2:	f7fc fa08 	bl	8011df6 <lwip_htonl>
 80159e6:	4603      	mov	r3, r0
 80159e8:	60a3      	str	r3, [r4, #8]
 80159ea:	68a3      	ldr	r3, [r4, #8]
 80159ec:	4a3f      	ldr	r2, [pc, #252]	; (8015aec <tcp_input+0x2b0>)
 80159ee:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80159f0:	4b35      	ldr	r3, [pc, #212]	; (8015ac8 <tcp_input+0x28c>)
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	89db      	ldrh	r3, [r3, #14]
 80159f6:	b29b      	uxth	r3, r3
 80159f8:	4a33      	ldr	r2, [pc, #204]	; (8015ac8 <tcp_input+0x28c>)
 80159fa:	6814      	ldr	r4, [r2, #0]
 80159fc:	4618      	mov	r0, r3
 80159fe:	f7fc f9e5 	bl	8011dcc <lwip_htons>
 8015a02:	4603      	mov	r3, r0
 8015a04:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8015a06:	4b30      	ldr	r3, [pc, #192]	; (8015ac8 <tcp_input+0x28c>)
 8015a08:	681b      	ldr	r3, [r3, #0]
 8015a0a:	899b      	ldrh	r3, [r3, #12]
 8015a0c:	b29b      	uxth	r3, r3
 8015a0e:	4618      	mov	r0, r3
 8015a10:	f7fc f9dc 	bl	8011dcc <lwip_htons>
 8015a14:	4603      	mov	r3, r0
 8015a16:	b2db      	uxtb	r3, r3
 8015a18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015a1c:	b2da      	uxtb	r2, r3
 8015a1e:	4b34      	ldr	r3, [pc, #208]	; (8015af0 <tcp_input+0x2b4>)
 8015a20:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	891a      	ldrh	r2, [r3, #8]
 8015a26:	4b33      	ldr	r3, [pc, #204]	; (8015af4 <tcp_input+0x2b8>)
 8015a28:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015a2a:	4b31      	ldr	r3, [pc, #196]	; (8015af0 <tcp_input+0x2b4>)
 8015a2c:	781b      	ldrb	r3, [r3, #0]
 8015a2e:	f003 0303 	and.w	r3, r3, #3
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d00c      	beq.n	8015a50 <tcp_input+0x214>
    tcplen++;
 8015a36:	4b2f      	ldr	r3, [pc, #188]	; (8015af4 <tcp_input+0x2b8>)
 8015a38:	881b      	ldrh	r3, [r3, #0]
 8015a3a:	3301      	adds	r3, #1
 8015a3c:	b29a      	uxth	r2, r3
 8015a3e:	4b2d      	ldr	r3, [pc, #180]	; (8015af4 <tcp_input+0x2b8>)
 8015a40:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	891a      	ldrh	r2, [r3, #8]
 8015a46:	4b2b      	ldr	r3, [pc, #172]	; (8015af4 <tcp_input+0x2b8>)
 8015a48:	881b      	ldrh	r3, [r3, #0]
 8015a4a:	429a      	cmp	r2, r3
 8015a4c:	f200 82e6 	bhi.w	801601c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015a50:	2300      	movs	r3, #0
 8015a52:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015a54:	4b28      	ldr	r3, [pc, #160]	; (8015af8 <tcp_input+0x2bc>)
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	61fb      	str	r3, [r7, #28]
 8015a5a:	e09d      	b.n	8015b98 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015a5c:	69fb      	ldr	r3, [r7, #28]
 8015a5e:	7d1b      	ldrb	r3, [r3, #20]
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d105      	bne.n	8015a70 <tcp_input+0x234>
 8015a64:	4b15      	ldr	r3, [pc, #84]	; (8015abc <tcp_input+0x280>)
 8015a66:	22fb      	movs	r2, #251	; 0xfb
 8015a68:	4924      	ldr	r1, [pc, #144]	; (8015afc <tcp_input+0x2c0>)
 8015a6a:	4816      	ldr	r0, [pc, #88]	; (8015ac4 <tcp_input+0x288>)
 8015a6c:	f008 fe82 	bl	801e774 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015a70:	69fb      	ldr	r3, [r7, #28]
 8015a72:	7d1b      	ldrb	r3, [r3, #20]
 8015a74:	2b0a      	cmp	r3, #10
 8015a76:	d105      	bne.n	8015a84 <tcp_input+0x248>
 8015a78:	4b10      	ldr	r3, [pc, #64]	; (8015abc <tcp_input+0x280>)
 8015a7a:	22fc      	movs	r2, #252	; 0xfc
 8015a7c:	4920      	ldr	r1, [pc, #128]	; (8015b00 <tcp_input+0x2c4>)
 8015a7e:	4811      	ldr	r0, [pc, #68]	; (8015ac4 <tcp_input+0x288>)
 8015a80:	f008 fe78 	bl	801e774 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015a84:	69fb      	ldr	r3, [r7, #28]
 8015a86:	7d1b      	ldrb	r3, [r3, #20]
 8015a88:	2b01      	cmp	r3, #1
 8015a8a:	d105      	bne.n	8015a98 <tcp_input+0x25c>
 8015a8c:	4b0b      	ldr	r3, [pc, #44]	; (8015abc <tcp_input+0x280>)
 8015a8e:	22fd      	movs	r2, #253	; 0xfd
 8015a90:	491c      	ldr	r1, [pc, #112]	; (8015b04 <tcp_input+0x2c8>)
 8015a92:	480c      	ldr	r0, [pc, #48]	; (8015ac4 <tcp_input+0x288>)
 8015a94:	f008 fe6e 	bl	801e774 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015a98:	69fb      	ldr	r3, [r7, #28]
 8015a9a:	7a1b      	ldrb	r3, [r3, #8]
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d033      	beq.n	8015b08 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015aa0:	69fb      	ldr	r3, [r7, #28]
 8015aa2:	7a1a      	ldrb	r2, [r3, #8]
 8015aa4:	4b09      	ldr	r3, [pc, #36]	; (8015acc <tcp_input+0x290>)
 8015aa6:	685b      	ldr	r3, [r3, #4]
 8015aa8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015aac:	3301      	adds	r3, #1
 8015aae:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015ab0:	429a      	cmp	r2, r3
 8015ab2:	d029      	beq.n	8015b08 <tcp_input+0x2cc>
      prev = pcb;
 8015ab4:	69fb      	ldr	r3, [r7, #28]
 8015ab6:	61bb      	str	r3, [r7, #24]
      continue;
 8015ab8:	e06b      	b.n	8015b92 <tcp_input+0x356>
 8015aba:	bf00      	nop
 8015abc:	08022f64 	.word	0x08022f64
 8015ac0:	08022f98 	.word	0x08022f98
 8015ac4:	08022fb0 	.word	0x08022fb0
 8015ac8:	2007911c 	.word	0x2007911c
 8015acc:	20057db0 	.word	0x20057db0
 8015ad0:	20079120 	.word	0x20079120
 8015ad4:	20079124 	.word	0x20079124
 8015ad8:	20079122 	.word	0x20079122
 8015adc:	08022fd8 	.word	0x08022fd8
 8015ae0:	08022fe8 	.word	0x08022fe8
 8015ae4:	08022ff4 	.word	0x08022ff4
 8015ae8:	2007912c 	.word	0x2007912c
 8015aec:	20079130 	.word	0x20079130
 8015af0:	20079138 	.word	0x20079138
 8015af4:	20079136 	.word	0x20079136
 8015af8:	20079100 	.word	0x20079100
 8015afc:	08023014 	.word	0x08023014
 8015b00:	0802303c 	.word	0x0802303c
 8015b04:	08023068 	.word	0x08023068
    }

    if (pcb->remote_port == tcphdr->src &&
 8015b08:	69fb      	ldr	r3, [r7, #28]
 8015b0a:	8b1a      	ldrh	r2, [r3, #24]
 8015b0c:	4b72      	ldr	r3, [pc, #456]	; (8015cd8 <tcp_input+0x49c>)
 8015b0e:	681b      	ldr	r3, [r3, #0]
 8015b10:	881b      	ldrh	r3, [r3, #0]
 8015b12:	b29b      	uxth	r3, r3
 8015b14:	429a      	cmp	r2, r3
 8015b16:	d13a      	bne.n	8015b8e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8015b18:	69fb      	ldr	r3, [r7, #28]
 8015b1a:	8ada      	ldrh	r2, [r3, #22]
 8015b1c:	4b6e      	ldr	r3, [pc, #440]	; (8015cd8 <tcp_input+0x49c>)
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	885b      	ldrh	r3, [r3, #2]
 8015b22:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8015b24:	429a      	cmp	r2, r3
 8015b26:	d132      	bne.n	8015b8e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015b28:	69fb      	ldr	r3, [r7, #28]
 8015b2a:	685a      	ldr	r2, [r3, #4]
 8015b2c:	4b6b      	ldr	r3, [pc, #428]	; (8015cdc <tcp_input+0x4a0>)
 8015b2e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015b30:	429a      	cmp	r2, r3
 8015b32:	d12c      	bne.n	8015b8e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015b34:	69fb      	ldr	r3, [r7, #28]
 8015b36:	681a      	ldr	r2, [r3, #0]
 8015b38:	4b68      	ldr	r3, [pc, #416]	; (8015cdc <tcp_input+0x4a0>)
 8015b3a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015b3c:	429a      	cmp	r2, r3
 8015b3e:	d126      	bne.n	8015b8e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015b40:	69fb      	ldr	r3, [r7, #28]
 8015b42:	68db      	ldr	r3, [r3, #12]
 8015b44:	69fa      	ldr	r2, [r7, #28]
 8015b46:	429a      	cmp	r2, r3
 8015b48:	d106      	bne.n	8015b58 <tcp_input+0x31c>
 8015b4a:	4b65      	ldr	r3, [pc, #404]	; (8015ce0 <tcp_input+0x4a4>)
 8015b4c:	f240 120d 	movw	r2, #269	; 0x10d
 8015b50:	4964      	ldr	r1, [pc, #400]	; (8015ce4 <tcp_input+0x4a8>)
 8015b52:	4865      	ldr	r0, [pc, #404]	; (8015ce8 <tcp_input+0x4ac>)
 8015b54:	f008 fe0e 	bl	801e774 <iprintf>
      if (prev != NULL) {
 8015b58:	69bb      	ldr	r3, [r7, #24]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d00a      	beq.n	8015b74 <tcp_input+0x338>
        prev->next = pcb->next;
 8015b5e:	69fb      	ldr	r3, [r7, #28]
 8015b60:	68da      	ldr	r2, [r3, #12]
 8015b62:	69bb      	ldr	r3, [r7, #24]
 8015b64:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015b66:	4b61      	ldr	r3, [pc, #388]	; (8015cec <tcp_input+0x4b0>)
 8015b68:	681a      	ldr	r2, [r3, #0]
 8015b6a:	69fb      	ldr	r3, [r7, #28]
 8015b6c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015b6e:	4a5f      	ldr	r2, [pc, #380]	; (8015cec <tcp_input+0x4b0>)
 8015b70:	69fb      	ldr	r3, [r7, #28]
 8015b72:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015b74:	69fb      	ldr	r3, [r7, #28]
 8015b76:	68db      	ldr	r3, [r3, #12]
 8015b78:	69fa      	ldr	r2, [r7, #28]
 8015b7a:	429a      	cmp	r2, r3
 8015b7c:	d111      	bne.n	8015ba2 <tcp_input+0x366>
 8015b7e:	4b58      	ldr	r3, [pc, #352]	; (8015ce0 <tcp_input+0x4a4>)
 8015b80:	f240 1215 	movw	r2, #277	; 0x115
 8015b84:	495a      	ldr	r1, [pc, #360]	; (8015cf0 <tcp_input+0x4b4>)
 8015b86:	4858      	ldr	r0, [pc, #352]	; (8015ce8 <tcp_input+0x4ac>)
 8015b88:	f008 fdf4 	bl	801e774 <iprintf>
      break;
 8015b8c:	e009      	b.n	8015ba2 <tcp_input+0x366>
    }
    prev = pcb;
 8015b8e:	69fb      	ldr	r3, [r7, #28]
 8015b90:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015b92:	69fb      	ldr	r3, [r7, #28]
 8015b94:	68db      	ldr	r3, [r3, #12]
 8015b96:	61fb      	str	r3, [r7, #28]
 8015b98:	69fb      	ldr	r3, [r7, #28]
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	f47f af5e 	bne.w	8015a5c <tcp_input+0x220>
 8015ba0:	e000      	b.n	8015ba4 <tcp_input+0x368>
      break;
 8015ba2:	bf00      	nop
  }

  if (pcb == NULL) {
 8015ba4:	69fb      	ldr	r3, [r7, #28]
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	f040 80aa 	bne.w	8015d00 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015bac:	4b51      	ldr	r3, [pc, #324]	; (8015cf4 <tcp_input+0x4b8>)
 8015bae:	681b      	ldr	r3, [r3, #0]
 8015bb0:	61fb      	str	r3, [r7, #28]
 8015bb2:	e03f      	b.n	8015c34 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015bb4:	69fb      	ldr	r3, [r7, #28]
 8015bb6:	7d1b      	ldrb	r3, [r3, #20]
 8015bb8:	2b0a      	cmp	r3, #10
 8015bba:	d006      	beq.n	8015bca <tcp_input+0x38e>
 8015bbc:	4b48      	ldr	r3, [pc, #288]	; (8015ce0 <tcp_input+0x4a4>)
 8015bbe:	f240 121f 	movw	r2, #287	; 0x11f
 8015bc2:	494d      	ldr	r1, [pc, #308]	; (8015cf8 <tcp_input+0x4bc>)
 8015bc4:	4848      	ldr	r0, [pc, #288]	; (8015ce8 <tcp_input+0x4ac>)
 8015bc6:	f008 fdd5 	bl	801e774 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015bca:	69fb      	ldr	r3, [r7, #28]
 8015bcc:	7a1b      	ldrb	r3, [r3, #8]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d009      	beq.n	8015be6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015bd2:	69fb      	ldr	r3, [r7, #28]
 8015bd4:	7a1a      	ldrb	r2, [r3, #8]
 8015bd6:	4b41      	ldr	r3, [pc, #260]	; (8015cdc <tcp_input+0x4a0>)
 8015bd8:	685b      	ldr	r3, [r3, #4]
 8015bda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015bde:	3301      	adds	r3, #1
 8015be0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015be2:	429a      	cmp	r2, r3
 8015be4:	d122      	bne.n	8015c2c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8015be6:	69fb      	ldr	r3, [r7, #28]
 8015be8:	8b1a      	ldrh	r2, [r3, #24]
 8015bea:	4b3b      	ldr	r3, [pc, #236]	; (8015cd8 <tcp_input+0x49c>)
 8015bec:	681b      	ldr	r3, [r3, #0]
 8015bee:	881b      	ldrh	r3, [r3, #0]
 8015bf0:	b29b      	uxth	r3, r3
 8015bf2:	429a      	cmp	r2, r3
 8015bf4:	d11b      	bne.n	8015c2e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8015bf6:	69fb      	ldr	r3, [r7, #28]
 8015bf8:	8ada      	ldrh	r2, [r3, #22]
 8015bfa:	4b37      	ldr	r3, [pc, #220]	; (8015cd8 <tcp_input+0x49c>)
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	885b      	ldrh	r3, [r3, #2]
 8015c00:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8015c02:	429a      	cmp	r2, r3
 8015c04:	d113      	bne.n	8015c2e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015c06:	69fb      	ldr	r3, [r7, #28]
 8015c08:	685a      	ldr	r2, [r3, #4]
 8015c0a:	4b34      	ldr	r3, [pc, #208]	; (8015cdc <tcp_input+0x4a0>)
 8015c0c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8015c0e:	429a      	cmp	r2, r3
 8015c10:	d10d      	bne.n	8015c2e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015c12:	69fb      	ldr	r3, [r7, #28]
 8015c14:	681a      	ldr	r2, [r3, #0]
 8015c16:	4b31      	ldr	r3, [pc, #196]	; (8015cdc <tcp_input+0x4a0>)
 8015c18:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015c1a:	429a      	cmp	r2, r3
 8015c1c:	d107      	bne.n	8015c2e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015c1e:	69f8      	ldr	r0, [r7, #28]
 8015c20:	f000 fb56 	bl	80162d0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8015c24:	6878      	ldr	r0, [r7, #4]
 8015c26:	f7fd fcc5 	bl	80135b4 <pbuf_free>
        return;
 8015c2a:	e1fd      	b.n	8016028 <tcp_input+0x7ec>
        continue;
 8015c2c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c2e:	69fb      	ldr	r3, [r7, #28]
 8015c30:	68db      	ldr	r3, [r3, #12]
 8015c32:	61fb      	str	r3, [r7, #28]
 8015c34:	69fb      	ldr	r3, [r7, #28]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d1bc      	bne.n	8015bb4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015c3a:	2300      	movs	r3, #0
 8015c3c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015c3e:	4b2f      	ldr	r3, [pc, #188]	; (8015cfc <tcp_input+0x4c0>)
 8015c40:	681b      	ldr	r3, [r3, #0]
 8015c42:	617b      	str	r3, [r7, #20]
 8015c44:	e02a      	b.n	8015c9c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015c46:	697b      	ldr	r3, [r7, #20]
 8015c48:	7a1b      	ldrb	r3, [r3, #8]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d00c      	beq.n	8015c68 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015c4e:	697b      	ldr	r3, [r7, #20]
 8015c50:	7a1a      	ldrb	r2, [r3, #8]
 8015c52:	4b22      	ldr	r3, [pc, #136]	; (8015cdc <tcp_input+0x4a0>)
 8015c54:	685b      	ldr	r3, [r3, #4]
 8015c56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015c5a:	3301      	adds	r3, #1
 8015c5c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015c5e:	429a      	cmp	r2, r3
 8015c60:	d002      	beq.n	8015c68 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015c62:	697b      	ldr	r3, [r7, #20]
 8015c64:	61bb      	str	r3, [r7, #24]
        continue;
 8015c66:	e016      	b.n	8015c96 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015c68:	697b      	ldr	r3, [r7, #20]
 8015c6a:	8ada      	ldrh	r2, [r3, #22]
 8015c6c:	4b1a      	ldr	r3, [pc, #104]	; (8015cd8 <tcp_input+0x49c>)
 8015c6e:	681b      	ldr	r3, [r3, #0]
 8015c70:	885b      	ldrh	r3, [r3, #2]
 8015c72:	b29b      	uxth	r3, r3
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d10c      	bne.n	8015c92 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015c78:	697b      	ldr	r3, [r7, #20]
 8015c7a:	681a      	ldr	r2, [r3, #0]
 8015c7c:	4b17      	ldr	r3, [pc, #92]	; (8015cdc <tcp_input+0x4a0>)
 8015c7e:	695b      	ldr	r3, [r3, #20]
 8015c80:	429a      	cmp	r2, r3
 8015c82:	d00f      	beq.n	8015ca4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015c84:	697b      	ldr	r3, [r7, #20]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d00d      	beq.n	8015ca6 <tcp_input+0x46a>
 8015c8a:	697b      	ldr	r3, [r7, #20]
 8015c8c:	681b      	ldr	r3, [r3, #0]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d009      	beq.n	8015ca6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015c92:	697b      	ldr	r3, [r7, #20]
 8015c94:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015c96:	697b      	ldr	r3, [r7, #20]
 8015c98:	68db      	ldr	r3, [r3, #12]
 8015c9a:	617b      	str	r3, [r7, #20]
 8015c9c:	697b      	ldr	r3, [r7, #20]
 8015c9e:	2b00      	cmp	r3, #0
 8015ca0:	d1d1      	bne.n	8015c46 <tcp_input+0x40a>
 8015ca2:	e000      	b.n	8015ca6 <tcp_input+0x46a>
            break;
 8015ca4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8015ca6:	697b      	ldr	r3, [r7, #20]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d029      	beq.n	8015d00 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015cac:	69bb      	ldr	r3, [r7, #24]
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d00a      	beq.n	8015cc8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015cb2:	697b      	ldr	r3, [r7, #20]
 8015cb4:	68da      	ldr	r2, [r3, #12]
 8015cb6:	69bb      	ldr	r3, [r7, #24]
 8015cb8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015cba:	4b10      	ldr	r3, [pc, #64]	; (8015cfc <tcp_input+0x4c0>)
 8015cbc:	681a      	ldr	r2, [r3, #0]
 8015cbe:	697b      	ldr	r3, [r7, #20]
 8015cc0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015cc2:	4a0e      	ldr	r2, [pc, #56]	; (8015cfc <tcp_input+0x4c0>)
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015cc8:	6978      	ldr	r0, [r7, #20]
 8015cca:	f000 fa03 	bl	80160d4 <tcp_listen_input>
      }
      pbuf_free(p);
 8015cce:	6878      	ldr	r0, [r7, #4]
 8015cd0:	f7fd fc70 	bl	80135b4 <pbuf_free>
      return;
 8015cd4:	e1a8      	b.n	8016028 <tcp_input+0x7ec>
 8015cd6:	bf00      	nop
 8015cd8:	2007911c 	.word	0x2007911c
 8015cdc:	20057db0 	.word	0x20057db0
 8015ce0:	08022f64 	.word	0x08022f64
 8015ce4:	08023090 	.word	0x08023090
 8015ce8:	08022fb0 	.word	0x08022fb0
 8015cec:	20079100 	.word	0x20079100
 8015cf0:	080230bc 	.word	0x080230bc
 8015cf4:	20079104 	.word	0x20079104
 8015cf8:	080230e8 	.word	0x080230e8
 8015cfc:	200790fc 	.word	0x200790fc
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8015d00:	69fb      	ldr	r3, [r7, #28]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	f000 8158 	beq.w	8015fb8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015d08:	4b95      	ldr	r3, [pc, #596]	; (8015f60 <tcp_input+0x724>)
 8015d0a:	2200      	movs	r2, #0
 8015d0c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	891a      	ldrh	r2, [r3, #8]
 8015d12:	4b93      	ldr	r3, [pc, #588]	; (8015f60 <tcp_input+0x724>)
 8015d14:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015d16:	4a92      	ldr	r2, [pc, #584]	; (8015f60 <tcp_input+0x724>)
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8015d1c:	4b91      	ldr	r3, [pc, #580]	; (8015f64 <tcp_input+0x728>)
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	4a8f      	ldr	r2, [pc, #572]	; (8015f60 <tcp_input+0x724>)
 8015d22:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015d24:	4b90      	ldr	r3, [pc, #576]	; (8015f68 <tcp_input+0x72c>)
 8015d26:	2200      	movs	r2, #0
 8015d28:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8015d2a:	4b90      	ldr	r3, [pc, #576]	; (8015f6c <tcp_input+0x730>)
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8015d30:	4b8f      	ldr	r3, [pc, #572]	; (8015f70 <tcp_input+0x734>)
 8015d32:	2200      	movs	r2, #0
 8015d34:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015d36:	4b8f      	ldr	r3, [pc, #572]	; (8015f74 <tcp_input+0x738>)
 8015d38:	781b      	ldrb	r3, [r3, #0]
 8015d3a:	f003 0308 	and.w	r3, r3, #8
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d006      	beq.n	8015d50 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	7b5b      	ldrb	r3, [r3, #13]
 8015d46:	f043 0301 	orr.w	r3, r3, #1
 8015d4a:	b2da      	uxtb	r2, r3
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d017      	beq.n	8015d88 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015d58:	69f8      	ldr	r0, [r7, #28]
 8015d5a:	f7ff f873 	bl	8014e44 <tcp_process_refused_data>
 8015d5e:	4603      	mov	r3, r0
 8015d60:	f113 0f0d 	cmn.w	r3, #13
 8015d64:	d007      	beq.n	8015d76 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015d66:	69fb      	ldr	r3, [r7, #28]
 8015d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d00c      	beq.n	8015d88 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015d6e:	4b82      	ldr	r3, [pc, #520]	; (8015f78 <tcp_input+0x73c>)
 8015d70:	881b      	ldrh	r3, [r3, #0]
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d008      	beq.n	8015d88 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015d76:	69fb      	ldr	r3, [r7, #28]
 8015d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	f040 80e3 	bne.w	8015f46 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015d80:	69f8      	ldr	r0, [r7, #28]
 8015d82:	f003 fe05 	bl	8019990 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015d86:	e0de      	b.n	8015f46 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8015d88:	4a7c      	ldr	r2, [pc, #496]	; (8015f7c <tcp_input+0x740>)
 8015d8a:	69fb      	ldr	r3, [r7, #28]
 8015d8c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015d8e:	69f8      	ldr	r0, [r7, #28]
 8015d90:	f000 fb18 	bl	80163c4 <tcp_process>
 8015d94:	4603      	mov	r3, r0
 8015d96:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015d98:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015d9c:	f113 0f0d 	cmn.w	r3, #13
 8015da0:	f000 80d3 	beq.w	8015f4a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015da4:	4b71      	ldr	r3, [pc, #452]	; (8015f6c <tcp_input+0x730>)
 8015da6:	781b      	ldrb	r3, [r3, #0]
 8015da8:	f003 0308 	and.w	r3, r3, #8
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d015      	beq.n	8015ddc <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015db0:	69fb      	ldr	r3, [r7, #28]
 8015db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d008      	beq.n	8015dcc <tcp_input+0x590>
 8015dba:	69fb      	ldr	r3, [r7, #28]
 8015dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015dc0:	69fa      	ldr	r2, [r7, #28]
 8015dc2:	6912      	ldr	r2, [r2, #16]
 8015dc4:	f06f 010d 	mvn.w	r1, #13
 8015dc8:	4610      	mov	r0, r2
 8015dca:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015dcc:	69f9      	ldr	r1, [r7, #28]
 8015dce:	486c      	ldr	r0, [pc, #432]	; (8015f80 <tcp_input+0x744>)
 8015dd0:	f7ff fbbc 	bl	801554c <tcp_pcb_remove>
        tcp_free(pcb);
 8015dd4:	69f8      	ldr	r0, [r7, #28]
 8015dd6:	f7fd fefd 	bl	8013bd4 <tcp_free>
 8015dda:	e0da      	b.n	8015f92 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8015ddc:	2300      	movs	r3, #0
 8015dde:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8015de0:	4b63      	ldr	r3, [pc, #396]	; (8015f70 <tcp_input+0x734>)
 8015de2:	881b      	ldrh	r3, [r3, #0]
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d01d      	beq.n	8015e24 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8015de8:	4b61      	ldr	r3, [pc, #388]	; (8015f70 <tcp_input+0x734>)
 8015dea:	881b      	ldrh	r3, [r3, #0]
 8015dec:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8015dee:	69fb      	ldr	r3, [r7, #28]
 8015df0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015df4:	2b00      	cmp	r3, #0
 8015df6:	d00a      	beq.n	8015e0e <tcp_input+0x5d2>
 8015df8:	69fb      	ldr	r3, [r7, #28]
 8015dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015dfe:	69fa      	ldr	r2, [r7, #28]
 8015e00:	6910      	ldr	r0, [r2, #16]
 8015e02:	89fa      	ldrh	r2, [r7, #14]
 8015e04:	69f9      	ldr	r1, [r7, #28]
 8015e06:	4798      	blx	r3
 8015e08:	4603      	mov	r3, r0
 8015e0a:	74fb      	strb	r3, [r7, #19]
 8015e0c:	e001      	b.n	8015e12 <tcp_input+0x5d6>
 8015e0e:	2300      	movs	r3, #0
 8015e10:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015e12:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015e16:	f113 0f0d 	cmn.w	r3, #13
 8015e1a:	f000 8098 	beq.w	8015f4e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8015e1e:	4b54      	ldr	r3, [pc, #336]	; (8015f70 <tcp_input+0x734>)
 8015e20:	2200      	movs	r2, #0
 8015e22:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015e24:	69f8      	ldr	r0, [r7, #28]
 8015e26:	f000 f915 	bl	8016054 <tcp_input_delayed_close>
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	f040 8090 	bne.w	8015f52 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015e32:	4b4d      	ldr	r3, [pc, #308]	; (8015f68 <tcp_input+0x72c>)
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d041      	beq.n	8015ebe <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015e3a:	69fb      	ldr	r3, [r7, #28]
 8015e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d006      	beq.n	8015e50 <tcp_input+0x614>
 8015e42:	4b50      	ldr	r3, [pc, #320]	; (8015f84 <tcp_input+0x748>)
 8015e44:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8015e48:	494f      	ldr	r1, [pc, #316]	; (8015f88 <tcp_input+0x74c>)
 8015e4a:	4850      	ldr	r0, [pc, #320]	; (8015f8c <tcp_input+0x750>)
 8015e4c:	f008 fc92 	bl	801e774 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015e50:	69fb      	ldr	r3, [r7, #28]
 8015e52:	8b5b      	ldrh	r3, [r3, #26]
 8015e54:	f003 0310 	and.w	r3, r3, #16
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d008      	beq.n	8015e6e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015e5c:	4b42      	ldr	r3, [pc, #264]	; (8015f68 <tcp_input+0x72c>)
 8015e5e:	681b      	ldr	r3, [r3, #0]
 8015e60:	4618      	mov	r0, r3
 8015e62:	f7fd fba7 	bl	80135b4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015e66:	69f8      	ldr	r0, [r7, #28]
 8015e68:	f7fe f99c 	bl	80141a4 <tcp_abort>
            goto aborted;
 8015e6c:	e091      	b.n	8015f92 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015e6e:	69fb      	ldr	r3, [r7, #28]
 8015e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d00c      	beq.n	8015e92 <tcp_input+0x656>
 8015e78:	69fb      	ldr	r3, [r7, #28]
 8015e7a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015e7e:	69fb      	ldr	r3, [r7, #28]
 8015e80:	6918      	ldr	r0, [r3, #16]
 8015e82:	4b39      	ldr	r3, [pc, #228]	; (8015f68 <tcp_input+0x72c>)
 8015e84:	681a      	ldr	r2, [r3, #0]
 8015e86:	2300      	movs	r3, #0
 8015e88:	69f9      	ldr	r1, [r7, #28]
 8015e8a:	47a0      	blx	r4
 8015e8c:	4603      	mov	r3, r0
 8015e8e:	74fb      	strb	r3, [r7, #19]
 8015e90:	e008      	b.n	8015ea4 <tcp_input+0x668>
 8015e92:	4b35      	ldr	r3, [pc, #212]	; (8015f68 <tcp_input+0x72c>)
 8015e94:	681a      	ldr	r2, [r3, #0]
 8015e96:	2300      	movs	r3, #0
 8015e98:	69f9      	ldr	r1, [r7, #28]
 8015e9a:	2000      	movs	r0, #0
 8015e9c:	f7ff f8a8 	bl	8014ff0 <tcp_recv_null>
 8015ea0:	4603      	mov	r3, r0
 8015ea2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015ea4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015ea8:	f113 0f0d 	cmn.w	r3, #13
 8015eac:	d053      	beq.n	8015f56 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015eae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d003      	beq.n	8015ebe <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015eb6:	4b2c      	ldr	r3, [pc, #176]	; (8015f68 <tcp_input+0x72c>)
 8015eb8:	681a      	ldr	r2, [r3, #0]
 8015eba:	69fb      	ldr	r3, [r7, #28]
 8015ebc:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015ebe:	4b2b      	ldr	r3, [pc, #172]	; (8015f6c <tcp_input+0x730>)
 8015ec0:	781b      	ldrb	r3, [r3, #0]
 8015ec2:	f003 0320 	and.w	r3, r3, #32
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d030      	beq.n	8015f2c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8015eca:	69fb      	ldr	r3, [r7, #28]
 8015ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d009      	beq.n	8015ee6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015ed2:	69fb      	ldr	r3, [r7, #28]
 8015ed4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015ed6:	7b5a      	ldrb	r2, [r3, #13]
 8015ed8:	69fb      	ldr	r3, [r7, #28]
 8015eda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015edc:	f042 0220 	orr.w	r2, r2, #32
 8015ee0:	b2d2      	uxtb	r2, r2
 8015ee2:	735a      	strb	r2, [r3, #13]
 8015ee4:	e022      	b.n	8015f2c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015ee6:	69fb      	ldr	r3, [r7, #28]
 8015ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015eea:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015eee:	d005      	beq.n	8015efc <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8015ef0:	69fb      	ldr	r3, [r7, #28]
 8015ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015ef4:	3301      	adds	r3, #1
 8015ef6:	b29a      	uxth	r2, r3
 8015ef8:	69fb      	ldr	r3, [r7, #28]
 8015efa:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8015efc:	69fb      	ldr	r3, [r7, #28]
 8015efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d00b      	beq.n	8015f1e <tcp_input+0x6e2>
 8015f06:	69fb      	ldr	r3, [r7, #28]
 8015f08:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015f0c:	69fb      	ldr	r3, [r7, #28]
 8015f0e:	6918      	ldr	r0, [r3, #16]
 8015f10:	2300      	movs	r3, #0
 8015f12:	2200      	movs	r2, #0
 8015f14:	69f9      	ldr	r1, [r7, #28]
 8015f16:	47a0      	blx	r4
 8015f18:	4603      	mov	r3, r0
 8015f1a:	74fb      	strb	r3, [r7, #19]
 8015f1c:	e001      	b.n	8015f22 <tcp_input+0x6e6>
 8015f1e:	2300      	movs	r3, #0
 8015f20:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015f22:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015f26:	f113 0f0d 	cmn.w	r3, #13
 8015f2a:	d016      	beq.n	8015f5a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8015f2c:	4b13      	ldr	r3, [pc, #76]	; (8015f7c <tcp_input+0x740>)
 8015f2e:	2200      	movs	r2, #0
 8015f30:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015f32:	69f8      	ldr	r0, [r7, #28]
 8015f34:	f000 f88e 	bl	8016054 <tcp_input_delayed_close>
 8015f38:	4603      	mov	r3, r0
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d128      	bne.n	8015f90 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015f3e:	69f8      	ldr	r0, [r7, #28]
 8015f40:	f002 ff20 	bl	8018d84 <tcp_output>
 8015f44:	e025      	b.n	8015f92 <tcp_input+0x756>
        goto aborted;
 8015f46:	bf00      	nop
 8015f48:	e023      	b.n	8015f92 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015f4a:	bf00      	nop
 8015f4c:	e021      	b.n	8015f92 <tcp_input+0x756>
              goto aborted;
 8015f4e:	bf00      	nop
 8015f50:	e01f      	b.n	8015f92 <tcp_input+0x756>
          goto aborted;
 8015f52:	bf00      	nop
 8015f54:	e01d      	b.n	8015f92 <tcp_input+0x756>
            goto aborted;
 8015f56:	bf00      	nop
 8015f58:	e01b      	b.n	8015f92 <tcp_input+0x756>
              goto aborted;
 8015f5a:	bf00      	nop
 8015f5c:	e019      	b.n	8015f92 <tcp_input+0x756>
 8015f5e:	bf00      	nop
 8015f60:	2007910c 	.word	0x2007910c
 8015f64:	2007911c 	.word	0x2007911c
 8015f68:	2007913c 	.word	0x2007913c
 8015f6c:	20079139 	.word	0x20079139
 8015f70:	20079134 	.word	0x20079134
 8015f74:	20079138 	.word	0x20079138
 8015f78:	20079136 	.word	0x20079136
 8015f7c:	20079140 	.word	0x20079140
 8015f80:	20079100 	.word	0x20079100
 8015f84:	08022f64 	.word	0x08022f64
 8015f88:	08023118 	.word	0x08023118
 8015f8c:	08022fb0 	.word	0x08022fb0
          goto aborted;
 8015f90:	bf00      	nop
    tcp_input_pcb = NULL;
 8015f92:	4b27      	ldr	r3, [pc, #156]	; (8016030 <tcp_input+0x7f4>)
 8015f94:	2200      	movs	r2, #0
 8015f96:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8015f98:	4b26      	ldr	r3, [pc, #152]	; (8016034 <tcp_input+0x7f8>)
 8015f9a:	2200      	movs	r2, #0
 8015f9c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015f9e:	4b26      	ldr	r3, [pc, #152]	; (8016038 <tcp_input+0x7fc>)
 8015fa0:	685b      	ldr	r3, [r3, #4]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d03f      	beq.n	8016026 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8015fa6:	4b24      	ldr	r3, [pc, #144]	; (8016038 <tcp_input+0x7fc>)
 8015fa8:	685b      	ldr	r3, [r3, #4]
 8015faa:	4618      	mov	r0, r3
 8015fac:	f7fd fb02 	bl	80135b4 <pbuf_free>
      inseg.p = NULL;
 8015fb0:	4b21      	ldr	r3, [pc, #132]	; (8016038 <tcp_input+0x7fc>)
 8015fb2:	2200      	movs	r2, #0
 8015fb4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8015fb6:	e036      	b.n	8016026 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8015fb8:	4b20      	ldr	r3, [pc, #128]	; (801603c <tcp_input+0x800>)
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	899b      	ldrh	r3, [r3, #12]
 8015fbe:	b29b      	uxth	r3, r3
 8015fc0:	4618      	mov	r0, r3
 8015fc2:	f7fb ff03 	bl	8011dcc <lwip_htons>
 8015fc6:	4603      	mov	r3, r0
 8015fc8:	b2db      	uxtb	r3, r3
 8015fca:	f003 0304 	and.w	r3, r3, #4
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d118      	bne.n	8016004 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015fd2:	4b1b      	ldr	r3, [pc, #108]	; (8016040 <tcp_input+0x804>)
 8015fd4:	6819      	ldr	r1, [r3, #0]
 8015fd6:	4b1b      	ldr	r3, [pc, #108]	; (8016044 <tcp_input+0x808>)
 8015fd8:	881b      	ldrh	r3, [r3, #0]
 8015fda:	461a      	mov	r2, r3
 8015fdc:	4b1a      	ldr	r3, [pc, #104]	; (8016048 <tcp_input+0x80c>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015fe2:	4b16      	ldr	r3, [pc, #88]	; (801603c <tcp_input+0x800>)
 8015fe4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015fe6:	885b      	ldrh	r3, [r3, #2]
 8015fe8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015fea:	4a14      	ldr	r2, [pc, #80]	; (801603c <tcp_input+0x800>)
 8015fec:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015fee:	8812      	ldrh	r2, [r2, #0]
 8015ff0:	b292      	uxth	r2, r2
 8015ff2:	9202      	str	r2, [sp, #8]
 8015ff4:	9301      	str	r3, [sp, #4]
 8015ff6:	4b15      	ldr	r3, [pc, #84]	; (801604c <tcp_input+0x810>)
 8015ff8:	9300      	str	r3, [sp, #0]
 8015ffa:	4b15      	ldr	r3, [pc, #84]	; (8016050 <tcp_input+0x814>)
 8015ffc:	4602      	mov	r2, r0
 8015ffe:	2000      	movs	r0, #0
 8016000:	f003 fc74 	bl	80198ec <tcp_rst>
    pbuf_free(p);
 8016004:	6878      	ldr	r0, [r7, #4]
 8016006:	f7fd fad5 	bl	80135b4 <pbuf_free>
  return;
 801600a:	e00c      	b.n	8016026 <tcp_input+0x7ea>
    goto dropped;
 801600c:	bf00      	nop
 801600e:	e006      	b.n	801601e <tcp_input+0x7e2>
    goto dropped;
 8016010:	bf00      	nop
 8016012:	e004      	b.n	801601e <tcp_input+0x7e2>
    goto dropped;
 8016014:	bf00      	nop
 8016016:	e002      	b.n	801601e <tcp_input+0x7e2>
      goto dropped;
 8016018:	bf00      	nop
 801601a:	e000      	b.n	801601e <tcp_input+0x7e2>
      goto dropped;
 801601c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801601e:	6878      	ldr	r0, [r7, #4]
 8016020:	f7fd fac8 	bl	80135b4 <pbuf_free>
 8016024:	e000      	b.n	8016028 <tcp_input+0x7ec>
  return;
 8016026:	bf00      	nop
}
 8016028:	3724      	adds	r7, #36	; 0x24
 801602a:	46bd      	mov	sp, r7
 801602c:	bd90      	pop	{r4, r7, pc}
 801602e:	bf00      	nop
 8016030:	20079140 	.word	0x20079140
 8016034:	2007913c 	.word	0x2007913c
 8016038:	2007910c 	.word	0x2007910c
 801603c:	2007911c 	.word	0x2007911c
 8016040:	20079130 	.word	0x20079130
 8016044:	20079136 	.word	0x20079136
 8016048:	2007912c 	.word	0x2007912c
 801604c:	20057dc0 	.word	0x20057dc0
 8016050:	20057dc4 	.word	0x20057dc4

08016054 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b082      	sub	sp, #8
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d106      	bne.n	8016070 <tcp_input_delayed_close+0x1c>
 8016062:	4b17      	ldr	r3, [pc, #92]	; (80160c0 <tcp_input_delayed_close+0x6c>)
 8016064:	f240 225a 	movw	r2, #602	; 0x25a
 8016068:	4916      	ldr	r1, [pc, #88]	; (80160c4 <tcp_input_delayed_close+0x70>)
 801606a:	4817      	ldr	r0, [pc, #92]	; (80160c8 <tcp_input_delayed_close+0x74>)
 801606c:	f008 fb82 	bl	801e774 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016070:	4b16      	ldr	r3, [pc, #88]	; (80160cc <tcp_input_delayed_close+0x78>)
 8016072:	781b      	ldrb	r3, [r3, #0]
 8016074:	f003 0310 	and.w	r3, r3, #16
 8016078:	2b00      	cmp	r3, #0
 801607a:	d01c      	beq.n	80160b6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	8b5b      	ldrh	r3, [r3, #26]
 8016080:	f003 0310 	and.w	r3, r3, #16
 8016084:	2b00      	cmp	r3, #0
 8016086:	d10d      	bne.n	80160a4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801608e:	2b00      	cmp	r3, #0
 8016090:	d008      	beq.n	80160a4 <tcp_input_delayed_close+0x50>
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016098:	687a      	ldr	r2, [r7, #4]
 801609a:	6912      	ldr	r2, [r2, #16]
 801609c:	f06f 010e 	mvn.w	r1, #14
 80160a0:	4610      	mov	r0, r2
 80160a2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80160a4:	6879      	ldr	r1, [r7, #4]
 80160a6:	480a      	ldr	r0, [pc, #40]	; (80160d0 <tcp_input_delayed_close+0x7c>)
 80160a8:	f7ff fa50 	bl	801554c <tcp_pcb_remove>
    tcp_free(pcb);
 80160ac:	6878      	ldr	r0, [r7, #4]
 80160ae:	f7fd fd91 	bl	8013bd4 <tcp_free>
    return 1;
 80160b2:	2301      	movs	r3, #1
 80160b4:	e000      	b.n	80160b8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80160b6:	2300      	movs	r3, #0
}
 80160b8:	4618      	mov	r0, r3
 80160ba:	3708      	adds	r7, #8
 80160bc:	46bd      	mov	sp, r7
 80160be:	bd80      	pop	{r7, pc}
 80160c0:	08022f64 	.word	0x08022f64
 80160c4:	08023134 	.word	0x08023134
 80160c8:	08022fb0 	.word	0x08022fb0
 80160cc:	20079139 	.word	0x20079139
 80160d0:	20079100 	.word	0x20079100

080160d4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80160d4:	b590      	push	{r4, r7, lr}
 80160d6:	b08b      	sub	sp, #44	; 0x2c
 80160d8:	af04      	add	r7, sp, #16
 80160da:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80160dc:	4b6f      	ldr	r3, [pc, #444]	; (801629c <tcp_listen_input+0x1c8>)
 80160de:	781b      	ldrb	r3, [r3, #0]
 80160e0:	f003 0304 	and.w	r3, r3, #4
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	f040 80d2 	bne.w	801628e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d106      	bne.n	80160fe <tcp_listen_input+0x2a>
 80160f0:	4b6b      	ldr	r3, [pc, #428]	; (80162a0 <tcp_listen_input+0x1cc>)
 80160f2:	f240 2281 	movw	r2, #641	; 0x281
 80160f6:	496b      	ldr	r1, [pc, #428]	; (80162a4 <tcp_listen_input+0x1d0>)
 80160f8:	486b      	ldr	r0, [pc, #428]	; (80162a8 <tcp_listen_input+0x1d4>)
 80160fa:	f008 fb3b 	bl	801e774 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80160fe:	4b67      	ldr	r3, [pc, #412]	; (801629c <tcp_listen_input+0x1c8>)
 8016100:	781b      	ldrb	r3, [r3, #0]
 8016102:	f003 0310 	and.w	r3, r3, #16
 8016106:	2b00      	cmp	r3, #0
 8016108:	d019      	beq.n	801613e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801610a:	4b68      	ldr	r3, [pc, #416]	; (80162ac <tcp_listen_input+0x1d8>)
 801610c:	6819      	ldr	r1, [r3, #0]
 801610e:	4b68      	ldr	r3, [pc, #416]	; (80162b0 <tcp_listen_input+0x1dc>)
 8016110:	881b      	ldrh	r3, [r3, #0]
 8016112:	461a      	mov	r2, r3
 8016114:	4b67      	ldr	r3, [pc, #412]	; (80162b4 <tcp_listen_input+0x1e0>)
 8016116:	681b      	ldr	r3, [r3, #0]
 8016118:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801611a:	4b67      	ldr	r3, [pc, #412]	; (80162b8 <tcp_listen_input+0x1e4>)
 801611c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801611e:	885b      	ldrh	r3, [r3, #2]
 8016120:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016122:	4a65      	ldr	r2, [pc, #404]	; (80162b8 <tcp_listen_input+0x1e4>)
 8016124:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016126:	8812      	ldrh	r2, [r2, #0]
 8016128:	b292      	uxth	r2, r2
 801612a:	9202      	str	r2, [sp, #8]
 801612c:	9301      	str	r3, [sp, #4]
 801612e:	4b63      	ldr	r3, [pc, #396]	; (80162bc <tcp_listen_input+0x1e8>)
 8016130:	9300      	str	r3, [sp, #0]
 8016132:	4b63      	ldr	r3, [pc, #396]	; (80162c0 <tcp_listen_input+0x1ec>)
 8016134:	4602      	mov	r2, r0
 8016136:	6878      	ldr	r0, [r7, #4]
 8016138:	f003 fbd8 	bl	80198ec <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801613c:	e0a9      	b.n	8016292 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 801613e:	4b57      	ldr	r3, [pc, #348]	; (801629c <tcp_listen_input+0x1c8>)
 8016140:	781b      	ldrb	r3, [r3, #0]
 8016142:	f003 0302 	and.w	r3, r3, #2
 8016146:	2b00      	cmp	r3, #0
 8016148:	f000 80a3 	beq.w	8016292 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	7d5b      	ldrb	r3, [r3, #21]
 8016150:	4618      	mov	r0, r3
 8016152:	f7ff f871 	bl	8015238 <tcp_alloc>
 8016156:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016158:	697b      	ldr	r3, [r7, #20]
 801615a:	2b00      	cmp	r3, #0
 801615c:	d111      	bne.n	8016182 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	699b      	ldr	r3, [r3, #24]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d00a      	beq.n	801617c <tcp_listen_input+0xa8>
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	699b      	ldr	r3, [r3, #24]
 801616a:	687a      	ldr	r2, [r7, #4]
 801616c:	6910      	ldr	r0, [r2, #16]
 801616e:	f04f 32ff 	mov.w	r2, #4294967295
 8016172:	2100      	movs	r1, #0
 8016174:	4798      	blx	r3
 8016176:	4603      	mov	r3, r0
 8016178:	73bb      	strb	r3, [r7, #14]
      return;
 801617a:	e08b      	b.n	8016294 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801617c:	23f0      	movs	r3, #240	; 0xf0
 801617e:	73bb      	strb	r3, [r7, #14]
      return;
 8016180:	e088      	b.n	8016294 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016182:	4b50      	ldr	r3, [pc, #320]	; (80162c4 <tcp_listen_input+0x1f0>)
 8016184:	695a      	ldr	r2, [r3, #20]
 8016186:	697b      	ldr	r3, [r7, #20]
 8016188:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801618a:	4b4e      	ldr	r3, [pc, #312]	; (80162c4 <tcp_listen_input+0x1f0>)
 801618c:	691a      	ldr	r2, [r3, #16]
 801618e:	697b      	ldr	r3, [r7, #20]
 8016190:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	8ada      	ldrh	r2, [r3, #22]
 8016196:	697b      	ldr	r3, [r7, #20]
 8016198:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801619a:	4b47      	ldr	r3, [pc, #284]	; (80162b8 <tcp_listen_input+0x1e4>)
 801619c:	681b      	ldr	r3, [r3, #0]
 801619e:	881b      	ldrh	r3, [r3, #0]
 80161a0:	b29a      	uxth	r2, r3
 80161a2:	697b      	ldr	r3, [r7, #20]
 80161a4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80161a6:	697b      	ldr	r3, [r7, #20]
 80161a8:	2203      	movs	r2, #3
 80161aa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80161ac:	4b41      	ldr	r3, [pc, #260]	; (80162b4 <tcp_listen_input+0x1e0>)
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	1c5a      	adds	r2, r3, #1
 80161b2:	697b      	ldr	r3, [r7, #20]
 80161b4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80161b6:	697b      	ldr	r3, [r7, #20]
 80161b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80161ba:	697b      	ldr	r3, [r7, #20]
 80161bc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80161be:	6978      	ldr	r0, [r7, #20]
 80161c0:	f7ff fa58 	bl	8015674 <tcp_next_iss>
 80161c4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80161c6:	697b      	ldr	r3, [r7, #20]
 80161c8:	693a      	ldr	r2, [r7, #16]
 80161ca:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 80161cc:	697b      	ldr	r3, [r7, #20]
 80161ce:	693a      	ldr	r2, [r7, #16]
 80161d0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80161d2:	697b      	ldr	r3, [r7, #20]
 80161d4:	693a      	ldr	r2, [r7, #16]
 80161d6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80161d8:	697b      	ldr	r3, [r7, #20]
 80161da:	693a      	ldr	r2, [r7, #16]
 80161dc:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80161de:	4b35      	ldr	r3, [pc, #212]	; (80162b4 <tcp_listen_input+0x1e0>)
 80161e0:	681b      	ldr	r3, [r3, #0]
 80161e2:	1e5a      	subs	r2, r3, #1
 80161e4:	697b      	ldr	r3, [r7, #20]
 80161e6:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	691a      	ldr	r2, [r3, #16]
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80161f0:	697b      	ldr	r3, [r7, #20]
 80161f2:	687a      	ldr	r2, [r7, #4]
 80161f4:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	7a5b      	ldrb	r3, [r3, #9]
 80161fa:	f003 030c 	and.w	r3, r3, #12
 80161fe:	b2da      	uxtb	r2, r3
 8016200:	697b      	ldr	r3, [r7, #20]
 8016202:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	7a1a      	ldrb	r2, [r3, #8]
 8016208:	697b      	ldr	r3, [r7, #20]
 801620a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801620c:	4b2e      	ldr	r3, [pc, #184]	; (80162c8 <tcp_listen_input+0x1f4>)
 801620e:	681a      	ldr	r2, [r3, #0]
 8016210:	697b      	ldr	r3, [r7, #20]
 8016212:	60da      	str	r2, [r3, #12]
 8016214:	4a2c      	ldr	r2, [pc, #176]	; (80162c8 <tcp_listen_input+0x1f4>)
 8016216:	697b      	ldr	r3, [r7, #20]
 8016218:	6013      	str	r3, [r2, #0]
 801621a:	f003 fd29 	bl	8019c70 <tcp_timer_needed>
 801621e:	4b2b      	ldr	r3, [pc, #172]	; (80162cc <tcp_listen_input+0x1f8>)
 8016220:	2201      	movs	r2, #1
 8016222:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016224:	6978      	ldr	r0, [r7, #20]
 8016226:	f001 fd8f 	bl	8017d48 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801622a:	4b23      	ldr	r3, [pc, #140]	; (80162b8 <tcp_listen_input+0x1e4>)
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	89db      	ldrh	r3, [r3, #14]
 8016230:	b29a      	uxth	r2, r3
 8016232:	697b      	ldr	r3, [r7, #20]
 8016234:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016238:	697b      	ldr	r3, [r7, #20]
 801623a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801623e:	697b      	ldr	r3, [r7, #20]
 8016240:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016244:	697b      	ldr	r3, [r7, #20]
 8016246:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016248:	697b      	ldr	r3, [r7, #20]
 801624a:	3304      	adds	r3, #4
 801624c:	4618      	mov	r0, r3
 801624e:	f005 f957 	bl	801b500 <ip4_route>
 8016252:	4601      	mov	r1, r0
 8016254:	697b      	ldr	r3, [r7, #20]
 8016256:	3304      	adds	r3, #4
 8016258:	461a      	mov	r2, r3
 801625a:	4620      	mov	r0, r4
 801625c:	f7ff fa30 	bl	80156c0 <tcp_eff_send_mss_netif>
 8016260:	4603      	mov	r3, r0
 8016262:	461a      	mov	r2, r3
 8016264:	697b      	ldr	r3, [r7, #20]
 8016266:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016268:	2112      	movs	r1, #18
 801626a:	6978      	ldr	r0, [r7, #20]
 801626c:	f002 fc9c 	bl	8018ba8 <tcp_enqueue_flags>
 8016270:	4603      	mov	r3, r0
 8016272:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016274:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016278:	2b00      	cmp	r3, #0
 801627a:	d004      	beq.n	8016286 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801627c:	2100      	movs	r1, #0
 801627e:	6978      	ldr	r0, [r7, #20]
 8016280:	f7fd fed2 	bl	8014028 <tcp_abandon>
      return;
 8016284:	e006      	b.n	8016294 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016286:	6978      	ldr	r0, [r7, #20]
 8016288:	f002 fd7c 	bl	8018d84 <tcp_output>
  return;
 801628c:	e001      	b.n	8016292 <tcp_listen_input+0x1be>
    return;
 801628e:	bf00      	nop
 8016290:	e000      	b.n	8016294 <tcp_listen_input+0x1c0>
  return;
 8016292:	bf00      	nop
}
 8016294:	371c      	adds	r7, #28
 8016296:	46bd      	mov	sp, r7
 8016298:	bd90      	pop	{r4, r7, pc}
 801629a:	bf00      	nop
 801629c:	20079138 	.word	0x20079138
 80162a0:	08022f64 	.word	0x08022f64
 80162a4:	0802315c 	.word	0x0802315c
 80162a8:	08022fb0 	.word	0x08022fb0
 80162ac:	20079130 	.word	0x20079130
 80162b0:	20079136 	.word	0x20079136
 80162b4:	2007912c 	.word	0x2007912c
 80162b8:	2007911c 	.word	0x2007911c
 80162bc:	20057dc0 	.word	0x20057dc0
 80162c0:	20057dc4 	.word	0x20057dc4
 80162c4:	20057db0 	.word	0x20057db0
 80162c8:	20079100 	.word	0x20079100
 80162cc:	20079108 	.word	0x20079108

080162d0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80162d0:	b580      	push	{r7, lr}
 80162d2:	b086      	sub	sp, #24
 80162d4:	af04      	add	r7, sp, #16
 80162d6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80162d8:	4b2f      	ldr	r3, [pc, #188]	; (8016398 <tcp_timewait_input+0xc8>)
 80162da:	781b      	ldrb	r3, [r3, #0]
 80162dc:	f003 0304 	and.w	r3, r3, #4
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	d153      	bne.n	801638c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d106      	bne.n	80162f8 <tcp_timewait_input+0x28>
 80162ea:	4b2c      	ldr	r3, [pc, #176]	; (801639c <tcp_timewait_input+0xcc>)
 80162ec:	f240 22ee 	movw	r2, #750	; 0x2ee
 80162f0:	492b      	ldr	r1, [pc, #172]	; (80163a0 <tcp_timewait_input+0xd0>)
 80162f2:	482c      	ldr	r0, [pc, #176]	; (80163a4 <tcp_timewait_input+0xd4>)
 80162f4:	f008 fa3e 	bl	801e774 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80162f8:	4b27      	ldr	r3, [pc, #156]	; (8016398 <tcp_timewait_input+0xc8>)
 80162fa:	781b      	ldrb	r3, [r3, #0]
 80162fc:	f003 0302 	and.w	r3, r3, #2
 8016300:	2b00      	cmp	r3, #0
 8016302:	d02a      	beq.n	801635a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016304:	4b28      	ldr	r3, [pc, #160]	; (80163a8 <tcp_timewait_input+0xd8>)
 8016306:	681a      	ldr	r2, [r3, #0]
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801630c:	1ad3      	subs	r3, r2, r3
 801630e:	2b00      	cmp	r3, #0
 8016310:	db2d      	blt.n	801636e <tcp_timewait_input+0x9e>
 8016312:	4b25      	ldr	r3, [pc, #148]	; (80163a8 <tcp_timewait_input+0xd8>)
 8016314:	681a      	ldr	r2, [r3, #0]
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801631a:	6879      	ldr	r1, [r7, #4]
 801631c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801631e:	440b      	add	r3, r1
 8016320:	1ad3      	subs	r3, r2, r3
 8016322:	2b00      	cmp	r3, #0
 8016324:	dc23      	bgt.n	801636e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016326:	4b21      	ldr	r3, [pc, #132]	; (80163ac <tcp_timewait_input+0xdc>)
 8016328:	6819      	ldr	r1, [r3, #0]
 801632a:	4b21      	ldr	r3, [pc, #132]	; (80163b0 <tcp_timewait_input+0xe0>)
 801632c:	881b      	ldrh	r3, [r3, #0]
 801632e:	461a      	mov	r2, r3
 8016330:	4b1d      	ldr	r3, [pc, #116]	; (80163a8 <tcp_timewait_input+0xd8>)
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016336:	4b1f      	ldr	r3, [pc, #124]	; (80163b4 <tcp_timewait_input+0xe4>)
 8016338:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801633a:	885b      	ldrh	r3, [r3, #2]
 801633c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801633e:	4a1d      	ldr	r2, [pc, #116]	; (80163b4 <tcp_timewait_input+0xe4>)
 8016340:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016342:	8812      	ldrh	r2, [r2, #0]
 8016344:	b292      	uxth	r2, r2
 8016346:	9202      	str	r2, [sp, #8]
 8016348:	9301      	str	r3, [sp, #4]
 801634a:	4b1b      	ldr	r3, [pc, #108]	; (80163b8 <tcp_timewait_input+0xe8>)
 801634c:	9300      	str	r3, [sp, #0]
 801634e:	4b1b      	ldr	r3, [pc, #108]	; (80163bc <tcp_timewait_input+0xec>)
 8016350:	4602      	mov	r2, r0
 8016352:	6878      	ldr	r0, [r7, #4]
 8016354:	f003 faca 	bl	80198ec <tcp_rst>
      return;
 8016358:	e01b      	b.n	8016392 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801635a:	4b0f      	ldr	r3, [pc, #60]	; (8016398 <tcp_timewait_input+0xc8>)
 801635c:	781b      	ldrb	r3, [r3, #0]
 801635e:	f003 0301 	and.w	r3, r3, #1
 8016362:	2b00      	cmp	r3, #0
 8016364:	d003      	beq.n	801636e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016366:	4b16      	ldr	r3, [pc, #88]	; (80163c0 <tcp_timewait_input+0xf0>)
 8016368:	681a      	ldr	r2, [r3, #0]
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801636e:	4b10      	ldr	r3, [pc, #64]	; (80163b0 <tcp_timewait_input+0xe0>)
 8016370:	881b      	ldrh	r3, [r3, #0]
 8016372:	2b00      	cmp	r3, #0
 8016374:	d00c      	beq.n	8016390 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	8b5b      	ldrh	r3, [r3, #26]
 801637a:	f043 0302 	orr.w	r3, r3, #2
 801637e:	b29a      	uxth	r2, r3
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016384:	6878      	ldr	r0, [r7, #4]
 8016386:	f002 fcfd 	bl	8018d84 <tcp_output>
  }
  return;
 801638a:	e001      	b.n	8016390 <tcp_timewait_input+0xc0>
    return;
 801638c:	bf00      	nop
 801638e:	e000      	b.n	8016392 <tcp_timewait_input+0xc2>
  return;
 8016390:	bf00      	nop
}
 8016392:	3708      	adds	r7, #8
 8016394:	46bd      	mov	sp, r7
 8016396:	bd80      	pop	{r7, pc}
 8016398:	20079138 	.word	0x20079138
 801639c:	08022f64 	.word	0x08022f64
 80163a0:	0802317c 	.word	0x0802317c
 80163a4:	08022fb0 	.word	0x08022fb0
 80163a8:	2007912c 	.word	0x2007912c
 80163ac:	20079130 	.word	0x20079130
 80163b0:	20079136 	.word	0x20079136
 80163b4:	2007911c 	.word	0x2007911c
 80163b8:	20057dc0 	.word	0x20057dc0
 80163bc:	20057dc4 	.word	0x20057dc4
 80163c0:	200790f4 	.word	0x200790f4

080163c4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80163c4:	b590      	push	{r4, r7, lr}
 80163c6:	b08d      	sub	sp, #52	; 0x34
 80163c8:	af04      	add	r7, sp, #16
 80163ca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80163cc:	2300      	movs	r3, #0
 80163ce:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80163d0:	2300      	movs	r3, #0
 80163d2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d106      	bne.n	80163e8 <tcp_process+0x24>
 80163da:	4b9d      	ldr	r3, [pc, #628]	; (8016650 <tcp_process+0x28c>)
 80163dc:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80163e0:	499c      	ldr	r1, [pc, #624]	; (8016654 <tcp_process+0x290>)
 80163e2:	489d      	ldr	r0, [pc, #628]	; (8016658 <tcp_process+0x294>)
 80163e4:	f008 f9c6 	bl	801e774 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80163e8:	4b9c      	ldr	r3, [pc, #624]	; (801665c <tcp_process+0x298>)
 80163ea:	781b      	ldrb	r3, [r3, #0]
 80163ec:	f003 0304 	and.w	r3, r3, #4
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d04e      	beq.n	8016492 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	7d1b      	ldrb	r3, [r3, #20]
 80163f8:	2b02      	cmp	r3, #2
 80163fa:	d108      	bne.n	801640e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016400:	4b97      	ldr	r3, [pc, #604]	; (8016660 <tcp_process+0x29c>)
 8016402:	681b      	ldr	r3, [r3, #0]
 8016404:	429a      	cmp	r2, r3
 8016406:	d123      	bne.n	8016450 <tcp_process+0x8c>
        acceptable = 1;
 8016408:	2301      	movs	r3, #1
 801640a:	76fb      	strb	r3, [r7, #27]
 801640c:	e020      	b.n	8016450 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016412:	4b94      	ldr	r3, [pc, #592]	; (8016664 <tcp_process+0x2a0>)
 8016414:	681b      	ldr	r3, [r3, #0]
 8016416:	429a      	cmp	r2, r3
 8016418:	d102      	bne.n	8016420 <tcp_process+0x5c>
        acceptable = 1;
 801641a:	2301      	movs	r3, #1
 801641c:	76fb      	strb	r3, [r7, #27]
 801641e:	e017      	b.n	8016450 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016420:	4b90      	ldr	r3, [pc, #576]	; (8016664 <tcp_process+0x2a0>)
 8016422:	681a      	ldr	r2, [r3, #0]
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016428:	1ad3      	subs	r3, r2, r3
 801642a:	2b00      	cmp	r3, #0
 801642c:	db10      	blt.n	8016450 <tcp_process+0x8c>
 801642e:	4b8d      	ldr	r3, [pc, #564]	; (8016664 <tcp_process+0x2a0>)
 8016430:	681a      	ldr	r2, [r3, #0]
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016436:	6879      	ldr	r1, [r7, #4]
 8016438:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801643a:	440b      	add	r3, r1
 801643c:	1ad3      	subs	r3, r2, r3
 801643e:	2b00      	cmp	r3, #0
 8016440:	dc06      	bgt.n	8016450 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	8b5b      	ldrh	r3, [r3, #26]
 8016446:	f043 0302 	orr.w	r3, r3, #2
 801644a:	b29a      	uxth	r2, r3
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016450:	7efb      	ldrb	r3, [r7, #27]
 8016452:	2b00      	cmp	r3, #0
 8016454:	d01b      	beq.n	801648e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	7d1b      	ldrb	r3, [r3, #20]
 801645a:	2b00      	cmp	r3, #0
 801645c:	d106      	bne.n	801646c <tcp_process+0xa8>
 801645e:	4b7c      	ldr	r3, [pc, #496]	; (8016650 <tcp_process+0x28c>)
 8016460:	f44f 724e 	mov.w	r2, #824	; 0x338
 8016464:	4980      	ldr	r1, [pc, #512]	; (8016668 <tcp_process+0x2a4>)
 8016466:	487c      	ldr	r0, [pc, #496]	; (8016658 <tcp_process+0x294>)
 8016468:	f008 f984 	bl	801e774 <iprintf>
      recv_flags |= TF_RESET;
 801646c:	4b7f      	ldr	r3, [pc, #508]	; (801666c <tcp_process+0x2a8>)
 801646e:	781b      	ldrb	r3, [r3, #0]
 8016470:	f043 0308 	orr.w	r3, r3, #8
 8016474:	b2da      	uxtb	r2, r3
 8016476:	4b7d      	ldr	r3, [pc, #500]	; (801666c <tcp_process+0x2a8>)
 8016478:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	8b5b      	ldrh	r3, [r3, #26]
 801647e:	f023 0301 	bic.w	r3, r3, #1
 8016482:	b29a      	uxth	r2, r3
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016488:	f06f 030d 	mvn.w	r3, #13
 801648c:	e37a      	b.n	8016b84 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801648e:	2300      	movs	r3, #0
 8016490:	e378      	b.n	8016b84 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016492:	4b72      	ldr	r3, [pc, #456]	; (801665c <tcp_process+0x298>)
 8016494:	781b      	ldrb	r3, [r3, #0]
 8016496:	f003 0302 	and.w	r3, r3, #2
 801649a:	2b00      	cmp	r3, #0
 801649c:	d010      	beq.n	80164c0 <tcp_process+0xfc>
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	7d1b      	ldrb	r3, [r3, #20]
 80164a2:	2b02      	cmp	r3, #2
 80164a4:	d00c      	beq.n	80164c0 <tcp_process+0xfc>
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	7d1b      	ldrb	r3, [r3, #20]
 80164aa:	2b03      	cmp	r3, #3
 80164ac:	d008      	beq.n	80164c0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80164ae:	687b      	ldr	r3, [r7, #4]
 80164b0:	8b5b      	ldrh	r3, [r3, #26]
 80164b2:	f043 0302 	orr.w	r3, r3, #2
 80164b6:	b29a      	uxth	r2, r3
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80164bc:	2300      	movs	r3, #0
 80164be:	e361      	b.n	8016b84 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	8b5b      	ldrh	r3, [r3, #26]
 80164c4:	f003 0310 	and.w	r3, r3, #16
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d103      	bne.n	80164d4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80164cc:	4b68      	ldr	r3, [pc, #416]	; (8016670 <tcp_process+0x2ac>)
 80164ce:	681a      	ldr	r2, [r3, #0]
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	2200      	movs	r2, #0
 80164d8:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	2200      	movs	r2, #0
 80164e0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 80164e4:	6878      	ldr	r0, [r7, #4]
 80164e6:	f001 fc2f 	bl	8017d48 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	7d1b      	ldrb	r3, [r3, #20]
 80164ee:	3b02      	subs	r3, #2
 80164f0:	2b07      	cmp	r3, #7
 80164f2:	f200 8337 	bhi.w	8016b64 <tcp_process+0x7a0>
 80164f6:	a201      	add	r2, pc, #4	; (adr r2, 80164fc <tcp_process+0x138>)
 80164f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80164fc:	0801651d 	.word	0x0801651d
 8016500:	0801674d 	.word	0x0801674d
 8016504:	080168c5 	.word	0x080168c5
 8016508:	080168ef 	.word	0x080168ef
 801650c:	08016a13 	.word	0x08016a13
 8016510:	080168c5 	.word	0x080168c5
 8016514:	08016a9f 	.word	0x08016a9f
 8016518:	08016b2f 	.word	0x08016b2f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801651c:	4b4f      	ldr	r3, [pc, #316]	; (801665c <tcp_process+0x298>)
 801651e:	781b      	ldrb	r3, [r3, #0]
 8016520:	f003 0310 	and.w	r3, r3, #16
 8016524:	2b00      	cmp	r3, #0
 8016526:	f000 80e4 	beq.w	80166f2 <tcp_process+0x32e>
 801652a:	4b4c      	ldr	r3, [pc, #304]	; (801665c <tcp_process+0x298>)
 801652c:	781b      	ldrb	r3, [r3, #0]
 801652e:	f003 0302 	and.w	r3, r3, #2
 8016532:	2b00      	cmp	r3, #0
 8016534:	f000 80dd 	beq.w	80166f2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801653c:	1c5a      	adds	r2, r3, #1
 801653e:	4b48      	ldr	r3, [pc, #288]	; (8016660 <tcp_process+0x29c>)
 8016540:	681b      	ldr	r3, [r3, #0]
 8016542:	429a      	cmp	r2, r3
 8016544:	f040 80d5 	bne.w	80166f2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016548:	4b46      	ldr	r3, [pc, #280]	; (8016664 <tcp_process+0x2a0>)
 801654a:	681b      	ldr	r3, [r3, #0]
 801654c:	1c5a      	adds	r2, r3, #1
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801655a:	4b41      	ldr	r3, [pc, #260]	; (8016660 <tcp_process+0x29c>)
 801655c:	681a      	ldr	r2, [r3, #0]
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016562:	4b44      	ldr	r3, [pc, #272]	; (8016674 <tcp_process+0x2b0>)
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	89db      	ldrh	r3, [r3, #14]
 8016568:	b29a      	uxth	r2, r3
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801657c:	4b39      	ldr	r3, [pc, #228]	; (8016664 <tcp_process+0x2a0>)
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	1e5a      	subs	r2, r3, #1
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	2204      	movs	r2, #4
 801658a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	3304      	adds	r3, #4
 8016594:	4618      	mov	r0, r3
 8016596:	f004 ffb3 	bl	801b500 <ip4_route>
 801659a:	4601      	mov	r1, r0
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	3304      	adds	r3, #4
 80165a0:	461a      	mov	r2, r3
 80165a2:	4620      	mov	r0, r4
 80165a4:	f7ff f88c 	bl	80156c0 <tcp_eff_send_mss_netif>
 80165a8:	4603      	mov	r3, r0
 80165aa:	461a      	mov	r2, r3
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165b4:	009a      	lsls	r2, r3, #2
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165ba:	005b      	lsls	r3, r3, #1
 80165bc:	f241 111c 	movw	r1, #4380	; 0x111c
 80165c0:	428b      	cmp	r3, r1
 80165c2:	bf38      	it	cc
 80165c4:	460b      	movcc	r3, r1
 80165c6:	429a      	cmp	r2, r3
 80165c8:	d204      	bcs.n	80165d4 <tcp_process+0x210>
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165ce:	009b      	lsls	r3, r3, #2
 80165d0:	b29b      	uxth	r3, r3
 80165d2:	e00d      	b.n	80165f0 <tcp_process+0x22c>
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165d8:	005b      	lsls	r3, r3, #1
 80165da:	f241 121c 	movw	r2, #4380	; 0x111c
 80165de:	4293      	cmp	r3, r2
 80165e0:	d904      	bls.n	80165ec <tcp_process+0x228>
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165e6:	005b      	lsls	r3, r3, #1
 80165e8:	b29b      	uxth	r3, r3
 80165ea:	e001      	b.n	80165f0 <tcp_process+0x22c>
 80165ec:	f241 131c 	movw	r3, #4380	; 0x111c
 80165f0:	687a      	ldr	r2, [r7, #4]
 80165f2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80165f6:	687b      	ldr	r3, [r7, #4]
 80165f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d106      	bne.n	801660e <tcp_process+0x24a>
 8016600:	4b13      	ldr	r3, [pc, #76]	; (8016650 <tcp_process+0x28c>)
 8016602:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8016606:	491c      	ldr	r1, [pc, #112]	; (8016678 <tcp_process+0x2b4>)
 8016608:	4813      	ldr	r0, [pc, #76]	; (8016658 <tcp_process+0x294>)
 801660a:	f008 f8b3 	bl	801e774 <iprintf>
        --pcb->snd_queuelen;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016614:	3b01      	subs	r3, #1
 8016616:	b29a      	uxth	r2, r3
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016622:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8016624:	69fb      	ldr	r3, [r7, #28]
 8016626:	2b00      	cmp	r3, #0
 8016628:	d12a      	bne.n	8016680 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801662e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8016630:	69fb      	ldr	r3, [r7, #28]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d106      	bne.n	8016644 <tcp_process+0x280>
 8016636:	4b06      	ldr	r3, [pc, #24]	; (8016650 <tcp_process+0x28c>)
 8016638:	f44f 725d 	mov.w	r2, #884	; 0x374
 801663c:	490f      	ldr	r1, [pc, #60]	; (801667c <tcp_process+0x2b8>)
 801663e:	4806      	ldr	r0, [pc, #24]	; (8016658 <tcp_process+0x294>)
 8016640:	f008 f898 	bl	801e774 <iprintf>
          pcb->unsent = rseg->next;
 8016644:	69fb      	ldr	r3, [r7, #28]
 8016646:	681a      	ldr	r2, [r3, #0]
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	66da      	str	r2, [r3, #108]	; 0x6c
 801664c:	e01c      	b.n	8016688 <tcp_process+0x2c4>
 801664e:	bf00      	nop
 8016650:	08022f64 	.word	0x08022f64
 8016654:	0802319c 	.word	0x0802319c
 8016658:	08022fb0 	.word	0x08022fb0
 801665c:	20079138 	.word	0x20079138
 8016660:	20079130 	.word	0x20079130
 8016664:	2007912c 	.word	0x2007912c
 8016668:	080231b8 	.word	0x080231b8
 801666c:	20079139 	.word	0x20079139
 8016670:	200790f4 	.word	0x200790f4
 8016674:	2007911c 	.word	0x2007911c
 8016678:	080231d8 	.word	0x080231d8
 801667c:	080231f0 	.word	0x080231f0
        } else {
          pcb->unacked = rseg->next;
 8016680:	69fb      	ldr	r3, [r7, #28]
 8016682:	681a      	ldr	r2, [r3, #0]
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8016688:	69f8      	ldr	r0, [r7, #28]
 801668a:	f7fe fc6c 	bl	8014f66 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016692:	2b00      	cmp	r3, #0
 8016694:	d104      	bne.n	80166a0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801669c:	861a      	strh	r2, [r3, #48]	; 0x30
 801669e:	e006      	b.n	80166ae <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2200      	movs	r2, #0
 80166a4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	2200      	movs	r2, #0
 80166aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d00a      	beq.n	80166ce <tcp_process+0x30a>
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80166be:	687a      	ldr	r2, [r7, #4]
 80166c0:	6910      	ldr	r0, [r2, #16]
 80166c2:	2200      	movs	r2, #0
 80166c4:	6879      	ldr	r1, [r7, #4]
 80166c6:	4798      	blx	r3
 80166c8:	4603      	mov	r3, r0
 80166ca:	76bb      	strb	r3, [r7, #26]
 80166cc:	e001      	b.n	80166d2 <tcp_process+0x30e>
 80166ce:	2300      	movs	r3, #0
 80166d0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80166d2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80166d6:	f113 0f0d 	cmn.w	r3, #13
 80166da:	d102      	bne.n	80166e2 <tcp_process+0x31e>
          return ERR_ABRT;
 80166dc:	f06f 030c 	mvn.w	r3, #12
 80166e0:	e250      	b.n	8016b84 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	8b5b      	ldrh	r3, [r3, #26]
 80166e6:	f043 0302 	orr.w	r3, r3, #2
 80166ea:	b29a      	uxth	r2, r3
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80166f0:	e23a      	b.n	8016b68 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80166f2:	4b98      	ldr	r3, [pc, #608]	; (8016954 <tcp_process+0x590>)
 80166f4:	781b      	ldrb	r3, [r3, #0]
 80166f6:	f003 0310 	and.w	r3, r3, #16
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	f000 8234 	beq.w	8016b68 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016700:	4b95      	ldr	r3, [pc, #596]	; (8016958 <tcp_process+0x594>)
 8016702:	6819      	ldr	r1, [r3, #0]
 8016704:	4b95      	ldr	r3, [pc, #596]	; (801695c <tcp_process+0x598>)
 8016706:	881b      	ldrh	r3, [r3, #0]
 8016708:	461a      	mov	r2, r3
 801670a:	4b95      	ldr	r3, [pc, #596]	; (8016960 <tcp_process+0x59c>)
 801670c:	681b      	ldr	r3, [r3, #0]
 801670e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016710:	4b94      	ldr	r3, [pc, #592]	; (8016964 <tcp_process+0x5a0>)
 8016712:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016714:	885b      	ldrh	r3, [r3, #2]
 8016716:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016718:	4a92      	ldr	r2, [pc, #584]	; (8016964 <tcp_process+0x5a0>)
 801671a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801671c:	8812      	ldrh	r2, [r2, #0]
 801671e:	b292      	uxth	r2, r2
 8016720:	9202      	str	r2, [sp, #8]
 8016722:	9301      	str	r3, [sp, #4]
 8016724:	4b90      	ldr	r3, [pc, #576]	; (8016968 <tcp_process+0x5a4>)
 8016726:	9300      	str	r3, [sp, #0]
 8016728:	4b90      	ldr	r3, [pc, #576]	; (801696c <tcp_process+0x5a8>)
 801672a:	4602      	mov	r2, r0
 801672c:	6878      	ldr	r0, [r7, #4]
 801672e:	f003 f8dd 	bl	80198ec <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016738:	2b05      	cmp	r3, #5
 801673a:	f200 8215 	bhi.w	8016b68 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	2200      	movs	r2, #0
 8016742:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8016744:	6878      	ldr	r0, [r7, #4]
 8016746:	f002 fea7 	bl	8019498 <tcp_rexmit_rto>
      break;
 801674a:	e20d      	b.n	8016b68 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801674c:	4b81      	ldr	r3, [pc, #516]	; (8016954 <tcp_process+0x590>)
 801674e:	781b      	ldrb	r3, [r3, #0]
 8016750:	f003 0310 	and.w	r3, r3, #16
 8016754:	2b00      	cmp	r3, #0
 8016756:	f000 80a1 	beq.w	801689c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801675a:	4b7f      	ldr	r3, [pc, #508]	; (8016958 <tcp_process+0x594>)
 801675c:	681a      	ldr	r2, [r3, #0]
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016762:	1ad3      	subs	r3, r2, r3
 8016764:	3b01      	subs	r3, #1
 8016766:	2b00      	cmp	r3, #0
 8016768:	db7e      	blt.n	8016868 <tcp_process+0x4a4>
 801676a:	4b7b      	ldr	r3, [pc, #492]	; (8016958 <tcp_process+0x594>)
 801676c:	681a      	ldr	r2, [r3, #0]
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016772:	1ad3      	subs	r3, r2, r3
 8016774:	2b00      	cmp	r3, #0
 8016776:	dc77      	bgt.n	8016868 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	2204      	movs	r2, #4
 801677c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016782:	2b00      	cmp	r3, #0
 8016784:	d102      	bne.n	801678c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016786:	23fa      	movs	r3, #250	; 0xfa
 8016788:	76bb      	strb	r3, [r7, #26]
 801678a:	e01d      	b.n	80167c8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016790:	699b      	ldr	r3, [r3, #24]
 8016792:	2b00      	cmp	r3, #0
 8016794:	d106      	bne.n	80167a4 <tcp_process+0x3e0>
 8016796:	4b76      	ldr	r3, [pc, #472]	; (8016970 <tcp_process+0x5ac>)
 8016798:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801679c:	4975      	ldr	r1, [pc, #468]	; (8016974 <tcp_process+0x5b0>)
 801679e:	4876      	ldr	r0, [pc, #472]	; (8016978 <tcp_process+0x5b4>)
 80167a0:	f007 ffe8 	bl	801e774 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80167a8:	699b      	ldr	r3, [r3, #24]
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d00a      	beq.n	80167c4 <tcp_process+0x400>
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80167b2:	699b      	ldr	r3, [r3, #24]
 80167b4:	687a      	ldr	r2, [r7, #4]
 80167b6:	6910      	ldr	r0, [r2, #16]
 80167b8:	2200      	movs	r2, #0
 80167ba:	6879      	ldr	r1, [r7, #4]
 80167bc:	4798      	blx	r3
 80167be:	4603      	mov	r3, r0
 80167c0:	76bb      	strb	r3, [r7, #26]
 80167c2:	e001      	b.n	80167c8 <tcp_process+0x404>
 80167c4:	23f0      	movs	r3, #240	; 0xf0
 80167c6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80167c8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d00a      	beq.n	80167e6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80167d0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80167d4:	f113 0f0d 	cmn.w	r3, #13
 80167d8:	d002      	beq.n	80167e0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80167da:	6878      	ldr	r0, [r7, #4]
 80167dc:	f7fd fce2 	bl	80141a4 <tcp_abort>
            }
            return ERR_ABRT;
 80167e0:	f06f 030c 	mvn.w	r3, #12
 80167e4:	e1ce      	b.n	8016b84 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80167e6:	6878      	ldr	r0, [r7, #4]
 80167e8:	f000 fae0 	bl	8016dac <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80167ec:	4b63      	ldr	r3, [pc, #396]	; (801697c <tcp_process+0x5b8>)
 80167ee:	881b      	ldrh	r3, [r3, #0]
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d005      	beq.n	8016800 <tcp_process+0x43c>
            recv_acked--;
 80167f4:	4b61      	ldr	r3, [pc, #388]	; (801697c <tcp_process+0x5b8>)
 80167f6:	881b      	ldrh	r3, [r3, #0]
 80167f8:	3b01      	subs	r3, #1
 80167fa:	b29a      	uxth	r2, r3
 80167fc:	4b5f      	ldr	r3, [pc, #380]	; (801697c <tcp_process+0x5b8>)
 80167fe:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016804:	009a      	lsls	r2, r3, #2
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801680a:	005b      	lsls	r3, r3, #1
 801680c:	f241 111c 	movw	r1, #4380	; 0x111c
 8016810:	428b      	cmp	r3, r1
 8016812:	bf38      	it	cc
 8016814:	460b      	movcc	r3, r1
 8016816:	429a      	cmp	r2, r3
 8016818:	d204      	bcs.n	8016824 <tcp_process+0x460>
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801681e:	009b      	lsls	r3, r3, #2
 8016820:	b29b      	uxth	r3, r3
 8016822:	e00d      	b.n	8016840 <tcp_process+0x47c>
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016828:	005b      	lsls	r3, r3, #1
 801682a:	f241 121c 	movw	r2, #4380	; 0x111c
 801682e:	4293      	cmp	r3, r2
 8016830:	d904      	bls.n	801683c <tcp_process+0x478>
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016836:	005b      	lsls	r3, r3, #1
 8016838:	b29b      	uxth	r3, r3
 801683a:	e001      	b.n	8016840 <tcp_process+0x47c>
 801683c:	f241 131c 	movw	r3, #4380	; 0x111c
 8016840:	687a      	ldr	r2, [r7, #4]
 8016842:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8016846:	4b4e      	ldr	r3, [pc, #312]	; (8016980 <tcp_process+0x5bc>)
 8016848:	781b      	ldrb	r3, [r3, #0]
 801684a:	f003 0320 	and.w	r3, r3, #32
 801684e:	2b00      	cmp	r3, #0
 8016850:	d037      	beq.n	80168c2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	8b5b      	ldrh	r3, [r3, #26]
 8016856:	f043 0302 	orr.w	r3, r3, #2
 801685a:	b29a      	uxth	r2, r3
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	2207      	movs	r2, #7
 8016864:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016866:	e02c      	b.n	80168c2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016868:	4b3b      	ldr	r3, [pc, #236]	; (8016958 <tcp_process+0x594>)
 801686a:	6819      	ldr	r1, [r3, #0]
 801686c:	4b3b      	ldr	r3, [pc, #236]	; (801695c <tcp_process+0x598>)
 801686e:	881b      	ldrh	r3, [r3, #0]
 8016870:	461a      	mov	r2, r3
 8016872:	4b3b      	ldr	r3, [pc, #236]	; (8016960 <tcp_process+0x59c>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016878:	4b3a      	ldr	r3, [pc, #232]	; (8016964 <tcp_process+0x5a0>)
 801687a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801687c:	885b      	ldrh	r3, [r3, #2]
 801687e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016880:	4a38      	ldr	r2, [pc, #224]	; (8016964 <tcp_process+0x5a0>)
 8016882:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016884:	8812      	ldrh	r2, [r2, #0]
 8016886:	b292      	uxth	r2, r2
 8016888:	9202      	str	r2, [sp, #8]
 801688a:	9301      	str	r3, [sp, #4]
 801688c:	4b36      	ldr	r3, [pc, #216]	; (8016968 <tcp_process+0x5a4>)
 801688e:	9300      	str	r3, [sp, #0]
 8016890:	4b36      	ldr	r3, [pc, #216]	; (801696c <tcp_process+0x5a8>)
 8016892:	4602      	mov	r2, r0
 8016894:	6878      	ldr	r0, [r7, #4]
 8016896:	f003 f829 	bl	80198ec <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801689a:	e167      	b.n	8016b6c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801689c:	4b2d      	ldr	r3, [pc, #180]	; (8016954 <tcp_process+0x590>)
 801689e:	781b      	ldrb	r3, [r3, #0]
 80168a0:	f003 0302 	and.w	r3, r3, #2
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	f000 8161 	beq.w	8016b6c <tcp_process+0x7a8>
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168ae:	1e5a      	subs	r2, r3, #1
 80168b0:	4b2b      	ldr	r3, [pc, #172]	; (8016960 <tcp_process+0x59c>)
 80168b2:	681b      	ldr	r3, [r3, #0]
 80168b4:	429a      	cmp	r2, r3
 80168b6:	f040 8159 	bne.w	8016b6c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80168ba:	6878      	ldr	r0, [r7, #4]
 80168bc:	f002 fe0e 	bl	80194dc <tcp_rexmit>
      break;
 80168c0:	e154      	b.n	8016b6c <tcp_process+0x7a8>
 80168c2:	e153      	b.n	8016b6c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80168c4:	6878      	ldr	r0, [r7, #4]
 80168c6:	f000 fa71 	bl	8016dac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80168ca:	4b2d      	ldr	r3, [pc, #180]	; (8016980 <tcp_process+0x5bc>)
 80168cc:	781b      	ldrb	r3, [r3, #0]
 80168ce:	f003 0320 	and.w	r3, r3, #32
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	f000 814c 	beq.w	8016b70 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	8b5b      	ldrh	r3, [r3, #26]
 80168dc:	f043 0302 	orr.w	r3, r3, #2
 80168e0:	b29a      	uxth	r2, r3
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	2207      	movs	r2, #7
 80168ea:	751a      	strb	r2, [r3, #20]
      }
      break;
 80168ec:	e140      	b.n	8016b70 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80168ee:	6878      	ldr	r0, [r7, #4]
 80168f0:	f000 fa5c 	bl	8016dac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80168f4:	4b22      	ldr	r3, [pc, #136]	; (8016980 <tcp_process+0x5bc>)
 80168f6:	781b      	ldrb	r3, [r3, #0]
 80168f8:	f003 0320 	and.w	r3, r3, #32
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d071      	beq.n	80169e4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016900:	4b14      	ldr	r3, [pc, #80]	; (8016954 <tcp_process+0x590>)
 8016902:	781b      	ldrb	r3, [r3, #0]
 8016904:	f003 0310 	and.w	r3, r3, #16
 8016908:	2b00      	cmp	r3, #0
 801690a:	d060      	beq.n	80169ce <tcp_process+0x60a>
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016910:	4b11      	ldr	r3, [pc, #68]	; (8016958 <tcp_process+0x594>)
 8016912:	681b      	ldr	r3, [r3, #0]
 8016914:	429a      	cmp	r2, r3
 8016916:	d15a      	bne.n	80169ce <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801691c:	2b00      	cmp	r3, #0
 801691e:	d156      	bne.n	80169ce <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	8b5b      	ldrh	r3, [r3, #26]
 8016924:	f043 0302 	orr.w	r3, r3, #2
 8016928:	b29a      	uxth	r2, r3
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801692e:	6878      	ldr	r0, [r7, #4]
 8016930:	f7fe fdbc 	bl	80154ac <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016934:	4b13      	ldr	r3, [pc, #76]	; (8016984 <tcp_process+0x5c0>)
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	687a      	ldr	r2, [r7, #4]
 801693a:	429a      	cmp	r2, r3
 801693c:	d105      	bne.n	801694a <tcp_process+0x586>
 801693e:	4b11      	ldr	r3, [pc, #68]	; (8016984 <tcp_process+0x5c0>)
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	68db      	ldr	r3, [r3, #12]
 8016944:	4a0f      	ldr	r2, [pc, #60]	; (8016984 <tcp_process+0x5c0>)
 8016946:	6013      	str	r3, [r2, #0]
 8016948:	e02e      	b.n	80169a8 <tcp_process+0x5e4>
 801694a:	4b0e      	ldr	r3, [pc, #56]	; (8016984 <tcp_process+0x5c0>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	617b      	str	r3, [r7, #20]
 8016950:	e027      	b.n	80169a2 <tcp_process+0x5de>
 8016952:	bf00      	nop
 8016954:	20079138 	.word	0x20079138
 8016958:	20079130 	.word	0x20079130
 801695c:	20079136 	.word	0x20079136
 8016960:	2007912c 	.word	0x2007912c
 8016964:	2007911c 	.word	0x2007911c
 8016968:	20057dc0 	.word	0x20057dc0
 801696c:	20057dc4 	.word	0x20057dc4
 8016970:	08022f64 	.word	0x08022f64
 8016974:	08023204 	.word	0x08023204
 8016978:	08022fb0 	.word	0x08022fb0
 801697c:	20079134 	.word	0x20079134
 8016980:	20079139 	.word	0x20079139
 8016984:	20079100 	.word	0x20079100
 8016988:	697b      	ldr	r3, [r7, #20]
 801698a:	68db      	ldr	r3, [r3, #12]
 801698c:	687a      	ldr	r2, [r7, #4]
 801698e:	429a      	cmp	r2, r3
 8016990:	d104      	bne.n	801699c <tcp_process+0x5d8>
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	68da      	ldr	r2, [r3, #12]
 8016996:	697b      	ldr	r3, [r7, #20]
 8016998:	60da      	str	r2, [r3, #12]
 801699a:	e005      	b.n	80169a8 <tcp_process+0x5e4>
 801699c:	697b      	ldr	r3, [r7, #20]
 801699e:	68db      	ldr	r3, [r3, #12]
 80169a0:	617b      	str	r3, [r7, #20]
 80169a2:	697b      	ldr	r3, [r7, #20]
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d1ef      	bne.n	8016988 <tcp_process+0x5c4>
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	2200      	movs	r2, #0
 80169ac:	60da      	str	r2, [r3, #12]
 80169ae:	4b77      	ldr	r3, [pc, #476]	; (8016b8c <tcp_process+0x7c8>)
 80169b0:	2201      	movs	r2, #1
 80169b2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	220a      	movs	r2, #10
 80169b8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80169ba:	4b75      	ldr	r3, [pc, #468]	; (8016b90 <tcp_process+0x7cc>)
 80169bc:	681a      	ldr	r2, [r3, #0]
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	60da      	str	r2, [r3, #12]
 80169c2:	4a73      	ldr	r2, [pc, #460]	; (8016b90 <tcp_process+0x7cc>)
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	6013      	str	r3, [r2, #0]
 80169c8:	f003 f952 	bl	8019c70 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80169cc:	e0d2      	b.n	8016b74 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	8b5b      	ldrh	r3, [r3, #26]
 80169d2:	f043 0302 	orr.w	r3, r3, #2
 80169d6:	b29a      	uxth	r2, r3
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	2208      	movs	r2, #8
 80169e0:	751a      	strb	r2, [r3, #20]
      break;
 80169e2:	e0c7      	b.n	8016b74 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80169e4:	4b6b      	ldr	r3, [pc, #428]	; (8016b94 <tcp_process+0x7d0>)
 80169e6:	781b      	ldrb	r3, [r3, #0]
 80169e8:	f003 0310 	and.w	r3, r3, #16
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	f000 80c1 	beq.w	8016b74 <tcp_process+0x7b0>
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80169f6:	4b68      	ldr	r3, [pc, #416]	; (8016b98 <tcp_process+0x7d4>)
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	429a      	cmp	r2, r3
 80169fc:	f040 80ba 	bne.w	8016b74 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	f040 80b5 	bne.w	8016b74 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	2206      	movs	r2, #6
 8016a0e:	751a      	strb	r2, [r3, #20]
      break;
 8016a10:	e0b0      	b.n	8016b74 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016a12:	6878      	ldr	r0, [r7, #4]
 8016a14:	f000 f9ca 	bl	8016dac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016a18:	4b60      	ldr	r3, [pc, #384]	; (8016b9c <tcp_process+0x7d8>)
 8016a1a:	781b      	ldrb	r3, [r3, #0]
 8016a1c:	f003 0320 	and.w	r3, r3, #32
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	f000 80a9 	beq.w	8016b78 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	8b5b      	ldrh	r3, [r3, #26]
 8016a2a:	f043 0302 	orr.w	r3, r3, #2
 8016a2e:	b29a      	uxth	r2, r3
 8016a30:	687b      	ldr	r3, [r7, #4]
 8016a32:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016a34:	6878      	ldr	r0, [r7, #4]
 8016a36:	f7fe fd39 	bl	80154ac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016a3a:	4b59      	ldr	r3, [pc, #356]	; (8016ba0 <tcp_process+0x7dc>)
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	687a      	ldr	r2, [r7, #4]
 8016a40:	429a      	cmp	r2, r3
 8016a42:	d105      	bne.n	8016a50 <tcp_process+0x68c>
 8016a44:	4b56      	ldr	r3, [pc, #344]	; (8016ba0 <tcp_process+0x7dc>)
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	68db      	ldr	r3, [r3, #12]
 8016a4a:	4a55      	ldr	r2, [pc, #340]	; (8016ba0 <tcp_process+0x7dc>)
 8016a4c:	6013      	str	r3, [r2, #0]
 8016a4e:	e013      	b.n	8016a78 <tcp_process+0x6b4>
 8016a50:	4b53      	ldr	r3, [pc, #332]	; (8016ba0 <tcp_process+0x7dc>)
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	613b      	str	r3, [r7, #16]
 8016a56:	e00c      	b.n	8016a72 <tcp_process+0x6ae>
 8016a58:	693b      	ldr	r3, [r7, #16]
 8016a5a:	68db      	ldr	r3, [r3, #12]
 8016a5c:	687a      	ldr	r2, [r7, #4]
 8016a5e:	429a      	cmp	r2, r3
 8016a60:	d104      	bne.n	8016a6c <tcp_process+0x6a8>
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	68da      	ldr	r2, [r3, #12]
 8016a66:	693b      	ldr	r3, [r7, #16]
 8016a68:	60da      	str	r2, [r3, #12]
 8016a6a:	e005      	b.n	8016a78 <tcp_process+0x6b4>
 8016a6c:	693b      	ldr	r3, [r7, #16]
 8016a6e:	68db      	ldr	r3, [r3, #12]
 8016a70:	613b      	str	r3, [r7, #16]
 8016a72:	693b      	ldr	r3, [r7, #16]
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d1ef      	bne.n	8016a58 <tcp_process+0x694>
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	2200      	movs	r2, #0
 8016a7c:	60da      	str	r2, [r3, #12]
 8016a7e:	4b43      	ldr	r3, [pc, #268]	; (8016b8c <tcp_process+0x7c8>)
 8016a80:	2201      	movs	r2, #1
 8016a82:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	220a      	movs	r2, #10
 8016a88:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016a8a:	4b41      	ldr	r3, [pc, #260]	; (8016b90 <tcp_process+0x7cc>)
 8016a8c:	681a      	ldr	r2, [r3, #0]
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	60da      	str	r2, [r3, #12]
 8016a92:	4a3f      	ldr	r2, [pc, #252]	; (8016b90 <tcp_process+0x7cc>)
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	6013      	str	r3, [r2, #0]
 8016a98:	f003 f8ea 	bl	8019c70 <tcp_timer_needed>
      }
      break;
 8016a9c:	e06c      	b.n	8016b78 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016a9e:	6878      	ldr	r0, [r7, #4]
 8016aa0:	f000 f984 	bl	8016dac <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016aa4:	4b3b      	ldr	r3, [pc, #236]	; (8016b94 <tcp_process+0x7d0>)
 8016aa6:	781b      	ldrb	r3, [r3, #0]
 8016aa8:	f003 0310 	and.w	r3, r3, #16
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d065      	beq.n	8016b7c <tcp_process+0x7b8>
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016ab4:	4b38      	ldr	r3, [pc, #224]	; (8016b98 <tcp_process+0x7d4>)
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	429a      	cmp	r2, r3
 8016aba:	d15f      	bne.n	8016b7c <tcp_process+0x7b8>
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ac0:	2b00      	cmp	r3, #0
 8016ac2:	d15b      	bne.n	8016b7c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016ac4:	6878      	ldr	r0, [r7, #4]
 8016ac6:	f7fe fcf1 	bl	80154ac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016aca:	4b35      	ldr	r3, [pc, #212]	; (8016ba0 <tcp_process+0x7dc>)
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	687a      	ldr	r2, [r7, #4]
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	d105      	bne.n	8016ae0 <tcp_process+0x71c>
 8016ad4:	4b32      	ldr	r3, [pc, #200]	; (8016ba0 <tcp_process+0x7dc>)
 8016ad6:	681b      	ldr	r3, [r3, #0]
 8016ad8:	68db      	ldr	r3, [r3, #12]
 8016ada:	4a31      	ldr	r2, [pc, #196]	; (8016ba0 <tcp_process+0x7dc>)
 8016adc:	6013      	str	r3, [r2, #0]
 8016ade:	e013      	b.n	8016b08 <tcp_process+0x744>
 8016ae0:	4b2f      	ldr	r3, [pc, #188]	; (8016ba0 <tcp_process+0x7dc>)
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	60fb      	str	r3, [r7, #12]
 8016ae6:	e00c      	b.n	8016b02 <tcp_process+0x73e>
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	68db      	ldr	r3, [r3, #12]
 8016aec:	687a      	ldr	r2, [r7, #4]
 8016aee:	429a      	cmp	r2, r3
 8016af0:	d104      	bne.n	8016afc <tcp_process+0x738>
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	68da      	ldr	r2, [r3, #12]
 8016af6:	68fb      	ldr	r3, [r7, #12]
 8016af8:	60da      	str	r2, [r3, #12]
 8016afa:	e005      	b.n	8016b08 <tcp_process+0x744>
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	68db      	ldr	r3, [r3, #12]
 8016b00:	60fb      	str	r3, [r7, #12]
 8016b02:	68fb      	ldr	r3, [r7, #12]
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	d1ef      	bne.n	8016ae8 <tcp_process+0x724>
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	2200      	movs	r2, #0
 8016b0c:	60da      	str	r2, [r3, #12]
 8016b0e:	4b1f      	ldr	r3, [pc, #124]	; (8016b8c <tcp_process+0x7c8>)
 8016b10:	2201      	movs	r2, #1
 8016b12:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	220a      	movs	r2, #10
 8016b18:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016b1a:	4b1d      	ldr	r3, [pc, #116]	; (8016b90 <tcp_process+0x7cc>)
 8016b1c:	681a      	ldr	r2, [r3, #0]
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	60da      	str	r2, [r3, #12]
 8016b22:	4a1b      	ldr	r2, [pc, #108]	; (8016b90 <tcp_process+0x7cc>)
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	6013      	str	r3, [r2, #0]
 8016b28:	f003 f8a2 	bl	8019c70 <tcp_timer_needed>
      }
      break;
 8016b2c:	e026      	b.n	8016b7c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016b2e:	6878      	ldr	r0, [r7, #4]
 8016b30:	f000 f93c 	bl	8016dac <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016b34:	4b17      	ldr	r3, [pc, #92]	; (8016b94 <tcp_process+0x7d0>)
 8016b36:	781b      	ldrb	r3, [r3, #0]
 8016b38:	f003 0310 	and.w	r3, r3, #16
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d01f      	beq.n	8016b80 <tcp_process+0x7bc>
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016b44:	4b14      	ldr	r3, [pc, #80]	; (8016b98 <tcp_process+0x7d4>)
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d119      	bne.n	8016b80 <tcp_process+0x7bc>
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d115      	bne.n	8016b80 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016b54:	4b11      	ldr	r3, [pc, #68]	; (8016b9c <tcp_process+0x7d8>)
 8016b56:	781b      	ldrb	r3, [r3, #0]
 8016b58:	f043 0310 	orr.w	r3, r3, #16
 8016b5c:	b2da      	uxtb	r2, r3
 8016b5e:	4b0f      	ldr	r3, [pc, #60]	; (8016b9c <tcp_process+0x7d8>)
 8016b60:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016b62:	e00d      	b.n	8016b80 <tcp_process+0x7bc>
    default:
      break;
 8016b64:	bf00      	nop
 8016b66:	e00c      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b68:	bf00      	nop
 8016b6a:	e00a      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b6c:	bf00      	nop
 8016b6e:	e008      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b70:	bf00      	nop
 8016b72:	e006      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b74:	bf00      	nop
 8016b76:	e004      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b78:	bf00      	nop
 8016b7a:	e002      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b7c:	bf00      	nop
 8016b7e:	e000      	b.n	8016b82 <tcp_process+0x7be>
      break;
 8016b80:	bf00      	nop
  }
  return ERR_OK;
 8016b82:	2300      	movs	r3, #0
}
 8016b84:	4618      	mov	r0, r3
 8016b86:	3724      	adds	r7, #36	; 0x24
 8016b88:	46bd      	mov	sp, r7
 8016b8a:	bd90      	pop	{r4, r7, pc}
 8016b8c:	20079108 	.word	0x20079108
 8016b90:	20079104 	.word	0x20079104
 8016b94:	20079138 	.word	0x20079138
 8016b98:	20079130 	.word	0x20079130
 8016b9c:	20079139 	.word	0x20079139
 8016ba0:	20079100 	.word	0x20079100

08016ba4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016ba4:	b590      	push	{r4, r7, lr}
 8016ba6:	b085      	sub	sp, #20
 8016ba8:	af00      	add	r7, sp, #0
 8016baa:	6078      	str	r0, [r7, #4]
 8016bac:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d106      	bne.n	8016bc2 <tcp_oos_insert_segment+0x1e>
 8016bb4:	4b3b      	ldr	r3, [pc, #236]	; (8016ca4 <tcp_oos_insert_segment+0x100>)
 8016bb6:	f240 421f 	movw	r2, #1055	; 0x41f
 8016bba:	493b      	ldr	r1, [pc, #236]	; (8016ca8 <tcp_oos_insert_segment+0x104>)
 8016bbc:	483b      	ldr	r0, [pc, #236]	; (8016cac <tcp_oos_insert_segment+0x108>)
 8016bbe:	f007 fdd9 	bl	801e774 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	68db      	ldr	r3, [r3, #12]
 8016bc6:	899b      	ldrh	r3, [r3, #12]
 8016bc8:	b29b      	uxth	r3, r3
 8016bca:	4618      	mov	r0, r3
 8016bcc:	f7fb f8fe 	bl	8011dcc <lwip_htons>
 8016bd0:	4603      	mov	r3, r0
 8016bd2:	b2db      	uxtb	r3, r3
 8016bd4:	f003 0301 	and.w	r3, r3, #1
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d028      	beq.n	8016c2e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016bdc:	6838      	ldr	r0, [r7, #0]
 8016bde:	f7fe f9ad 	bl	8014f3c <tcp_segs_free>
    next = NULL;
 8016be2:	2300      	movs	r3, #0
 8016be4:	603b      	str	r3, [r7, #0]
 8016be6:	e056      	b.n	8016c96 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016be8:	683b      	ldr	r3, [r7, #0]
 8016bea:	68db      	ldr	r3, [r3, #12]
 8016bec:	899b      	ldrh	r3, [r3, #12]
 8016bee:	b29b      	uxth	r3, r3
 8016bf0:	4618      	mov	r0, r3
 8016bf2:	f7fb f8eb 	bl	8011dcc <lwip_htons>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	b2db      	uxtb	r3, r3
 8016bfa:	f003 0301 	and.w	r3, r3, #1
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d00d      	beq.n	8016c1e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	68db      	ldr	r3, [r3, #12]
 8016c06:	899b      	ldrh	r3, [r3, #12]
 8016c08:	b29c      	uxth	r4, r3
 8016c0a:	2001      	movs	r0, #1
 8016c0c:	f7fb f8de 	bl	8011dcc <lwip_htons>
 8016c10:	4603      	mov	r3, r0
 8016c12:	461a      	mov	r2, r3
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	68db      	ldr	r3, [r3, #12]
 8016c18:	4322      	orrs	r2, r4
 8016c1a:	b292      	uxth	r2, r2
 8016c1c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016c1e:	683b      	ldr	r3, [r7, #0]
 8016c20:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016c22:	683b      	ldr	r3, [r7, #0]
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8016c28:	68f8      	ldr	r0, [r7, #12]
 8016c2a:	f7fe f99c 	bl	8014f66 <tcp_seg_free>
    while (next &&
 8016c2e:	683b      	ldr	r3, [r7, #0]
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d00e      	beq.n	8016c52 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	891b      	ldrh	r3, [r3, #8]
 8016c38:	461a      	mov	r2, r3
 8016c3a:	4b1d      	ldr	r3, [pc, #116]	; (8016cb0 <tcp_oos_insert_segment+0x10c>)
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	441a      	add	r2, r3
 8016c40:	683b      	ldr	r3, [r7, #0]
 8016c42:	68db      	ldr	r3, [r3, #12]
 8016c44:	685b      	ldr	r3, [r3, #4]
 8016c46:	6839      	ldr	r1, [r7, #0]
 8016c48:	8909      	ldrh	r1, [r1, #8]
 8016c4a:	440b      	add	r3, r1
 8016c4c:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	daca      	bge.n	8016be8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016c52:	683b      	ldr	r3, [r7, #0]
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d01e      	beq.n	8016c96 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	891b      	ldrh	r3, [r3, #8]
 8016c5c:	461a      	mov	r2, r3
 8016c5e:	4b14      	ldr	r3, [pc, #80]	; (8016cb0 <tcp_oos_insert_segment+0x10c>)
 8016c60:	681b      	ldr	r3, [r3, #0]
 8016c62:	441a      	add	r2, r3
 8016c64:	683b      	ldr	r3, [r7, #0]
 8016c66:	68db      	ldr	r3, [r3, #12]
 8016c68:	685b      	ldr	r3, [r3, #4]
 8016c6a:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	dd12      	ble.n	8016c96 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016c70:	683b      	ldr	r3, [r7, #0]
 8016c72:	68db      	ldr	r3, [r3, #12]
 8016c74:	685b      	ldr	r3, [r3, #4]
 8016c76:	b29a      	uxth	r2, r3
 8016c78:	4b0d      	ldr	r3, [pc, #52]	; (8016cb0 <tcp_oos_insert_segment+0x10c>)
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	b29b      	uxth	r3, r3
 8016c7e:	1ad3      	subs	r3, r2, r3
 8016c80:	b29a      	uxth	r2, r3
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	685a      	ldr	r2, [r3, #4]
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	891b      	ldrh	r3, [r3, #8]
 8016c8e:	4619      	mov	r1, r3
 8016c90:	4610      	mov	r0, r2
 8016c92:	f7fc fb0b 	bl	80132ac <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	683a      	ldr	r2, [r7, #0]
 8016c9a:	601a      	str	r2, [r3, #0]
}
 8016c9c:	bf00      	nop
 8016c9e:	3714      	adds	r7, #20
 8016ca0:	46bd      	mov	sp, r7
 8016ca2:	bd90      	pop	{r4, r7, pc}
 8016ca4:	08022f64 	.word	0x08022f64
 8016ca8:	08023224 	.word	0x08023224
 8016cac:	08022fb0 	.word	0x08022fb0
 8016cb0:	2007912c 	.word	0x2007912c

08016cb4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016cb4:	b5b0      	push	{r4, r5, r7, lr}
 8016cb6:	b086      	sub	sp, #24
 8016cb8:	af00      	add	r7, sp, #0
 8016cba:	60f8      	str	r0, [r7, #12]
 8016cbc:	60b9      	str	r1, [r7, #8]
 8016cbe:	607a      	str	r2, [r7, #4]
 8016cc0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016cc2:	e03e      	b.n	8016d42 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016cc4:	68bb      	ldr	r3, [r7, #8]
 8016cc6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016cc8:	68bb      	ldr	r3, [r7, #8]
 8016cca:	681b      	ldr	r3, [r3, #0]
 8016ccc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016cce:	697b      	ldr	r3, [r7, #20]
 8016cd0:	685b      	ldr	r3, [r3, #4]
 8016cd2:	4618      	mov	r0, r3
 8016cd4:	f7fc fcfc 	bl	80136d0 <pbuf_clen>
 8016cd8:	4603      	mov	r3, r0
 8016cda:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016cdc:	68fb      	ldr	r3, [r7, #12]
 8016cde:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016ce2:	8a7a      	ldrh	r2, [r7, #18]
 8016ce4:	429a      	cmp	r2, r3
 8016ce6:	d906      	bls.n	8016cf6 <tcp_free_acked_segments+0x42>
 8016ce8:	4b2a      	ldr	r3, [pc, #168]	; (8016d94 <tcp_free_acked_segments+0xe0>)
 8016cea:	f240 4257 	movw	r2, #1111	; 0x457
 8016cee:	492a      	ldr	r1, [pc, #168]	; (8016d98 <tcp_free_acked_segments+0xe4>)
 8016cf0:	482a      	ldr	r0, [pc, #168]	; (8016d9c <tcp_free_acked_segments+0xe8>)
 8016cf2:	f007 fd3f 	bl	801e774 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8016cfc:	8a7b      	ldrh	r3, [r7, #18]
 8016cfe:	1ad3      	subs	r3, r2, r3
 8016d00:	b29a      	uxth	r2, r3
 8016d02:	68fb      	ldr	r3, [r7, #12]
 8016d04:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8016d08:	697b      	ldr	r3, [r7, #20]
 8016d0a:	891a      	ldrh	r2, [r3, #8]
 8016d0c:	4b24      	ldr	r3, [pc, #144]	; (8016da0 <tcp_free_acked_segments+0xec>)
 8016d0e:	881b      	ldrh	r3, [r3, #0]
 8016d10:	4413      	add	r3, r2
 8016d12:	b29a      	uxth	r2, r3
 8016d14:	4b22      	ldr	r3, [pc, #136]	; (8016da0 <tcp_free_acked_segments+0xec>)
 8016d16:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8016d18:	6978      	ldr	r0, [r7, #20]
 8016d1a:	f7fe f924 	bl	8014f66 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016d1e:	68fb      	ldr	r3, [r7, #12]
 8016d20:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d00c      	beq.n	8016d42 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8016d28:	68bb      	ldr	r3, [r7, #8]
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	d109      	bne.n	8016d42 <tcp_free_acked_segments+0x8e>
 8016d2e:	683b      	ldr	r3, [r7, #0]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	d106      	bne.n	8016d42 <tcp_free_acked_segments+0x8e>
 8016d34:	4b17      	ldr	r3, [pc, #92]	; (8016d94 <tcp_free_acked_segments+0xe0>)
 8016d36:	f240 4261 	movw	r2, #1121	; 0x461
 8016d3a:	491a      	ldr	r1, [pc, #104]	; (8016da4 <tcp_free_acked_segments+0xf0>)
 8016d3c:	4817      	ldr	r0, [pc, #92]	; (8016d9c <tcp_free_acked_segments+0xe8>)
 8016d3e:	f007 fd19 	bl	801e774 <iprintf>
  while (seg_list != NULL &&
 8016d42:	68bb      	ldr	r3, [r7, #8]
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d020      	beq.n	8016d8a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8016d48:	68bb      	ldr	r3, [r7, #8]
 8016d4a:	68db      	ldr	r3, [r3, #12]
 8016d4c:	685b      	ldr	r3, [r3, #4]
 8016d4e:	4618      	mov	r0, r3
 8016d50:	f7fb f851 	bl	8011df6 <lwip_htonl>
 8016d54:	4604      	mov	r4, r0
 8016d56:	68bb      	ldr	r3, [r7, #8]
 8016d58:	891b      	ldrh	r3, [r3, #8]
 8016d5a:	461d      	mov	r5, r3
 8016d5c:	68bb      	ldr	r3, [r7, #8]
 8016d5e:	68db      	ldr	r3, [r3, #12]
 8016d60:	899b      	ldrh	r3, [r3, #12]
 8016d62:	b29b      	uxth	r3, r3
 8016d64:	4618      	mov	r0, r3
 8016d66:	f7fb f831 	bl	8011dcc <lwip_htons>
 8016d6a:	4603      	mov	r3, r0
 8016d6c:	b2db      	uxtb	r3, r3
 8016d6e:	f003 0303 	and.w	r3, r3, #3
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d001      	beq.n	8016d7a <tcp_free_acked_segments+0xc6>
 8016d76:	2301      	movs	r3, #1
 8016d78:	e000      	b.n	8016d7c <tcp_free_acked_segments+0xc8>
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	442b      	add	r3, r5
 8016d7e:	18e2      	adds	r2, r4, r3
 8016d80:	4b09      	ldr	r3, [pc, #36]	; (8016da8 <tcp_free_acked_segments+0xf4>)
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	dd9c      	ble.n	8016cc4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016d8a:	68bb      	ldr	r3, [r7, #8]
}
 8016d8c:	4618      	mov	r0, r3
 8016d8e:	3718      	adds	r7, #24
 8016d90:	46bd      	mov	sp, r7
 8016d92:	bdb0      	pop	{r4, r5, r7, pc}
 8016d94:	08022f64 	.word	0x08022f64
 8016d98:	0802324c 	.word	0x0802324c
 8016d9c:	08022fb0 	.word	0x08022fb0
 8016da0:	20079134 	.word	0x20079134
 8016da4:	08023274 	.word	0x08023274
 8016da8:	20079130 	.word	0x20079130

08016dac <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016dac:	b5b0      	push	{r4, r5, r7, lr}
 8016dae:	b094      	sub	sp, #80	; 0x50
 8016db0:	af00      	add	r7, sp, #0
 8016db2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016db4:	2300      	movs	r3, #0
 8016db6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d106      	bne.n	8016dcc <tcp_receive+0x20>
 8016dbe:	4b91      	ldr	r3, [pc, #580]	; (8017004 <tcp_receive+0x258>)
 8016dc0:	f240 427b 	movw	r2, #1147	; 0x47b
 8016dc4:	4990      	ldr	r1, [pc, #576]	; (8017008 <tcp_receive+0x25c>)
 8016dc6:	4891      	ldr	r0, [pc, #580]	; (801700c <tcp_receive+0x260>)
 8016dc8:	f007 fcd4 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	7d1b      	ldrb	r3, [r3, #20]
 8016dd0:	2b03      	cmp	r3, #3
 8016dd2:	d806      	bhi.n	8016de2 <tcp_receive+0x36>
 8016dd4:	4b8b      	ldr	r3, [pc, #556]	; (8017004 <tcp_receive+0x258>)
 8016dd6:	f240 427c 	movw	r2, #1148	; 0x47c
 8016dda:	498d      	ldr	r1, [pc, #564]	; (8017010 <tcp_receive+0x264>)
 8016ddc:	488b      	ldr	r0, [pc, #556]	; (801700c <tcp_receive+0x260>)
 8016dde:	f007 fcc9 	bl	801e774 <iprintf>

  if (flags & TCP_ACK) {
 8016de2:	4b8c      	ldr	r3, [pc, #560]	; (8017014 <tcp_receive+0x268>)
 8016de4:	781b      	ldrb	r3, [r3, #0]
 8016de6:	f003 0310 	and.w	r3, r3, #16
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	f000 8264 	beq.w	80172b8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016df6:	461a      	mov	r2, r3
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016dfc:	4413      	add	r3, r2
 8016dfe:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016e04:	4b84      	ldr	r3, [pc, #528]	; (8017018 <tcp_receive+0x26c>)
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	1ad3      	subs	r3, r2, r3
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	db1b      	blt.n	8016e46 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016e12:	4b81      	ldr	r3, [pc, #516]	; (8017018 <tcp_receive+0x26c>)
 8016e14:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016e16:	429a      	cmp	r2, r3
 8016e18:	d106      	bne.n	8016e28 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016e1e:	4b7f      	ldr	r3, [pc, #508]	; (801701c <tcp_receive+0x270>)
 8016e20:	681b      	ldr	r3, [r3, #0]
 8016e22:	1ad3      	subs	r3, r2, r3
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	db0e      	blt.n	8016e46 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016e2c:	4b7b      	ldr	r3, [pc, #492]	; (801701c <tcp_receive+0x270>)
 8016e2e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016e30:	429a      	cmp	r2, r3
 8016e32:	d125      	bne.n	8016e80 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016e34:	4b7a      	ldr	r3, [pc, #488]	; (8017020 <tcp_receive+0x274>)
 8016e36:	681b      	ldr	r3, [r3, #0]
 8016e38:	89db      	ldrh	r3, [r3, #14]
 8016e3a:	b29a      	uxth	r2, r3
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016e42:	429a      	cmp	r2, r3
 8016e44:	d91c      	bls.n	8016e80 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8016e46:	4b76      	ldr	r3, [pc, #472]	; (8017020 <tcp_receive+0x274>)
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	89db      	ldrh	r3, [r3, #14]
 8016e4c:	b29a      	uxth	r2, r3
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016e60:	429a      	cmp	r2, r3
 8016e62:	d205      	bcs.n	8016e70 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8016e70:	4b69      	ldr	r3, [pc, #420]	; (8017018 <tcp_receive+0x26c>)
 8016e72:	681a      	ldr	r2, [r3, #0]
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8016e78:	4b68      	ldr	r3, [pc, #416]	; (801701c <tcp_receive+0x270>)
 8016e7a:	681a      	ldr	r2, [r3, #0]
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016e80:	4b66      	ldr	r3, [pc, #408]	; (801701c <tcp_receive+0x270>)
 8016e82:	681a      	ldr	r2, [r3, #0]
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016e88:	1ad3      	subs	r3, r2, r3
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	dc58      	bgt.n	8016f40 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016e8e:	4b65      	ldr	r3, [pc, #404]	; (8017024 <tcp_receive+0x278>)
 8016e90:	881b      	ldrh	r3, [r3, #0]
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d14b      	bne.n	8016f2e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016e9a:	687a      	ldr	r2, [r7, #4]
 8016e9c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8016ea0:	4413      	add	r3, r2
 8016ea2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016ea4:	429a      	cmp	r2, r3
 8016ea6:	d142      	bne.n	8016f2e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	db3d      	blt.n	8016f2e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016eb6:	4b59      	ldr	r3, [pc, #356]	; (801701c <tcp_receive+0x270>)
 8016eb8:	681b      	ldr	r3, [r3, #0]
 8016eba:	429a      	cmp	r2, r3
 8016ebc:	d137      	bne.n	8016f2e <tcp_receive+0x182>
              found_dupack = 1;
 8016ebe:	2301      	movs	r3, #1
 8016ec0:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016ec8:	2bff      	cmp	r3, #255	; 0xff
 8016eca:	d007      	beq.n	8016edc <tcp_receive+0x130>
                ++pcb->dupacks;
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016ed2:	3301      	adds	r3, #1
 8016ed4:	b2da      	uxtb	r2, r3
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016ee2:	2b03      	cmp	r3, #3
 8016ee4:	d91b      	bls.n	8016f1e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ef0:	4413      	add	r3, r2
 8016ef2:	b29a      	uxth	r2, r3
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016efa:	429a      	cmp	r2, r3
 8016efc:	d30a      	bcc.n	8016f14 <tcp_receive+0x168>
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016f08:	4413      	add	r3, r2
 8016f0a:	b29a      	uxth	r2, r3
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016f12:	e004      	b.n	8016f1e <tcp_receive+0x172>
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016f1a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016f24:	2b02      	cmp	r3, #2
 8016f26:	d902      	bls.n	8016f2e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8016f28:	6878      	ldr	r0, [r7, #4]
 8016f2a:	f002 fb43 	bl	80195b4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	f040 8161 	bne.w	80171f8 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	2200      	movs	r2, #0
 8016f3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016f3e:	e15b      	b.n	80171f8 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016f40:	4b36      	ldr	r3, [pc, #216]	; (801701c <tcp_receive+0x270>)
 8016f42:	681a      	ldr	r2, [r3, #0]
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f48:	1ad3      	subs	r3, r2, r3
 8016f4a:	3b01      	subs	r3, #1
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	f2c0 814e 	blt.w	80171ee <tcp_receive+0x442>
 8016f52:	4b32      	ldr	r3, [pc, #200]	; (801701c <tcp_receive+0x270>)
 8016f54:	681a      	ldr	r2, [r3, #0]
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016f5a:	1ad3      	subs	r3, r2, r3
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	f300 8146 	bgt.w	80171ee <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	8b5b      	ldrh	r3, [r3, #26]
 8016f66:	f003 0304 	and.w	r3, r3, #4
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d010      	beq.n	8016f90 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	8b5b      	ldrh	r3, [r3, #26]
 8016f72:	f023 0304 	bic.w	r3, r3, #4
 8016f76:	b29a      	uxth	r2, r3
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	2200      	movs	r2, #0
 8016f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016f9e:	10db      	asrs	r3, r3, #3
 8016fa0:	b21b      	sxth	r3, r3
 8016fa2:	b29a      	uxth	r2, r3
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016faa:	b29b      	uxth	r3, r3
 8016fac:	4413      	add	r3, r2
 8016fae:	b29b      	uxth	r3, r3
 8016fb0:	b21a      	sxth	r2, r3
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8016fb8:	4b18      	ldr	r3, [pc, #96]	; (801701c <tcp_receive+0x270>)
 8016fba:	681b      	ldr	r3, [r3, #0]
 8016fbc:	b29a      	uxth	r2, r3
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016fc2:	b29b      	uxth	r3, r3
 8016fc4:	1ad3      	subs	r3, r2, r3
 8016fc6:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	2200      	movs	r2, #0
 8016fcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8016fd0:	4b12      	ldr	r3, [pc, #72]	; (801701c <tcp_receive+0x270>)
 8016fd2:	681a      	ldr	r2, [r3, #0]
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	7d1b      	ldrb	r3, [r3, #20]
 8016fdc:	2b03      	cmp	r3, #3
 8016fde:	f240 8097 	bls.w	8017110 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016fee:	429a      	cmp	r2, r3
 8016ff0:	d245      	bcs.n	801707e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	8b5b      	ldrh	r3, [r3, #26]
 8016ff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d014      	beq.n	8017028 <tcp_receive+0x27c>
 8016ffe:	2301      	movs	r3, #1
 8017000:	e013      	b.n	801702a <tcp_receive+0x27e>
 8017002:	bf00      	nop
 8017004:	08022f64 	.word	0x08022f64
 8017008:	08023294 	.word	0x08023294
 801700c:	08022fb0 	.word	0x08022fb0
 8017010:	080232b0 	.word	0x080232b0
 8017014:	20079138 	.word	0x20079138
 8017018:	2007912c 	.word	0x2007912c
 801701c:	20079130 	.word	0x20079130
 8017020:	2007911c 	.word	0x2007911c
 8017024:	20079136 	.word	0x20079136
 8017028:	2302      	movs	r3, #2
 801702a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801702e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017032:	b29a      	uxth	r2, r3
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017038:	fb12 f303 	smulbb	r3, r2, r3
 801703c:	b29b      	uxth	r3, r3
 801703e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8017040:	4293      	cmp	r3, r2
 8017042:	bf28      	it	cs
 8017044:	4613      	movcs	r3, r2
 8017046:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801704e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017050:	4413      	add	r3, r2
 8017052:	b29a      	uxth	r2, r3
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801705a:	429a      	cmp	r2, r3
 801705c:	d309      	bcc.n	8017072 <tcp_receive+0x2c6>
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017064:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017066:	4413      	add	r3, r2
 8017068:	b29a      	uxth	r2, r3
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017070:	e04e      	b.n	8017110 <tcp_receive+0x364>
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017078:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801707c:	e048      	b.n	8017110 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8017084:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017086:	4413      	add	r3, r2
 8017088:	b29a      	uxth	r2, r3
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8017090:	429a      	cmp	r2, r3
 8017092:	d309      	bcc.n	80170a8 <tcp_receive+0x2fc>
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801709a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801709c:	4413      	add	r3, r2
 801709e:	b29a      	uxth	r2, r3
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80170a6:	e004      	b.n	80170b2 <tcp_receive+0x306>
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80170ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80170be:	429a      	cmp	r2, r3
 80170c0:	d326      	bcc.n	8017110 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80170ce:	1ad3      	subs	r3, r2, r3
 80170d0:	b29a      	uxth	r2, r3
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80170e2:	4413      	add	r3, r2
 80170e4:	b29a      	uxth	r2, r3
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80170ec:	429a      	cmp	r2, r3
 80170ee:	d30a      	bcc.n	8017106 <tcp_receive+0x35a>
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80170fa:	4413      	add	r3, r2
 80170fc:	b29a      	uxth	r2, r3
 80170fe:	687b      	ldr	r3, [r7, #4]
 8017100:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017104:	e004      	b.n	8017110 <tcp_receive+0x364>
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801710c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017118:	4a98      	ldr	r2, [pc, #608]	; (801737c <tcp_receive+0x5d0>)
 801711a:	6878      	ldr	r0, [r7, #4]
 801711c:	f7ff fdca 	bl	8016cb4 <tcp_free_acked_segments>
 8017120:	4602      	mov	r2, r0
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801712e:	4a94      	ldr	r2, [pc, #592]	; (8017380 <tcp_receive+0x5d4>)
 8017130:	6878      	ldr	r0, [r7, #4]
 8017132:	f7ff fdbf 	bl	8016cb4 <tcp_free_acked_segments>
 8017136:	4602      	mov	r2, r0
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017140:	2b00      	cmp	r3, #0
 8017142:	d104      	bne.n	801714e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801714a:	861a      	strh	r2, [r3, #48]	; 0x30
 801714c:	e002      	b.n	8017154 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	2200      	movs	r2, #0
 8017152:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	2200      	movs	r2, #0
 8017158:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801715e:	2b00      	cmp	r3, #0
 8017160:	d103      	bne.n	801716a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	2200      	movs	r2, #0
 8017166:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8017170:	4b84      	ldr	r3, [pc, #528]	; (8017384 <tcp_receive+0x5d8>)
 8017172:	881b      	ldrh	r3, [r3, #0]
 8017174:	4413      	add	r3, r2
 8017176:	b29a      	uxth	r2, r3
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	8b5b      	ldrh	r3, [r3, #26]
 8017182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8017186:	2b00      	cmp	r3, #0
 8017188:	d035      	beq.n	80171f6 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801718e:	2b00      	cmp	r3, #0
 8017190:	d118      	bne.n	80171c4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017196:	2b00      	cmp	r3, #0
 8017198:	d00c      	beq.n	80171b4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801719e:	687b      	ldr	r3, [r7, #4]
 80171a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80171a2:	68db      	ldr	r3, [r3, #12]
 80171a4:	685b      	ldr	r3, [r3, #4]
 80171a6:	4618      	mov	r0, r3
 80171a8:	f7fa fe25 	bl	8011df6 <lwip_htonl>
 80171ac:	4603      	mov	r3, r0
 80171ae:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	dc20      	bgt.n	80171f6 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	8b5b      	ldrh	r3, [r3, #26]
 80171b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80171bc:	b29a      	uxth	r2, r3
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80171c2:	e018      	b.n	80171f6 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80171cc:	68db      	ldr	r3, [r3, #12]
 80171ce:	685b      	ldr	r3, [r3, #4]
 80171d0:	4618      	mov	r0, r3
 80171d2:	f7fa fe10 	bl	8011df6 <lwip_htonl>
 80171d6:	4603      	mov	r3, r0
 80171d8:	1ae3      	subs	r3, r4, r3
 80171da:	2b00      	cmp	r3, #0
 80171dc:	dc0b      	bgt.n	80171f6 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	8b5b      	ldrh	r3, [r3, #26]
 80171e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80171e6:	b29a      	uxth	r2, r3
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80171ec:	e003      	b.n	80171f6 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80171ee:	6878      	ldr	r0, [r7, #4]
 80171f0:	f002 fbce 	bl	8019990 <tcp_send_empty_ack>
 80171f4:	e000      	b.n	80171f8 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80171f6:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d05b      	beq.n	80172b8 <tcp_receive+0x50c>
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017204:	4b60      	ldr	r3, [pc, #384]	; (8017388 <tcp_receive+0x5dc>)
 8017206:	681b      	ldr	r3, [r3, #0]
 8017208:	1ad3      	subs	r3, r2, r3
 801720a:	2b00      	cmp	r3, #0
 801720c:	da54      	bge.n	80172b8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801720e:	4b5f      	ldr	r3, [pc, #380]	; (801738c <tcp_receive+0x5e0>)
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	b29a      	uxth	r2, r3
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017218:	b29b      	uxth	r3, r3
 801721a:	1ad3      	subs	r3, r2, r3
 801721c:	b29b      	uxth	r3, r3
 801721e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017222:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801722c:	10db      	asrs	r3, r3, #3
 801722e:	b21b      	sxth	r3, r3
 8017230:	b29b      	uxth	r3, r3
 8017232:	1ad3      	subs	r3, r2, r3
 8017234:	b29b      	uxth	r3, r3
 8017236:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017240:	b29a      	uxth	r2, r3
 8017242:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017246:	4413      	add	r3, r2
 8017248:	b29b      	uxth	r3, r3
 801724a:	b21a      	sxth	r2, r3
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8017250:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8017254:	2b00      	cmp	r3, #0
 8017256:	da05      	bge.n	8017264 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017258:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801725c:	425b      	negs	r3, r3
 801725e:	b29b      	uxth	r3, r3
 8017260:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017264:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801726e:	109b      	asrs	r3, r3, #2
 8017270:	b21b      	sxth	r3, r3
 8017272:	b29b      	uxth	r3, r3
 8017274:	1ad3      	subs	r3, r2, r3
 8017276:	b29b      	uxth	r3, r3
 8017278:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017282:	b29a      	uxth	r2, r3
 8017284:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017288:	4413      	add	r3, r2
 801728a:	b29b      	uxth	r3, r3
 801728c:	b21a      	sxth	r2, r3
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017298:	10db      	asrs	r3, r3, #3
 801729a:	b21b      	sxth	r3, r3
 801729c:	b29a      	uxth	r2, r3
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80172a4:	b29b      	uxth	r3, r3
 80172a6:	4413      	add	r3, r2
 80172a8:	b29b      	uxth	r3, r3
 80172aa:	b21a      	sxth	r2, r3
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	2200      	movs	r2, #0
 80172b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80172b8:	4b35      	ldr	r3, [pc, #212]	; (8017390 <tcp_receive+0x5e4>)
 80172ba:	881b      	ldrh	r3, [r3, #0]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	f000 84e2 	beq.w	8017c86 <tcp_receive+0xeda>
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	7d1b      	ldrb	r3, [r3, #20]
 80172c6:	2b06      	cmp	r3, #6
 80172c8:	f200 84dd 	bhi.w	8017c86 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80172d0:	4b30      	ldr	r3, [pc, #192]	; (8017394 <tcp_receive+0x5e8>)
 80172d2:	681b      	ldr	r3, [r3, #0]
 80172d4:	1ad3      	subs	r3, r2, r3
 80172d6:	3b01      	subs	r3, #1
 80172d8:	2b00      	cmp	r3, #0
 80172da:	f2c0 808f 	blt.w	80173fc <tcp_receive+0x650>
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80172e2:	4b2b      	ldr	r3, [pc, #172]	; (8017390 <tcp_receive+0x5e4>)
 80172e4:	881b      	ldrh	r3, [r3, #0]
 80172e6:	4619      	mov	r1, r3
 80172e8:	4b2a      	ldr	r3, [pc, #168]	; (8017394 <tcp_receive+0x5e8>)
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	440b      	add	r3, r1
 80172ee:	1ad3      	subs	r3, r2, r3
 80172f0:	3301      	adds	r3, #1
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	f300 8082 	bgt.w	80173fc <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80172f8:	4b27      	ldr	r3, [pc, #156]	; (8017398 <tcp_receive+0x5ec>)
 80172fa:	685b      	ldr	r3, [r3, #4]
 80172fc:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017302:	4b24      	ldr	r3, [pc, #144]	; (8017394 <tcp_receive+0x5e8>)
 8017304:	681b      	ldr	r3, [r3, #0]
 8017306:	1ad3      	subs	r3, r2, r3
 8017308:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801730a:	4b23      	ldr	r3, [pc, #140]	; (8017398 <tcp_receive+0x5ec>)
 801730c:	685b      	ldr	r3, [r3, #4]
 801730e:	2b00      	cmp	r3, #0
 8017310:	d106      	bne.n	8017320 <tcp_receive+0x574>
 8017312:	4b22      	ldr	r3, [pc, #136]	; (801739c <tcp_receive+0x5f0>)
 8017314:	f240 5294 	movw	r2, #1428	; 0x594
 8017318:	4921      	ldr	r1, [pc, #132]	; (80173a0 <tcp_receive+0x5f4>)
 801731a:	4822      	ldr	r0, [pc, #136]	; (80173a4 <tcp_receive+0x5f8>)
 801731c:	f007 fa2a 	bl	801e774 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017322:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8017326:	4293      	cmp	r3, r2
 8017328:	d906      	bls.n	8017338 <tcp_receive+0x58c>
 801732a:	4b1c      	ldr	r3, [pc, #112]	; (801739c <tcp_receive+0x5f0>)
 801732c:	f240 5295 	movw	r2, #1429	; 0x595
 8017330:	491d      	ldr	r1, [pc, #116]	; (80173a8 <tcp_receive+0x5fc>)
 8017332:	481c      	ldr	r0, [pc, #112]	; (80173a4 <tcp_receive+0x5f8>)
 8017334:	f007 fa1e 	bl	801e774 <iprintf>
      off = (u16_t)off32;
 8017338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801733a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801733e:	4b16      	ldr	r3, [pc, #88]	; (8017398 <tcp_receive+0x5ec>)
 8017340:	685b      	ldr	r3, [r3, #4]
 8017342:	891b      	ldrh	r3, [r3, #8]
 8017344:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017348:	429a      	cmp	r2, r3
 801734a:	d906      	bls.n	801735a <tcp_receive+0x5ae>
 801734c:	4b13      	ldr	r3, [pc, #76]	; (801739c <tcp_receive+0x5f0>)
 801734e:	f240 5297 	movw	r2, #1431	; 0x597
 8017352:	4916      	ldr	r1, [pc, #88]	; (80173ac <tcp_receive+0x600>)
 8017354:	4813      	ldr	r0, [pc, #76]	; (80173a4 <tcp_receive+0x5f8>)
 8017356:	f007 fa0d 	bl	801e774 <iprintf>
      inseg.len -= off;
 801735a:	4b0f      	ldr	r3, [pc, #60]	; (8017398 <tcp_receive+0x5ec>)
 801735c:	891a      	ldrh	r2, [r3, #8]
 801735e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017362:	1ad3      	subs	r3, r2, r3
 8017364:	b29a      	uxth	r2, r3
 8017366:	4b0c      	ldr	r3, [pc, #48]	; (8017398 <tcp_receive+0x5ec>)
 8017368:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801736a:	4b0b      	ldr	r3, [pc, #44]	; (8017398 <tcp_receive+0x5ec>)
 801736c:	685b      	ldr	r3, [r3, #4]
 801736e:	891a      	ldrh	r2, [r3, #8]
 8017370:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017374:	1ad3      	subs	r3, r2, r3
 8017376:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8017378:	e02a      	b.n	80173d0 <tcp_receive+0x624>
 801737a:	bf00      	nop
 801737c:	080232cc 	.word	0x080232cc
 8017380:	080232d4 	.word	0x080232d4
 8017384:	20079134 	.word	0x20079134
 8017388:	20079130 	.word	0x20079130
 801738c:	200790f4 	.word	0x200790f4
 8017390:	20079136 	.word	0x20079136
 8017394:	2007912c 	.word	0x2007912c
 8017398:	2007910c 	.word	0x2007910c
 801739c:	08022f64 	.word	0x08022f64
 80173a0:	080232dc 	.word	0x080232dc
 80173a4:	08022fb0 	.word	0x08022fb0
 80173a8:	080232ec 	.word	0x080232ec
 80173ac:	080232fc 	.word	0x080232fc
        off -= p->len;
 80173b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80173b2:	895b      	ldrh	r3, [r3, #10]
 80173b4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80173b8:	1ad3      	subs	r3, r2, r3
 80173ba:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80173be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80173c0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80173c2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80173c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80173c6:	2200      	movs	r2, #0
 80173c8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80173ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80173cc:	681b      	ldr	r3, [r3, #0]
 80173ce:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80173d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80173d2:	895b      	ldrh	r3, [r3, #10]
 80173d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80173d8:	429a      	cmp	r2, r3
 80173da:	d8e9      	bhi.n	80173b0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80173dc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80173e0:	4619      	mov	r1, r3
 80173e2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80173e4:	f7fc f860 	bl	80134a8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80173ec:	4a91      	ldr	r2, [pc, #580]	; (8017634 <tcp_receive+0x888>)
 80173ee:	6013      	str	r3, [r2, #0]
 80173f0:	4b91      	ldr	r3, [pc, #580]	; (8017638 <tcp_receive+0x88c>)
 80173f2:	68db      	ldr	r3, [r3, #12]
 80173f4:	4a8f      	ldr	r2, [pc, #572]	; (8017634 <tcp_receive+0x888>)
 80173f6:	6812      	ldr	r2, [r2, #0]
 80173f8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80173fa:	e00d      	b.n	8017418 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80173fc:	4b8d      	ldr	r3, [pc, #564]	; (8017634 <tcp_receive+0x888>)
 80173fe:	681a      	ldr	r2, [r3, #0]
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017404:	1ad3      	subs	r3, r2, r3
 8017406:	2b00      	cmp	r3, #0
 8017408:	da06      	bge.n	8017418 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	8b5b      	ldrh	r3, [r3, #26]
 801740e:	f043 0302 	orr.w	r3, r3, #2
 8017412:	b29a      	uxth	r2, r3
 8017414:	687b      	ldr	r3, [r7, #4]
 8017416:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017418:	4b86      	ldr	r3, [pc, #536]	; (8017634 <tcp_receive+0x888>)
 801741a:	681a      	ldr	r2, [r3, #0]
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017420:	1ad3      	subs	r3, r2, r3
 8017422:	2b00      	cmp	r3, #0
 8017424:	f2c0 842a 	blt.w	8017c7c <tcp_receive+0xed0>
 8017428:	4b82      	ldr	r3, [pc, #520]	; (8017634 <tcp_receive+0x888>)
 801742a:	681a      	ldr	r2, [r3, #0]
 801742c:	687b      	ldr	r3, [r7, #4]
 801742e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017430:	6879      	ldr	r1, [r7, #4]
 8017432:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017434:	440b      	add	r3, r1
 8017436:	1ad3      	subs	r3, r2, r3
 8017438:	3301      	adds	r3, #1
 801743a:	2b00      	cmp	r3, #0
 801743c:	f300 841e 	bgt.w	8017c7c <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017440:	687b      	ldr	r3, [r7, #4]
 8017442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017444:	4b7b      	ldr	r3, [pc, #492]	; (8017634 <tcp_receive+0x888>)
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	429a      	cmp	r2, r3
 801744a:	f040 829a 	bne.w	8017982 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801744e:	4b7a      	ldr	r3, [pc, #488]	; (8017638 <tcp_receive+0x88c>)
 8017450:	891c      	ldrh	r4, [r3, #8]
 8017452:	4b79      	ldr	r3, [pc, #484]	; (8017638 <tcp_receive+0x88c>)
 8017454:	68db      	ldr	r3, [r3, #12]
 8017456:	899b      	ldrh	r3, [r3, #12]
 8017458:	b29b      	uxth	r3, r3
 801745a:	4618      	mov	r0, r3
 801745c:	f7fa fcb6 	bl	8011dcc <lwip_htons>
 8017460:	4603      	mov	r3, r0
 8017462:	b2db      	uxtb	r3, r3
 8017464:	f003 0303 	and.w	r3, r3, #3
 8017468:	2b00      	cmp	r3, #0
 801746a:	d001      	beq.n	8017470 <tcp_receive+0x6c4>
 801746c:	2301      	movs	r3, #1
 801746e:	e000      	b.n	8017472 <tcp_receive+0x6c6>
 8017470:	2300      	movs	r3, #0
 8017472:	4423      	add	r3, r4
 8017474:	b29a      	uxth	r2, r3
 8017476:	4b71      	ldr	r3, [pc, #452]	; (801763c <tcp_receive+0x890>)
 8017478:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801747e:	4b6f      	ldr	r3, [pc, #444]	; (801763c <tcp_receive+0x890>)
 8017480:	881b      	ldrh	r3, [r3, #0]
 8017482:	429a      	cmp	r2, r3
 8017484:	d275      	bcs.n	8017572 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017486:	4b6c      	ldr	r3, [pc, #432]	; (8017638 <tcp_receive+0x88c>)
 8017488:	68db      	ldr	r3, [r3, #12]
 801748a:	899b      	ldrh	r3, [r3, #12]
 801748c:	b29b      	uxth	r3, r3
 801748e:	4618      	mov	r0, r3
 8017490:	f7fa fc9c 	bl	8011dcc <lwip_htons>
 8017494:	4603      	mov	r3, r0
 8017496:	b2db      	uxtb	r3, r3
 8017498:	f003 0301 	and.w	r3, r3, #1
 801749c:	2b00      	cmp	r3, #0
 801749e:	d01f      	beq.n	80174e0 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80174a0:	4b65      	ldr	r3, [pc, #404]	; (8017638 <tcp_receive+0x88c>)
 80174a2:	68db      	ldr	r3, [r3, #12]
 80174a4:	899b      	ldrh	r3, [r3, #12]
 80174a6:	b29b      	uxth	r3, r3
 80174a8:	b21b      	sxth	r3, r3
 80174aa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80174ae:	b21c      	sxth	r4, r3
 80174b0:	4b61      	ldr	r3, [pc, #388]	; (8017638 <tcp_receive+0x88c>)
 80174b2:	68db      	ldr	r3, [r3, #12]
 80174b4:	899b      	ldrh	r3, [r3, #12]
 80174b6:	b29b      	uxth	r3, r3
 80174b8:	4618      	mov	r0, r3
 80174ba:	f7fa fc87 	bl	8011dcc <lwip_htons>
 80174be:	4603      	mov	r3, r0
 80174c0:	b2db      	uxtb	r3, r3
 80174c2:	b29b      	uxth	r3, r3
 80174c4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80174c8:	b29b      	uxth	r3, r3
 80174ca:	4618      	mov	r0, r3
 80174cc:	f7fa fc7e 	bl	8011dcc <lwip_htons>
 80174d0:	4603      	mov	r3, r0
 80174d2:	b21b      	sxth	r3, r3
 80174d4:	4323      	orrs	r3, r4
 80174d6:	b21a      	sxth	r2, r3
 80174d8:	4b57      	ldr	r3, [pc, #348]	; (8017638 <tcp_receive+0x88c>)
 80174da:	68db      	ldr	r3, [r3, #12]
 80174dc:	b292      	uxth	r2, r2
 80174de:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80174e4:	4b54      	ldr	r3, [pc, #336]	; (8017638 <tcp_receive+0x88c>)
 80174e6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80174e8:	4b53      	ldr	r3, [pc, #332]	; (8017638 <tcp_receive+0x88c>)
 80174ea:	68db      	ldr	r3, [r3, #12]
 80174ec:	899b      	ldrh	r3, [r3, #12]
 80174ee:	b29b      	uxth	r3, r3
 80174f0:	4618      	mov	r0, r3
 80174f2:	f7fa fc6b 	bl	8011dcc <lwip_htons>
 80174f6:	4603      	mov	r3, r0
 80174f8:	b2db      	uxtb	r3, r3
 80174fa:	f003 0302 	and.w	r3, r3, #2
 80174fe:	2b00      	cmp	r3, #0
 8017500:	d005      	beq.n	801750e <tcp_receive+0x762>
            inseg.len -= 1;
 8017502:	4b4d      	ldr	r3, [pc, #308]	; (8017638 <tcp_receive+0x88c>)
 8017504:	891b      	ldrh	r3, [r3, #8]
 8017506:	3b01      	subs	r3, #1
 8017508:	b29a      	uxth	r2, r3
 801750a:	4b4b      	ldr	r3, [pc, #300]	; (8017638 <tcp_receive+0x88c>)
 801750c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801750e:	4b4a      	ldr	r3, [pc, #296]	; (8017638 <tcp_receive+0x88c>)
 8017510:	685b      	ldr	r3, [r3, #4]
 8017512:	4a49      	ldr	r2, [pc, #292]	; (8017638 <tcp_receive+0x88c>)
 8017514:	8912      	ldrh	r2, [r2, #8]
 8017516:	4611      	mov	r1, r2
 8017518:	4618      	mov	r0, r3
 801751a:	f7fb fec7 	bl	80132ac <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801751e:	4b46      	ldr	r3, [pc, #280]	; (8017638 <tcp_receive+0x88c>)
 8017520:	891c      	ldrh	r4, [r3, #8]
 8017522:	4b45      	ldr	r3, [pc, #276]	; (8017638 <tcp_receive+0x88c>)
 8017524:	68db      	ldr	r3, [r3, #12]
 8017526:	899b      	ldrh	r3, [r3, #12]
 8017528:	b29b      	uxth	r3, r3
 801752a:	4618      	mov	r0, r3
 801752c:	f7fa fc4e 	bl	8011dcc <lwip_htons>
 8017530:	4603      	mov	r3, r0
 8017532:	b2db      	uxtb	r3, r3
 8017534:	f003 0303 	and.w	r3, r3, #3
 8017538:	2b00      	cmp	r3, #0
 801753a:	d001      	beq.n	8017540 <tcp_receive+0x794>
 801753c:	2301      	movs	r3, #1
 801753e:	e000      	b.n	8017542 <tcp_receive+0x796>
 8017540:	2300      	movs	r3, #0
 8017542:	4423      	add	r3, r4
 8017544:	b29a      	uxth	r2, r3
 8017546:	4b3d      	ldr	r3, [pc, #244]	; (801763c <tcp_receive+0x890>)
 8017548:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801754a:	4b3c      	ldr	r3, [pc, #240]	; (801763c <tcp_receive+0x890>)
 801754c:	881b      	ldrh	r3, [r3, #0]
 801754e:	461a      	mov	r2, r3
 8017550:	4b38      	ldr	r3, [pc, #224]	; (8017634 <tcp_receive+0x888>)
 8017552:	681b      	ldr	r3, [r3, #0]
 8017554:	441a      	add	r2, r3
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801755a:	6879      	ldr	r1, [r7, #4]
 801755c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801755e:	440b      	add	r3, r1
 8017560:	429a      	cmp	r2, r3
 8017562:	d006      	beq.n	8017572 <tcp_receive+0x7c6>
 8017564:	4b36      	ldr	r3, [pc, #216]	; (8017640 <tcp_receive+0x894>)
 8017566:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801756a:	4936      	ldr	r1, [pc, #216]	; (8017644 <tcp_receive+0x898>)
 801756c:	4836      	ldr	r0, [pc, #216]	; (8017648 <tcp_receive+0x89c>)
 801756e:	f007 f901 	bl	801e774 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017576:	2b00      	cmp	r3, #0
 8017578:	f000 80e7 	beq.w	801774a <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801757c:	4b2e      	ldr	r3, [pc, #184]	; (8017638 <tcp_receive+0x88c>)
 801757e:	68db      	ldr	r3, [r3, #12]
 8017580:	899b      	ldrh	r3, [r3, #12]
 8017582:	b29b      	uxth	r3, r3
 8017584:	4618      	mov	r0, r3
 8017586:	f7fa fc21 	bl	8011dcc <lwip_htons>
 801758a:	4603      	mov	r3, r0
 801758c:	b2db      	uxtb	r3, r3
 801758e:	f003 0301 	and.w	r3, r3, #1
 8017592:	2b00      	cmp	r3, #0
 8017594:	d010      	beq.n	80175b8 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017596:	e00a      	b.n	80175ae <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801759c:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80175a2:	681a      	ldr	r2, [r3, #0]
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80175a8:	68f8      	ldr	r0, [r7, #12]
 80175aa:	f7fd fcdc 	bl	8014f66 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	d1f0      	bne.n	8017598 <tcp_receive+0x7ec>
 80175b6:	e0c8      	b.n	801774a <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80175bc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80175be:	e052      	b.n	8017666 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80175c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80175c2:	68db      	ldr	r3, [r3, #12]
 80175c4:	899b      	ldrh	r3, [r3, #12]
 80175c6:	b29b      	uxth	r3, r3
 80175c8:	4618      	mov	r0, r3
 80175ca:	f7fa fbff 	bl	8011dcc <lwip_htons>
 80175ce:	4603      	mov	r3, r0
 80175d0:	b2db      	uxtb	r3, r3
 80175d2:	f003 0301 	and.w	r3, r3, #1
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	d03d      	beq.n	8017656 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80175da:	4b17      	ldr	r3, [pc, #92]	; (8017638 <tcp_receive+0x88c>)
 80175dc:	68db      	ldr	r3, [r3, #12]
 80175de:	899b      	ldrh	r3, [r3, #12]
 80175e0:	b29b      	uxth	r3, r3
 80175e2:	4618      	mov	r0, r3
 80175e4:	f7fa fbf2 	bl	8011dcc <lwip_htons>
 80175e8:	4603      	mov	r3, r0
 80175ea:	b2db      	uxtb	r3, r3
 80175ec:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d130      	bne.n	8017656 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80175f4:	4b10      	ldr	r3, [pc, #64]	; (8017638 <tcp_receive+0x88c>)
 80175f6:	68db      	ldr	r3, [r3, #12]
 80175f8:	899b      	ldrh	r3, [r3, #12]
 80175fa:	b29c      	uxth	r4, r3
 80175fc:	2001      	movs	r0, #1
 80175fe:	f7fa fbe5 	bl	8011dcc <lwip_htons>
 8017602:	4603      	mov	r3, r0
 8017604:	461a      	mov	r2, r3
 8017606:	4b0c      	ldr	r3, [pc, #48]	; (8017638 <tcp_receive+0x88c>)
 8017608:	68db      	ldr	r3, [r3, #12]
 801760a:	4322      	orrs	r2, r4
 801760c:	b292      	uxth	r2, r2
 801760e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8017610:	4b09      	ldr	r3, [pc, #36]	; (8017638 <tcp_receive+0x88c>)
 8017612:	891c      	ldrh	r4, [r3, #8]
 8017614:	4b08      	ldr	r3, [pc, #32]	; (8017638 <tcp_receive+0x88c>)
 8017616:	68db      	ldr	r3, [r3, #12]
 8017618:	899b      	ldrh	r3, [r3, #12]
 801761a:	b29b      	uxth	r3, r3
 801761c:	4618      	mov	r0, r3
 801761e:	f7fa fbd5 	bl	8011dcc <lwip_htons>
 8017622:	4603      	mov	r3, r0
 8017624:	b2db      	uxtb	r3, r3
 8017626:	f003 0303 	and.w	r3, r3, #3
 801762a:	2b00      	cmp	r3, #0
 801762c:	d00e      	beq.n	801764c <tcp_receive+0x8a0>
 801762e:	2301      	movs	r3, #1
 8017630:	e00d      	b.n	801764e <tcp_receive+0x8a2>
 8017632:	bf00      	nop
 8017634:	2007912c 	.word	0x2007912c
 8017638:	2007910c 	.word	0x2007910c
 801763c:	20079136 	.word	0x20079136
 8017640:	08022f64 	.word	0x08022f64
 8017644:	0802330c 	.word	0x0802330c
 8017648:	08022fb0 	.word	0x08022fb0
 801764c:	2300      	movs	r3, #0
 801764e:	4423      	add	r3, r4
 8017650:	b29a      	uxth	r2, r3
 8017652:	4b98      	ldr	r3, [pc, #608]	; (80178b4 <tcp_receive+0xb08>)
 8017654:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017658:	613b      	str	r3, [r7, #16]
              next = next->next;
 801765a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801765c:	681b      	ldr	r3, [r3, #0]
 801765e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8017660:	6938      	ldr	r0, [r7, #16]
 8017662:	f7fd fc80 	bl	8014f66 <tcp_seg_free>
            while (next &&
 8017666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017668:	2b00      	cmp	r3, #0
 801766a:	d00e      	beq.n	801768a <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801766c:	4b91      	ldr	r3, [pc, #580]	; (80178b4 <tcp_receive+0xb08>)
 801766e:	881b      	ldrh	r3, [r3, #0]
 8017670:	461a      	mov	r2, r3
 8017672:	4b91      	ldr	r3, [pc, #580]	; (80178b8 <tcp_receive+0xb0c>)
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	441a      	add	r2, r3
 8017678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801767a:	68db      	ldr	r3, [r3, #12]
 801767c:	685b      	ldr	r3, [r3, #4]
 801767e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017680:	8909      	ldrh	r1, [r1, #8]
 8017682:	440b      	add	r3, r1
 8017684:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017686:	2b00      	cmp	r3, #0
 8017688:	da9a      	bge.n	80175c0 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801768a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801768c:	2b00      	cmp	r3, #0
 801768e:	d059      	beq.n	8017744 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 8017690:	4b88      	ldr	r3, [pc, #544]	; (80178b4 <tcp_receive+0xb08>)
 8017692:	881b      	ldrh	r3, [r3, #0]
 8017694:	461a      	mov	r2, r3
 8017696:	4b88      	ldr	r3, [pc, #544]	; (80178b8 <tcp_receive+0xb0c>)
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	441a      	add	r2, r3
 801769c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801769e:	68db      	ldr	r3, [r3, #12]
 80176a0:	685b      	ldr	r3, [r3, #4]
 80176a2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	dd4d      	ble.n	8017744 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80176a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80176aa:	68db      	ldr	r3, [r3, #12]
 80176ac:	685b      	ldr	r3, [r3, #4]
 80176ae:	b29a      	uxth	r2, r3
 80176b0:	4b81      	ldr	r3, [pc, #516]	; (80178b8 <tcp_receive+0xb0c>)
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	b29b      	uxth	r3, r3
 80176b6:	1ad3      	subs	r3, r2, r3
 80176b8:	b29a      	uxth	r2, r3
 80176ba:	4b80      	ldr	r3, [pc, #512]	; (80178bc <tcp_receive+0xb10>)
 80176bc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80176be:	4b7f      	ldr	r3, [pc, #508]	; (80178bc <tcp_receive+0xb10>)
 80176c0:	68db      	ldr	r3, [r3, #12]
 80176c2:	899b      	ldrh	r3, [r3, #12]
 80176c4:	b29b      	uxth	r3, r3
 80176c6:	4618      	mov	r0, r3
 80176c8:	f7fa fb80 	bl	8011dcc <lwip_htons>
 80176cc:	4603      	mov	r3, r0
 80176ce:	b2db      	uxtb	r3, r3
 80176d0:	f003 0302 	and.w	r3, r3, #2
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d005      	beq.n	80176e4 <tcp_receive+0x938>
                inseg.len -= 1;
 80176d8:	4b78      	ldr	r3, [pc, #480]	; (80178bc <tcp_receive+0xb10>)
 80176da:	891b      	ldrh	r3, [r3, #8]
 80176dc:	3b01      	subs	r3, #1
 80176de:	b29a      	uxth	r2, r3
 80176e0:	4b76      	ldr	r3, [pc, #472]	; (80178bc <tcp_receive+0xb10>)
 80176e2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80176e4:	4b75      	ldr	r3, [pc, #468]	; (80178bc <tcp_receive+0xb10>)
 80176e6:	685b      	ldr	r3, [r3, #4]
 80176e8:	4a74      	ldr	r2, [pc, #464]	; (80178bc <tcp_receive+0xb10>)
 80176ea:	8912      	ldrh	r2, [r2, #8]
 80176ec:	4611      	mov	r1, r2
 80176ee:	4618      	mov	r0, r3
 80176f0:	f7fb fddc 	bl	80132ac <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80176f4:	4b71      	ldr	r3, [pc, #452]	; (80178bc <tcp_receive+0xb10>)
 80176f6:	891c      	ldrh	r4, [r3, #8]
 80176f8:	4b70      	ldr	r3, [pc, #448]	; (80178bc <tcp_receive+0xb10>)
 80176fa:	68db      	ldr	r3, [r3, #12]
 80176fc:	899b      	ldrh	r3, [r3, #12]
 80176fe:	b29b      	uxth	r3, r3
 8017700:	4618      	mov	r0, r3
 8017702:	f7fa fb63 	bl	8011dcc <lwip_htons>
 8017706:	4603      	mov	r3, r0
 8017708:	b2db      	uxtb	r3, r3
 801770a:	f003 0303 	and.w	r3, r3, #3
 801770e:	2b00      	cmp	r3, #0
 8017710:	d001      	beq.n	8017716 <tcp_receive+0x96a>
 8017712:	2301      	movs	r3, #1
 8017714:	e000      	b.n	8017718 <tcp_receive+0x96c>
 8017716:	2300      	movs	r3, #0
 8017718:	4423      	add	r3, r4
 801771a:	b29a      	uxth	r2, r3
 801771c:	4b65      	ldr	r3, [pc, #404]	; (80178b4 <tcp_receive+0xb08>)
 801771e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8017720:	4b64      	ldr	r3, [pc, #400]	; (80178b4 <tcp_receive+0xb08>)
 8017722:	881b      	ldrh	r3, [r3, #0]
 8017724:	461a      	mov	r2, r3
 8017726:	4b64      	ldr	r3, [pc, #400]	; (80178b8 <tcp_receive+0xb0c>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	441a      	add	r2, r3
 801772c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801772e:	68db      	ldr	r3, [r3, #12]
 8017730:	685b      	ldr	r3, [r3, #4]
 8017732:	429a      	cmp	r2, r3
 8017734:	d006      	beq.n	8017744 <tcp_receive+0x998>
 8017736:	4b62      	ldr	r3, [pc, #392]	; (80178c0 <tcp_receive+0xb14>)
 8017738:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801773c:	4961      	ldr	r1, [pc, #388]	; (80178c4 <tcp_receive+0xb18>)
 801773e:	4862      	ldr	r0, [pc, #392]	; (80178c8 <tcp_receive+0xb1c>)
 8017740:	f007 f818 	bl	801e774 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017748:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801774a:	4b5a      	ldr	r3, [pc, #360]	; (80178b4 <tcp_receive+0xb08>)
 801774c:	881b      	ldrh	r3, [r3, #0]
 801774e:	461a      	mov	r2, r3
 8017750:	4b59      	ldr	r3, [pc, #356]	; (80178b8 <tcp_receive+0xb0c>)
 8017752:	681b      	ldr	r3, [r3, #0]
 8017754:	441a      	add	r2, r3
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801775e:	4b55      	ldr	r3, [pc, #340]	; (80178b4 <tcp_receive+0xb08>)
 8017760:	881b      	ldrh	r3, [r3, #0]
 8017762:	429a      	cmp	r2, r3
 8017764:	d206      	bcs.n	8017774 <tcp_receive+0x9c8>
 8017766:	4b56      	ldr	r3, [pc, #344]	; (80178c0 <tcp_receive+0xb14>)
 8017768:	f240 6207 	movw	r2, #1543	; 0x607
 801776c:	4957      	ldr	r1, [pc, #348]	; (80178cc <tcp_receive+0xb20>)
 801776e:	4856      	ldr	r0, [pc, #344]	; (80178c8 <tcp_receive+0xb1c>)
 8017770:	f007 f800 	bl	801e774 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017778:	4b4e      	ldr	r3, [pc, #312]	; (80178b4 <tcp_receive+0xb08>)
 801777a:	881b      	ldrh	r3, [r3, #0]
 801777c:	1ad3      	subs	r3, r2, r3
 801777e:	b29a      	uxth	r2, r3
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017784:	6878      	ldr	r0, [r7, #4]
 8017786:	f7fc fdb1 	bl	80142ec <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801778a:	4b4c      	ldr	r3, [pc, #304]	; (80178bc <tcp_receive+0xb10>)
 801778c:	685b      	ldr	r3, [r3, #4]
 801778e:	891b      	ldrh	r3, [r3, #8]
 8017790:	2b00      	cmp	r3, #0
 8017792:	d006      	beq.n	80177a2 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 8017794:	4b49      	ldr	r3, [pc, #292]	; (80178bc <tcp_receive+0xb10>)
 8017796:	685b      	ldr	r3, [r3, #4]
 8017798:	4a4d      	ldr	r2, [pc, #308]	; (80178d0 <tcp_receive+0xb24>)
 801779a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801779c:	4b47      	ldr	r3, [pc, #284]	; (80178bc <tcp_receive+0xb10>)
 801779e:	2200      	movs	r2, #0
 80177a0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80177a2:	4b46      	ldr	r3, [pc, #280]	; (80178bc <tcp_receive+0xb10>)
 80177a4:	68db      	ldr	r3, [r3, #12]
 80177a6:	899b      	ldrh	r3, [r3, #12]
 80177a8:	b29b      	uxth	r3, r3
 80177aa:	4618      	mov	r0, r3
 80177ac:	f7fa fb0e 	bl	8011dcc <lwip_htons>
 80177b0:	4603      	mov	r3, r0
 80177b2:	b2db      	uxtb	r3, r3
 80177b4:	f003 0301 	and.w	r3, r3, #1
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	f000 80b8 	beq.w	801792e <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80177be:	4b45      	ldr	r3, [pc, #276]	; (80178d4 <tcp_receive+0xb28>)
 80177c0:	781b      	ldrb	r3, [r3, #0]
 80177c2:	f043 0320 	orr.w	r3, r3, #32
 80177c6:	b2da      	uxtb	r2, r3
 80177c8:	4b42      	ldr	r3, [pc, #264]	; (80178d4 <tcp_receive+0xb28>)
 80177ca:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80177cc:	e0af      	b.n	801792e <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80177d2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80177d8:	68db      	ldr	r3, [r3, #12]
 80177da:	685b      	ldr	r3, [r3, #4]
 80177dc:	4a36      	ldr	r2, [pc, #216]	; (80178b8 <tcp_receive+0xb0c>)
 80177de:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80177e0:	68bb      	ldr	r3, [r7, #8]
 80177e2:	891b      	ldrh	r3, [r3, #8]
 80177e4:	461c      	mov	r4, r3
 80177e6:	68bb      	ldr	r3, [r7, #8]
 80177e8:	68db      	ldr	r3, [r3, #12]
 80177ea:	899b      	ldrh	r3, [r3, #12]
 80177ec:	b29b      	uxth	r3, r3
 80177ee:	4618      	mov	r0, r3
 80177f0:	f7fa faec 	bl	8011dcc <lwip_htons>
 80177f4:	4603      	mov	r3, r0
 80177f6:	b2db      	uxtb	r3, r3
 80177f8:	f003 0303 	and.w	r3, r3, #3
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d001      	beq.n	8017804 <tcp_receive+0xa58>
 8017800:	2301      	movs	r3, #1
 8017802:	e000      	b.n	8017806 <tcp_receive+0xa5a>
 8017804:	2300      	movs	r3, #0
 8017806:	191a      	adds	r2, r3, r4
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801780c:	441a      	add	r2, r3
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017816:	461c      	mov	r4, r3
 8017818:	68bb      	ldr	r3, [r7, #8]
 801781a:	891b      	ldrh	r3, [r3, #8]
 801781c:	461d      	mov	r5, r3
 801781e:	68bb      	ldr	r3, [r7, #8]
 8017820:	68db      	ldr	r3, [r3, #12]
 8017822:	899b      	ldrh	r3, [r3, #12]
 8017824:	b29b      	uxth	r3, r3
 8017826:	4618      	mov	r0, r3
 8017828:	f7fa fad0 	bl	8011dcc <lwip_htons>
 801782c:	4603      	mov	r3, r0
 801782e:	b2db      	uxtb	r3, r3
 8017830:	f003 0303 	and.w	r3, r3, #3
 8017834:	2b00      	cmp	r3, #0
 8017836:	d001      	beq.n	801783c <tcp_receive+0xa90>
 8017838:	2301      	movs	r3, #1
 801783a:	e000      	b.n	801783e <tcp_receive+0xa92>
 801783c:	2300      	movs	r3, #0
 801783e:	442b      	add	r3, r5
 8017840:	429c      	cmp	r4, r3
 8017842:	d206      	bcs.n	8017852 <tcp_receive+0xaa6>
 8017844:	4b1e      	ldr	r3, [pc, #120]	; (80178c0 <tcp_receive+0xb14>)
 8017846:	f240 622b 	movw	r2, #1579	; 0x62b
 801784a:	4923      	ldr	r1, [pc, #140]	; (80178d8 <tcp_receive+0xb2c>)
 801784c:	481e      	ldr	r0, [pc, #120]	; (80178c8 <tcp_receive+0xb1c>)
 801784e:	f006 ff91 	bl	801e774 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8017852:	68bb      	ldr	r3, [r7, #8]
 8017854:	891b      	ldrh	r3, [r3, #8]
 8017856:	461c      	mov	r4, r3
 8017858:	68bb      	ldr	r3, [r7, #8]
 801785a:	68db      	ldr	r3, [r3, #12]
 801785c:	899b      	ldrh	r3, [r3, #12]
 801785e:	b29b      	uxth	r3, r3
 8017860:	4618      	mov	r0, r3
 8017862:	f7fa fab3 	bl	8011dcc <lwip_htons>
 8017866:	4603      	mov	r3, r0
 8017868:	b2db      	uxtb	r3, r3
 801786a:	f003 0303 	and.w	r3, r3, #3
 801786e:	2b00      	cmp	r3, #0
 8017870:	d001      	beq.n	8017876 <tcp_receive+0xaca>
 8017872:	2301      	movs	r3, #1
 8017874:	e000      	b.n	8017878 <tcp_receive+0xacc>
 8017876:	2300      	movs	r3, #0
 8017878:	1919      	adds	r1, r3, r4
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801787e:	b28b      	uxth	r3, r1
 8017880:	1ad3      	subs	r3, r2, r3
 8017882:	b29a      	uxth	r2, r3
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017888:	6878      	ldr	r0, [r7, #4]
 801788a:	f7fc fd2f 	bl	80142ec <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801788e:	68bb      	ldr	r3, [r7, #8]
 8017890:	685b      	ldr	r3, [r3, #4]
 8017892:	891b      	ldrh	r3, [r3, #8]
 8017894:	2b00      	cmp	r3, #0
 8017896:	d028      	beq.n	80178ea <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017898:	4b0d      	ldr	r3, [pc, #52]	; (80178d0 <tcp_receive+0xb24>)
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	2b00      	cmp	r3, #0
 801789e:	d01d      	beq.n	80178dc <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 80178a0:	4b0b      	ldr	r3, [pc, #44]	; (80178d0 <tcp_receive+0xb24>)
 80178a2:	681a      	ldr	r2, [r3, #0]
 80178a4:	68bb      	ldr	r3, [r7, #8]
 80178a6:	685b      	ldr	r3, [r3, #4]
 80178a8:	4619      	mov	r1, r3
 80178aa:	4610      	mov	r0, r2
 80178ac:	f7fb ff50 	bl	8013750 <pbuf_cat>
 80178b0:	e018      	b.n	80178e4 <tcp_receive+0xb38>
 80178b2:	bf00      	nop
 80178b4:	20079136 	.word	0x20079136
 80178b8:	2007912c 	.word	0x2007912c
 80178bc:	2007910c 	.word	0x2007910c
 80178c0:	08022f64 	.word	0x08022f64
 80178c4:	08023344 	.word	0x08023344
 80178c8:	08022fb0 	.word	0x08022fb0
 80178cc:	08023380 	.word	0x08023380
 80178d0:	2007913c 	.word	0x2007913c
 80178d4:	20079139 	.word	0x20079139
 80178d8:	080233a0 	.word	0x080233a0
            } else {
              recv_data = cseg->p;
 80178dc:	68bb      	ldr	r3, [r7, #8]
 80178de:	685b      	ldr	r3, [r3, #4]
 80178e0:	4a70      	ldr	r2, [pc, #448]	; (8017aa4 <tcp_receive+0xcf8>)
 80178e2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80178e4:	68bb      	ldr	r3, [r7, #8]
 80178e6:	2200      	movs	r2, #0
 80178e8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80178ea:	68bb      	ldr	r3, [r7, #8]
 80178ec:	68db      	ldr	r3, [r3, #12]
 80178ee:	899b      	ldrh	r3, [r3, #12]
 80178f0:	b29b      	uxth	r3, r3
 80178f2:	4618      	mov	r0, r3
 80178f4:	f7fa fa6a 	bl	8011dcc <lwip_htons>
 80178f8:	4603      	mov	r3, r0
 80178fa:	b2db      	uxtb	r3, r3
 80178fc:	f003 0301 	and.w	r3, r3, #1
 8017900:	2b00      	cmp	r3, #0
 8017902:	d00d      	beq.n	8017920 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8017904:	4b68      	ldr	r3, [pc, #416]	; (8017aa8 <tcp_receive+0xcfc>)
 8017906:	781b      	ldrb	r3, [r3, #0]
 8017908:	f043 0320 	orr.w	r3, r3, #32
 801790c:	b2da      	uxtb	r2, r3
 801790e:	4b66      	ldr	r3, [pc, #408]	; (8017aa8 <tcp_receive+0xcfc>)
 8017910:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	7d1b      	ldrb	r3, [r3, #20]
 8017916:	2b04      	cmp	r3, #4
 8017918:	d102      	bne.n	8017920 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 801791a:	687b      	ldr	r3, [r7, #4]
 801791c:	2207      	movs	r2, #7
 801791e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8017920:	68bb      	ldr	r3, [r7, #8]
 8017922:	681a      	ldr	r2, [r3, #0]
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8017928:	68b8      	ldr	r0, [r7, #8]
 801792a:	f7fd fb1c 	bl	8014f66 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017932:	2b00      	cmp	r3, #0
 8017934:	d008      	beq.n	8017948 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801793a:	68db      	ldr	r3, [r3, #12]
 801793c:	685a      	ldr	r2, [r3, #4]
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8017942:	429a      	cmp	r2, r3
 8017944:	f43f af43 	beq.w	80177ce <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	8b5b      	ldrh	r3, [r3, #26]
 801794c:	f003 0301 	and.w	r3, r3, #1
 8017950:	2b00      	cmp	r3, #0
 8017952:	d00e      	beq.n	8017972 <tcp_receive+0xbc6>
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	8b5b      	ldrh	r3, [r3, #26]
 8017958:	f023 0301 	bic.w	r3, r3, #1
 801795c:	b29a      	uxth	r2, r3
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	835a      	strh	r2, [r3, #26]
 8017962:	687b      	ldr	r3, [r7, #4]
 8017964:	8b5b      	ldrh	r3, [r3, #26]
 8017966:	f043 0302 	orr.w	r3, r3, #2
 801796a:	b29a      	uxth	r2, r3
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017970:	e188      	b.n	8017c84 <tcp_receive+0xed8>
        tcp_ack(pcb);
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	8b5b      	ldrh	r3, [r3, #26]
 8017976:	f043 0301 	orr.w	r3, r3, #1
 801797a:	b29a      	uxth	r2, r3
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017980:	e180      	b.n	8017c84 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017982:	687b      	ldr	r3, [r7, #4]
 8017984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017986:	2b00      	cmp	r3, #0
 8017988:	d106      	bne.n	8017998 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801798a:	4848      	ldr	r0, [pc, #288]	; (8017aac <tcp_receive+0xd00>)
 801798c:	f7fd fb04 	bl	8014f98 <tcp_seg_copy>
 8017990:	4602      	mov	r2, r0
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	675a      	str	r2, [r3, #116]	; 0x74
 8017996:	e16d      	b.n	8017c74 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017998:	2300      	movs	r3, #0
 801799a:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80179a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80179a2:	e157      	b.n	8017c54 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 80179a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179a6:	68db      	ldr	r3, [r3, #12]
 80179a8:	685a      	ldr	r2, [r3, #4]
 80179aa:	4b41      	ldr	r3, [pc, #260]	; (8017ab0 <tcp_receive+0xd04>)
 80179ac:	681b      	ldr	r3, [r3, #0]
 80179ae:	429a      	cmp	r2, r3
 80179b0:	d11d      	bne.n	80179ee <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80179b2:	4b3e      	ldr	r3, [pc, #248]	; (8017aac <tcp_receive+0xd00>)
 80179b4:	891a      	ldrh	r2, [r3, #8]
 80179b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179b8:	891b      	ldrh	r3, [r3, #8]
 80179ba:	429a      	cmp	r2, r3
 80179bc:	f240 814f 	bls.w	8017c5e <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80179c0:	483a      	ldr	r0, [pc, #232]	; (8017aac <tcp_receive+0xd00>)
 80179c2:	f7fd fae9 	bl	8014f98 <tcp_seg_copy>
 80179c6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80179c8:	697b      	ldr	r3, [r7, #20]
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	f000 8149 	beq.w	8017c62 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 80179d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d003      	beq.n	80179de <tcp_receive+0xc32>
                    prev->next = cseg;
 80179d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80179d8:	697a      	ldr	r2, [r7, #20]
 80179da:	601a      	str	r2, [r3, #0]
 80179dc:	e002      	b.n	80179e4 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 80179de:	687b      	ldr	r3, [r7, #4]
 80179e0:	697a      	ldr	r2, [r7, #20]
 80179e2:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80179e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80179e6:	6978      	ldr	r0, [r7, #20]
 80179e8:	f7ff f8dc 	bl	8016ba4 <tcp_oos_insert_segment>
                }
                break;
 80179ec:	e139      	b.n	8017c62 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80179ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d117      	bne.n	8017a24 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80179f4:	4b2e      	ldr	r3, [pc, #184]	; (8017ab0 <tcp_receive+0xd04>)
 80179f6:	681a      	ldr	r2, [r3, #0]
 80179f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179fa:	68db      	ldr	r3, [r3, #12]
 80179fc:	685b      	ldr	r3, [r3, #4]
 80179fe:	1ad3      	subs	r3, r2, r3
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	da57      	bge.n	8017ab4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017a04:	4829      	ldr	r0, [pc, #164]	; (8017aac <tcp_receive+0xd00>)
 8017a06:	f7fd fac7 	bl	8014f98 <tcp_seg_copy>
 8017a0a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8017a0c:	69bb      	ldr	r3, [r7, #24]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	f000 8129 	beq.w	8017c66 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	69ba      	ldr	r2, [r7, #24]
 8017a18:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8017a1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017a1c:	69b8      	ldr	r0, [r7, #24]
 8017a1e:	f7ff f8c1 	bl	8016ba4 <tcp_oos_insert_segment>
                  }
                  break;
 8017a22:	e120      	b.n	8017c66 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017a24:	4b22      	ldr	r3, [pc, #136]	; (8017ab0 <tcp_receive+0xd04>)
 8017a26:	681a      	ldr	r2, [r3, #0]
 8017a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a2a:	68db      	ldr	r3, [r3, #12]
 8017a2c:	685b      	ldr	r3, [r3, #4]
 8017a2e:	1ad3      	subs	r3, r2, r3
 8017a30:	3b01      	subs	r3, #1
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	db3e      	blt.n	8017ab4 <tcp_receive+0xd08>
 8017a36:	4b1e      	ldr	r3, [pc, #120]	; (8017ab0 <tcp_receive+0xd04>)
 8017a38:	681a      	ldr	r2, [r3, #0]
 8017a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017a3c:	68db      	ldr	r3, [r3, #12]
 8017a3e:	685b      	ldr	r3, [r3, #4]
 8017a40:	1ad3      	subs	r3, r2, r3
 8017a42:	3301      	adds	r3, #1
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	dc35      	bgt.n	8017ab4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017a48:	4818      	ldr	r0, [pc, #96]	; (8017aac <tcp_receive+0xd00>)
 8017a4a:	f7fd faa5 	bl	8014f98 <tcp_seg_copy>
 8017a4e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017a50:	69fb      	ldr	r3, [r7, #28]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	f000 8109 	beq.w	8017c6a <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a5a:	68db      	ldr	r3, [r3, #12]
 8017a5c:	685b      	ldr	r3, [r3, #4]
 8017a5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017a60:	8912      	ldrh	r2, [r2, #8]
 8017a62:	441a      	add	r2, r3
 8017a64:	4b12      	ldr	r3, [pc, #72]	; (8017ab0 <tcp_receive+0xd04>)
 8017a66:	681b      	ldr	r3, [r3, #0]
 8017a68:	1ad3      	subs	r3, r2, r3
 8017a6a:	2b00      	cmp	r3, #0
 8017a6c:	dd12      	ble.n	8017a94 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017a6e:	4b10      	ldr	r3, [pc, #64]	; (8017ab0 <tcp_receive+0xd04>)
 8017a70:	681b      	ldr	r3, [r3, #0]
 8017a72:	b29a      	uxth	r2, r3
 8017a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a76:	68db      	ldr	r3, [r3, #12]
 8017a78:	685b      	ldr	r3, [r3, #4]
 8017a7a:	b29b      	uxth	r3, r3
 8017a7c:	1ad3      	subs	r3, r2, r3
 8017a7e:	b29a      	uxth	r2, r3
 8017a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a82:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a86:	685a      	ldr	r2, [r3, #4]
 8017a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a8a:	891b      	ldrh	r3, [r3, #8]
 8017a8c:	4619      	mov	r1, r3
 8017a8e:	4610      	mov	r0, r2
 8017a90:	f7fb fc0c 	bl	80132ac <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a96:	69fa      	ldr	r2, [r7, #28]
 8017a98:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017a9a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017a9c:	69f8      	ldr	r0, [r7, #28]
 8017a9e:	f7ff f881 	bl	8016ba4 <tcp_oos_insert_segment>
                  }
                  break;
 8017aa2:	e0e2      	b.n	8017c6a <tcp_receive+0xebe>
 8017aa4:	2007913c 	.word	0x2007913c
 8017aa8:	20079139 	.word	0x20079139
 8017aac:	2007910c 	.word	0x2007910c
 8017ab0:	2007912c 	.word	0x2007912c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ab6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017aba:	681b      	ldr	r3, [r3, #0]
 8017abc:	2b00      	cmp	r3, #0
 8017abe:	f040 80c6 	bne.w	8017c4e <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017ac2:	4b80      	ldr	r3, [pc, #512]	; (8017cc4 <tcp_receive+0xf18>)
 8017ac4:	681a      	ldr	r2, [r3, #0]
 8017ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ac8:	68db      	ldr	r3, [r3, #12]
 8017aca:	685b      	ldr	r3, [r3, #4]
 8017acc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	f340 80bd 	ble.w	8017c4e <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ad6:	68db      	ldr	r3, [r3, #12]
 8017ad8:	899b      	ldrh	r3, [r3, #12]
 8017ada:	b29b      	uxth	r3, r3
 8017adc:	4618      	mov	r0, r3
 8017ade:	f7fa f975 	bl	8011dcc <lwip_htons>
 8017ae2:	4603      	mov	r3, r0
 8017ae4:	b2db      	uxtb	r3, r3
 8017ae6:	f003 0301 	and.w	r3, r3, #1
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	f040 80bf 	bne.w	8017c6e <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017af0:	4875      	ldr	r0, [pc, #468]	; (8017cc8 <tcp_receive+0xf1c>)
 8017af2:	f7fd fa51 	bl	8014f98 <tcp_seg_copy>
 8017af6:	4602      	mov	r2, r0
 8017af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017afa:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8017afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	f000 80b6 	beq.w	8017c72 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b08:	68db      	ldr	r3, [r3, #12]
 8017b0a:	685b      	ldr	r3, [r3, #4]
 8017b0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017b0e:	8912      	ldrh	r2, [r2, #8]
 8017b10:	441a      	add	r2, r3
 8017b12:	4b6c      	ldr	r3, [pc, #432]	; (8017cc4 <tcp_receive+0xf18>)
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	1ad3      	subs	r3, r2, r3
 8017b18:	2b00      	cmp	r3, #0
 8017b1a:	dd12      	ble.n	8017b42 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017b1c:	4b69      	ldr	r3, [pc, #420]	; (8017cc4 <tcp_receive+0xf18>)
 8017b1e:	681b      	ldr	r3, [r3, #0]
 8017b20:	b29a      	uxth	r2, r3
 8017b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b24:	68db      	ldr	r3, [r3, #12]
 8017b26:	685b      	ldr	r3, [r3, #4]
 8017b28:	b29b      	uxth	r3, r3
 8017b2a:	1ad3      	subs	r3, r2, r3
 8017b2c:	b29a      	uxth	r2, r3
 8017b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b30:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b34:	685a      	ldr	r2, [r3, #4]
 8017b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b38:	891b      	ldrh	r3, [r3, #8]
 8017b3a:	4619      	mov	r1, r3
 8017b3c:	4610      	mov	r0, r2
 8017b3e:	f7fb fbb5 	bl	80132ac <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017b42:	4b62      	ldr	r3, [pc, #392]	; (8017ccc <tcp_receive+0xf20>)
 8017b44:	881b      	ldrh	r3, [r3, #0]
 8017b46:	461a      	mov	r2, r3
 8017b48:	4b5e      	ldr	r3, [pc, #376]	; (8017cc4 <tcp_receive+0xf18>)
 8017b4a:	681b      	ldr	r3, [r3, #0]
 8017b4c:	441a      	add	r2, r3
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b52:	6879      	ldr	r1, [r7, #4]
 8017b54:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017b56:	440b      	add	r3, r1
 8017b58:	1ad3      	subs	r3, r2, r3
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	f340 8089 	ble.w	8017c72 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	68db      	ldr	r3, [r3, #12]
 8017b66:	899b      	ldrh	r3, [r3, #12]
 8017b68:	b29b      	uxth	r3, r3
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	f7fa f92e 	bl	8011dcc <lwip_htons>
 8017b70:	4603      	mov	r3, r0
 8017b72:	b2db      	uxtb	r3, r3
 8017b74:	f003 0301 	and.w	r3, r3, #1
 8017b78:	2b00      	cmp	r3, #0
 8017b7a:	d022      	beq.n	8017bc2 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	68db      	ldr	r3, [r3, #12]
 8017b82:	899b      	ldrh	r3, [r3, #12]
 8017b84:	b29b      	uxth	r3, r3
 8017b86:	b21b      	sxth	r3, r3
 8017b88:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017b8c:	b21c      	sxth	r4, r3
 8017b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b90:	681b      	ldr	r3, [r3, #0]
 8017b92:	68db      	ldr	r3, [r3, #12]
 8017b94:	899b      	ldrh	r3, [r3, #12]
 8017b96:	b29b      	uxth	r3, r3
 8017b98:	4618      	mov	r0, r3
 8017b9a:	f7fa f917 	bl	8011dcc <lwip_htons>
 8017b9e:	4603      	mov	r3, r0
 8017ba0:	b2db      	uxtb	r3, r3
 8017ba2:	b29b      	uxth	r3, r3
 8017ba4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8017ba8:	b29b      	uxth	r3, r3
 8017baa:	4618      	mov	r0, r3
 8017bac:	f7fa f90e 	bl	8011dcc <lwip_htons>
 8017bb0:	4603      	mov	r3, r0
 8017bb2:	b21b      	sxth	r3, r3
 8017bb4:	4323      	orrs	r3, r4
 8017bb6:	b21a      	sxth	r2, r3
 8017bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017bba:	681b      	ldr	r3, [r3, #0]
 8017bbc:	68db      	ldr	r3, [r3, #12]
 8017bbe:	b292      	uxth	r2, r2
 8017bc0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017bc6:	b29a      	uxth	r2, r3
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017bcc:	4413      	add	r3, r2
 8017bce:	b299      	uxth	r1, r3
 8017bd0:	4b3c      	ldr	r3, [pc, #240]	; (8017cc4 <tcp_receive+0xf18>)
 8017bd2:	681b      	ldr	r3, [r3, #0]
 8017bd4:	b29a      	uxth	r2, r3
 8017bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017bd8:	681b      	ldr	r3, [r3, #0]
 8017bda:	1a8a      	subs	r2, r1, r2
 8017bdc:	b292      	uxth	r2, r2
 8017bde:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	685a      	ldr	r2, [r3, #4]
 8017be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	891b      	ldrh	r3, [r3, #8]
 8017bec:	4619      	mov	r1, r3
 8017bee:	4610      	mov	r0, r2
 8017bf0:	f7fb fb5c 	bl	80132ac <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	891c      	ldrh	r4, [r3, #8]
 8017bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017bfc:	681b      	ldr	r3, [r3, #0]
 8017bfe:	68db      	ldr	r3, [r3, #12]
 8017c00:	899b      	ldrh	r3, [r3, #12]
 8017c02:	b29b      	uxth	r3, r3
 8017c04:	4618      	mov	r0, r3
 8017c06:	f7fa f8e1 	bl	8011dcc <lwip_htons>
 8017c0a:	4603      	mov	r3, r0
 8017c0c:	b2db      	uxtb	r3, r3
 8017c0e:	f003 0303 	and.w	r3, r3, #3
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d001      	beq.n	8017c1a <tcp_receive+0xe6e>
 8017c16:	2301      	movs	r3, #1
 8017c18:	e000      	b.n	8017c1c <tcp_receive+0xe70>
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	4423      	add	r3, r4
 8017c1e:	b29a      	uxth	r2, r3
 8017c20:	4b2a      	ldr	r3, [pc, #168]	; (8017ccc <tcp_receive+0xf20>)
 8017c22:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017c24:	4b29      	ldr	r3, [pc, #164]	; (8017ccc <tcp_receive+0xf20>)
 8017c26:	881b      	ldrh	r3, [r3, #0]
 8017c28:	461a      	mov	r2, r3
 8017c2a:	4b26      	ldr	r3, [pc, #152]	; (8017cc4 <tcp_receive+0xf18>)
 8017c2c:	681b      	ldr	r3, [r3, #0]
 8017c2e:	441a      	add	r2, r3
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c34:	6879      	ldr	r1, [r7, #4]
 8017c36:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017c38:	440b      	add	r3, r1
 8017c3a:	429a      	cmp	r2, r3
 8017c3c:	d019      	beq.n	8017c72 <tcp_receive+0xec6>
 8017c3e:	4b24      	ldr	r3, [pc, #144]	; (8017cd0 <tcp_receive+0xf24>)
 8017c40:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8017c44:	4923      	ldr	r1, [pc, #140]	; (8017cd4 <tcp_receive+0xf28>)
 8017c46:	4824      	ldr	r0, [pc, #144]	; (8017cd8 <tcp_receive+0xf2c>)
 8017c48:	f006 fd94 	bl	801e774 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8017c4c:	e011      	b.n	8017c72 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017c50:	681b      	ldr	r3, [r3, #0]
 8017c52:	63bb      	str	r3, [r7, #56]	; 0x38
 8017c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	f47f aea4 	bne.w	80179a4 <tcp_receive+0xbf8>
 8017c5c:	e00a      	b.n	8017c74 <tcp_receive+0xec8>
                break;
 8017c5e:	bf00      	nop
 8017c60:	e008      	b.n	8017c74 <tcp_receive+0xec8>
                break;
 8017c62:	bf00      	nop
 8017c64:	e006      	b.n	8017c74 <tcp_receive+0xec8>
                  break;
 8017c66:	bf00      	nop
 8017c68:	e004      	b.n	8017c74 <tcp_receive+0xec8>
                  break;
 8017c6a:	bf00      	nop
 8017c6c:	e002      	b.n	8017c74 <tcp_receive+0xec8>
                  break;
 8017c6e:	bf00      	nop
 8017c70:	e000      	b.n	8017c74 <tcp_receive+0xec8>
                break;
 8017c72:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017c74:	6878      	ldr	r0, [r7, #4]
 8017c76:	f001 fe8b 	bl	8019990 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017c7a:	e003      	b.n	8017c84 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017c7c:	6878      	ldr	r0, [r7, #4]
 8017c7e:	f001 fe87 	bl	8019990 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017c82:	e01a      	b.n	8017cba <tcp_receive+0xf0e>
 8017c84:	e019      	b.n	8017cba <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017c86:	4b0f      	ldr	r3, [pc, #60]	; (8017cc4 <tcp_receive+0xf18>)
 8017c88:	681a      	ldr	r2, [r3, #0]
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c8e:	1ad3      	subs	r3, r2, r3
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	db0a      	blt.n	8017caa <tcp_receive+0xefe>
 8017c94:	4b0b      	ldr	r3, [pc, #44]	; (8017cc4 <tcp_receive+0xf18>)
 8017c96:	681a      	ldr	r2, [r3, #0]
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c9c:	6879      	ldr	r1, [r7, #4]
 8017c9e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017ca0:	440b      	add	r3, r1
 8017ca2:	1ad3      	subs	r3, r2, r3
 8017ca4:	3301      	adds	r3, #1
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	dd07      	ble.n	8017cba <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	8b5b      	ldrh	r3, [r3, #26]
 8017cae:	f043 0302 	orr.w	r3, r3, #2
 8017cb2:	b29a      	uxth	r2, r3
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017cb8:	e7ff      	b.n	8017cba <tcp_receive+0xf0e>
 8017cba:	bf00      	nop
 8017cbc:	3750      	adds	r7, #80	; 0x50
 8017cbe:	46bd      	mov	sp, r7
 8017cc0:	bdb0      	pop	{r4, r5, r7, pc}
 8017cc2:	bf00      	nop
 8017cc4:	2007912c 	.word	0x2007912c
 8017cc8:	2007910c 	.word	0x2007910c
 8017ccc:	20079136 	.word	0x20079136
 8017cd0:	08022f64 	.word	0x08022f64
 8017cd4:	0802330c 	.word	0x0802330c
 8017cd8:	08022fb0 	.word	0x08022fb0

08017cdc <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017cdc:	b480      	push	{r7}
 8017cde:	b083      	sub	sp, #12
 8017ce0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017ce2:	4b15      	ldr	r3, [pc, #84]	; (8017d38 <tcp_get_next_optbyte+0x5c>)
 8017ce4:	881b      	ldrh	r3, [r3, #0]
 8017ce6:	1c5a      	adds	r2, r3, #1
 8017ce8:	b291      	uxth	r1, r2
 8017cea:	4a13      	ldr	r2, [pc, #76]	; (8017d38 <tcp_get_next_optbyte+0x5c>)
 8017cec:	8011      	strh	r1, [r2, #0]
 8017cee:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017cf0:	4b12      	ldr	r3, [pc, #72]	; (8017d3c <tcp_get_next_optbyte+0x60>)
 8017cf2:	681b      	ldr	r3, [r3, #0]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d004      	beq.n	8017d02 <tcp_get_next_optbyte+0x26>
 8017cf8:	4b11      	ldr	r3, [pc, #68]	; (8017d40 <tcp_get_next_optbyte+0x64>)
 8017cfa:	881b      	ldrh	r3, [r3, #0]
 8017cfc:	88fa      	ldrh	r2, [r7, #6]
 8017cfe:	429a      	cmp	r2, r3
 8017d00:	d208      	bcs.n	8017d14 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017d02:	4b10      	ldr	r3, [pc, #64]	; (8017d44 <tcp_get_next_optbyte+0x68>)
 8017d04:	681b      	ldr	r3, [r3, #0]
 8017d06:	3314      	adds	r3, #20
 8017d08:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8017d0a:	88fb      	ldrh	r3, [r7, #6]
 8017d0c:	683a      	ldr	r2, [r7, #0]
 8017d0e:	4413      	add	r3, r2
 8017d10:	781b      	ldrb	r3, [r3, #0]
 8017d12:	e00b      	b.n	8017d2c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017d14:	88fb      	ldrh	r3, [r7, #6]
 8017d16:	b2da      	uxtb	r2, r3
 8017d18:	4b09      	ldr	r3, [pc, #36]	; (8017d40 <tcp_get_next_optbyte+0x64>)
 8017d1a:	881b      	ldrh	r3, [r3, #0]
 8017d1c:	b2db      	uxtb	r3, r3
 8017d1e:	1ad3      	subs	r3, r2, r3
 8017d20:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8017d22:	4b06      	ldr	r3, [pc, #24]	; (8017d3c <tcp_get_next_optbyte+0x60>)
 8017d24:	681a      	ldr	r2, [r3, #0]
 8017d26:	797b      	ldrb	r3, [r7, #5]
 8017d28:	4413      	add	r3, r2
 8017d2a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	370c      	adds	r7, #12
 8017d30:	46bd      	mov	sp, r7
 8017d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d36:	4770      	bx	lr
 8017d38:	20079128 	.word	0x20079128
 8017d3c:	20079124 	.word	0x20079124
 8017d40:	20079122 	.word	0x20079122
 8017d44:	2007911c 	.word	0x2007911c

08017d48 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	b084      	sub	sp, #16
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d106      	bne.n	8017d64 <tcp_parseopt+0x1c>
 8017d56:	4b32      	ldr	r3, [pc, #200]	; (8017e20 <tcp_parseopt+0xd8>)
 8017d58:	f240 727d 	movw	r2, #1917	; 0x77d
 8017d5c:	4931      	ldr	r1, [pc, #196]	; (8017e24 <tcp_parseopt+0xdc>)
 8017d5e:	4832      	ldr	r0, [pc, #200]	; (8017e28 <tcp_parseopt+0xe0>)
 8017d60:	f006 fd08 	bl	801e774 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017d64:	4b31      	ldr	r3, [pc, #196]	; (8017e2c <tcp_parseopt+0xe4>)
 8017d66:	881b      	ldrh	r3, [r3, #0]
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d055      	beq.n	8017e18 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017d6c:	4b30      	ldr	r3, [pc, #192]	; (8017e30 <tcp_parseopt+0xe8>)
 8017d6e:	2200      	movs	r2, #0
 8017d70:	801a      	strh	r2, [r3, #0]
 8017d72:	e045      	b.n	8017e00 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8017d74:	f7ff ffb2 	bl	8017cdc <tcp_get_next_optbyte>
 8017d78:	4603      	mov	r3, r0
 8017d7a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017d7c:	7bfb      	ldrb	r3, [r7, #15]
 8017d7e:	2b02      	cmp	r3, #2
 8017d80:	d006      	beq.n	8017d90 <tcp_parseopt+0x48>
 8017d82:	2b02      	cmp	r3, #2
 8017d84:	dc2b      	bgt.n	8017dde <tcp_parseopt+0x96>
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d041      	beq.n	8017e0e <tcp_parseopt+0xc6>
 8017d8a:	2b01      	cmp	r3, #1
 8017d8c:	d127      	bne.n	8017dde <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8017d8e:	e037      	b.n	8017e00 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017d90:	f7ff ffa4 	bl	8017cdc <tcp_get_next_optbyte>
 8017d94:	4603      	mov	r3, r0
 8017d96:	2b04      	cmp	r3, #4
 8017d98:	d13b      	bne.n	8017e12 <tcp_parseopt+0xca>
 8017d9a:	4b25      	ldr	r3, [pc, #148]	; (8017e30 <tcp_parseopt+0xe8>)
 8017d9c:	881b      	ldrh	r3, [r3, #0]
 8017d9e:	3301      	adds	r3, #1
 8017da0:	4a22      	ldr	r2, [pc, #136]	; (8017e2c <tcp_parseopt+0xe4>)
 8017da2:	8812      	ldrh	r2, [r2, #0]
 8017da4:	4293      	cmp	r3, r2
 8017da6:	da34      	bge.n	8017e12 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017da8:	f7ff ff98 	bl	8017cdc <tcp_get_next_optbyte>
 8017dac:	4603      	mov	r3, r0
 8017dae:	b29b      	uxth	r3, r3
 8017db0:	021b      	lsls	r3, r3, #8
 8017db2:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017db4:	f7ff ff92 	bl	8017cdc <tcp_get_next_optbyte>
 8017db8:	4603      	mov	r3, r0
 8017dba:	b29a      	uxth	r2, r3
 8017dbc:	89bb      	ldrh	r3, [r7, #12]
 8017dbe:	4313      	orrs	r3, r2
 8017dc0:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017dc2:	89bb      	ldrh	r3, [r7, #12]
 8017dc4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8017dc8:	d804      	bhi.n	8017dd4 <tcp_parseopt+0x8c>
 8017dca:	89bb      	ldrh	r3, [r7, #12]
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d001      	beq.n	8017dd4 <tcp_parseopt+0x8c>
 8017dd0:	89ba      	ldrh	r2, [r7, #12]
 8017dd2:	e001      	b.n	8017dd8 <tcp_parseopt+0x90>
 8017dd4:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8017ddc:	e010      	b.n	8017e00 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017dde:	f7ff ff7d 	bl	8017cdc <tcp_get_next_optbyte>
 8017de2:	4603      	mov	r3, r0
 8017de4:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017de6:	7afb      	ldrb	r3, [r7, #11]
 8017de8:	2b01      	cmp	r3, #1
 8017dea:	d914      	bls.n	8017e16 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017dec:	7afb      	ldrb	r3, [r7, #11]
 8017dee:	b29a      	uxth	r2, r3
 8017df0:	4b0f      	ldr	r3, [pc, #60]	; (8017e30 <tcp_parseopt+0xe8>)
 8017df2:	881b      	ldrh	r3, [r3, #0]
 8017df4:	4413      	add	r3, r2
 8017df6:	b29b      	uxth	r3, r3
 8017df8:	3b02      	subs	r3, #2
 8017dfa:	b29a      	uxth	r2, r3
 8017dfc:	4b0c      	ldr	r3, [pc, #48]	; (8017e30 <tcp_parseopt+0xe8>)
 8017dfe:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017e00:	4b0b      	ldr	r3, [pc, #44]	; (8017e30 <tcp_parseopt+0xe8>)
 8017e02:	881a      	ldrh	r2, [r3, #0]
 8017e04:	4b09      	ldr	r3, [pc, #36]	; (8017e2c <tcp_parseopt+0xe4>)
 8017e06:	881b      	ldrh	r3, [r3, #0]
 8017e08:	429a      	cmp	r2, r3
 8017e0a:	d3b3      	bcc.n	8017d74 <tcp_parseopt+0x2c>
 8017e0c:	e004      	b.n	8017e18 <tcp_parseopt+0xd0>
          return;
 8017e0e:	bf00      	nop
 8017e10:	e002      	b.n	8017e18 <tcp_parseopt+0xd0>
            return;
 8017e12:	bf00      	nop
 8017e14:	e000      	b.n	8017e18 <tcp_parseopt+0xd0>
            return;
 8017e16:	bf00      	nop
      }
    }
  }
}
 8017e18:	3710      	adds	r7, #16
 8017e1a:	46bd      	mov	sp, r7
 8017e1c:	bd80      	pop	{r7, pc}
 8017e1e:	bf00      	nop
 8017e20:	08022f64 	.word	0x08022f64
 8017e24:	080233c8 	.word	0x080233c8
 8017e28:	08022fb0 	.word	0x08022fb0
 8017e2c:	20079120 	.word	0x20079120
 8017e30:	20079128 	.word	0x20079128

08017e34 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017e34:	b480      	push	{r7}
 8017e36:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017e38:	4b05      	ldr	r3, [pc, #20]	; (8017e50 <tcp_trigger_input_pcb_close+0x1c>)
 8017e3a:	781b      	ldrb	r3, [r3, #0]
 8017e3c:	f043 0310 	orr.w	r3, r3, #16
 8017e40:	b2da      	uxtb	r2, r3
 8017e42:	4b03      	ldr	r3, [pc, #12]	; (8017e50 <tcp_trigger_input_pcb_close+0x1c>)
 8017e44:	701a      	strb	r2, [r3, #0]
}
 8017e46:	bf00      	nop
 8017e48:	46bd      	mov	sp, r7
 8017e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e4e:	4770      	bx	lr
 8017e50:	20079139 	.word	0x20079139

08017e54 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017e54:	b580      	push	{r7, lr}
 8017e56:	b084      	sub	sp, #16
 8017e58:	af00      	add	r7, sp, #0
 8017e5a:	60f8      	str	r0, [r7, #12]
 8017e5c:	60b9      	str	r1, [r7, #8]
 8017e5e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017e60:	68fb      	ldr	r3, [r7, #12]
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	d00a      	beq.n	8017e7c <tcp_route+0x28>
 8017e66:	68fb      	ldr	r3, [r7, #12]
 8017e68:	7a1b      	ldrb	r3, [r3, #8]
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d006      	beq.n	8017e7c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017e6e:	68fb      	ldr	r3, [r7, #12]
 8017e70:	7a1b      	ldrb	r3, [r3, #8]
 8017e72:	4618      	mov	r0, r3
 8017e74:	f7fb f812 	bl	8012e9c <netif_get_by_index>
 8017e78:	4603      	mov	r3, r0
 8017e7a:	e003      	b.n	8017e84 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017e7c:	6878      	ldr	r0, [r7, #4]
 8017e7e:	f003 fb3f 	bl	801b500 <ip4_route>
 8017e82:	4603      	mov	r3, r0
  }
}
 8017e84:	4618      	mov	r0, r3
 8017e86:	3710      	adds	r7, #16
 8017e88:	46bd      	mov	sp, r7
 8017e8a:	bd80      	pop	{r7, pc}

08017e8c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017e8c:	b590      	push	{r4, r7, lr}
 8017e8e:	b087      	sub	sp, #28
 8017e90:	af00      	add	r7, sp, #0
 8017e92:	60f8      	str	r0, [r7, #12]
 8017e94:	60b9      	str	r1, [r7, #8]
 8017e96:	603b      	str	r3, [r7, #0]
 8017e98:	4613      	mov	r3, r2
 8017e9a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017e9c:	68fb      	ldr	r3, [r7, #12]
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	d105      	bne.n	8017eae <tcp_create_segment+0x22>
 8017ea2:	4b44      	ldr	r3, [pc, #272]	; (8017fb4 <tcp_create_segment+0x128>)
 8017ea4:	22a3      	movs	r2, #163	; 0xa3
 8017ea6:	4944      	ldr	r1, [pc, #272]	; (8017fb8 <tcp_create_segment+0x12c>)
 8017ea8:	4844      	ldr	r0, [pc, #272]	; (8017fbc <tcp_create_segment+0x130>)
 8017eaa:	f006 fc63 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017eae:	68bb      	ldr	r3, [r7, #8]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d105      	bne.n	8017ec0 <tcp_create_segment+0x34>
 8017eb4:	4b3f      	ldr	r3, [pc, #252]	; (8017fb4 <tcp_create_segment+0x128>)
 8017eb6:	22a4      	movs	r2, #164	; 0xa4
 8017eb8:	4941      	ldr	r1, [pc, #260]	; (8017fc0 <tcp_create_segment+0x134>)
 8017eba:	4840      	ldr	r0, [pc, #256]	; (8017fbc <tcp_create_segment+0x130>)
 8017ebc:	f006 fc5a 	bl	801e774 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017ec0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017ec4:	009b      	lsls	r3, r3, #2
 8017ec6:	b2db      	uxtb	r3, r3
 8017ec8:	f003 0304 	and.w	r3, r3, #4
 8017ecc:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017ece:	2003      	movs	r0, #3
 8017ed0:	f7fa fc58 	bl	8012784 <memp_malloc>
 8017ed4:	6138      	str	r0, [r7, #16]
 8017ed6:	693b      	ldr	r3, [r7, #16]
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d104      	bne.n	8017ee6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017edc:	68b8      	ldr	r0, [r7, #8]
 8017ede:	f7fb fb69 	bl	80135b4 <pbuf_free>
    return NULL;
 8017ee2:	2300      	movs	r3, #0
 8017ee4:	e061      	b.n	8017faa <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8017ee6:	693b      	ldr	r3, [r7, #16]
 8017ee8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017eec:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017eee:	693b      	ldr	r3, [r7, #16]
 8017ef0:	2200      	movs	r2, #0
 8017ef2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017ef4:	693b      	ldr	r3, [r7, #16]
 8017ef6:	68ba      	ldr	r2, [r7, #8]
 8017ef8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017efa:	68bb      	ldr	r3, [r7, #8]
 8017efc:	891a      	ldrh	r2, [r3, #8]
 8017efe:	7dfb      	ldrb	r3, [r7, #23]
 8017f00:	b29b      	uxth	r3, r3
 8017f02:	429a      	cmp	r2, r3
 8017f04:	d205      	bcs.n	8017f12 <tcp_create_segment+0x86>
 8017f06:	4b2b      	ldr	r3, [pc, #172]	; (8017fb4 <tcp_create_segment+0x128>)
 8017f08:	22b0      	movs	r2, #176	; 0xb0
 8017f0a:	492e      	ldr	r1, [pc, #184]	; (8017fc4 <tcp_create_segment+0x138>)
 8017f0c:	482b      	ldr	r0, [pc, #172]	; (8017fbc <tcp_create_segment+0x130>)
 8017f0e:	f006 fc31 	bl	801e774 <iprintf>
  seg->len = p->tot_len - optlen;
 8017f12:	68bb      	ldr	r3, [r7, #8]
 8017f14:	891a      	ldrh	r2, [r3, #8]
 8017f16:	7dfb      	ldrb	r3, [r7, #23]
 8017f18:	b29b      	uxth	r3, r3
 8017f1a:	1ad3      	subs	r3, r2, r3
 8017f1c:	b29a      	uxth	r2, r3
 8017f1e:	693b      	ldr	r3, [r7, #16]
 8017f20:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8017f22:	2114      	movs	r1, #20
 8017f24:	68b8      	ldr	r0, [r7, #8]
 8017f26:	f7fb faaf 	bl	8013488 <pbuf_add_header>
 8017f2a:	4603      	mov	r3, r0
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	d004      	beq.n	8017f3a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8017f30:	6938      	ldr	r0, [r7, #16]
 8017f32:	f7fd f818 	bl	8014f66 <tcp_seg_free>
    return NULL;
 8017f36:	2300      	movs	r3, #0
 8017f38:	e037      	b.n	8017faa <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017f3a:	693b      	ldr	r3, [r7, #16]
 8017f3c:	685b      	ldr	r3, [r3, #4]
 8017f3e:	685a      	ldr	r2, [r3, #4]
 8017f40:	693b      	ldr	r3, [r7, #16]
 8017f42:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017f44:	68fb      	ldr	r3, [r7, #12]
 8017f46:	8ada      	ldrh	r2, [r3, #22]
 8017f48:	693b      	ldr	r3, [r7, #16]
 8017f4a:	68dc      	ldr	r4, [r3, #12]
 8017f4c:	4610      	mov	r0, r2
 8017f4e:	f7f9 ff3d 	bl	8011dcc <lwip_htons>
 8017f52:	4603      	mov	r3, r0
 8017f54:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017f56:	68fb      	ldr	r3, [r7, #12]
 8017f58:	8b1a      	ldrh	r2, [r3, #24]
 8017f5a:	693b      	ldr	r3, [r7, #16]
 8017f5c:	68dc      	ldr	r4, [r3, #12]
 8017f5e:	4610      	mov	r0, r2
 8017f60:	f7f9 ff34 	bl	8011dcc <lwip_htons>
 8017f64:	4603      	mov	r3, r0
 8017f66:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017f68:	693b      	ldr	r3, [r7, #16]
 8017f6a:	68dc      	ldr	r4, [r3, #12]
 8017f6c:	6838      	ldr	r0, [r7, #0]
 8017f6e:	f7f9 ff42 	bl	8011df6 <lwip_htonl>
 8017f72:	4603      	mov	r3, r0
 8017f74:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017f76:	7dfb      	ldrb	r3, [r7, #23]
 8017f78:	089b      	lsrs	r3, r3, #2
 8017f7a:	b2db      	uxtb	r3, r3
 8017f7c:	b29b      	uxth	r3, r3
 8017f7e:	3305      	adds	r3, #5
 8017f80:	b29b      	uxth	r3, r3
 8017f82:	031b      	lsls	r3, r3, #12
 8017f84:	b29a      	uxth	r2, r3
 8017f86:	79fb      	ldrb	r3, [r7, #7]
 8017f88:	b29b      	uxth	r3, r3
 8017f8a:	4313      	orrs	r3, r2
 8017f8c:	b29a      	uxth	r2, r3
 8017f8e:	693b      	ldr	r3, [r7, #16]
 8017f90:	68dc      	ldr	r4, [r3, #12]
 8017f92:	4610      	mov	r0, r2
 8017f94:	f7f9 ff1a 	bl	8011dcc <lwip_htons>
 8017f98:	4603      	mov	r3, r0
 8017f9a:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017f9c:	693b      	ldr	r3, [r7, #16]
 8017f9e:	68db      	ldr	r3, [r3, #12]
 8017fa0:	2200      	movs	r2, #0
 8017fa2:	749a      	strb	r2, [r3, #18]
 8017fa4:	2200      	movs	r2, #0
 8017fa6:	74da      	strb	r2, [r3, #19]
  return seg;
 8017fa8:	693b      	ldr	r3, [r7, #16]
}
 8017faa:	4618      	mov	r0, r3
 8017fac:	371c      	adds	r7, #28
 8017fae:	46bd      	mov	sp, r7
 8017fb0:	bd90      	pop	{r4, r7, pc}
 8017fb2:	bf00      	nop
 8017fb4:	080233e4 	.word	0x080233e4
 8017fb8:	08023418 	.word	0x08023418
 8017fbc:	08023438 	.word	0x08023438
 8017fc0:	08023460 	.word	0x08023460
 8017fc4:	08023484 	.word	0x08023484

08017fc8 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8017fc8:	b580      	push	{r7, lr}
 8017fca:	b086      	sub	sp, #24
 8017fcc:	af00      	add	r7, sp, #0
 8017fce:	607b      	str	r3, [r7, #4]
 8017fd0:	4603      	mov	r3, r0
 8017fd2:	73fb      	strb	r3, [r7, #15]
 8017fd4:	460b      	mov	r3, r1
 8017fd6:	81bb      	strh	r3, [r7, #12]
 8017fd8:	4613      	mov	r3, r2
 8017fda:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8017fdc:	89bb      	ldrh	r3, [r7, #12]
 8017fde:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8017fe0:	687b      	ldr	r3, [r7, #4]
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	d105      	bne.n	8017ff2 <tcp_pbuf_prealloc+0x2a>
 8017fe6:	4b30      	ldr	r3, [pc, #192]	; (80180a8 <tcp_pbuf_prealloc+0xe0>)
 8017fe8:	22e8      	movs	r2, #232	; 0xe8
 8017fea:	4930      	ldr	r1, [pc, #192]	; (80180ac <tcp_pbuf_prealloc+0xe4>)
 8017fec:	4830      	ldr	r0, [pc, #192]	; (80180b0 <tcp_pbuf_prealloc+0xe8>)
 8017fee:	f006 fbc1 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8017ff2:	6a3b      	ldr	r3, [r7, #32]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	d105      	bne.n	8018004 <tcp_pbuf_prealloc+0x3c>
 8017ff8:	4b2b      	ldr	r3, [pc, #172]	; (80180a8 <tcp_pbuf_prealloc+0xe0>)
 8017ffa:	22e9      	movs	r2, #233	; 0xe9
 8017ffc:	492d      	ldr	r1, [pc, #180]	; (80180b4 <tcp_pbuf_prealloc+0xec>)
 8017ffe:	482c      	ldr	r0, [pc, #176]	; (80180b0 <tcp_pbuf_prealloc+0xe8>)
 8018000:	f006 fbb8 	bl	801e774 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018004:	89ba      	ldrh	r2, [r7, #12]
 8018006:	897b      	ldrh	r3, [r7, #10]
 8018008:	429a      	cmp	r2, r3
 801800a:	d221      	bcs.n	8018050 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801800c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8018010:	f003 0302 	and.w	r3, r3, #2
 8018014:	2b00      	cmp	r3, #0
 8018016:	d111      	bne.n	801803c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8018018:	6a3b      	ldr	r3, [r7, #32]
 801801a:	8b5b      	ldrh	r3, [r3, #26]
 801801c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018020:	2b00      	cmp	r3, #0
 8018022:	d115      	bne.n	8018050 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8018024:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018028:	2b00      	cmp	r3, #0
 801802a:	d007      	beq.n	801803c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801802c:	6a3b      	ldr	r3, [r7, #32]
 801802e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8018030:	2b00      	cmp	r3, #0
 8018032:	d103      	bne.n	801803c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8018034:	6a3b      	ldr	r3, [r7, #32]
 8018036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8018038:	2b00      	cmp	r3, #0
 801803a:	d009      	beq.n	8018050 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801803c:	89bb      	ldrh	r3, [r7, #12]
 801803e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8018042:	f023 0203 	bic.w	r2, r3, #3
 8018046:	897b      	ldrh	r3, [r7, #10]
 8018048:	4293      	cmp	r3, r2
 801804a:	bf28      	it	cs
 801804c:	4613      	movcs	r3, r2
 801804e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018050:	8af9      	ldrh	r1, [r7, #22]
 8018052:	7bfb      	ldrb	r3, [r7, #15]
 8018054:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018058:	4618      	mov	r0, r3
 801805a:	f7fa ffc9 	bl	8012ff0 <pbuf_alloc>
 801805e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018060:	693b      	ldr	r3, [r7, #16]
 8018062:	2b00      	cmp	r3, #0
 8018064:	d101      	bne.n	801806a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8018066:	2300      	movs	r3, #0
 8018068:	e019      	b.n	801809e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801806a:	693b      	ldr	r3, [r7, #16]
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	2b00      	cmp	r3, #0
 8018070:	d006      	beq.n	8018080 <tcp_pbuf_prealloc+0xb8>
 8018072:	4b0d      	ldr	r3, [pc, #52]	; (80180a8 <tcp_pbuf_prealloc+0xe0>)
 8018074:	f240 120b 	movw	r2, #267	; 0x10b
 8018078:	490f      	ldr	r1, [pc, #60]	; (80180b8 <tcp_pbuf_prealloc+0xf0>)
 801807a:	480d      	ldr	r0, [pc, #52]	; (80180b0 <tcp_pbuf_prealloc+0xe8>)
 801807c:	f006 fb7a 	bl	801e774 <iprintf>
  *oversize = p->len - length;
 8018080:	693b      	ldr	r3, [r7, #16]
 8018082:	895a      	ldrh	r2, [r3, #10]
 8018084:	89bb      	ldrh	r3, [r7, #12]
 8018086:	1ad3      	subs	r3, r2, r3
 8018088:	b29a      	uxth	r2, r3
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801808e:	693b      	ldr	r3, [r7, #16]
 8018090:	89ba      	ldrh	r2, [r7, #12]
 8018092:	811a      	strh	r2, [r3, #8]
 8018094:	693b      	ldr	r3, [r7, #16]
 8018096:	891a      	ldrh	r2, [r3, #8]
 8018098:	693b      	ldr	r3, [r7, #16]
 801809a:	815a      	strh	r2, [r3, #10]
  return p;
 801809c:	693b      	ldr	r3, [r7, #16]
}
 801809e:	4618      	mov	r0, r3
 80180a0:	3718      	adds	r7, #24
 80180a2:	46bd      	mov	sp, r7
 80180a4:	bd80      	pop	{r7, pc}
 80180a6:	bf00      	nop
 80180a8:	080233e4 	.word	0x080233e4
 80180ac:	0802349c 	.word	0x0802349c
 80180b0:	08023438 	.word	0x08023438
 80180b4:	080234c0 	.word	0x080234c0
 80180b8:	080234e0 	.word	0x080234e0

080180bc <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b082      	sub	sp, #8
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	6078      	str	r0, [r7, #4]
 80180c4:	460b      	mov	r3, r1
 80180c6:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d106      	bne.n	80180dc <tcp_write_checks+0x20>
 80180ce:	4b33      	ldr	r3, [pc, #204]	; (801819c <tcp_write_checks+0xe0>)
 80180d0:	f240 1233 	movw	r2, #307	; 0x133
 80180d4:	4932      	ldr	r1, [pc, #200]	; (80181a0 <tcp_write_checks+0xe4>)
 80180d6:	4833      	ldr	r0, [pc, #204]	; (80181a4 <tcp_write_checks+0xe8>)
 80180d8:	f006 fb4c 	bl	801e774 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	7d1b      	ldrb	r3, [r3, #20]
 80180e0:	2b04      	cmp	r3, #4
 80180e2:	d00e      	beq.n	8018102 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80180e4:	687b      	ldr	r3, [r7, #4]
 80180e6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80180e8:	2b07      	cmp	r3, #7
 80180ea:	d00a      	beq.n	8018102 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80180ec:	687b      	ldr	r3, [r7, #4]
 80180ee:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80180f0:	2b02      	cmp	r3, #2
 80180f2:	d006      	beq.n	8018102 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80180f8:	2b03      	cmp	r3, #3
 80180fa:	d002      	beq.n	8018102 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80180fc:	f06f 030a 	mvn.w	r3, #10
 8018100:	e048      	b.n	8018194 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8018102:	887b      	ldrh	r3, [r7, #2]
 8018104:	2b00      	cmp	r3, #0
 8018106:	d101      	bne.n	801810c <tcp_write_checks+0x50>
    return ERR_OK;
 8018108:	2300      	movs	r3, #0
 801810a:	e043      	b.n	8018194 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801810c:	687b      	ldr	r3, [r7, #4]
 801810e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8018112:	887a      	ldrh	r2, [r7, #2]
 8018114:	429a      	cmp	r2, r3
 8018116:	d909      	bls.n	801812c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018118:	687b      	ldr	r3, [r7, #4]
 801811a:	8b5b      	ldrh	r3, [r3, #26]
 801811c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018120:	b29a      	uxth	r2, r3
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018126:	f04f 33ff 	mov.w	r3, #4294967295
 801812a:	e033      	b.n	8018194 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801812c:	687b      	ldr	r3, [r7, #4]
 801812e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018132:	2b08      	cmp	r3, #8
 8018134:	d909      	bls.n	801814a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	8b5b      	ldrh	r3, [r3, #26]
 801813a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801813e:	b29a      	uxth	r2, r3
 8018140:	687b      	ldr	r3, [r7, #4]
 8018142:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018144:	f04f 33ff 	mov.w	r3, #4294967295
 8018148:	e024      	b.n	8018194 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018150:	2b00      	cmp	r3, #0
 8018152:	d00f      	beq.n	8018174 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018158:	2b00      	cmp	r3, #0
 801815a:	d11a      	bne.n	8018192 <tcp_write_checks+0xd6>
 801815c:	687b      	ldr	r3, [r7, #4]
 801815e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018160:	2b00      	cmp	r3, #0
 8018162:	d116      	bne.n	8018192 <tcp_write_checks+0xd6>
 8018164:	4b0d      	ldr	r3, [pc, #52]	; (801819c <tcp_write_checks+0xe0>)
 8018166:	f240 1255 	movw	r2, #341	; 0x155
 801816a:	490f      	ldr	r1, [pc, #60]	; (80181a8 <tcp_write_checks+0xec>)
 801816c:	480d      	ldr	r0, [pc, #52]	; (80181a4 <tcp_write_checks+0xe8>)
 801816e:	f006 fb01 	bl	801e774 <iprintf>
 8018172:	e00e      	b.n	8018192 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018178:	2b00      	cmp	r3, #0
 801817a:	d103      	bne.n	8018184 <tcp_write_checks+0xc8>
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018180:	2b00      	cmp	r3, #0
 8018182:	d006      	beq.n	8018192 <tcp_write_checks+0xd6>
 8018184:	4b05      	ldr	r3, [pc, #20]	; (801819c <tcp_write_checks+0xe0>)
 8018186:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801818a:	4908      	ldr	r1, [pc, #32]	; (80181ac <tcp_write_checks+0xf0>)
 801818c:	4805      	ldr	r0, [pc, #20]	; (80181a4 <tcp_write_checks+0xe8>)
 801818e:	f006 faf1 	bl	801e774 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018192:	2300      	movs	r3, #0
}
 8018194:	4618      	mov	r0, r3
 8018196:	3708      	adds	r7, #8
 8018198:	46bd      	mov	sp, r7
 801819a:	bd80      	pop	{r7, pc}
 801819c:	080233e4 	.word	0x080233e4
 80181a0:	080234f4 	.word	0x080234f4
 80181a4:	08023438 	.word	0x08023438
 80181a8:	08023514 	.word	0x08023514
 80181ac:	08023550 	.word	0x08023550

080181b0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80181b0:	b590      	push	{r4, r7, lr}
 80181b2:	b09b      	sub	sp, #108	; 0x6c
 80181b4:	af04      	add	r7, sp, #16
 80181b6:	60f8      	str	r0, [r7, #12]
 80181b8:	60b9      	str	r1, [r7, #8]
 80181ba:	4611      	mov	r1, r2
 80181bc:	461a      	mov	r2, r3
 80181be:	460b      	mov	r3, r1
 80181c0:	80fb      	strh	r3, [r7, #6]
 80181c2:	4613      	mov	r3, r2
 80181c4:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80181c6:	2300      	movs	r3, #0
 80181c8:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80181ca:	2300      	movs	r3, #0
 80181cc:	653b      	str	r3, [r7, #80]	; 0x50
 80181ce:	2300      	movs	r3, #0
 80181d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80181d2:	2300      	movs	r3, #0
 80181d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80181d6:	2300      	movs	r3, #0
 80181d8:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80181da:	2300      	movs	r3, #0
 80181dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80181e0:	2300      	movs	r3, #0
 80181e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80181e6:	2300      	movs	r3, #0
 80181e8:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80181ea:	2300      	movs	r3, #0
 80181ec:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80181ee:	2300      	movs	r3, #0
 80181f0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80181f2:	68fb      	ldr	r3, [r7, #12]
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d109      	bne.n	801820c <tcp_write+0x5c>
 80181f8:	4ba4      	ldr	r3, [pc, #656]	; (801848c <tcp_write+0x2dc>)
 80181fa:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80181fe:	49a4      	ldr	r1, [pc, #656]	; (8018490 <tcp_write+0x2e0>)
 8018200:	48a4      	ldr	r0, [pc, #656]	; (8018494 <tcp_write+0x2e4>)
 8018202:	f006 fab7 	bl	801e774 <iprintf>
 8018206:	f06f 030f 	mvn.w	r3, #15
 801820a:	e32a      	b.n	8018862 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801820c:	68fb      	ldr	r3, [r7, #12]
 801820e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8018212:	085b      	lsrs	r3, r3, #1
 8018214:	b29a      	uxth	r2, r3
 8018216:	68fb      	ldr	r3, [r7, #12]
 8018218:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801821a:	4293      	cmp	r3, r2
 801821c:	bf28      	it	cs
 801821e:	4613      	movcs	r3, r2
 8018220:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8018222:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018224:	2b00      	cmp	r3, #0
 8018226:	d102      	bne.n	801822e <tcp_write+0x7e>
 8018228:	68fb      	ldr	r3, [r7, #12]
 801822a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801822c:	e000      	b.n	8018230 <tcp_write+0x80>
 801822e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018230:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8018232:	68bb      	ldr	r3, [r7, #8]
 8018234:	2b00      	cmp	r3, #0
 8018236:	d109      	bne.n	801824c <tcp_write+0x9c>
 8018238:	4b94      	ldr	r3, [pc, #592]	; (801848c <tcp_write+0x2dc>)
 801823a:	f240 12ad 	movw	r2, #429	; 0x1ad
 801823e:	4996      	ldr	r1, [pc, #600]	; (8018498 <tcp_write+0x2e8>)
 8018240:	4894      	ldr	r0, [pc, #592]	; (8018494 <tcp_write+0x2e4>)
 8018242:	f006 fa97 	bl	801e774 <iprintf>
 8018246:	f06f 030f 	mvn.w	r3, #15
 801824a:	e30a      	b.n	8018862 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801824c:	88fb      	ldrh	r3, [r7, #6]
 801824e:	4619      	mov	r1, r3
 8018250:	68f8      	ldr	r0, [r7, #12]
 8018252:	f7ff ff33 	bl	80180bc <tcp_write_checks>
 8018256:	4603      	mov	r3, r0
 8018258:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801825c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8018260:	2b00      	cmp	r3, #0
 8018262:	d002      	beq.n	801826a <tcp_write+0xba>
    return err;
 8018264:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8018268:	e2fb      	b.n	8018862 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801826a:	68fb      	ldr	r3, [r7, #12]
 801826c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018270:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018274:	2300      	movs	r3, #0
 8018276:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801827a:	68fb      	ldr	r3, [r7, #12]
 801827c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801827e:	2b00      	cmp	r3, #0
 8018280:	f000 80f6 	beq.w	8018470 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018284:	68fb      	ldr	r3, [r7, #12]
 8018286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018288:	653b      	str	r3, [r7, #80]	; 0x50
 801828a:	e002      	b.n	8018292 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801828c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801828e:	681b      	ldr	r3, [r3, #0]
 8018290:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018292:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	2b00      	cmp	r3, #0
 8018298:	d1f8      	bne.n	801828c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801829a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801829c:	7a9b      	ldrb	r3, [r3, #10]
 801829e:	009b      	lsls	r3, r3, #2
 80182a0:	b29b      	uxth	r3, r3
 80182a2:	f003 0304 	and.w	r3, r3, #4
 80182a6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80182a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80182aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182ac:	891b      	ldrh	r3, [r3, #8]
 80182ae:	4619      	mov	r1, r3
 80182b0:	8c3b      	ldrh	r3, [r7, #32]
 80182b2:	440b      	add	r3, r1
 80182b4:	429a      	cmp	r2, r3
 80182b6:	da06      	bge.n	80182c6 <tcp_write+0x116>
 80182b8:	4b74      	ldr	r3, [pc, #464]	; (801848c <tcp_write+0x2dc>)
 80182ba:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80182be:	4977      	ldr	r1, [pc, #476]	; (801849c <tcp_write+0x2ec>)
 80182c0:	4874      	ldr	r0, [pc, #464]	; (8018494 <tcp_write+0x2e4>)
 80182c2:	f006 fa57 	bl	801e774 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80182c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182c8:	891a      	ldrh	r2, [r3, #8]
 80182ca:	8c3b      	ldrh	r3, [r7, #32]
 80182cc:	4413      	add	r3, r2
 80182ce:	b29b      	uxth	r3, r3
 80182d0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80182d2:	1ad3      	subs	r3, r2, r3
 80182d4:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80182d6:	68fb      	ldr	r3, [r7, #12]
 80182d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80182dc:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80182de:	8a7b      	ldrh	r3, [r7, #18]
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	d026      	beq.n	8018332 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80182e4:	8a7b      	ldrh	r3, [r7, #18]
 80182e6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80182e8:	429a      	cmp	r2, r3
 80182ea:	d206      	bcs.n	80182fa <tcp_write+0x14a>
 80182ec:	4b67      	ldr	r3, [pc, #412]	; (801848c <tcp_write+0x2dc>)
 80182ee:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80182f2:	496b      	ldr	r1, [pc, #428]	; (80184a0 <tcp_write+0x2f0>)
 80182f4:	4867      	ldr	r0, [pc, #412]	; (8018494 <tcp_write+0x2e4>)
 80182f6:	f006 fa3d 	bl	801e774 <iprintf>
      seg = last_unsent;
 80182fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80182fc:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80182fe:	8a7b      	ldrh	r3, [r7, #18]
 8018300:	88fa      	ldrh	r2, [r7, #6]
 8018302:	4293      	cmp	r3, r2
 8018304:	bf28      	it	cs
 8018306:	4613      	movcs	r3, r2
 8018308:	b29b      	uxth	r3, r3
 801830a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801830c:	4293      	cmp	r3, r2
 801830e:	bf28      	it	cs
 8018310:	4613      	movcs	r3, r2
 8018312:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8018314:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018318:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801831a:	4413      	add	r3, r2
 801831c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8018320:	8a7a      	ldrh	r2, [r7, #18]
 8018322:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018324:	1ad3      	subs	r3, r2, r3
 8018326:	b29b      	uxth	r3, r3
 8018328:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801832a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801832c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801832e:	1ad3      	subs	r3, r2, r3
 8018330:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8018332:	8a7b      	ldrh	r3, [r7, #18]
 8018334:	2b00      	cmp	r3, #0
 8018336:	d00b      	beq.n	8018350 <tcp_write+0x1a0>
 8018338:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801833c:	88fb      	ldrh	r3, [r7, #6]
 801833e:	429a      	cmp	r2, r3
 8018340:	d006      	beq.n	8018350 <tcp_write+0x1a0>
 8018342:	4b52      	ldr	r3, [pc, #328]	; (801848c <tcp_write+0x2dc>)
 8018344:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018348:	4956      	ldr	r1, [pc, #344]	; (80184a4 <tcp_write+0x2f4>)
 801834a:	4852      	ldr	r0, [pc, #328]	; (8018494 <tcp_write+0x2e4>)
 801834c:	f006 fa12 	bl	801e774 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8018350:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018354:	88fb      	ldrh	r3, [r7, #6]
 8018356:	429a      	cmp	r2, r3
 8018358:	f080 8167 	bcs.w	801862a <tcp_write+0x47a>
 801835c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801835e:	2b00      	cmp	r3, #0
 8018360:	f000 8163 	beq.w	801862a <tcp_write+0x47a>
 8018364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018366:	891b      	ldrh	r3, [r3, #8]
 8018368:	2b00      	cmp	r3, #0
 801836a:	f000 815e 	beq.w	801862a <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801836e:	88fa      	ldrh	r2, [r7, #6]
 8018370:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018374:	1ad2      	subs	r2, r2, r3
 8018376:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018378:	4293      	cmp	r3, r2
 801837a:	bfa8      	it	ge
 801837c:	4613      	movge	r3, r2
 801837e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018382:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018384:	797b      	ldrb	r3, [r7, #5]
 8018386:	f003 0301 	and.w	r3, r3, #1
 801838a:	2b00      	cmp	r3, #0
 801838c:	d027      	beq.n	80183de <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801838e:	f107 0012 	add.w	r0, r7, #18
 8018392:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018394:	8bf9      	ldrh	r1, [r7, #30]
 8018396:	2301      	movs	r3, #1
 8018398:	9302      	str	r3, [sp, #8]
 801839a:	797b      	ldrb	r3, [r7, #5]
 801839c:	9301      	str	r3, [sp, #4]
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	9300      	str	r3, [sp, #0]
 80183a2:	4603      	mov	r3, r0
 80183a4:	2000      	movs	r0, #0
 80183a6:	f7ff fe0f 	bl	8017fc8 <tcp_pbuf_prealloc>
 80183aa:	6578      	str	r0, [r7, #84]	; 0x54
 80183ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80183ae:	2b00      	cmp	r3, #0
 80183b0:	f000 8225 	beq.w	80187fe <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80183b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80183b6:	6858      	ldr	r0, [r3, #4]
 80183b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80183bc:	68ba      	ldr	r2, [r7, #8]
 80183be:	4413      	add	r3, r2
 80183c0:	8bfa      	ldrh	r2, [r7, #30]
 80183c2:	4619      	mov	r1, r3
 80183c4:	f005 fc6c 	bl	801dca0 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80183c8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80183ca:	f7fb f981 	bl	80136d0 <pbuf_clen>
 80183ce:	4603      	mov	r3, r0
 80183d0:	461a      	mov	r2, r3
 80183d2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80183d6:	4413      	add	r3, r2
 80183d8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80183dc:	e041      	b.n	8018462 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80183de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80183e0:	685b      	ldr	r3, [r3, #4]
 80183e2:	637b      	str	r3, [r7, #52]	; 0x34
 80183e4:	e002      	b.n	80183ec <tcp_write+0x23c>
 80183e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80183e8:	681b      	ldr	r3, [r3, #0]
 80183ea:	637b      	str	r3, [r7, #52]	; 0x34
 80183ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80183ee:	681b      	ldr	r3, [r3, #0]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d1f8      	bne.n	80183e6 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80183f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80183f6:	7b1b      	ldrb	r3, [r3, #12]
 80183f8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	d115      	bne.n	801842c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8018400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018402:	685b      	ldr	r3, [r3, #4]
 8018404:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8018406:	8952      	ldrh	r2, [r2, #10]
 8018408:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801840a:	68ba      	ldr	r2, [r7, #8]
 801840c:	429a      	cmp	r2, r3
 801840e:	d10d      	bne.n	801842c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8018410:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018414:	2b00      	cmp	r3, #0
 8018416:	d006      	beq.n	8018426 <tcp_write+0x276>
 8018418:	4b1c      	ldr	r3, [pc, #112]	; (801848c <tcp_write+0x2dc>)
 801841a:	f240 2231 	movw	r2, #561	; 0x231
 801841e:	4922      	ldr	r1, [pc, #136]	; (80184a8 <tcp_write+0x2f8>)
 8018420:	481c      	ldr	r0, [pc, #112]	; (8018494 <tcp_write+0x2e4>)
 8018422:	f006 f9a7 	bl	801e774 <iprintf>
          extendlen = seglen;
 8018426:	8bfb      	ldrh	r3, [r7, #30]
 8018428:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801842a:	e01a      	b.n	8018462 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801842c:	8bfb      	ldrh	r3, [r7, #30]
 801842e:	2201      	movs	r2, #1
 8018430:	4619      	mov	r1, r3
 8018432:	2000      	movs	r0, #0
 8018434:	f7fa fddc 	bl	8012ff0 <pbuf_alloc>
 8018438:	6578      	str	r0, [r7, #84]	; 0x54
 801843a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801843c:	2b00      	cmp	r3, #0
 801843e:	f000 81e0 	beq.w	8018802 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8018442:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018446:	68ba      	ldr	r2, [r7, #8]
 8018448:	441a      	add	r2, r3
 801844a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801844c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801844e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8018450:	f7fb f93e 	bl	80136d0 <pbuf_clen>
 8018454:	4603      	mov	r3, r0
 8018456:	461a      	mov	r2, r3
 8018458:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801845c:	4413      	add	r3, r2
 801845e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018462:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018466:	8bfb      	ldrh	r3, [r7, #30]
 8018468:	4413      	add	r3, r2
 801846a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801846e:	e0dc      	b.n	801862a <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8018470:	68fb      	ldr	r3, [r7, #12]
 8018472:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8018476:	2b00      	cmp	r3, #0
 8018478:	f000 80d7 	beq.w	801862a <tcp_write+0x47a>
 801847c:	4b03      	ldr	r3, [pc, #12]	; (801848c <tcp_write+0x2dc>)
 801847e:	f240 224a 	movw	r2, #586	; 0x24a
 8018482:	490a      	ldr	r1, [pc, #40]	; (80184ac <tcp_write+0x2fc>)
 8018484:	4803      	ldr	r0, [pc, #12]	; (8018494 <tcp_write+0x2e4>)
 8018486:	f006 f975 	bl	801e774 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801848a:	e0ce      	b.n	801862a <tcp_write+0x47a>
 801848c:	080233e4 	.word	0x080233e4
 8018490:	08023584 	.word	0x08023584
 8018494:	08023438 	.word	0x08023438
 8018498:	0802359c 	.word	0x0802359c
 801849c:	080235d0 	.word	0x080235d0
 80184a0:	080235e8 	.word	0x080235e8
 80184a4:	08023608 	.word	0x08023608
 80184a8:	08023628 	.word	0x08023628
 80184ac:	08023654 	.word	0x08023654
    struct pbuf *p;
    u16_t left = len - pos;
 80184b0:	88fa      	ldrh	r2, [r7, #6]
 80184b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80184b6:	1ad3      	subs	r3, r2, r3
 80184b8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80184ba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80184be:	b29b      	uxth	r3, r3
 80184c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80184c2:	1ad3      	subs	r3, r2, r3
 80184c4:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80184c6:	8b7a      	ldrh	r2, [r7, #26]
 80184c8:	8bbb      	ldrh	r3, [r7, #28]
 80184ca:	4293      	cmp	r3, r2
 80184cc:	bf28      	it	cs
 80184ce:	4613      	movcs	r3, r2
 80184d0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80184d2:	797b      	ldrb	r3, [r7, #5]
 80184d4:	f003 0301 	and.w	r3, r3, #1
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d036      	beq.n	801854a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80184dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80184e0:	b29a      	uxth	r2, r3
 80184e2:	8b3b      	ldrh	r3, [r7, #24]
 80184e4:	4413      	add	r3, r2
 80184e6:	b299      	uxth	r1, r3
 80184e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	bf0c      	ite	eq
 80184ee:	2301      	moveq	r3, #1
 80184f0:	2300      	movne	r3, #0
 80184f2:	b2db      	uxtb	r3, r3
 80184f4:	f107 0012 	add.w	r0, r7, #18
 80184f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80184fa:	9302      	str	r3, [sp, #8]
 80184fc:	797b      	ldrb	r3, [r7, #5]
 80184fe:	9301      	str	r3, [sp, #4]
 8018500:	68fb      	ldr	r3, [r7, #12]
 8018502:	9300      	str	r3, [sp, #0]
 8018504:	4603      	mov	r3, r0
 8018506:	2036      	movs	r0, #54	; 0x36
 8018508:	f7ff fd5e 	bl	8017fc8 <tcp_pbuf_prealloc>
 801850c:	6338      	str	r0, [r7, #48]	; 0x30
 801850e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018510:	2b00      	cmp	r3, #0
 8018512:	f000 8178 	beq.w	8018806 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8018516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018518:	895b      	ldrh	r3, [r3, #10]
 801851a:	8b3a      	ldrh	r2, [r7, #24]
 801851c:	429a      	cmp	r2, r3
 801851e:	d906      	bls.n	801852e <tcp_write+0x37e>
 8018520:	4b8c      	ldr	r3, [pc, #560]	; (8018754 <tcp_write+0x5a4>)
 8018522:	f240 2266 	movw	r2, #614	; 0x266
 8018526:	498c      	ldr	r1, [pc, #560]	; (8018758 <tcp_write+0x5a8>)
 8018528:	488c      	ldr	r0, [pc, #560]	; (801875c <tcp_write+0x5ac>)
 801852a:	f006 f923 	bl	801e774 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801852e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018530:	685a      	ldr	r2, [r3, #4]
 8018532:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018536:	18d0      	adds	r0, r2, r3
 8018538:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801853c:	68ba      	ldr	r2, [r7, #8]
 801853e:	4413      	add	r3, r2
 8018540:	8b3a      	ldrh	r2, [r7, #24]
 8018542:	4619      	mov	r1, r3
 8018544:	f005 fbac 	bl	801dca0 <memcpy>
 8018548:	e02f      	b.n	80185aa <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801854a:	8a7b      	ldrh	r3, [r7, #18]
 801854c:	2b00      	cmp	r3, #0
 801854e:	d006      	beq.n	801855e <tcp_write+0x3ae>
 8018550:	4b80      	ldr	r3, [pc, #512]	; (8018754 <tcp_write+0x5a4>)
 8018552:	f240 2271 	movw	r2, #625	; 0x271
 8018556:	4982      	ldr	r1, [pc, #520]	; (8018760 <tcp_write+0x5b0>)
 8018558:	4880      	ldr	r0, [pc, #512]	; (801875c <tcp_write+0x5ac>)
 801855a:	f006 f90b 	bl	801e774 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801855e:	8b3b      	ldrh	r3, [r7, #24]
 8018560:	2201      	movs	r2, #1
 8018562:	4619      	mov	r1, r3
 8018564:	2036      	movs	r0, #54	; 0x36
 8018566:	f7fa fd43 	bl	8012ff0 <pbuf_alloc>
 801856a:	6178      	str	r0, [r7, #20]
 801856c:	697b      	ldr	r3, [r7, #20]
 801856e:	2b00      	cmp	r3, #0
 8018570:	f000 814b 	beq.w	801880a <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018574:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018578:	68ba      	ldr	r2, [r7, #8]
 801857a:	441a      	add	r2, r3
 801857c:	697b      	ldr	r3, [r7, #20]
 801857e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018580:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018584:	b29b      	uxth	r3, r3
 8018586:	f44f 7220 	mov.w	r2, #640	; 0x280
 801858a:	4619      	mov	r1, r3
 801858c:	2036      	movs	r0, #54	; 0x36
 801858e:	f7fa fd2f 	bl	8012ff0 <pbuf_alloc>
 8018592:	6338      	str	r0, [r7, #48]	; 0x30
 8018594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018596:	2b00      	cmp	r3, #0
 8018598:	d103      	bne.n	80185a2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801859a:	6978      	ldr	r0, [r7, #20]
 801859c:	f7fb f80a 	bl	80135b4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80185a0:	e136      	b.n	8018810 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80185a2:	6979      	ldr	r1, [r7, #20]
 80185a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80185a6:	f7fb f8d3 	bl	8013750 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80185aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80185ac:	f7fb f890 	bl	80136d0 <pbuf_clen>
 80185b0:	4603      	mov	r3, r0
 80185b2:	461a      	mov	r2, r3
 80185b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80185b8:	4413      	add	r3, r2
 80185ba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80185be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80185c2:	2b09      	cmp	r3, #9
 80185c4:	d903      	bls.n	80185ce <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80185c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80185c8:	f7fa fff4 	bl	80135b4 <pbuf_free>
      goto memerr;
 80185cc:	e120      	b.n	8018810 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80185ce:	68fb      	ldr	r3, [r7, #12]
 80185d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80185d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80185d6:	441a      	add	r2, r3
 80185d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80185dc:	9300      	str	r3, [sp, #0]
 80185de:	4613      	mov	r3, r2
 80185e0:	2200      	movs	r2, #0
 80185e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80185e4:	68f8      	ldr	r0, [r7, #12]
 80185e6:	f7ff fc51 	bl	8017e8c <tcp_create_segment>
 80185ea:	64f8      	str	r0, [r7, #76]	; 0x4c
 80185ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80185ee:	2b00      	cmp	r3, #0
 80185f0:	f000 810d 	beq.w	801880e <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80185f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d102      	bne.n	8018600 <tcp_write+0x450>
      queue = seg;
 80185fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80185fc:	647b      	str	r3, [r7, #68]	; 0x44
 80185fe:	e00c      	b.n	801861a <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8018600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018602:	2b00      	cmp	r3, #0
 8018604:	d106      	bne.n	8018614 <tcp_write+0x464>
 8018606:	4b53      	ldr	r3, [pc, #332]	; (8018754 <tcp_write+0x5a4>)
 8018608:	f240 22ab 	movw	r2, #683	; 0x2ab
 801860c:	4955      	ldr	r1, [pc, #340]	; (8018764 <tcp_write+0x5b4>)
 801860e:	4853      	ldr	r0, [pc, #332]	; (801875c <tcp_write+0x5ac>)
 8018610:	f006 f8b0 	bl	801e774 <iprintf>
      prev_seg->next = seg;
 8018614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018616:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018618:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801861a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801861c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801861e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018622:	8b3b      	ldrh	r3, [r7, #24]
 8018624:	4413      	add	r3, r2
 8018626:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801862a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801862e:	88fb      	ldrh	r3, [r7, #6]
 8018630:	429a      	cmp	r2, r3
 8018632:	f4ff af3d 	bcc.w	80184b0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8018636:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018638:	2b00      	cmp	r3, #0
 801863a:	d02c      	beq.n	8018696 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801863c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801863e:	685b      	ldr	r3, [r3, #4]
 8018640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018642:	e01e      	b.n	8018682 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8018644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018646:	891a      	ldrh	r2, [r3, #8]
 8018648:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801864a:	4413      	add	r3, r2
 801864c:	b29a      	uxth	r2, r3
 801864e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018650:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	2b00      	cmp	r3, #0
 8018658:	d110      	bne.n	801867c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801865a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801865c:	685b      	ldr	r3, [r3, #4]
 801865e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018660:	8952      	ldrh	r2, [r2, #10]
 8018662:	4413      	add	r3, r2
 8018664:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018666:	68b9      	ldr	r1, [r7, #8]
 8018668:	4618      	mov	r0, r3
 801866a:	f005 fb19 	bl	801dca0 <memcpy>
        p->len += oversize_used;
 801866e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018670:	895a      	ldrh	r2, [r3, #10]
 8018672:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018674:	4413      	add	r3, r2
 8018676:	b29a      	uxth	r2, r3
 8018678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801867a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801867c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801867e:	681b      	ldr	r3, [r3, #0]
 8018680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018684:	2b00      	cmp	r3, #0
 8018686:	d1dd      	bne.n	8018644 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801868a:	891a      	ldrh	r2, [r3, #8]
 801868c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801868e:	4413      	add	r3, r2
 8018690:	b29a      	uxth	r2, r3
 8018692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018694:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018696:	8a7a      	ldrh	r2, [r7, #18]
 8018698:	68fb      	ldr	r3, [r7, #12]
 801869a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801869e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	d018      	beq.n	80186d6 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80186a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d106      	bne.n	80186b8 <tcp_write+0x508>
 80186aa:	4b2a      	ldr	r3, [pc, #168]	; (8018754 <tcp_write+0x5a4>)
 80186ac:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80186b0:	492d      	ldr	r1, [pc, #180]	; (8018768 <tcp_write+0x5b8>)
 80186b2:	482a      	ldr	r0, [pc, #168]	; (801875c <tcp_write+0x5ac>)
 80186b4:	f006 f85e 	bl	801e774 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80186b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186ba:	685b      	ldr	r3, [r3, #4]
 80186bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80186be:	4618      	mov	r0, r3
 80186c0:	f7fb f846 	bl	8013750 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80186c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186c6:	891a      	ldrh	r2, [r3, #8]
 80186c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80186ca:	891b      	ldrh	r3, [r3, #8]
 80186cc:	4413      	add	r3, r2
 80186ce:	b29a      	uxth	r2, r3
 80186d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186d2:	811a      	strh	r2, [r3, #8]
 80186d4:	e037      	b.n	8018746 <tcp_write+0x596>
  } else if (extendlen > 0) {
 80186d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80186d8:	2b00      	cmp	r3, #0
 80186da:	d034      	beq.n	8018746 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80186dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d003      	beq.n	80186ea <tcp_write+0x53a>
 80186e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186e4:	685b      	ldr	r3, [r3, #4]
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d106      	bne.n	80186f8 <tcp_write+0x548>
 80186ea:	4b1a      	ldr	r3, [pc, #104]	; (8018754 <tcp_write+0x5a4>)
 80186ec:	f240 22e6 	movw	r2, #742	; 0x2e6
 80186f0:	491e      	ldr	r1, [pc, #120]	; (801876c <tcp_write+0x5bc>)
 80186f2:	481a      	ldr	r0, [pc, #104]	; (801875c <tcp_write+0x5ac>)
 80186f4:	f006 f83e 	bl	801e774 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80186f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186fa:	685b      	ldr	r3, [r3, #4]
 80186fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80186fe:	e009      	b.n	8018714 <tcp_write+0x564>
      p->tot_len += extendlen;
 8018700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018702:	891a      	ldrh	r2, [r3, #8]
 8018704:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018706:	4413      	add	r3, r2
 8018708:	b29a      	uxth	r2, r3
 801870a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801870c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801870e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018710:	681b      	ldr	r3, [r3, #0]
 8018712:	62bb      	str	r3, [r7, #40]	; 0x28
 8018714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018716:	681b      	ldr	r3, [r3, #0]
 8018718:	2b00      	cmp	r3, #0
 801871a:	d1f1      	bne.n	8018700 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 801871c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801871e:	891a      	ldrh	r2, [r3, #8]
 8018720:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018722:	4413      	add	r3, r2
 8018724:	b29a      	uxth	r2, r3
 8018726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018728:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801872a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801872c:	895a      	ldrh	r2, [r3, #10]
 801872e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018730:	4413      	add	r3, r2
 8018732:	b29a      	uxth	r2, r3
 8018734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018736:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8018738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801873a:	891a      	ldrh	r2, [r3, #8]
 801873c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801873e:	4413      	add	r3, r2
 8018740:	b29a      	uxth	r2, r3
 8018742:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018744:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8018746:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018748:	2b00      	cmp	r3, #0
 801874a:	d111      	bne.n	8018770 <tcp_write+0x5c0>
    pcb->unsent = queue;
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018750:	66da      	str	r2, [r3, #108]	; 0x6c
 8018752:	e010      	b.n	8018776 <tcp_write+0x5c6>
 8018754:	080233e4 	.word	0x080233e4
 8018758:	08023684 	.word	0x08023684
 801875c:	08023438 	.word	0x08023438
 8018760:	080236c4 	.word	0x080236c4
 8018764:	080236d4 	.word	0x080236d4
 8018768:	080236e8 	.word	0x080236e8
 801876c:	08023720 	.word	0x08023720
  } else {
    last_unsent->next = queue;
 8018770:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018772:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018774:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018776:	68fb      	ldr	r3, [r7, #12]
 8018778:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801877a:	88fb      	ldrh	r3, [r7, #6]
 801877c:	441a      	add	r2, r3
 801877e:	68fb      	ldr	r3, [r7, #12]
 8018780:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8018782:	68fb      	ldr	r3, [r7, #12]
 8018784:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8018788:	88fb      	ldrh	r3, [r7, #6]
 801878a:	1ad3      	subs	r3, r2, r3
 801878c:	b29a      	uxth	r2, r3
 801878e:	68fb      	ldr	r3, [r7, #12]
 8018790:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8018794:	68fb      	ldr	r3, [r7, #12]
 8018796:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801879a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801879e:	68fb      	ldr	r3, [r7, #12]
 80187a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d00e      	beq.n	80187c6 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	d10a      	bne.n	80187c6 <tcp_write+0x616>
 80187b0:	68fb      	ldr	r3, [r7, #12]
 80187b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d106      	bne.n	80187c6 <tcp_write+0x616>
 80187b8:	4b2c      	ldr	r3, [pc, #176]	; (801886c <tcp_write+0x6bc>)
 80187ba:	f240 3212 	movw	r2, #786	; 0x312
 80187be:	492c      	ldr	r1, [pc, #176]	; (8018870 <tcp_write+0x6c0>)
 80187c0:	482c      	ldr	r0, [pc, #176]	; (8018874 <tcp_write+0x6c4>)
 80187c2:	f005 ffd7 	bl	801e774 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80187c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80187c8:	2b00      	cmp	r3, #0
 80187ca:	d016      	beq.n	80187fa <tcp_write+0x64a>
 80187cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80187ce:	68db      	ldr	r3, [r3, #12]
 80187d0:	2b00      	cmp	r3, #0
 80187d2:	d012      	beq.n	80187fa <tcp_write+0x64a>
 80187d4:	797b      	ldrb	r3, [r7, #5]
 80187d6:	f003 0302 	and.w	r3, r3, #2
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d10d      	bne.n	80187fa <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80187de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80187e0:	68db      	ldr	r3, [r3, #12]
 80187e2:	899b      	ldrh	r3, [r3, #12]
 80187e4:	b29c      	uxth	r4, r3
 80187e6:	2008      	movs	r0, #8
 80187e8:	f7f9 faf0 	bl	8011dcc <lwip_htons>
 80187ec:	4603      	mov	r3, r0
 80187ee:	461a      	mov	r2, r3
 80187f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80187f2:	68db      	ldr	r3, [r3, #12]
 80187f4:	4322      	orrs	r2, r4
 80187f6:	b292      	uxth	r2, r2
 80187f8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80187fa:	2300      	movs	r3, #0
 80187fc:	e031      	b.n	8018862 <tcp_write+0x6b2>
          goto memerr;
 80187fe:	bf00      	nop
 8018800:	e006      	b.n	8018810 <tcp_write+0x660>
            goto memerr;
 8018802:	bf00      	nop
 8018804:	e004      	b.n	8018810 <tcp_write+0x660>
        goto memerr;
 8018806:	bf00      	nop
 8018808:	e002      	b.n	8018810 <tcp_write+0x660>
        goto memerr;
 801880a:	bf00      	nop
 801880c:	e000      	b.n	8018810 <tcp_write+0x660>
      goto memerr;
 801880e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018810:	68fb      	ldr	r3, [r7, #12]
 8018812:	8b5b      	ldrh	r3, [r3, #26]
 8018814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018818:	b29a      	uxth	r2, r3
 801881a:	68fb      	ldr	r3, [r7, #12]
 801881c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801881e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018820:	2b00      	cmp	r3, #0
 8018822:	d002      	beq.n	801882a <tcp_write+0x67a>
    pbuf_free(concat_p);
 8018824:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8018826:	f7fa fec5 	bl	80135b4 <pbuf_free>
  }
  if (queue != NULL) {
 801882a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801882c:	2b00      	cmp	r3, #0
 801882e:	d002      	beq.n	8018836 <tcp_write+0x686>
    tcp_segs_free(queue);
 8018830:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8018832:	f7fc fb83 	bl	8014f3c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8018836:	68fb      	ldr	r3, [r7, #12]
 8018838:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801883c:	2b00      	cmp	r3, #0
 801883e:	d00e      	beq.n	801885e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8018840:	68fb      	ldr	r3, [r7, #12]
 8018842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018844:	2b00      	cmp	r3, #0
 8018846:	d10a      	bne.n	801885e <tcp_write+0x6ae>
 8018848:	68fb      	ldr	r3, [r7, #12]
 801884a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801884c:	2b00      	cmp	r3, #0
 801884e:	d106      	bne.n	801885e <tcp_write+0x6ae>
 8018850:	4b06      	ldr	r3, [pc, #24]	; (801886c <tcp_write+0x6bc>)
 8018852:	f240 3227 	movw	r2, #807	; 0x327
 8018856:	4906      	ldr	r1, [pc, #24]	; (8018870 <tcp_write+0x6c0>)
 8018858:	4806      	ldr	r0, [pc, #24]	; (8018874 <tcp_write+0x6c4>)
 801885a:	f005 ff8b 	bl	801e774 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801885e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018862:	4618      	mov	r0, r3
 8018864:	375c      	adds	r7, #92	; 0x5c
 8018866:	46bd      	mov	sp, r7
 8018868:	bd90      	pop	{r4, r7, pc}
 801886a:	bf00      	nop
 801886c:	080233e4 	.word	0x080233e4
 8018870:	08023758 	.word	0x08023758
 8018874:	08023438 	.word	0x08023438

08018878 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018878:	b590      	push	{r4, r7, lr}
 801887a:	b08b      	sub	sp, #44	; 0x2c
 801887c:	af02      	add	r7, sp, #8
 801887e:	6078      	str	r0, [r7, #4]
 8018880:	460b      	mov	r3, r1
 8018882:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018884:	2300      	movs	r3, #0
 8018886:	61fb      	str	r3, [r7, #28]
 8018888:	2300      	movs	r3, #0
 801888a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801888c:	2300      	movs	r3, #0
 801888e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	2b00      	cmp	r3, #0
 8018894:	d106      	bne.n	80188a4 <tcp_split_unsent_seg+0x2c>
 8018896:	4b95      	ldr	r3, [pc, #596]	; (8018aec <tcp_split_unsent_seg+0x274>)
 8018898:	f240 324b 	movw	r2, #843	; 0x34b
 801889c:	4994      	ldr	r1, [pc, #592]	; (8018af0 <tcp_split_unsent_seg+0x278>)
 801889e:	4895      	ldr	r0, [pc, #596]	; (8018af4 <tcp_split_unsent_seg+0x27c>)
 80188a0:	f005 ff68 	bl	801e774 <iprintf>

  useg = pcb->unsent;
 80188a4:	687b      	ldr	r3, [r7, #4]
 80188a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80188a8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80188aa:	697b      	ldr	r3, [r7, #20]
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d102      	bne.n	80188b6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80188b0:	f04f 33ff 	mov.w	r3, #4294967295
 80188b4:	e116      	b.n	8018ae4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80188b6:	887b      	ldrh	r3, [r7, #2]
 80188b8:	2b00      	cmp	r3, #0
 80188ba:	d109      	bne.n	80188d0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80188bc:	4b8b      	ldr	r3, [pc, #556]	; (8018aec <tcp_split_unsent_seg+0x274>)
 80188be:	f240 3253 	movw	r2, #851	; 0x353
 80188c2:	498d      	ldr	r1, [pc, #564]	; (8018af8 <tcp_split_unsent_seg+0x280>)
 80188c4:	488b      	ldr	r0, [pc, #556]	; (8018af4 <tcp_split_unsent_seg+0x27c>)
 80188c6:	f005 ff55 	bl	801e774 <iprintf>
    return ERR_VAL;
 80188ca:	f06f 0305 	mvn.w	r3, #5
 80188ce:	e109      	b.n	8018ae4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80188d0:	697b      	ldr	r3, [r7, #20]
 80188d2:	891b      	ldrh	r3, [r3, #8]
 80188d4:	887a      	ldrh	r2, [r7, #2]
 80188d6:	429a      	cmp	r2, r3
 80188d8:	d301      	bcc.n	80188de <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80188da:	2300      	movs	r3, #0
 80188dc:	e102      	b.n	8018ae4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80188e2:	887a      	ldrh	r2, [r7, #2]
 80188e4:	429a      	cmp	r2, r3
 80188e6:	d906      	bls.n	80188f6 <tcp_split_unsent_seg+0x7e>
 80188e8:	4b80      	ldr	r3, [pc, #512]	; (8018aec <tcp_split_unsent_seg+0x274>)
 80188ea:	f240 325b 	movw	r2, #859	; 0x35b
 80188ee:	4983      	ldr	r1, [pc, #524]	; (8018afc <tcp_split_unsent_seg+0x284>)
 80188f0:	4880      	ldr	r0, [pc, #512]	; (8018af4 <tcp_split_unsent_seg+0x27c>)
 80188f2:	f005 ff3f 	bl	801e774 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80188f6:	697b      	ldr	r3, [r7, #20]
 80188f8:	891b      	ldrh	r3, [r3, #8]
 80188fa:	2b00      	cmp	r3, #0
 80188fc:	d106      	bne.n	801890c <tcp_split_unsent_seg+0x94>
 80188fe:	4b7b      	ldr	r3, [pc, #492]	; (8018aec <tcp_split_unsent_seg+0x274>)
 8018900:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8018904:	497e      	ldr	r1, [pc, #504]	; (8018b00 <tcp_split_unsent_seg+0x288>)
 8018906:	487b      	ldr	r0, [pc, #492]	; (8018af4 <tcp_split_unsent_seg+0x27c>)
 8018908:	f005 ff34 	bl	801e774 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801890c:	697b      	ldr	r3, [r7, #20]
 801890e:	7a9b      	ldrb	r3, [r3, #10]
 8018910:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018912:	7bfb      	ldrb	r3, [r7, #15]
 8018914:	009b      	lsls	r3, r3, #2
 8018916:	b2db      	uxtb	r3, r3
 8018918:	f003 0304 	and.w	r3, r3, #4
 801891c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801891e:	697b      	ldr	r3, [r7, #20]
 8018920:	891a      	ldrh	r2, [r3, #8]
 8018922:	887b      	ldrh	r3, [r7, #2]
 8018924:	1ad3      	subs	r3, r2, r3
 8018926:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018928:	7bbb      	ldrb	r3, [r7, #14]
 801892a:	b29a      	uxth	r2, r3
 801892c:	89bb      	ldrh	r3, [r7, #12]
 801892e:	4413      	add	r3, r2
 8018930:	b29b      	uxth	r3, r3
 8018932:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018936:	4619      	mov	r1, r3
 8018938:	2036      	movs	r0, #54	; 0x36
 801893a:	f7fa fb59 	bl	8012ff0 <pbuf_alloc>
 801893e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018940:	693b      	ldr	r3, [r7, #16]
 8018942:	2b00      	cmp	r3, #0
 8018944:	f000 80b7 	beq.w	8018ab6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018948:	697b      	ldr	r3, [r7, #20]
 801894a:	685b      	ldr	r3, [r3, #4]
 801894c:	891a      	ldrh	r2, [r3, #8]
 801894e:	697b      	ldr	r3, [r7, #20]
 8018950:	891b      	ldrh	r3, [r3, #8]
 8018952:	1ad3      	subs	r3, r2, r3
 8018954:	b29a      	uxth	r2, r3
 8018956:	887b      	ldrh	r3, [r7, #2]
 8018958:	4413      	add	r3, r2
 801895a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801895c:	697b      	ldr	r3, [r7, #20]
 801895e:	6858      	ldr	r0, [r3, #4]
 8018960:	693b      	ldr	r3, [r7, #16]
 8018962:	685a      	ldr	r2, [r3, #4]
 8018964:	7bbb      	ldrb	r3, [r7, #14]
 8018966:	18d1      	adds	r1, r2, r3
 8018968:	897b      	ldrh	r3, [r7, #10]
 801896a:	89ba      	ldrh	r2, [r7, #12]
 801896c:	f7fb f818 	bl	80139a0 <pbuf_copy_partial>
 8018970:	4603      	mov	r3, r0
 8018972:	461a      	mov	r2, r3
 8018974:	89bb      	ldrh	r3, [r7, #12]
 8018976:	4293      	cmp	r3, r2
 8018978:	f040 809f 	bne.w	8018aba <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801897c:	697b      	ldr	r3, [r7, #20]
 801897e:	68db      	ldr	r3, [r3, #12]
 8018980:	899b      	ldrh	r3, [r3, #12]
 8018982:	b29b      	uxth	r3, r3
 8018984:	4618      	mov	r0, r3
 8018986:	f7f9 fa21 	bl	8011dcc <lwip_htons>
 801898a:	4603      	mov	r3, r0
 801898c:	b2db      	uxtb	r3, r3
 801898e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018992:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018994:	2300      	movs	r3, #0
 8018996:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018998:	7efb      	ldrb	r3, [r7, #27]
 801899a:	f003 0308 	and.w	r3, r3, #8
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d007      	beq.n	80189b2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80189a2:	7efb      	ldrb	r3, [r7, #27]
 80189a4:	f023 0308 	bic.w	r3, r3, #8
 80189a8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80189aa:	7ebb      	ldrb	r3, [r7, #26]
 80189ac:	f043 0308 	orr.w	r3, r3, #8
 80189b0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80189b2:	7efb      	ldrb	r3, [r7, #27]
 80189b4:	f003 0301 	and.w	r3, r3, #1
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	d007      	beq.n	80189cc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80189bc:	7efb      	ldrb	r3, [r7, #27]
 80189be:	f023 0301 	bic.w	r3, r3, #1
 80189c2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80189c4:	7ebb      	ldrb	r3, [r7, #26]
 80189c6:	f043 0301 	orr.w	r3, r3, #1
 80189ca:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80189cc:	697b      	ldr	r3, [r7, #20]
 80189ce:	68db      	ldr	r3, [r3, #12]
 80189d0:	685b      	ldr	r3, [r3, #4]
 80189d2:	4618      	mov	r0, r3
 80189d4:	f7f9 fa0f 	bl	8011df6 <lwip_htonl>
 80189d8:	4602      	mov	r2, r0
 80189da:	887b      	ldrh	r3, [r7, #2]
 80189dc:	18d1      	adds	r1, r2, r3
 80189de:	7eba      	ldrb	r2, [r7, #26]
 80189e0:	7bfb      	ldrb	r3, [r7, #15]
 80189e2:	9300      	str	r3, [sp, #0]
 80189e4:	460b      	mov	r3, r1
 80189e6:	6939      	ldr	r1, [r7, #16]
 80189e8:	6878      	ldr	r0, [r7, #4]
 80189ea:	f7ff fa4f 	bl	8017e8c <tcp_create_segment>
 80189ee:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80189f0:	69fb      	ldr	r3, [r7, #28]
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d063      	beq.n	8018abe <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80189f6:	697b      	ldr	r3, [r7, #20]
 80189f8:	685b      	ldr	r3, [r3, #4]
 80189fa:	4618      	mov	r0, r3
 80189fc:	f7fa fe68 	bl	80136d0 <pbuf_clen>
 8018a00:	4603      	mov	r3, r0
 8018a02:	461a      	mov	r2, r3
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018a0a:	1a9b      	subs	r3, r3, r2
 8018a0c:	b29a      	uxth	r2, r3
 8018a0e:	687b      	ldr	r3, [r7, #4]
 8018a10:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018a14:	697b      	ldr	r3, [r7, #20]
 8018a16:	6858      	ldr	r0, [r3, #4]
 8018a18:	697b      	ldr	r3, [r7, #20]
 8018a1a:	685b      	ldr	r3, [r3, #4]
 8018a1c:	891a      	ldrh	r2, [r3, #8]
 8018a1e:	89bb      	ldrh	r3, [r7, #12]
 8018a20:	1ad3      	subs	r3, r2, r3
 8018a22:	b29b      	uxth	r3, r3
 8018a24:	4619      	mov	r1, r3
 8018a26:	f7fa fc41 	bl	80132ac <pbuf_realloc>
  useg->len -= remainder;
 8018a2a:	697b      	ldr	r3, [r7, #20]
 8018a2c:	891a      	ldrh	r2, [r3, #8]
 8018a2e:	89bb      	ldrh	r3, [r7, #12]
 8018a30:	1ad3      	subs	r3, r2, r3
 8018a32:	b29a      	uxth	r2, r3
 8018a34:	697b      	ldr	r3, [r7, #20]
 8018a36:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018a38:	697b      	ldr	r3, [r7, #20]
 8018a3a:	68db      	ldr	r3, [r3, #12]
 8018a3c:	899b      	ldrh	r3, [r3, #12]
 8018a3e:	b29c      	uxth	r4, r3
 8018a40:	7efb      	ldrb	r3, [r7, #27]
 8018a42:	b29b      	uxth	r3, r3
 8018a44:	4618      	mov	r0, r3
 8018a46:	f7f9 f9c1 	bl	8011dcc <lwip_htons>
 8018a4a:	4603      	mov	r3, r0
 8018a4c:	461a      	mov	r2, r3
 8018a4e:	697b      	ldr	r3, [r7, #20]
 8018a50:	68db      	ldr	r3, [r3, #12]
 8018a52:	4322      	orrs	r2, r4
 8018a54:	b292      	uxth	r2, r2
 8018a56:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018a58:	697b      	ldr	r3, [r7, #20]
 8018a5a:	685b      	ldr	r3, [r3, #4]
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	f7fa fe37 	bl	80136d0 <pbuf_clen>
 8018a62:	4603      	mov	r3, r0
 8018a64:	461a      	mov	r2, r3
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018a6c:	4413      	add	r3, r2
 8018a6e:	b29a      	uxth	r2, r3
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018a76:	69fb      	ldr	r3, [r7, #28]
 8018a78:	685b      	ldr	r3, [r3, #4]
 8018a7a:	4618      	mov	r0, r3
 8018a7c:	f7fa fe28 	bl	80136d0 <pbuf_clen>
 8018a80:	4603      	mov	r3, r0
 8018a82:	461a      	mov	r2, r3
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018a8a:	4413      	add	r3, r2
 8018a8c:	b29a      	uxth	r2, r3
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018a94:	697b      	ldr	r3, [r7, #20]
 8018a96:	681a      	ldr	r2, [r3, #0]
 8018a98:	69fb      	ldr	r3, [r7, #28]
 8018a9a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018a9c:	697b      	ldr	r3, [r7, #20]
 8018a9e:	69fa      	ldr	r2, [r7, #28]
 8018aa0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018aa2:	69fb      	ldr	r3, [r7, #28]
 8018aa4:	681b      	ldr	r3, [r3, #0]
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d103      	bne.n	8018ab2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	2200      	movs	r2, #0
 8018aae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018ab2:	2300      	movs	r3, #0
 8018ab4:	e016      	b.n	8018ae4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018ab6:	bf00      	nop
 8018ab8:	e002      	b.n	8018ac0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018aba:	bf00      	nop
 8018abc:	e000      	b.n	8018ac0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018abe:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018ac0:	69fb      	ldr	r3, [r7, #28]
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d006      	beq.n	8018ad4 <tcp_split_unsent_seg+0x25c>
 8018ac6:	4b09      	ldr	r3, [pc, #36]	; (8018aec <tcp_split_unsent_seg+0x274>)
 8018ac8:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8018acc:	490d      	ldr	r1, [pc, #52]	; (8018b04 <tcp_split_unsent_seg+0x28c>)
 8018ace:	4809      	ldr	r0, [pc, #36]	; (8018af4 <tcp_split_unsent_seg+0x27c>)
 8018ad0:	f005 fe50 	bl	801e774 <iprintf>
  if (p != NULL) {
 8018ad4:	693b      	ldr	r3, [r7, #16]
 8018ad6:	2b00      	cmp	r3, #0
 8018ad8:	d002      	beq.n	8018ae0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018ada:	6938      	ldr	r0, [r7, #16]
 8018adc:	f7fa fd6a 	bl	80135b4 <pbuf_free>
  }

  return ERR_MEM;
 8018ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018ae4:	4618      	mov	r0, r3
 8018ae6:	3724      	adds	r7, #36	; 0x24
 8018ae8:	46bd      	mov	sp, r7
 8018aea:	bd90      	pop	{r4, r7, pc}
 8018aec:	080233e4 	.word	0x080233e4
 8018af0:	08023778 	.word	0x08023778
 8018af4:	08023438 	.word	0x08023438
 8018af8:	0802379c 	.word	0x0802379c
 8018afc:	080237c0 	.word	0x080237c0
 8018b00:	080237d0 	.word	0x080237d0
 8018b04:	080237e0 	.word	0x080237e0

08018b08 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018b08:	b590      	push	{r4, r7, lr}
 8018b0a:	b085      	sub	sp, #20
 8018b0c:	af00      	add	r7, sp, #0
 8018b0e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	d106      	bne.n	8018b24 <tcp_send_fin+0x1c>
 8018b16:	4b21      	ldr	r3, [pc, #132]	; (8018b9c <tcp_send_fin+0x94>)
 8018b18:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8018b1c:	4920      	ldr	r1, [pc, #128]	; (8018ba0 <tcp_send_fin+0x98>)
 8018b1e:	4821      	ldr	r0, [pc, #132]	; (8018ba4 <tcp_send_fin+0x9c>)
 8018b20:	f005 fe28 	bl	801e774 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018b28:	2b00      	cmp	r3, #0
 8018b2a:	d02e      	beq.n	8018b8a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018b30:	60fb      	str	r3, [r7, #12]
 8018b32:	e002      	b.n	8018b3a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018b34:	68fb      	ldr	r3, [r7, #12]
 8018b36:	681b      	ldr	r3, [r3, #0]
 8018b38:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018b3a:	68fb      	ldr	r3, [r7, #12]
 8018b3c:	681b      	ldr	r3, [r3, #0]
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d1f8      	bne.n	8018b34 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018b42:	68fb      	ldr	r3, [r7, #12]
 8018b44:	68db      	ldr	r3, [r3, #12]
 8018b46:	899b      	ldrh	r3, [r3, #12]
 8018b48:	b29b      	uxth	r3, r3
 8018b4a:	4618      	mov	r0, r3
 8018b4c:	f7f9 f93e 	bl	8011dcc <lwip_htons>
 8018b50:	4603      	mov	r3, r0
 8018b52:	b2db      	uxtb	r3, r3
 8018b54:	f003 0307 	and.w	r3, r3, #7
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d116      	bne.n	8018b8a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018b5c:	68fb      	ldr	r3, [r7, #12]
 8018b5e:	68db      	ldr	r3, [r3, #12]
 8018b60:	899b      	ldrh	r3, [r3, #12]
 8018b62:	b29c      	uxth	r4, r3
 8018b64:	2001      	movs	r0, #1
 8018b66:	f7f9 f931 	bl	8011dcc <lwip_htons>
 8018b6a:	4603      	mov	r3, r0
 8018b6c:	461a      	mov	r2, r3
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	68db      	ldr	r3, [r3, #12]
 8018b72:	4322      	orrs	r2, r4
 8018b74:	b292      	uxth	r2, r2
 8018b76:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018b78:	687b      	ldr	r3, [r7, #4]
 8018b7a:	8b5b      	ldrh	r3, [r3, #26]
 8018b7c:	f043 0320 	orr.w	r3, r3, #32
 8018b80:	b29a      	uxth	r2, r3
 8018b82:	687b      	ldr	r3, [r7, #4]
 8018b84:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018b86:	2300      	movs	r3, #0
 8018b88:	e004      	b.n	8018b94 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018b8a:	2101      	movs	r1, #1
 8018b8c:	6878      	ldr	r0, [r7, #4]
 8018b8e:	f000 f80b 	bl	8018ba8 <tcp_enqueue_flags>
 8018b92:	4603      	mov	r3, r0
}
 8018b94:	4618      	mov	r0, r3
 8018b96:	3714      	adds	r7, #20
 8018b98:	46bd      	mov	sp, r7
 8018b9a:	bd90      	pop	{r4, r7, pc}
 8018b9c:	080233e4 	.word	0x080233e4
 8018ba0:	080237ec 	.word	0x080237ec
 8018ba4:	08023438 	.word	0x08023438

08018ba8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018ba8:	b580      	push	{r7, lr}
 8018baa:	b08a      	sub	sp, #40	; 0x28
 8018bac:	af02      	add	r7, sp, #8
 8018bae:	6078      	str	r0, [r7, #4]
 8018bb0:	460b      	mov	r3, r1
 8018bb2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018bb4:	2300      	movs	r3, #0
 8018bb6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018bb8:	2300      	movs	r3, #0
 8018bba:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018bbc:	78fb      	ldrb	r3, [r7, #3]
 8018bbe:	f003 0303 	and.w	r3, r3, #3
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d106      	bne.n	8018bd4 <tcp_enqueue_flags+0x2c>
 8018bc6:	4b67      	ldr	r3, [pc, #412]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018bc8:	f240 4211 	movw	r2, #1041	; 0x411
 8018bcc:	4966      	ldr	r1, [pc, #408]	; (8018d68 <tcp_enqueue_flags+0x1c0>)
 8018bce:	4867      	ldr	r0, [pc, #412]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018bd0:	f005 fdd0 	bl	801e774 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d106      	bne.n	8018be8 <tcp_enqueue_flags+0x40>
 8018bda:	4b62      	ldr	r3, [pc, #392]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018bdc:	f240 4213 	movw	r2, #1043	; 0x413
 8018be0:	4963      	ldr	r1, [pc, #396]	; (8018d70 <tcp_enqueue_flags+0x1c8>)
 8018be2:	4862      	ldr	r0, [pc, #392]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018be4:	f005 fdc6 	bl	801e774 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018be8:	78fb      	ldrb	r3, [r7, #3]
 8018bea:	f003 0302 	and.w	r3, r3, #2
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d001      	beq.n	8018bf6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018bf2:	2301      	movs	r3, #1
 8018bf4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018bf6:	7ffb      	ldrb	r3, [r7, #31]
 8018bf8:	009b      	lsls	r3, r3, #2
 8018bfa:	b2db      	uxtb	r3, r3
 8018bfc:	f003 0304 	and.w	r3, r3, #4
 8018c00:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018c02:	7dfb      	ldrb	r3, [r7, #23]
 8018c04:	b29b      	uxth	r3, r3
 8018c06:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018c0a:	4619      	mov	r1, r3
 8018c0c:	2036      	movs	r0, #54	; 0x36
 8018c0e:	f7fa f9ef 	bl	8012ff0 <pbuf_alloc>
 8018c12:	6138      	str	r0, [r7, #16]
 8018c14:	693b      	ldr	r3, [r7, #16]
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d109      	bne.n	8018c2e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	8b5b      	ldrh	r3, [r3, #26]
 8018c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018c22:	b29a      	uxth	r2, r3
 8018c24:	687b      	ldr	r3, [r7, #4]
 8018c26:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018c28:	f04f 33ff 	mov.w	r3, #4294967295
 8018c2c:	e095      	b.n	8018d5a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018c2e:	693b      	ldr	r3, [r7, #16]
 8018c30:	895a      	ldrh	r2, [r3, #10]
 8018c32:	7dfb      	ldrb	r3, [r7, #23]
 8018c34:	b29b      	uxth	r3, r3
 8018c36:	429a      	cmp	r2, r3
 8018c38:	d206      	bcs.n	8018c48 <tcp_enqueue_flags+0xa0>
 8018c3a:	4b4a      	ldr	r3, [pc, #296]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018c3c:	f240 4239 	movw	r2, #1081	; 0x439
 8018c40:	494c      	ldr	r1, [pc, #304]	; (8018d74 <tcp_enqueue_flags+0x1cc>)
 8018c42:	484a      	ldr	r0, [pc, #296]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018c44:	f005 fd96 	bl	801e774 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8018c4c:	78fa      	ldrb	r2, [r7, #3]
 8018c4e:	7ffb      	ldrb	r3, [r7, #31]
 8018c50:	9300      	str	r3, [sp, #0]
 8018c52:	460b      	mov	r3, r1
 8018c54:	6939      	ldr	r1, [r7, #16]
 8018c56:	6878      	ldr	r0, [r7, #4]
 8018c58:	f7ff f918 	bl	8017e8c <tcp_create_segment>
 8018c5c:	60f8      	str	r0, [r7, #12]
 8018c5e:	68fb      	ldr	r3, [r7, #12]
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d109      	bne.n	8018c78 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	8b5b      	ldrh	r3, [r3, #26]
 8018c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018c6c:	b29a      	uxth	r2, r3
 8018c6e:	687b      	ldr	r3, [r7, #4]
 8018c70:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018c72:	f04f 33ff 	mov.w	r3, #4294967295
 8018c76:	e070      	b.n	8018d5a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	68db      	ldr	r3, [r3, #12]
 8018c7c:	f003 0303 	and.w	r3, r3, #3
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d006      	beq.n	8018c92 <tcp_enqueue_flags+0xea>
 8018c84:	4b37      	ldr	r3, [pc, #220]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018c86:	f240 4242 	movw	r2, #1090	; 0x442
 8018c8a:	493b      	ldr	r1, [pc, #236]	; (8018d78 <tcp_enqueue_flags+0x1d0>)
 8018c8c:	4837      	ldr	r0, [pc, #220]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018c8e:	f005 fd71 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	891b      	ldrh	r3, [r3, #8]
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	d006      	beq.n	8018ca8 <tcp_enqueue_flags+0x100>
 8018c9a:	4b32      	ldr	r3, [pc, #200]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018c9c:	f240 4243 	movw	r2, #1091	; 0x443
 8018ca0:	4936      	ldr	r1, [pc, #216]	; (8018d7c <tcp_enqueue_flags+0x1d4>)
 8018ca2:	4832      	ldr	r0, [pc, #200]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018ca4:	f005 fd66 	bl	801e774 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018cac:	2b00      	cmp	r3, #0
 8018cae:	d103      	bne.n	8018cb8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	68fa      	ldr	r2, [r7, #12]
 8018cb4:	66da      	str	r2, [r3, #108]	; 0x6c
 8018cb6:	e00d      	b.n	8018cd4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018cbc:	61bb      	str	r3, [r7, #24]
 8018cbe:	e002      	b.n	8018cc6 <tcp_enqueue_flags+0x11e>
 8018cc0:	69bb      	ldr	r3, [r7, #24]
 8018cc2:	681b      	ldr	r3, [r3, #0]
 8018cc4:	61bb      	str	r3, [r7, #24]
 8018cc6:	69bb      	ldr	r3, [r7, #24]
 8018cc8:	681b      	ldr	r3, [r3, #0]
 8018cca:	2b00      	cmp	r3, #0
 8018ccc:	d1f8      	bne.n	8018cc0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8018cce:	69bb      	ldr	r3, [r7, #24]
 8018cd0:	68fa      	ldr	r2, [r7, #12]
 8018cd2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018cd4:	687b      	ldr	r3, [r7, #4]
 8018cd6:	2200      	movs	r2, #0
 8018cd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018cdc:	78fb      	ldrb	r3, [r7, #3]
 8018cde:	f003 0302 	and.w	r3, r3, #2
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	d104      	bne.n	8018cf0 <tcp_enqueue_flags+0x148>
 8018ce6:	78fb      	ldrb	r3, [r7, #3]
 8018ce8:	f003 0301 	and.w	r3, r3, #1
 8018cec:	2b00      	cmp	r3, #0
 8018cee:	d004      	beq.n	8018cfa <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8018cf4:	1c5a      	adds	r2, r3, #1
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8018cfa:	78fb      	ldrb	r3, [r7, #3]
 8018cfc:	f003 0301 	and.w	r3, r3, #1
 8018d00:	2b00      	cmp	r3, #0
 8018d02:	d006      	beq.n	8018d12 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8018d04:	687b      	ldr	r3, [r7, #4]
 8018d06:	8b5b      	ldrh	r3, [r3, #26]
 8018d08:	f043 0320 	orr.w	r3, r3, #32
 8018d0c:	b29a      	uxth	r2, r3
 8018d0e:	687b      	ldr	r3, [r7, #4]
 8018d10:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	685b      	ldr	r3, [r3, #4]
 8018d16:	4618      	mov	r0, r3
 8018d18:	f7fa fcda 	bl	80136d0 <pbuf_clen>
 8018d1c:	4603      	mov	r3, r0
 8018d1e:	461a      	mov	r2, r3
 8018d20:	687b      	ldr	r3, [r7, #4]
 8018d22:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018d26:	4413      	add	r3, r2
 8018d28:	b29a      	uxth	r2, r3
 8018d2a:	687b      	ldr	r3, [r7, #4]
 8018d2c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d00e      	beq.n	8018d58 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8018d3a:	687b      	ldr	r3, [r7, #4]
 8018d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d10a      	bne.n	8018d58 <tcp_enqueue_flags+0x1b0>
 8018d42:	687b      	ldr	r3, [r7, #4]
 8018d44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018d46:	2b00      	cmp	r3, #0
 8018d48:	d106      	bne.n	8018d58 <tcp_enqueue_flags+0x1b0>
 8018d4a:	4b06      	ldr	r3, [pc, #24]	; (8018d64 <tcp_enqueue_flags+0x1bc>)
 8018d4c:	f240 4265 	movw	r2, #1125	; 0x465
 8018d50:	490b      	ldr	r1, [pc, #44]	; (8018d80 <tcp_enqueue_flags+0x1d8>)
 8018d52:	4806      	ldr	r0, [pc, #24]	; (8018d6c <tcp_enqueue_flags+0x1c4>)
 8018d54:	f005 fd0e 	bl	801e774 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018d58:	2300      	movs	r3, #0
}
 8018d5a:	4618      	mov	r0, r3
 8018d5c:	3720      	adds	r7, #32
 8018d5e:	46bd      	mov	sp, r7
 8018d60:	bd80      	pop	{r7, pc}
 8018d62:	bf00      	nop
 8018d64:	080233e4 	.word	0x080233e4
 8018d68:	08023808 	.word	0x08023808
 8018d6c:	08023438 	.word	0x08023438
 8018d70:	08023860 	.word	0x08023860
 8018d74:	08023880 	.word	0x08023880
 8018d78:	080238bc 	.word	0x080238bc
 8018d7c:	080238d4 	.word	0x080238d4
 8018d80:	08023900 	.word	0x08023900

08018d84 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018d84:	b5b0      	push	{r4, r5, r7, lr}
 8018d86:	b08a      	sub	sp, #40	; 0x28
 8018d88:	af00      	add	r7, sp, #0
 8018d8a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d106      	bne.n	8018da0 <tcp_output+0x1c>
 8018d92:	4b8a      	ldr	r3, [pc, #552]	; (8018fbc <tcp_output+0x238>)
 8018d94:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8018d98:	4989      	ldr	r1, [pc, #548]	; (8018fc0 <tcp_output+0x23c>)
 8018d9a:	488a      	ldr	r0, [pc, #552]	; (8018fc4 <tcp_output+0x240>)
 8018d9c:	f005 fcea 	bl	801e774 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	7d1b      	ldrb	r3, [r3, #20]
 8018da4:	2b01      	cmp	r3, #1
 8018da6:	d106      	bne.n	8018db6 <tcp_output+0x32>
 8018da8:	4b84      	ldr	r3, [pc, #528]	; (8018fbc <tcp_output+0x238>)
 8018daa:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8018dae:	4986      	ldr	r1, [pc, #536]	; (8018fc8 <tcp_output+0x244>)
 8018db0:	4884      	ldr	r0, [pc, #528]	; (8018fc4 <tcp_output+0x240>)
 8018db2:	f005 fcdf 	bl	801e774 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018db6:	4b85      	ldr	r3, [pc, #532]	; (8018fcc <tcp_output+0x248>)
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	687a      	ldr	r2, [r7, #4]
 8018dbc:	429a      	cmp	r2, r3
 8018dbe:	d101      	bne.n	8018dc4 <tcp_output+0x40>
    return ERR_OK;
 8018dc0:	2300      	movs	r3, #0
 8018dc2:	e1ce      	b.n	8019162 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018dca:	687b      	ldr	r3, [r7, #4]
 8018dcc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018dd0:	4293      	cmp	r3, r2
 8018dd2:	bf28      	it	cs
 8018dd4:	4613      	movcs	r3, r2
 8018dd6:	b29b      	uxth	r3, r3
 8018dd8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018dde:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8018de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018de2:	2b00      	cmp	r3, #0
 8018de4:	d10b      	bne.n	8018dfe <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018de6:	687b      	ldr	r3, [r7, #4]
 8018de8:	8b5b      	ldrh	r3, [r3, #26]
 8018dea:	f003 0302 	and.w	r3, r3, #2
 8018dee:	2b00      	cmp	r3, #0
 8018df0:	f000 81aa 	beq.w	8019148 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8018df4:	6878      	ldr	r0, [r7, #4]
 8018df6:	f000 fdcb 	bl	8019990 <tcp_send_empty_ack>
 8018dfa:	4603      	mov	r3, r0
 8018dfc:	e1b1      	b.n	8019162 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8018dfe:	6879      	ldr	r1, [r7, #4]
 8018e00:	687b      	ldr	r3, [r7, #4]
 8018e02:	3304      	adds	r3, #4
 8018e04:	461a      	mov	r2, r3
 8018e06:	6878      	ldr	r0, [r7, #4]
 8018e08:	f7ff f824 	bl	8017e54 <tcp_route>
 8018e0c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8018e0e:	697b      	ldr	r3, [r7, #20]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d102      	bne.n	8018e1a <tcp_output+0x96>
    return ERR_RTE;
 8018e14:	f06f 0303 	mvn.w	r3, #3
 8018e18:	e1a3      	b.n	8019162 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8018e1a:	687b      	ldr	r3, [r7, #4]
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	d003      	beq.n	8018e28 <tcp_output+0xa4>
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	681b      	ldr	r3, [r3, #0]
 8018e24:	2b00      	cmp	r3, #0
 8018e26:	d111      	bne.n	8018e4c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8018e28:	697b      	ldr	r3, [r7, #20]
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d002      	beq.n	8018e34 <tcp_output+0xb0>
 8018e2e:	697b      	ldr	r3, [r7, #20]
 8018e30:	3304      	adds	r3, #4
 8018e32:	e000      	b.n	8018e36 <tcp_output+0xb2>
 8018e34:	2300      	movs	r3, #0
 8018e36:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8018e38:	693b      	ldr	r3, [r7, #16]
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d102      	bne.n	8018e44 <tcp_output+0xc0>
      return ERR_RTE;
 8018e3e:	f06f 0303 	mvn.w	r3, #3
 8018e42:	e18e      	b.n	8019162 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018e44:	693b      	ldr	r3, [r7, #16]
 8018e46:	681a      	ldr	r2, [r3, #0]
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018e4e:	68db      	ldr	r3, [r3, #12]
 8018e50:	685b      	ldr	r3, [r3, #4]
 8018e52:	4618      	mov	r0, r3
 8018e54:	f7f8 ffcf 	bl	8011df6 <lwip_htonl>
 8018e58:	4602      	mov	r2, r0
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018e5e:	1ad3      	subs	r3, r2, r3
 8018e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018e62:	8912      	ldrh	r2, [r2, #8]
 8018e64:	4413      	add	r3, r2
 8018e66:	69ba      	ldr	r2, [r7, #24]
 8018e68:	429a      	cmp	r2, r3
 8018e6a:	d227      	bcs.n	8018ebc <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018e72:	461a      	mov	r2, r3
 8018e74:	69bb      	ldr	r3, [r7, #24]
 8018e76:	4293      	cmp	r3, r2
 8018e78:	d114      	bne.n	8018ea4 <tcp_output+0x120>
 8018e7a:	687b      	ldr	r3, [r7, #4]
 8018e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018e7e:	2b00      	cmp	r3, #0
 8018e80:	d110      	bne.n	8018ea4 <tcp_output+0x120>
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018e88:	2b00      	cmp	r3, #0
 8018e8a:	d10b      	bne.n	8018ea4 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018e8c:	687b      	ldr	r3, [r7, #4]
 8018e8e:	2200      	movs	r2, #0
 8018e90:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	2201      	movs	r2, #1
 8018e98:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8018e9c:	687b      	ldr	r3, [r7, #4]
 8018e9e:	2200      	movs	r2, #0
 8018ea0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	8b5b      	ldrh	r3, [r3, #26]
 8018ea8:	f003 0302 	and.w	r3, r3, #2
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	f000 814d 	beq.w	801914c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8018eb2:	6878      	ldr	r0, [r7, #4]
 8018eb4:	f000 fd6c 	bl	8019990 <tcp_send_empty_ack>
 8018eb8:	4603      	mov	r3, r0
 8018eba:	e152      	b.n	8019162 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	2200      	movs	r2, #0
 8018ec0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018ec8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018eca:	6a3b      	ldr	r3, [r7, #32]
 8018ecc:	2b00      	cmp	r3, #0
 8018ece:	f000 811c 	beq.w	801910a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8018ed2:	e002      	b.n	8018eda <tcp_output+0x156>
 8018ed4:	6a3b      	ldr	r3, [r7, #32]
 8018ed6:	681b      	ldr	r3, [r3, #0]
 8018ed8:	623b      	str	r3, [r7, #32]
 8018eda:	6a3b      	ldr	r3, [r7, #32]
 8018edc:	681b      	ldr	r3, [r3, #0]
 8018ede:	2b00      	cmp	r3, #0
 8018ee0:	d1f8      	bne.n	8018ed4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8018ee2:	e112      	b.n	801910a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8018ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ee6:	68db      	ldr	r3, [r3, #12]
 8018ee8:	899b      	ldrh	r3, [r3, #12]
 8018eea:	b29b      	uxth	r3, r3
 8018eec:	4618      	mov	r0, r3
 8018eee:	f7f8 ff6d 	bl	8011dcc <lwip_htons>
 8018ef2:	4603      	mov	r3, r0
 8018ef4:	b2db      	uxtb	r3, r3
 8018ef6:	f003 0304 	and.w	r3, r3, #4
 8018efa:	2b00      	cmp	r3, #0
 8018efc:	d006      	beq.n	8018f0c <tcp_output+0x188>
 8018efe:	4b2f      	ldr	r3, [pc, #188]	; (8018fbc <tcp_output+0x238>)
 8018f00:	f240 5236 	movw	r2, #1334	; 0x536
 8018f04:	4932      	ldr	r1, [pc, #200]	; (8018fd0 <tcp_output+0x24c>)
 8018f06:	482f      	ldr	r0, [pc, #188]	; (8018fc4 <tcp_output+0x240>)
 8018f08:	f005 fc34 	bl	801e774 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d01f      	beq.n	8018f54 <tcp_output+0x1d0>
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	8b5b      	ldrh	r3, [r3, #26]
 8018f18:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8018f1c:	2b00      	cmp	r3, #0
 8018f1e:	d119      	bne.n	8018f54 <tcp_output+0x1d0>
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d00b      	beq.n	8018f40 <tcp_output+0x1bc>
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	d110      	bne.n	8018f54 <tcp_output+0x1d0>
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018f36:	891a      	ldrh	r2, [r3, #8]
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018f3c:	429a      	cmp	r2, r3
 8018f3e:	d209      	bcs.n	8018f54 <tcp_output+0x1d0>
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8018f46:	2b00      	cmp	r3, #0
 8018f48:	d004      	beq.n	8018f54 <tcp_output+0x1d0>
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018f50:	2b08      	cmp	r3, #8
 8018f52:	d901      	bls.n	8018f58 <tcp_output+0x1d4>
 8018f54:	2301      	movs	r3, #1
 8018f56:	e000      	b.n	8018f5a <tcp_output+0x1d6>
 8018f58:	2300      	movs	r3, #0
 8018f5a:	2b00      	cmp	r3, #0
 8018f5c:	d106      	bne.n	8018f6c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	8b5b      	ldrh	r3, [r3, #26]
 8018f62:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018f66:	2b00      	cmp	r3, #0
 8018f68:	f000 80e4 	beq.w	8019134 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	7d1b      	ldrb	r3, [r3, #20]
 8018f70:	2b02      	cmp	r3, #2
 8018f72:	d00d      	beq.n	8018f90 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f76:	68db      	ldr	r3, [r3, #12]
 8018f78:	899b      	ldrh	r3, [r3, #12]
 8018f7a:	b29c      	uxth	r4, r3
 8018f7c:	2010      	movs	r0, #16
 8018f7e:	f7f8 ff25 	bl	8011dcc <lwip_htons>
 8018f82:	4603      	mov	r3, r0
 8018f84:	461a      	mov	r2, r3
 8018f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f88:	68db      	ldr	r3, [r3, #12]
 8018f8a:	4322      	orrs	r2, r4
 8018f8c:	b292      	uxth	r2, r2
 8018f8e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018f90:	697a      	ldr	r2, [r7, #20]
 8018f92:	6879      	ldr	r1, [r7, #4]
 8018f94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018f96:	f000 f909 	bl	80191ac <tcp_output_segment>
 8018f9a:	4603      	mov	r3, r0
 8018f9c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	d016      	beq.n	8018fd4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018fa6:	687b      	ldr	r3, [r7, #4]
 8018fa8:	8b5b      	ldrh	r3, [r3, #26]
 8018faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018fae:	b29a      	uxth	r2, r3
 8018fb0:	687b      	ldr	r3, [r7, #4]
 8018fb2:	835a      	strh	r2, [r3, #26]
      return err;
 8018fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fb8:	e0d3      	b.n	8019162 <tcp_output+0x3de>
 8018fba:	bf00      	nop
 8018fbc:	080233e4 	.word	0x080233e4
 8018fc0:	08023928 	.word	0x08023928
 8018fc4:	08023438 	.word	0x08023438
 8018fc8:	08023940 	.word	0x08023940
 8018fcc:	20079140 	.word	0x20079140
 8018fd0:	08023968 	.word	0x08023968
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8018fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fd6:	681a      	ldr	r2, [r3, #0]
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8018fdc:	687b      	ldr	r3, [r7, #4]
 8018fde:	7d1b      	ldrb	r3, [r3, #20]
 8018fe0:	2b02      	cmp	r3, #2
 8018fe2:	d006      	beq.n	8018ff2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018fe4:	687b      	ldr	r3, [r7, #4]
 8018fe6:	8b5b      	ldrh	r3, [r3, #26]
 8018fe8:	f023 0303 	bic.w	r3, r3, #3
 8018fec:	b29a      	uxth	r2, r3
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ff4:	68db      	ldr	r3, [r3, #12]
 8018ff6:	685b      	ldr	r3, [r3, #4]
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	f7f8 fefc 	bl	8011df6 <lwip_htonl>
 8018ffe:	4604      	mov	r4, r0
 8019000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019002:	891b      	ldrh	r3, [r3, #8]
 8019004:	461d      	mov	r5, r3
 8019006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019008:	68db      	ldr	r3, [r3, #12]
 801900a:	899b      	ldrh	r3, [r3, #12]
 801900c:	b29b      	uxth	r3, r3
 801900e:	4618      	mov	r0, r3
 8019010:	f7f8 fedc 	bl	8011dcc <lwip_htons>
 8019014:	4603      	mov	r3, r0
 8019016:	b2db      	uxtb	r3, r3
 8019018:	f003 0303 	and.w	r3, r3, #3
 801901c:	2b00      	cmp	r3, #0
 801901e:	d001      	beq.n	8019024 <tcp_output+0x2a0>
 8019020:	2301      	movs	r3, #1
 8019022:	e000      	b.n	8019026 <tcp_output+0x2a2>
 8019024:	2300      	movs	r3, #0
 8019026:	442b      	add	r3, r5
 8019028:	4423      	add	r3, r4
 801902a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801902c:	687b      	ldr	r3, [r7, #4]
 801902e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019030:	68bb      	ldr	r3, [r7, #8]
 8019032:	1ad3      	subs	r3, r2, r3
 8019034:	2b00      	cmp	r3, #0
 8019036:	da02      	bge.n	801903e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	68ba      	ldr	r2, [r7, #8]
 801903c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801903e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019040:	891b      	ldrh	r3, [r3, #8]
 8019042:	461c      	mov	r4, r3
 8019044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019046:	68db      	ldr	r3, [r3, #12]
 8019048:	899b      	ldrh	r3, [r3, #12]
 801904a:	b29b      	uxth	r3, r3
 801904c:	4618      	mov	r0, r3
 801904e:	f7f8 febd 	bl	8011dcc <lwip_htons>
 8019052:	4603      	mov	r3, r0
 8019054:	b2db      	uxtb	r3, r3
 8019056:	f003 0303 	and.w	r3, r3, #3
 801905a:	2b00      	cmp	r3, #0
 801905c:	d001      	beq.n	8019062 <tcp_output+0x2de>
 801905e:	2301      	movs	r3, #1
 8019060:	e000      	b.n	8019064 <tcp_output+0x2e0>
 8019062:	2300      	movs	r3, #0
 8019064:	4423      	add	r3, r4
 8019066:	2b00      	cmp	r3, #0
 8019068:	d049      	beq.n	80190fe <tcp_output+0x37a>
      seg->next = NULL;
 801906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801906c:	2200      	movs	r2, #0
 801906e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019074:	2b00      	cmp	r3, #0
 8019076:	d105      	bne.n	8019084 <tcp_output+0x300>
        pcb->unacked = seg;
 8019078:	687b      	ldr	r3, [r7, #4]
 801907a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801907c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801907e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019080:	623b      	str	r3, [r7, #32]
 8019082:	e03f      	b.n	8019104 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019086:	68db      	ldr	r3, [r3, #12]
 8019088:	685b      	ldr	r3, [r3, #4]
 801908a:	4618      	mov	r0, r3
 801908c:	f7f8 feb3 	bl	8011df6 <lwip_htonl>
 8019090:	4604      	mov	r4, r0
 8019092:	6a3b      	ldr	r3, [r7, #32]
 8019094:	68db      	ldr	r3, [r3, #12]
 8019096:	685b      	ldr	r3, [r3, #4]
 8019098:	4618      	mov	r0, r3
 801909a:	f7f8 feac 	bl	8011df6 <lwip_htonl>
 801909e:	4603      	mov	r3, r0
 80190a0:	1ae3      	subs	r3, r4, r3
 80190a2:	2b00      	cmp	r3, #0
 80190a4:	da24      	bge.n	80190f0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	3370      	adds	r3, #112	; 0x70
 80190aa:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80190ac:	e002      	b.n	80190b4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80190ae:	69fb      	ldr	r3, [r7, #28]
 80190b0:	681b      	ldr	r3, [r3, #0]
 80190b2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80190b4:	69fb      	ldr	r3, [r7, #28]
 80190b6:	681b      	ldr	r3, [r3, #0]
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d011      	beq.n	80190e0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80190bc:	69fb      	ldr	r3, [r7, #28]
 80190be:	681b      	ldr	r3, [r3, #0]
 80190c0:	68db      	ldr	r3, [r3, #12]
 80190c2:	685b      	ldr	r3, [r3, #4]
 80190c4:	4618      	mov	r0, r3
 80190c6:	f7f8 fe96 	bl	8011df6 <lwip_htonl>
 80190ca:	4604      	mov	r4, r0
 80190cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190ce:	68db      	ldr	r3, [r3, #12]
 80190d0:	685b      	ldr	r3, [r3, #4]
 80190d2:	4618      	mov	r0, r3
 80190d4:	f7f8 fe8f 	bl	8011df6 <lwip_htonl>
 80190d8:	4603      	mov	r3, r0
 80190da:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80190dc:	2b00      	cmp	r3, #0
 80190de:	dbe6      	blt.n	80190ae <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80190e0:	69fb      	ldr	r3, [r7, #28]
 80190e2:	681a      	ldr	r2, [r3, #0]
 80190e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190e6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80190e8:	69fb      	ldr	r3, [r7, #28]
 80190ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80190ec:	601a      	str	r2, [r3, #0]
 80190ee:	e009      	b.n	8019104 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80190f0:	6a3b      	ldr	r3, [r7, #32]
 80190f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80190f4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80190f6:	6a3b      	ldr	r3, [r7, #32]
 80190f8:	681b      	ldr	r3, [r3, #0]
 80190fa:	623b      	str	r3, [r7, #32]
 80190fc:	e002      	b.n	8019104 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80190fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019100:	f7fb ff31 	bl	8014f66 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019104:	687b      	ldr	r3, [r7, #4]
 8019106:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019108:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801910a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801910c:	2b00      	cmp	r3, #0
 801910e:	d012      	beq.n	8019136 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019112:	68db      	ldr	r3, [r3, #12]
 8019114:	685b      	ldr	r3, [r3, #4]
 8019116:	4618      	mov	r0, r3
 8019118:	f7f8 fe6d 	bl	8011df6 <lwip_htonl>
 801911c:	4602      	mov	r2, r0
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019122:	1ad3      	subs	r3, r2, r3
 8019124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019126:	8912      	ldrh	r2, [r2, #8]
 8019128:	4413      	add	r3, r2
  while (seg != NULL &&
 801912a:	69ba      	ldr	r2, [r7, #24]
 801912c:	429a      	cmp	r2, r3
 801912e:	f4bf aed9 	bcs.w	8018ee4 <tcp_output+0x160>
 8019132:	e000      	b.n	8019136 <tcp_output+0x3b2>
      break;
 8019134:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801913a:	2b00      	cmp	r3, #0
 801913c:	d108      	bne.n	8019150 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801913e:	687b      	ldr	r3, [r7, #4]
 8019140:	2200      	movs	r2, #0
 8019142:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8019146:	e004      	b.n	8019152 <tcp_output+0x3ce>
    goto output_done;
 8019148:	bf00      	nop
 801914a:	e002      	b.n	8019152 <tcp_output+0x3ce>
    goto output_done;
 801914c:	bf00      	nop
 801914e:	e000      	b.n	8019152 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019150:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019152:	687b      	ldr	r3, [r7, #4]
 8019154:	8b5b      	ldrh	r3, [r3, #26]
 8019156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801915a:	b29a      	uxth	r2, r3
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019160:	2300      	movs	r3, #0
}
 8019162:	4618      	mov	r0, r3
 8019164:	3728      	adds	r7, #40	; 0x28
 8019166:	46bd      	mov	sp, r7
 8019168:	bdb0      	pop	{r4, r5, r7, pc}
 801916a:	bf00      	nop

0801916c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801916c:	b580      	push	{r7, lr}
 801916e:	b082      	sub	sp, #8
 8019170:	af00      	add	r7, sp, #0
 8019172:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019174:	687b      	ldr	r3, [r7, #4]
 8019176:	2b00      	cmp	r3, #0
 8019178:	d106      	bne.n	8019188 <tcp_output_segment_busy+0x1c>
 801917a:	4b09      	ldr	r3, [pc, #36]	; (80191a0 <tcp_output_segment_busy+0x34>)
 801917c:	f240 529a 	movw	r2, #1434	; 0x59a
 8019180:	4908      	ldr	r1, [pc, #32]	; (80191a4 <tcp_output_segment_busy+0x38>)
 8019182:	4809      	ldr	r0, [pc, #36]	; (80191a8 <tcp_output_segment_busy+0x3c>)
 8019184:	f005 faf6 	bl	801e774 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	685b      	ldr	r3, [r3, #4]
 801918c:	7b9b      	ldrb	r3, [r3, #14]
 801918e:	2b01      	cmp	r3, #1
 8019190:	d001      	beq.n	8019196 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019192:	2301      	movs	r3, #1
 8019194:	e000      	b.n	8019198 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019196:	2300      	movs	r3, #0
}
 8019198:	4618      	mov	r0, r3
 801919a:	3708      	adds	r7, #8
 801919c:	46bd      	mov	sp, r7
 801919e:	bd80      	pop	{r7, pc}
 80191a0:	080233e4 	.word	0x080233e4
 80191a4:	08023980 	.word	0x08023980
 80191a8:	08023438 	.word	0x08023438

080191ac <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80191ac:	b5b0      	push	{r4, r5, r7, lr}
 80191ae:	b08c      	sub	sp, #48	; 0x30
 80191b0:	af04      	add	r7, sp, #16
 80191b2:	60f8      	str	r0, [r7, #12]
 80191b4:	60b9      	str	r1, [r7, #8]
 80191b6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80191b8:	68fb      	ldr	r3, [r7, #12]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d106      	bne.n	80191cc <tcp_output_segment+0x20>
 80191be:	4b63      	ldr	r3, [pc, #396]	; (801934c <tcp_output_segment+0x1a0>)
 80191c0:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80191c4:	4962      	ldr	r1, [pc, #392]	; (8019350 <tcp_output_segment+0x1a4>)
 80191c6:	4863      	ldr	r0, [pc, #396]	; (8019354 <tcp_output_segment+0x1a8>)
 80191c8:	f005 fad4 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80191cc:	68bb      	ldr	r3, [r7, #8]
 80191ce:	2b00      	cmp	r3, #0
 80191d0:	d106      	bne.n	80191e0 <tcp_output_segment+0x34>
 80191d2:	4b5e      	ldr	r3, [pc, #376]	; (801934c <tcp_output_segment+0x1a0>)
 80191d4:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80191d8:	495f      	ldr	r1, [pc, #380]	; (8019358 <tcp_output_segment+0x1ac>)
 80191da:	485e      	ldr	r0, [pc, #376]	; (8019354 <tcp_output_segment+0x1a8>)
 80191dc:	f005 faca 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	2b00      	cmp	r3, #0
 80191e4:	d106      	bne.n	80191f4 <tcp_output_segment+0x48>
 80191e6:	4b59      	ldr	r3, [pc, #356]	; (801934c <tcp_output_segment+0x1a0>)
 80191e8:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80191ec:	495b      	ldr	r1, [pc, #364]	; (801935c <tcp_output_segment+0x1b0>)
 80191ee:	4859      	ldr	r0, [pc, #356]	; (8019354 <tcp_output_segment+0x1a8>)
 80191f0:	f005 fac0 	bl	801e774 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80191f4:	68f8      	ldr	r0, [r7, #12]
 80191f6:	f7ff ffb9 	bl	801916c <tcp_output_segment_busy>
 80191fa:	4603      	mov	r3, r0
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d001      	beq.n	8019204 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019200:	2300      	movs	r3, #0
 8019202:	e09f      	b.n	8019344 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019204:	68bb      	ldr	r3, [r7, #8]
 8019206:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019208:	68fb      	ldr	r3, [r7, #12]
 801920a:	68dc      	ldr	r4, [r3, #12]
 801920c:	4610      	mov	r0, r2
 801920e:	f7f8 fdf2 	bl	8011df6 <lwip_htonl>
 8019212:	4603      	mov	r3, r0
 8019214:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019216:	68bb      	ldr	r3, [r7, #8]
 8019218:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801921a:	68fb      	ldr	r3, [r7, #12]
 801921c:	68dc      	ldr	r4, [r3, #12]
 801921e:	4610      	mov	r0, r2
 8019220:	f7f8 fdd4 	bl	8011dcc <lwip_htons>
 8019224:	4603      	mov	r3, r0
 8019226:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019228:	68bb      	ldr	r3, [r7, #8]
 801922a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801922c:	68ba      	ldr	r2, [r7, #8]
 801922e:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019230:	441a      	add	r2, r3
 8019232:	68bb      	ldr	r3, [r7, #8]
 8019234:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8019236:	68fb      	ldr	r3, [r7, #12]
 8019238:	68db      	ldr	r3, [r3, #12]
 801923a:	3314      	adds	r3, #20
 801923c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801923e:	68fb      	ldr	r3, [r7, #12]
 8019240:	7a9b      	ldrb	r3, [r3, #10]
 8019242:	f003 0301 	and.w	r3, r3, #1
 8019246:	2b00      	cmp	r3, #0
 8019248:	d015      	beq.n	8019276 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801924a:	68bb      	ldr	r3, [r7, #8]
 801924c:	3304      	adds	r3, #4
 801924e:	461a      	mov	r2, r3
 8019250:	6879      	ldr	r1, [r7, #4]
 8019252:	f44f 7006 	mov.w	r0, #536	; 0x218
 8019256:	f7fc fa33 	bl	80156c0 <tcp_eff_send_mss_netif>
 801925a:	4603      	mov	r3, r0
 801925c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801925e:	8b7b      	ldrh	r3, [r7, #26]
 8019260:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8019264:	4618      	mov	r0, r3
 8019266:	f7f8 fdc6 	bl	8011df6 <lwip_htonl>
 801926a:	4602      	mov	r2, r0
 801926c:	69fb      	ldr	r3, [r7, #28]
 801926e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019270:	69fb      	ldr	r3, [r7, #28]
 8019272:	3304      	adds	r3, #4
 8019274:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019276:	68bb      	ldr	r3, [r7, #8]
 8019278:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801927c:	2b00      	cmp	r3, #0
 801927e:	da02      	bge.n	8019286 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019280:	68bb      	ldr	r3, [r7, #8]
 8019282:	2200      	movs	r2, #0
 8019284:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8019286:	68bb      	ldr	r3, [r7, #8]
 8019288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801928a:	2b00      	cmp	r3, #0
 801928c:	d10c      	bne.n	80192a8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801928e:	4b34      	ldr	r3, [pc, #208]	; (8019360 <tcp_output_segment+0x1b4>)
 8019290:	681a      	ldr	r2, [r3, #0]
 8019292:	68bb      	ldr	r3, [r7, #8]
 8019294:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019296:	68fb      	ldr	r3, [r7, #12]
 8019298:	68db      	ldr	r3, [r3, #12]
 801929a:	685b      	ldr	r3, [r3, #4]
 801929c:	4618      	mov	r0, r3
 801929e:	f7f8 fdaa 	bl	8011df6 <lwip_htonl>
 80192a2:	4602      	mov	r2, r0
 80192a4:	68bb      	ldr	r3, [r7, #8]
 80192a6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80192a8:	68fb      	ldr	r3, [r7, #12]
 80192aa:	68da      	ldr	r2, [r3, #12]
 80192ac:	68fb      	ldr	r3, [r7, #12]
 80192ae:	685b      	ldr	r3, [r3, #4]
 80192b0:	685b      	ldr	r3, [r3, #4]
 80192b2:	1ad3      	subs	r3, r2, r3
 80192b4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80192b6:	68fb      	ldr	r3, [r7, #12]
 80192b8:	685b      	ldr	r3, [r3, #4]
 80192ba:	8959      	ldrh	r1, [r3, #10]
 80192bc:	68fb      	ldr	r3, [r7, #12]
 80192be:	685b      	ldr	r3, [r3, #4]
 80192c0:	8b3a      	ldrh	r2, [r7, #24]
 80192c2:	1a8a      	subs	r2, r1, r2
 80192c4:	b292      	uxth	r2, r2
 80192c6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80192c8:	68fb      	ldr	r3, [r7, #12]
 80192ca:	685b      	ldr	r3, [r3, #4]
 80192cc:	8919      	ldrh	r1, [r3, #8]
 80192ce:	68fb      	ldr	r3, [r7, #12]
 80192d0:	685b      	ldr	r3, [r3, #4]
 80192d2:	8b3a      	ldrh	r2, [r7, #24]
 80192d4:	1a8a      	subs	r2, r1, r2
 80192d6:	b292      	uxth	r2, r2
 80192d8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80192da:	68fb      	ldr	r3, [r7, #12]
 80192dc:	685b      	ldr	r3, [r3, #4]
 80192de:	68fa      	ldr	r2, [r7, #12]
 80192e0:	68d2      	ldr	r2, [r2, #12]
 80192e2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80192e4:	68fb      	ldr	r3, [r7, #12]
 80192e6:	68db      	ldr	r3, [r3, #12]
 80192e8:	2200      	movs	r2, #0
 80192ea:	741a      	strb	r2, [r3, #16]
 80192ec:	2200      	movs	r2, #0
 80192ee:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80192f0:	68fb      	ldr	r3, [r7, #12]
 80192f2:	68db      	ldr	r3, [r3, #12]
 80192f4:	f103 0214 	add.w	r2, r3, #20
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	7a9b      	ldrb	r3, [r3, #10]
 80192fc:	009b      	lsls	r3, r3, #2
 80192fe:	f003 0304 	and.w	r3, r3, #4
 8019302:	4413      	add	r3, r2
 8019304:	69fa      	ldr	r2, [r7, #28]
 8019306:	429a      	cmp	r2, r3
 8019308:	d006      	beq.n	8019318 <tcp_output_segment+0x16c>
 801930a:	4b10      	ldr	r3, [pc, #64]	; (801934c <tcp_output_segment+0x1a0>)
 801930c:	f240 621c 	movw	r2, #1564	; 0x61c
 8019310:	4914      	ldr	r1, [pc, #80]	; (8019364 <tcp_output_segment+0x1b8>)
 8019312:	4810      	ldr	r0, [pc, #64]	; (8019354 <tcp_output_segment+0x1a8>)
 8019314:	f005 fa2e 	bl	801e774 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	6858      	ldr	r0, [r3, #4]
 801931c:	68b9      	ldr	r1, [r7, #8]
 801931e:	68bb      	ldr	r3, [r7, #8]
 8019320:	1d1c      	adds	r4, r3, #4
 8019322:	68bb      	ldr	r3, [r7, #8]
 8019324:	7add      	ldrb	r5, [r3, #11]
 8019326:	68bb      	ldr	r3, [r7, #8]
 8019328:	7a9b      	ldrb	r3, [r3, #10]
 801932a:	687a      	ldr	r2, [r7, #4]
 801932c:	9202      	str	r2, [sp, #8]
 801932e:	2206      	movs	r2, #6
 8019330:	9201      	str	r2, [sp, #4]
 8019332:	9300      	str	r3, [sp, #0]
 8019334:	462b      	mov	r3, r5
 8019336:	4622      	mov	r2, r4
 8019338:	f002 faa0 	bl	801b87c <ip4_output_if>
 801933c:	4603      	mov	r3, r0
 801933e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8019340:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019344:	4618      	mov	r0, r3
 8019346:	3720      	adds	r7, #32
 8019348:	46bd      	mov	sp, r7
 801934a:	bdb0      	pop	{r4, r5, r7, pc}
 801934c:	080233e4 	.word	0x080233e4
 8019350:	080239a8 	.word	0x080239a8
 8019354:	08023438 	.word	0x08023438
 8019358:	080239c8 	.word	0x080239c8
 801935c:	080239e8 	.word	0x080239e8
 8019360:	200790f4 	.word	0x200790f4
 8019364:	08023a0c 	.word	0x08023a0c

08019368 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019368:	b5b0      	push	{r4, r5, r7, lr}
 801936a:	b084      	sub	sp, #16
 801936c:	af00      	add	r7, sp, #0
 801936e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	2b00      	cmp	r3, #0
 8019374:	d106      	bne.n	8019384 <tcp_rexmit_rto_prepare+0x1c>
 8019376:	4b31      	ldr	r3, [pc, #196]	; (801943c <tcp_rexmit_rto_prepare+0xd4>)
 8019378:	f240 6263 	movw	r2, #1635	; 0x663
 801937c:	4930      	ldr	r1, [pc, #192]	; (8019440 <tcp_rexmit_rto_prepare+0xd8>)
 801937e:	4831      	ldr	r0, [pc, #196]	; (8019444 <tcp_rexmit_rto_prepare+0xdc>)
 8019380:	f005 f9f8 	bl	801e774 <iprintf>

  if (pcb->unacked == NULL) {
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019388:	2b00      	cmp	r3, #0
 801938a:	d102      	bne.n	8019392 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801938c:	f06f 0305 	mvn.w	r3, #5
 8019390:	e050      	b.n	8019434 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019392:	687b      	ldr	r3, [r7, #4]
 8019394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019396:	60fb      	str	r3, [r7, #12]
 8019398:	e00b      	b.n	80193b2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801939a:	68f8      	ldr	r0, [r7, #12]
 801939c:	f7ff fee6 	bl	801916c <tcp_output_segment_busy>
 80193a0:	4603      	mov	r3, r0
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	d002      	beq.n	80193ac <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80193a6:	f06f 0305 	mvn.w	r3, #5
 80193aa:	e043      	b.n	8019434 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80193ac:	68fb      	ldr	r3, [r7, #12]
 80193ae:	681b      	ldr	r3, [r3, #0]
 80193b0:	60fb      	str	r3, [r7, #12]
 80193b2:	68fb      	ldr	r3, [r7, #12]
 80193b4:	681b      	ldr	r3, [r3, #0]
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	d1ef      	bne.n	801939a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80193ba:	68f8      	ldr	r0, [r7, #12]
 80193bc:	f7ff fed6 	bl	801916c <tcp_output_segment_busy>
 80193c0:	4603      	mov	r3, r0
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d002      	beq.n	80193cc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80193c6:	f06f 0305 	mvn.w	r3, #5
 80193ca:	e033      	b.n	8019434 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80193cc:	687b      	ldr	r3, [r7, #4]
 80193ce:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80193d0:	68fb      	ldr	r3, [r7, #12]
 80193d2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80193d4:	687b      	ldr	r3, [r7, #4]
 80193d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	2200      	movs	r2, #0
 80193e0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80193e2:	687b      	ldr	r3, [r7, #4]
 80193e4:	8b5b      	ldrh	r3, [r3, #26]
 80193e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80193ea:	b29a      	uxth	r2, r3
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80193f0:	68fb      	ldr	r3, [r7, #12]
 80193f2:	68db      	ldr	r3, [r3, #12]
 80193f4:	685b      	ldr	r3, [r3, #4]
 80193f6:	4618      	mov	r0, r3
 80193f8:	f7f8 fcfd 	bl	8011df6 <lwip_htonl>
 80193fc:	4604      	mov	r4, r0
 80193fe:	68fb      	ldr	r3, [r7, #12]
 8019400:	891b      	ldrh	r3, [r3, #8]
 8019402:	461d      	mov	r5, r3
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	68db      	ldr	r3, [r3, #12]
 8019408:	899b      	ldrh	r3, [r3, #12]
 801940a:	b29b      	uxth	r3, r3
 801940c:	4618      	mov	r0, r3
 801940e:	f7f8 fcdd 	bl	8011dcc <lwip_htons>
 8019412:	4603      	mov	r3, r0
 8019414:	b2db      	uxtb	r3, r3
 8019416:	f003 0303 	and.w	r3, r3, #3
 801941a:	2b00      	cmp	r3, #0
 801941c:	d001      	beq.n	8019422 <tcp_rexmit_rto_prepare+0xba>
 801941e:	2301      	movs	r3, #1
 8019420:	e000      	b.n	8019424 <tcp_rexmit_rto_prepare+0xbc>
 8019422:	2300      	movs	r3, #0
 8019424:	442b      	add	r3, r5
 8019426:	18e2      	adds	r2, r4, r3
 8019428:	687b      	ldr	r3, [r7, #4]
 801942a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801942c:	687b      	ldr	r3, [r7, #4]
 801942e:	2200      	movs	r2, #0
 8019430:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8019432:	2300      	movs	r3, #0
}
 8019434:	4618      	mov	r0, r3
 8019436:	3710      	adds	r7, #16
 8019438:	46bd      	mov	sp, r7
 801943a:	bdb0      	pop	{r4, r5, r7, pc}
 801943c:	080233e4 	.word	0x080233e4
 8019440:	08023a20 	.word	0x08023a20
 8019444:	08023438 	.word	0x08023438

08019448 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8019448:	b580      	push	{r7, lr}
 801944a:	b082      	sub	sp, #8
 801944c:	af00      	add	r7, sp, #0
 801944e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	2b00      	cmp	r3, #0
 8019454:	d106      	bne.n	8019464 <tcp_rexmit_rto_commit+0x1c>
 8019456:	4b0d      	ldr	r3, [pc, #52]	; (801948c <tcp_rexmit_rto_commit+0x44>)
 8019458:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801945c:	490c      	ldr	r1, [pc, #48]	; (8019490 <tcp_rexmit_rto_commit+0x48>)
 801945e:	480d      	ldr	r0, [pc, #52]	; (8019494 <tcp_rexmit_rto_commit+0x4c>)
 8019460:	f005 f988 	bl	801e774 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801946a:	2bff      	cmp	r3, #255	; 0xff
 801946c:	d007      	beq.n	801947e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019474:	3301      	adds	r3, #1
 8019476:	b2da      	uxtb	r2, r3
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801947e:	6878      	ldr	r0, [r7, #4]
 8019480:	f7ff fc80 	bl	8018d84 <tcp_output>
}
 8019484:	bf00      	nop
 8019486:	3708      	adds	r7, #8
 8019488:	46bd      	mov	sp, r7
 801948a:	bd80      	pop	{r7, pc}
 801948c:	080233e4 	.word	0x080233e4
 8019490:	08023a44 	.word	0x08023a44
 8019494:	08023438 	.word	0x08023438

08019498 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019498:	b580      	push	{r7, lr}
 801949a:	b082      	sub	sp, #8
 801949c:	af00      	add	r7, sp, #0
 801949e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	2b00      	cmp	r3, #0
 80194a4:	d106      	bne.n	80194b4 <tcp_rexmit_rto+0x1c>
 80194a6:	4b0a      	ldr	r3, [pc, #40]	; (80194d0 <tcp_rexmit_rto+0x38>)
 80194a8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80194ac:	4909      	ldr	r1, [pc, #36]	; (80194d4 <tcp_rexmit_rto+0x3c>)
 80194ae:	480a      	ldr	r0, [pc, #40]	; (80194d8 <tcp_rexmit_rto+0x40>)
 80194b0:	f005 f960 	bl	801e774 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80194b4:	6878      	ldr	r0, [r7, #4]
 80194b6:	f7ff ff57 	bl	8019368 <tcp_rexmit_rto_prepare>
 80194ba:	4603      	mov	r3, r0
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d102      	bne.n	80194c6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80194c0:	6878      	ldr	r0, [r7, #4]
 80194c2:	f7ff ffc1 	bl	8019448 <tcp_rexmit_rto_commit>
  }
}
 80194c6:	bf00      	nop
 80194c8:	3708      	adds	r7, #8
 80194ca:	46bd      	mov	sp, r7
 80194cc:	bd80      	pop	{r7, pc}
 80194ce:	bf00      	nop
 80194d0:	080233e4 	.word	0x080233e4
 80194d4:	08023a68 	.word	0x08023a68
 80194d8:	08023438 	.word	0x08023438

080194dc <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80194dc:	b590      	push	{r4, r7, lr}
 80194de:	b085      	sub	sp, #20
 80194e0:	af00      	add	r7, sp, #0
 80194e2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80194e4:	687b      	ldr	r3, [r7, #4]
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	d106      	bne.n	80194f8 <tcp_rexmit+0x1c>
 80194ea:	4b2f      	ldr	r3, [pc, #188]	; (80195a8 <tcp_rexmit+0xcc>)
 80194ec:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80194f0:	492e      	ldr	r1, [pc, #184]	; (80195ac <tcp_rexmit+0xd0>)
 80194f2:	482f      	ldr	r0, [pc, #188]	; (80195b0 <tcp_rexmit+0xd4>)
 80194f4:	f005 f93e 	bl	801e774 <iprintf>

  if (pcb->unacked == NULL) {
 80194f8:	687b      	ldr	r3, [r7, #4]
 80194fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80194fc:	2b00      	cmp	r3, #0
 80194fe:	d102      	bne.n	8019506 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019500:	f06f 0305 	mvn.w	r3, #5
 8019504:	e04c      	b.n	80195a0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801950a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801950c:	68b8      	ldr	r0, [r7, #8]
 801950e:	f7ff fe2d 	bl	801916c <tcp_output_segment_busy>
 8019512:	4603      	mov	r3, r0
 8019514:	2b00      	cmp	r3, #0
 8019516:	d002      	beq.n	801951e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019518:	f06f 0305 	mvn.w	r3, #5
 801951c:	e040      	b.n	80195a0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801951e:	68bb      	ldr	r3, [r7, #8]
 8019520:	681a      	ldr	r2, [r3, #0]
 8019522:	687b      	ldr	r3, [r7, #4]
 8019524:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	336c      	adds	r3, #108	; 0x6c
 801952a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801952c:	e002      	b.n	8019534 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801952e:	68fb      	ldr	r3, [r7, #12]
 8019530:	681b      	ldr	r3, [r3, #0]
 8019532:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019534:	68fb      	ldr	r3, [r7, #12]
 8019536:	681b      	ldr	r3, [r3, #0]
 8019538:	2b00      	cmp	r3, #0
 801953a:	d011      	beq.n	8019560 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801953c:	68fb      	ldr	r3, [r7, #12]
 801953e:	681b      	ldr	r3, [r3, #0]
 8019540:	68db      	ldr	r3, [r3, #12]
 8019542:	685b      	ldr	r3, [r3, #4]
 8019544:	4618      	mov	r0, r3
 8019546:	f7f8 fc56 	bl	8011df6 <lwip_htonl>
 801954a:	4604      	mov	r4, r0
 801954c:	68bb      	ldr	r3, [r7, #8]
 801954e:	68db      	ldr	r3, [r3, #12]
 8019550:	685b      	ldr	r3, [r3, #4]
 8019552:	4618      	mov	r0, r3
 8019554:	f7f8 fc4f 	bl	8011df6 <lwip_htonl>
 8019558:	4603      	mov	r3, r0
 801955a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801955c:	2b00      	cmp	r3, #0
 801955e:	dbe6      	blt.n	801952e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019560:	68fb      	ldr	r3, [r7, #12]
 8019562:	681a      	ldr	r2, [r3, #0]
 8019564:	68bb      	ldr	r3, [r7, #8]
 8019566:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019568:	68fb      	ldr	r3, [r7, #12]
 801956a:	68ba      	ldr	r2, [r7, #8]
 801956c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801956e:	68bb      	ldr	r3, [r7, #8]
 8019570:	681b      	ldr	r3, [r3, #0]
 8019572:	2b00      	cmp	r3, #0
 8019574:	d103      	bne.n	801957e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	2200      	movs	r2, #0
 801957a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019584:	2bff      	cmp	r3, #255	; 0xff
 8019586:	d007      	beq.n	8019598 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801958e:	3301      	adds	r3, #1
 8019590:	b2da      	uxtb	r2, r3
 8019592:	687b      	ldr	r3, [r7, #4]
 8019594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	2200      	movs	r2, #0
 801959c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801959e:	2300      	movs	r3, #0
}
 80195a0:	4618      	mov	r0, r3
 80195a2:	3714      	adds	r7, #20
 80195a4:	46bd      	mov	sp, r7
 80195a6:	bd90      	pop	{r4, r7, pc}
 80195a8:	080233e4 	.word	0x080233e4
 80195ac:	08023a84 	.word	0x08023a84
 80195b0:	08023438 	.word	0x08023438

080195b4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80195b4:	b580      	push	{r7, lr}
 80195b6:	b082      	sub	sp, #8
 80195b8:	af00      	add	r7, sp, #0
 80195ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d106      	bne.n	80195d0 <tcp_rexmit_fast+0x1c>
 80195c2:	4b2a      	ldr	r3, [pc, #168]	; (801966c <tcp_rexmit_fast+0xb8>)
 80195c4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80195c8:	4929      	ldr	r1, [pc, #164]	; (8019670 <tcp_rexmit_fast+0xbc>)
 80195ca:	482a      	ldr	r0, [pc, #168]	; (8019674 <tcp_rexmit_fast+0xc0>)
 80195cc:	f005 f8d2 	bl	801e774 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80195d0:	687b      	ldr	r3, [r7, #4]
 80195d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d045      	beq.n	8019664 <tcp_rexmit_fast+0xb0>
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	8b5b      	ldrh	r3, [r3, #26]
 80195dc:	f003 0304 	and.w	r3, r3, #4
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d13f      	bne.n	8019664 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80195e4:	6878      	ldr	r0, [r7, #4]
 80195e6:	f7ff ff79 	bl	80194dc <tcp_rexmit>
 80195ea:	4603      	mov	r3, r0
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d139      	bne.n	8019664 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80195fc:	4293      	cmp	r3, r2
 80195fe:	bf28      	it	cs
 8019600:	4613      	movcs	r3, r2
 8019602:	b29b      	uxth	r3, r3
 8019604:	2b00      	cmp	r3, #0
 8019606:	da00      	bge.n	801960a <tcp_rexmit_fast+0x56>
 8019608:	3301      	adds	r3, #1
 801960a:	105b      	asrs	r3, r3, #1
 801960c:	b29a      	uxth	r2, r3
 801960e:	687b      	ldr	r3, [r7, #4]
 8019610:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801961a:	461a      	mov	r2, r3
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019620:	005b      	lsls	r3, r3, #1
 8019622:	429a      	cmp	r2, r3
 8019624:	d206      	bcs.n	8019634 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019626:	687b      	ldr	r3, [r7, #4]
 8019628:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801962a:	005b      	lsls	r3, r3, #1
 801962c:	b29a      	uxth	r2, r3
 801962e:	687b      	ldr	r3, [r7, #4]
 8019630:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801963e:	4619      	mov	r1, r3
 8019640:	0049      	lsls	r1, r1, #1
 8019642:	440b      	add	r3, r1
 8019644:	b29b      	uxth	r3, r3
 8019646:	4413      	add	r3, r2
 8019648:	b29a      	uxth	r2, r3
 801964a:	687b      	ldr	r3, [r7, #4]
 801964c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019650:	687b      	ldr	r3, [r7, #4]
 8019652:	8b5b      	ldrh	r3, [r3, #26]
 8019654:	f043 0304 	orr.w	r3, r3, #4
 8019658:	b29a      	uxth	r2, r3
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	2200      	movs	r2, #0
 8019662:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8019664:	bf00      	nop
 8019666:	3708      	adds	r7, #8
 8019668:	46bd      	mov	sp, r7
 801966a:	bd80      	pop	{r7, pc}
 801966c:	080233e4 	.word	0x080233e4
 8019670:	08023a9c 	.word	0x08023a9c
 8019674:	08023438 	.word	0x08023438

08019678 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019678:	b580      	push	{r7, lr}
 801967a:	b086      	sub	sp, #24
 801967c:	af00      	add	r7, sp, #0
 801967e:	60f8      	str	r0, [r7, #12]
 8019680:	607b      	str	r3, [r7, #4]
 8019682:	460b      	mov	r3, r1
 8019684:	817b      	strh	r3, [r7, #10]
 8019686:	4613      	mov	r3, r2
 8019688:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801968a:	897a      	ldrh	r2, [r7, #10]
 801968c:	893b      	ldrh	r3, [r7, #8]
 801968e:	4413      	add	r3, r2
 8019690:	b29b      	uxth	r3, r3
 8019692:	3314      	adds	r3, #20
 8019694:	b29b      	uxth	r3, r3
 8019696:	f44f 7220 	mov.w	r2, #640	; 0x280
 801969a:	4619      	mov	r1, r3
 801969c:	2022      	movs	r0, #34	; 0x22
 801969e:	f7f9 fca7 	bl	8012ff0 <pbuf_alloc>
 80196a2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80196a4:	697b      	ldr	r3, [r7, #20]
 80196a6:	2b00      	cmp	r3, #0
 80196a8:	d04d      	beq.n	8019746 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80196aa:	897b      	ldrh	r3, [r7, #10]
 80196ac:	3313      	adds	r3, #19
 80196ae:	697a      	ldr	r2, [r7, #20]
 80196b0:	8952      	ldrh	r2, [r2, #10]
 80196b2:	4293      	cmp	r3, r2
 80196b4:	db06      	blt.n	80196c4 <tcp_output_alloc_header_common+0x4c>
 80196b6:	4b26      	ldr	r3, [pc, #152]	; (8019750 <tcp_output_alloc_header_common+0xd8>)
 80196b8:	f240 7223 	movw	r2, #1827	; 0x723
 80196bc:	4925      	ldr	r1, [pc, #148]	; (8019754 <tcp_output_alloc_header_common+0xdc>)
 80196be:	4826      	ldr	r0, [pc, #152]	; (8019758 <tcp_output_alloc_header_common+0xe0>)
 80196c0:	f005 f858 	bl	801e774 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80196c4:	697b      	ldr	r3, [r7, #20]
 80196c6:	685b      	ldr	r3, [r3, #4]
 80196c8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80196ca:	8c3b      	ldrh	r3, [r7, #32]
 80196cc:	4618      	mov	r0, r3
 80196ce:	f7f8 fb7d 	bl	8011dcc <lwip_htons>
 80196d2:	4603      	mov	r3, r0
 80196d4:	461a      	mov	r2, r3
 80196d6:	693b      	ldr	r3, [r7, #16]
 80196d8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80196da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80196dc:	4618      	mov	r0, r3
 80196de:	f7f8 fb75 	bl	8011dcc <lwip_htons>
 80196e2:	4603      	mov	r3, r0
 80196e4:	461a      	mov	r2, r3
 80196e6:	693b      	ldr	r3, [r7, #16]
 80196e8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80196ea:	693b      	ldr	r3, [r7, #16]
 80196ec:	687a      	ldr	r2, [r7, #4]
 80196ee:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80196f0:	68f8      	ldr	r0, [r7, #12]
 80196f2:	f7f8 fb80 	bl	8011df6 <lwip_htonl>
 80196f6:	4602      	mov	r2, r0
 80196f8:	693b      	ldr	r3, [r7, #16]
 80196fa:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80196fc:	897b      	ldrh	r3, [r7, #10]
 80196fe:	089b      	lsrs	r3, r3, #2
 8019700:	b29b      	uxth	r3, r3
 8019702:	3305      	adds	r3, #5
 8019704:	b29b      	uxth	r3, r3
 8019706:	031b      	lsls	r3, r3, #12
 8019708:	b29a      	uxth	r2, r3
 801970a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801970e:	b29b      	uxth	r3, r3
 8019710:	4313      	orrs	r3, r2
 8019712:	b29b      	uxth	r3, r3
 8019714:	4618      	mov	r0, r3
 8019716:	f7f8 fb59 	bl	8011dcc <lwip_htons>
 801971a:	4603      	mov	r3, r0
 801971c:	461a      	mov	r2, r3
 801971e:	693b      	ldr	r3, [r7, #16]
 8019720:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019722:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019724:	4618      	mov	r0, r3
 8019726:	f7f8 fb51 	bl	8011dcc <lwip_htons>
 801972a:	4603      	mov	r3, r0
 801972c:	461a      	mov	r2, r3
 801972e:	693b      	ldr	r3, [r7, #16]
 8019730:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019732:	693b      	ldr	r3, [r7, #16]
 8019734:	2200      	movs	r2, #0
 8019736:	741a      	strb	r2, [r3, #16]
 8019738:	2200      	movs	r2, #0
 801973a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801973c:	693b      	ldr	r3, [r7, #16]
 801973e:	2200      	movs	r2, #0
 8019740:	749a      	strb	r2, [r3, #18]
 8019742:	2200      	movs	r2, #0
 8019744:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019746:	697b      	ldr	r3, [r7, #20]
}
 8019748:	4618      	mov	r0, r3
 801974a:	3718      	adds	r7, #24
 801974c:	46bd      	mov	sp, r7
 801974e:	bd80      	pop	{r7, pc}
 8019750:	080233e4 	.word	0x080233e4
 8019754:	08023abc 	.word	0x08023abc
 8019758:	08023438 	.word	0x08023438

0801975c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801975c:	b5b0      	push	{r4, r5, r7, lr}
 801975e:	b08a      	sub	sp, #40	; 0x28
 8019760:	af04      	add	r7, sp, #16
 8019762:	60f8      	str	r0, [r7, #12]
 8019764:	607b      	str	r3, [r7, #4]
 8019766:	460b      	mov	r3, r1
 8019768:	817b      	strh	r3, [r7, #10]
 801976a:	4613      	mov	r3, r2
 801976c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801976e:	68fb      	ldr	r3, [r7, #12]
 8019770:	2b00      	cmp	r3, #0
 8019772:	d106      	bne.n	8019782 <tcp_output_alloc_header+0x26>
 8019774:	4b15      	ldr	r3, [pc, #84]	; (80197cc <tcp_output_alloc_header+0x70>)
 8019776:	f240 7242 	movw	r2, #1858	; 0x742
 801977a:	4915      	ldr	r1, [pc, #84]	; (80197d0 <tcp_output_alloc_header+0x74>)
 801977c:	4815      	ldr	r0, [pc, #84]	; (80197d4 <tcp_output_alloc_header+0x78>)
 801977e:	f004 fff9 	bl	801e774 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019782:	68fb      	ldr	r3, [r7, #12]
 8019784:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019786:	68fb      	ldr	r3, [r7, #12]
 8019788:	8adb      	ldrh	r3, [r3, #22]
 801978a:	68fa      	ldr	r2, [r7, #12]
 801978c:	8b12      	ldrh	r2, [r2, #24]
 801978e:	68f9      	ldr	r1, [r7, #12]
 8019790:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8019792:	893d      	ldrh	r5, [r7, #8]
 8019794:	897c      	ldrh	r4, [r7, #10]
 8019796:	9103      	str	r1, [sp, #12]
 8019798:	2110      	movs	r1, #16
 801979a:	9102      	str	r1, [sp, #8]
 801979c:	9201      	str	r2, [sp, #4]
 801979e:	9300      	str	r3, [sp, #0]
 80197a0:	687b      	ldr	r3, [r7, #4]
 80197a2:	462a      	mov	r2, r5
 80197a4:	4621      	mov	r1, r4
 80197a6:	f7ff ff67 	bl	8019678 <tcp_output_alloc_header_common>
 80197aa:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80197ac:	697b      	ldr	r3, [r7, #20]
 80197ae:	2b00      	cmp	r3, #0
 80197b0:	d006      	beq.n	80197c0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80197b6:	68fa      	ldr	r2, [r7, #12]
 80197b8:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80197ba:	441a      	add	r2, r3
 80197bc:	68fb      	ldr	r3, [r7, #12]
 80197be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80197c0:	697b      	ldr	r3, [r7, #20]
}
 80197c2:	4618      	mov	r0, r3
 80197c4:	3718      	adds	r7, #24
 80197c6:	46bd      	mov	sp, r7
 80197c8:	bdb0      	pop	{r4, r5, r7, pc}
 80197ca:	bf00      	nop
 80197cc:	080233e4 	.word	0x080233e4
 80197d0:	08023aec 	.word	0x08023aec
 80197d4:	08023438 	.word	0x08023438

080197d8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80197d8:	b580      	push	{r7, lr}
 80197da:	b088      	sub	sp, #32
 80197dc:	af00      	add	r7, sp, #0
 80197de:	60f8      	str	r0, [r7, #12]
 80197e0:	60b9      	str	r1, [r7, #8]
 80197e2:	4611      	mov	r1, r2
 80197e4:	461a      	mov	r2, r3
 80197e6:	460b      	mov	r3, r1
 80197e8:	71fb      	strb	r3, [r7, #7]
 80197ea:	4613      	mov	r3, r2
 80197ec:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80197ee:	2300      	movs	r3, #0
 80197f0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80197f2:	68bb      	ldr	r3, [r7, #8]
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	d106      	bne.n	8019806 <tcp_output_fill_options+0x2e>
 80197f8:	4b13      	ldr	r3, [pc, #76]	; (8019848 <tcp_output_fill_options+0x70>)
 80197fa:	f240 7256 	movw	r2, #1878	; 0x756
 80197fe:	4913      	ldr	r1, [pc, #76]	; (801984c <tcp_output_fill_options+0x74>)
 8019800:	4813      	ldr	r0, [pc, #76]	; (8019850 <tcp_output_fill_options+0x78>)
 8019802:	f004 ffb7 	bl	801e774 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019806:	68bb      	ldr	r3, [r7, #8]
 8019808:	685b      	ldr	r3, [r3, #4]
 801980a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801980c:	69bb      	ldr	r3, [r7, #24]
 801980e:	3314      	adds	r3, #20
 8019810:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019812:	69bb      	ldr	r3, [r7, #24]
 8019814:	f103 0214 	add.w	r2, r3, #20
 8019818:	8bfb      	ldrh	r3, [r7, #30]
 801981a:	009b      	lsls	r3, r3, #2
 801981c:	4619      	mov	r1, r3
 801981e:	79fb      	ldrb	r3, [r7, #7]
 8019820:	009b      	lsls	r3, r3, #2
 8019822:	f003 0304 	and.w	r3, r3, #4
 8019826:	440b      	add	r3, r1
 8019828:	4413      	add	r3, r2
 801982a:	697a      	ldr	r2, [r7, #20]
 801982c:	429a      	cmp	r2, r3
 801982e:	d006      	beq.n	801983e <tcp_output_fill_options+0x66>
 8019830:	4b05      	ldr	r3, [pc, #20]	; (8019848 <tcp_output_fill_options+0x70>)
 8019832:	f240 7275 	movw	r2, #1909	; 0x775
 8019836:	4907      	ldr	r1, [pc, #28]	; (8019854 <tcp_output_fill_options+0x7c>)
 8019838:	4805      	ldr	r0, [pc, #20]	; (8019850 <tcp_output_fill_options+0x78>)
 801983a:	f004 ff9b 	bl	801e774 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801983e:	bf00      	nop
 8019840:	3720      	adds	r7, #32
 8019842:	46bd      	mov	sp, r7
 8019844:	bd80      	pop	{r7, pc}
 8019846:	bf00      	nop
 8019848:	080233e4 	.word	0x080233e4
 801984c:	08023b14 	.word	0x08023b14
 8019850:	08023438 	.word	0x08023438
 8019854:	08023a0c 	.word	0x08023a0c

08019858 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019858:	b580      	push	{r7, lr}
 801985a:	b08a      	sub	sp, #40	; 0x28
 801985c:	af04      	add	r7, sp, #16
 801985e:	60f8      	str	r0, [r7, #12]
 8019860:	60b9      	str	r1, [r7, #8]
 8019862:	607a      	str	r2, [r7, #4]
 8019864:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019866:	68bb      	ldr	r3, [r7, #8]
 8019868:	2b00      	cmp	r3, #0
 801986a:	d106      	bne.n	801987a <tcp_output_control_segment+0x22>
 801986c:	4b1c      	ldr	r3, [pc, #112]	; (80198e0 <tcp_output_control_segment+0x88>)
 801986e:	f240 7287 	movw	r2, #1927	; 0x787
 8019872:	491c      	ldr	r1, [pc, #112]	; (80198e4 <tcp_output_control_segment+0x8c>)
 8019874:	481c      	ldr	r0, [pc, #112]	; (80198e8 <tcp_output_control_segment+0x90>)
 8019876:	f004 ff7d 	bl	801e774 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801987a:	683a      	ldr	r2, [r7, #0]
 801987c:	6879      	ldr	r1, [r7, #4]
 801987e:	68f8      	ldr	r0, [r7, #12]
 8019880:	f7fe fae8 	bl	8017e54 <tcp_route>
 8019884:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019886:	693b      	ldr	r3, [r7, #16]
 8019888:	2b00      	cmp	r3, #0
 801988a:	d102      	bne.n	8019892 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801988c:	23fc      	movs	r3, #252	; 0xfc
 801988e:	75fb      	strb	r3, [r7, #23]
 8019890:	e01c      	b.n	80198cc <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019892:	68fb      	ldr	r3, [r7, #12]
 8019894:	2b00      	cmp	r3, #0
 8019896:	d006      	beq.n	80198a6 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019898:	68fb      	ldr	r3, [r7, #12]
 801989a:	7adb      	ldrb	r3, [r3, #11]
 801989c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801989e:	68fb      	ldr	r3, [r7, #12]
 80198a0:	7a9b      	ldrb	r3, [r3, #10]
 80198a2:	757b      	strb	r3, [r7, #21]
 80198a4:	e003      	b.n	80198ae <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80198a6:	23ff      	movs	r3, #255	; 0xff
 80198a8:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80198aa:	2300      	movs	r3, #0
 80198ac:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80198ae:	7dba      	ldrb	r2, [r7, #22]
 80198b0:	693b      	ldr	r3, [r7, #16]
 80198b2:	9302      	str	r3, [sp, #8]
 80198b4:	2306      	movs	r3, #6
 80198b6:	9301      	str	r3, [sp, #4]
 80198b8:	7d7b      	ldrb	r3, [r7, #21]
 80198ba:	9300      	str	r3, [sp, #0]
 80198bc:	4613      	mov	r3, r2
 80198be:	683a      	ldr	r2, [r7, #0]
 80198c0:	6879      	ldr	r1, [r7, #4]
 80198c2:	68b8      	ldr	r0, [r7, #8]
 80198c4:	f001 ffda 	bl	801b87c <ip4_output_if>
 80198c8:	4603      	mov	r3, r0
 80198ca:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80198cc:	68b8      	ldr	r0, [r7, #8]
 80198ce:	f7f9 fe71 	bl	80135b4 <pbuf_free>
  return err;
 80198d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80198d6:	4618      	mov	r0, r3
 80198d8:	3718      	adds	r7, #24
 80198da:	46bd      	mov	sp, r7
 80198dc:	bd80      	pop	{r7, pc}
 80198de:	bf00      	nop
 80198e0:	080233e4 	.word	0x080233e4
 80198e4:	08023b3c 	.word	0x08023b3c
 80198e8:	08023438 	.word	0x08023438

080198ec <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80198ec:	b590      	push	{r4, r7, lr}
 80198ee:	b08b      	sub	sp, #44	; 0x2c
 80198f0:	af04      	add	r7, sp, #16
 80198f2:	60f8      	str	r0, [r7, #12]
 80198f4:	60b9      	str	r1, [r7, #8]
 80198f6:	607a      	str	r2, [r7, #4]
 80198f8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80198fa:	683b      	ldr	r3, [r7, #0]
 80198fc:	2b00      	cmp	r3, #0
 80198fe:	d106      	bne.n	801990e <tcp_rst+0x22>
 8019900:	4b1f      	ldr	r3, [pc, #124]	; (8019980 <tcp_rst+0x94>)
 8019902:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8019906:	491f      	ldr	r1, [pc, #124]	; (8019984 <tcp_rst+0x98>)
 8019908:	481f      	ldr	r0, [pc, #124]	; (8019988 <tcp_rst+0x9c>)
 801990a:	f004 ff33 	bl	801e774 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801990e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019910:	2b00      	cmp	r3, #0
 8019912:	d106      	bne.n	8019922 <tcp_rst+0x36>
 8019914:	4b1a      	ldr	r3, [pc, #104]	; (8019980 <tcp_rst+0x94>)
 8019916:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801991a:	491c      	ldr	r1, [pc, #112]	; (801998c <tcp_rst+0xa0>)
 801991c:	481a      	ldr	r0, [pc, #104]	; (8019988 <tcp_rst+0x9c>)
 801991e:	f004 ff29 	bl	801e774 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019922:	2300      	movs	r3, #0
 8019924:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019926:	f246 0308 	movw	r3, #24584	; 0x6008
 801992a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801992c:	7dfb      	ldrb	r3, [r7, #23]
 801992e:	b29c      	uxth	r4, r3
 8019930:	68b8      	ldr	r0, [r7, #8]
 8019932:	f7f8 fa60 	bl	8011df6 <lwip_htonl>
 8019936:	4602      	mov	r2, r0
 8019938:	8abb      	ldrh	r3, [r7, #20]
 801993a:	9303      	str	r3, [sp, #12]
 801993c:	2314      	movs	r3, #20
 801993e:	9302      	str	r3, [sp, #8]
 8019940:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8019942:	9301      	str	r3, [sp, #4]
 8019944:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019946:	9300      	str	r3, [sp, #0]
 8019948:	4613      	mov	r3, r2
 801994a:	2200      	movs	r2, #0
 801994c:	4621      	mov	r1, r4
 801994e:	6878      	ldr	r0, [r7, #4]
 8019950:	f7ff fe92 	bl	8019678 <tcp_output_alloc_header_common>
 8019954:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019956:	693b      	ldr	r3, [r7, #16]
 8019958:	2b00      	cmp	r3, #0
 801995a:	d00c      	beq.n	8019976 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801995c:	7dfb      	ldrb	r3, [r7, #23]
 801995e:	2200      	movs	r2, #0
 8019960:	6939      	ldr	r1, [r7, #16]
 8019962:	68f8      	ldr	r0, [r7, #12]
 8019964:	f7ff ff38 	bl	80197d8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801996a:	683a      	ldr	r2, [r7, #0]
 801996c:	6939      	ldr	r1, [r7, #16]
 801996e:	68f8      	ldr	r0, [r7, #12]
 8019970:	f7ff ff72 	bl	8019858 <tcp_output_control_segment>
 8019974:	e000      	b.n	8019978 <tcp_rst+0x8c>
    return;
 8019976:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019978:	371c      	adds	r7, #28
 801997a:	46bd      	mov	sp, r7
 801997c:	bd90      	pop	{r4, r7, pc}
 801997e:	bf00      	nop
 8019980:	080233e4 	.word	0x080233e4
 8019984:	08023b68 	.word	0x08023b68
 8019988:	08023438 	.word	0x08023438
 801998c:	08023b84 	.word	0x08023b84

08019990 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019990:	b590      	push	{r4, r7, lr}
 8019992:	b087      	sub	sp, #28
 8019994:	af00      	add	r7, sp, #0
 8019996:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019998:	2300      	movs	r3, #0
 801999a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801999c:	2300      	movs	r3, #0
 801999e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	d106      	bne.n	80199b4 <tcp_send_empty_ack+0x24>
 80199a6:	4b28      	ldr	r3, [pc, #160]	; (8019a48 <tcp_send_empty_ack+0xb8>)
 80199a8:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80199ac:	4927      	ldr	r1, [pc, #156]	; (8019a4c <tcp_send_empty_ack+0xbc>)
 80199ae:	4828      	ldr	r0, [pc, #160]	; (8019a50 <tcp_send_empty_ack+0xc0>)
 80199b0:	f004 fee0 	bl	801e774 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80199b4:	7dfb      	ldrb	r3, [r7, #23]
 80199b6:	009b      	lsls	r3, r3, #2
 80199b8:	b2db      	uxtb	r3, r3
 80199ba:	f003 0304 	and.w	r3, r3, #4
 80199be:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80199c0:	7d7b      	ldrb	r3, [r7, #21]
 80199c2:	b29c      	uxth	r4, r3
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80199c8:	4618      	mov	r0, r3
 80199ca:	f7f8 fa14 	bl	8011df6 <lwip_htonl>
 80199ce:	4603      	mov	r3, r0
 80199d0:	2200      	movs	r2, #0
 80199d2:	4621      	mov	r1, r4
 80199d4:	6878      	ldr	r0, [r7, #4]
 80199d6:	f7ff fec1 	bl	801975c <tcp_output_alloc_header>
 80199da:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80199dc:	693b      	ldr	r3, [r7, #16]
 80199de:	2b00      	cmp	r3, #0
 80199e0:	d109      	bne.n	80199f6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80199e2:	687b      	ldr	r3, [r7, #4]
 80199e4:	8b5b      	ldrh	r3, [r3, #26]
 80199e6:	f043 0303 	orr.w	r3, r3, #3
 80199ea:	b29a      	uxth	r2, r3
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80199f0:	f06f 0301 	mvn.w	r3, #1
 80199f4:	e023      	b.n	8019a3e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80199f6:	7dbb      	ldrb	r3, [r7, #22]
 80199f8:	7dfa      	ldrb	r2, [r7, #23]
 80199fa:	6939      	ldr	r1, [r7, #16]
 80199fc:	6878      	ldr	r0, [r7, #4]
 80199fe:	f7ff feeb 	bl	80197d8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019a02:	687a      	ldr	r2, [r7, #4]
 8019a04:	687b      	ldr	r3, [r7, #4]
 8019a06:	3304      	adds	r3, #4
 8019a08:	6939      	ldr	r1, [r7, #16]
 8019a0a:	6878      	ldr	r0, [r7, #4]
 8019a0c:	f7ff ff24 	bl	8019858 <tcp_output_control_segment>
 8019a10:	4603      	mov	r3, r0
 8019a12:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d007      	beq.n	8019a2c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	8b5b      	ldrh	r3, [r3, #26]
 8019a20:	f043 0303 	orr.w	r3, r3, #3
 8019a24:	b29a      	uxth	r2, r3
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	835a      	strh	r2, [r3, #26]
 8019a2a:	e006      	b.n	8019a3a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019a2c:	687b      	ldr	r3, [r7, #4]
 8019a2e:	8b5b      	ldrh	r3, [r3, #26]
 8019a30:	f023 0303 	bic.w	r3, r3, #3
 8019a34:	b29a      	uxth	r2, r3
 8019a36:	687b      	ldr	r3, [r7, #4]
 8019a38:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019a3e:	4618      	mov	r0, r3
 8019a40:	371c      	adds	r7, #28
 8019a42:	46bd      	mov	sp, r7
 8019a44:	bd90      	pop	{r4, r7, pc}
 8019a46:	bf00      	nop
 8019a48:	080233e4 	.word	0x080233e4
 8019a4c:	08023ba0 	.word	0x08023ba0
 8019a50:	08023438 	.word	0x08023438

08019a54 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019a54:	b590      	push	{r4, r7, lr}
 8019a56:	b087      	sub	sp, #28
 8019a58:	af00      	add	r7, sp, #0
 8019a5a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019a5c:	2300      	movs	r3, #0
 8019a5e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	2b00      	cmp	r3, #0
 8019a64:	d106      	bne.n	8019a74 <tcp_keepalive+0x20>
 8019a66:	4b18      	ldr	r3, [pc, #96]	; (8019ac8 <tcp_keepalive+0x74>)
 8019a68:	f640 0224 	movw	r2, #2084	; 0x824
 8019a6c:	4917      	ldr	r1, [pc, #92]	; (8019acc <tcp_keepalive+0x78>)
 8019a6e:	4818      	ldr	r0, [pc, #96]	; (8019ad0 <tcp_keepalive+0x7c>)
 8019a70:	f004 fe80 	bl	801e774 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019a74:	7dfb      	ldrb	r3, [r7, #23]
 8019a76:	b29c      	uxth	r4, r3
 8019a78:	687b      	ldr	r3, [r7, #4]
 8019a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019a7c:	3b01      	subs	r3, #1
 8019a7e:	4618      	mov	r0, r3
 8019a80:	f7f8 f9b9 	bl	8011df6 <lwip_htonl>
 8019a84:	4603      	mov	r3, r0
 8019a86:	2200      	movs	r2, #0
 8019a88:	4621      	mov	r1, r4
 8019a8a:	6878      	ldr	r0, [r7, #4]
 8019a8c:	f7ff fe66 	bl	801975c <tcp_output_alloc_header>
 8019a90:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019a92:	693b      	ldr	r3, [r7, #16]
 8019a94:	2b00      	cmp	r3, #0
 8019a96:	d102      	bne.n	8019a9e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019a98:	f04f 33ff 	mov.w	r3, #4294967295
 8019a9c:	e010      	b.n	8019ac0 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019a9e:	7dfb      	ldrb	r3, [r7, #23]
 8019aa0:	2200      	movs	r2, #0
 8019aa2:	6939      	ldr	r1, [r7, #16]
 8019aa4:	6878      	ldr	r0, [r7, #4]
 8019aa6:	f7ff fe97 	bl	80197d8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019aaa:	687a      	ldr	r2, [r7, #4]
 8019aac:	687b      	ldr	r3, [r7, #4]
 8019aae:	3304      	adds	r3, #4
 8019ab0:	6939      	ldr	r1, [r7, #16]
 8019ab2:	6878      	ldr	r0, [r7, #4]
 8019ab4:	f7ff fed0 	bl	8019858 <tcp_output_control_segment>
 8019ab8:	4603      	mov	r3, r0
 8019aba:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019ac0:	4618      	mov	r0, r3
 8019ac2:	371c      	adds	r7, #28
 8019ac4:	46bd      	mov	sp, r7
 8019ac6:	bd90      	pop	{r4, r7, pc}
 8019ac8:	080233e4 	.word	0x080233e4
 8019acc:	08023bc0 	.word	0x08023bc0
 8019ad0:	08023438 	.word	0x08023438

08019ad4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019ad4:	b590      	push	{r4, r7, lr}
 8019ad6:	b08b      	sub	sp, #44	; 0x2c
 8019ad8:	af00      	add	r7, sp, #0
 8019ada:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019adc:	2300      	movs	r3, #0
 8019ade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019ae2:	687b      	ldr	r3, [r7, #4]
 8019ae4:	2b00      	cmp	r3, #0
 8019ae6:	d106      	bne.n	8019af6 <tcp_zero_window_probe+0x22>
 8019ae8:	4b4c      	ldr	r3, [pc, #304]	; (8019c1c <tcp_zero_window_probe+0x148>)
 8019aea:	f640 024f 	movw	r2, #2127	; 0x84f
 8019aee:	494c      	ldr	r1, [pc, #304]	; (8019c20 <tcp_zero_window_probe+0x14c>)
 8019af0:	484c      	ldr	r0, [pc, #304]	; (8019c24 <tcp_zero_window_probe+0x150>)
 8019af2:	f004 fe3f 	bl	801e774 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019af6:	687b      	ldr	r3, [r7, #4]
 8019af8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019afa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019afc:	6a3b      	ldr	r3, [r7, #32]
 8019afe:	2b00      	cmp	r3, #0
 8019b00:	d101      	bne.n	8019b06 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019b02:	2300      	movs	r3, #0
 8019b04:	e086      	b.n	8019c14 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8019b0c:	2bff      	cmp	r3, #255	; 0xff
 8019b0e:	d007      	beq.n	8019b20 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019b10:	687b      	ldr	r3, [r7, #4]
 8019b12:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8019b16:	3301      	adds	r3, #1
 8019b18:	b2da      	uxtb	r2, r3
 8019b1a:	687b      	ldr	r3, [r7, #4]
 8019b1c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019b20:	6a3b      	ldr	r3, [r7, #32]
 8019b22:	68db      	ldr	r3, [r3, #12]
 8019b24:	899b      	ldrh	r3, [r3, #12]
 8019b26:	b29b      	uxth	r3, r3
 8019b28:	4618      	mov	r0, r3
 8019b2a:	f7f8 f94f 	bl	8011dcc <lwip_htons>
 8019b2e:	4603      	mov	r3, r0
 8019b30:	b2db      	uxtb	r3, r3
 8019b32:	f003 0301 	and.w	r3, r3, #1
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d005      	beq.n	8019b46 <tcp_zero_window_probe+0x72>
 8019b3a:	6a3b      	ldr	r3, [r7, #32]
 8019b3c:	891b      	ldrh	r3, [r3, #8]
 8019b3e:	2b00      	cmp	r3, #0
 8019b40:	d101      	bne.n	8019b46 <tcp_zero_window_probe+0x72>
 8019b42:	2301      	movs	r3, #1
 8019b44:	e000      	b.n	8019b48 <tcp_zero_window_probe+0x74>
 8019b46:	2300      	movs	r3, #0
 8019b48:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019b4a:	7ffb      	ldrb	r3, [r7, #31]
 8019b4c:	2b00      	cmp	r3, #0
 8019b4e:	bf0c      	ite	eq
 8019b50:	2301      	moveq	r3, #1
 8019b52:	2300      	movne	r3, #0
 8019b54:	b2db      	uxtb	r3, r3
 8019b56:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019b58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019b5c:	b299      	uxth	r1, r3
 8019b5e:	6a3b      	ldr	r3, [r7, #32]
 8019b60:	68db      	ldr	r3, [r3, #12]
 8019b62:	685b      	ldr	r3, [r3, #4]
 8019b64:	8bba      	ldrh	r2, [r7, #28]
 8019b66:	6878      	ldr	r0, [r7, #4]
 8019b68:	f7ff fdf8 	bl	801975c <tcp_output_alloc_header>
 8019b6c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019b6e:	69bb      	ldr	r3, [r7, #24]
 8019b70:	2b00      	cmp	r3, #0
 8019b72:	d102      	bne.n	8019b7a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019b74:	f04f 33ff 	mov.w	r3, #4294967295
 8019b78:	e04c      	b.n	8019c14 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019b7a:	69bb      	ldr	r3, [r7, #24]
 8019b7c:	685b      	ldr	r3, [r3, #4]
 8019b7e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019b80:	7ffb      	ldrb	r3, [r7, #31]
 8019b82:	2b00      	cmp	r3, #0
 8019b84:	d011      	beq.n	8019baa <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019b86:	697b      	ldr	r3, [r7, #20]
 8019b88:	899b      	ldrh	r3, [r3, #12]
 8019b8a:	b29b      	uxth	r3, r3
 8019b8c:	b21b      	sxth	r3, r3
 8019b8e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8019b92:	b21c      	sxth	r4, r3
 8019b94:	2011      	movs	r0, #17
 8019b96:	f7f8 f919 	bl	8011dcc <lwip_htons>
 8019b9a:	4603      	mov	r3, r0
 8019b9c:	b21b      	sxth	r3, r3
 8019b9e:	4323      	orrs	r3, r4
 8019ba0:	b21b      	sxth	r3, r3
 8019ba2:	b29a      	uxth	r2, r3
 8019ba4:	697b      	ldr	r3, [r7, #20]
 8019ba6:	819a      	strh	r2, [r3, #12]
 8019ba8:	e010      	b.n	8019bcc <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019baa:	69bb      	ldr	r3, [r7, #24]
 8019bac:	685b      	ldr	r3, [r3, #4]
 8019bae:	3314      	adds	r3, #20
 8019bb0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019bb2:	6a3b      	ldr	r3, [r7, #32]
 8019bb4:	6858      	ldr	r0, [r3, #4]
 8019bb6:	6a3b      	ldr	r3, [r7, #32]
 8019bb8:	685b      	ldr	r3, [r3, #4]
 8019bba:	891a      	ldrh	r2, [r3, #8]
 8019bbc:	6a3b      	ldr	r3, [r7, #32]
 8019bbe:	891b      	ldrh	r3, [r3, #8]
 8019bc0:	1ad3      	subs	r3, r2, r3
 8019bc2:	b29b      	uxth	r3, r3
 8019bc4:	2201      	movs	r2, #1
 8019bc6:	6939      	ldr	r1, [r7, #16]
 8019bc8:	f7f9 feea 	bl	80139a0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019bcc:	6a3b      	ldr	r3, [r7, #32]
 8019bce:	68db      	ldr	r3, [r3, #12]
 8019bd0:	685b      	ldr	r3, [r3, #4]
 8019bd2:	4618      	mov	r0, r3
 8019bd4:	f7f8 f90f 	bl	8011df6 <lwip_htonl>
 8019bd8:	4603      	mov	r3, r0
 8019bda:	3301      	adds	r3, #1
 8019bdc:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019be2:	68fb      	ldr	r3, [r7, #12]
 8019be4:	1ad3      	subs	r3, r2, r3
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	da02      	bge.n	8019bf0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	68fa      	ldr	r2, [r7, #12]
 8019bee:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019bf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019bf4:	2200      	movs	r2, #0
 8019bf6:	69b9      	ldr	r1, [r7, #24]
 8019bf8:	6878      	ldr	r0, [r7, #4]
 8019bfa:	f7ff fded 	bl	80197d8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019bfe:	687a      	ldr	r2, [r7, #4]
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	3304      	adds	r3, #4
 8019c04:	69b9      	ldr	r1, [r7, #24]
 8019c06:	6878      	ldr	r0, [r7, #4]
 8019c08:	f7ff fe26 	bl	8019858 <tcp_output_control_segment>
 8019c0c:	4603      	mov	r3, r0
 8019c0e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019c10:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019c14:	4618      	mov	r0, r3
 8019c16:	372c      	adds	r7, #44	; 0x2c
 8019c18:	46bd      	mov	sp, r7
 8019c1a:	bd90      	pop	{r4, r7, pc}
 8019c1c:	080233e4 	.word	0x080233e4
 8019c20:	08023bdc 	.word	0x08023bdc
 8019c24:	08023438 	.word	0x08023438

08019c28 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019c28:	b580      	push	{r7, lr}
 8019c2a:	b082      	sub	sp, #8
 8019c2c:	af00      	add	r7, sp, #0
 8019c2e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019c30:	f7fa f808 	bl	8013c44 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019c34:	4b0a      	ldr	r3, [pc, #40]	; (8019c60 <tcpip_tcp_timer+0x38>)
 8019c36:	681b      	ldr	r3, [r3, #0]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d103      	bne.n	8019c44 <tcpip_tcp_timer+0x1c>
 8019c3c:	4b09      	ldr	r3, [pc, #36]	; (8019c64 <tcpip_tcp_timer+0x3c>)
 8019c3e:	681b      	ldr	r3, [r3, #0]
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d005      	beq.n	8019c50 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019c44:	2200      	movs	r2, #0
 8019c46:	4908      	ldr	r1, [pc, #32]	; (8019c68 <tcpip_tcp_timer+0x40>)
 8019c48:	20fa      	movs	r0, #250	; 0xfa
 8019c4a:	f000 f8f3 	bl	8019e34 <sys_timeout>
 8019c4e:	e003      	b.n	8019c58 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019c50:	4b06      	ldr	r3, [pc, #24]	; (8019c6c <tcpip_tcp_timer+0x44>)
 8019c52:	2200      	movs	r2, #0
 8019c54:	601a      	str	r2, [r3, #0]
  }
}
 8019c56:	bf00      	nop
 8019c58:	bf00      	nop
 8019c5a:	3708      	adds	r7, #8
 8019c5c:	46bd      	mov	sp, r7
 8019c5e:	bd80      	pop	{r7, pc}
 8019c60:	20079100 	.word	0x20079100
 8019c64:	20079104 	.word	0x20079104
 8019c68:	08019c29 	.word	0x08019c29
 8019c6c:	2007914c 	.word	0x2007914c

08019c70 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019c70:	b580      	push	{r7, lr}
 8019c72:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019c74:	4b0a      	ldr	r3, [pc, #40]	; (8019ca0 <tcp_timer_needed+0x30>)
 8019c76:	681b      	ldr	r3, [r3, #0]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d10f      	bne.n	8019c9c <tcp_timer_needed+0x2c>
 8019c7c:	4b09      	ldr	r3, [pc, #36]	; (8019ca4 <tcp_timer_needed+0x34>)
 8019c7e:	681b      	ldr	r3, [r3, #0]
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d103      	bne.n	8019c8c <tcp_timer_needed+0x1c>
 8019c84:	4b08      	ldr	r3, [pc, #32]	; (8019ca8 <tcp_timer_needed+0x38>)
 8019c86:	681b      	ldr	r3, [r3, #0]
 8019c88:	2b00      	cmp	r3, #0
 8019c8a:	d007      	beq.n	8019c9c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019c8c:	4b04      	ldr	r3, [pc, #16]	; (8019ca0 <tcp_timer_needed+0x30>)
 8019c8e:	2201      	movs	r2, #1
 8019c90:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019c92:	2200      	movs	r2, #0
 8019c94:	4905      	ldr	r1, [pc, #20]	; (8019cac <tcp_timer_needed+0x3c>)
 8019c96:	20fa      	movs	r0, #250	; 0xfa
 8019c98:	f000 f8cc 	bl	8019e34 <sys_timeout>
  }
}
 8019c9c:	bf00      	nop
 8019c9e:	bd80      	pop	{r7, pc}
 8019ca0:	2007914c 	.word	0x2007914c
 8019ca4:	20079100 	.word	0x20079100
 8019ca8:	20079104 	.word	0x20079104
 8019cac:	08019c29 	.word	0x08019c29

08019cb0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019cb0:	b580      	push	{r7, lr}
 8019cb2:	b086      	sub	sp, #24
 8019cb4:	af00      	add	r7, sp, #0
 8019cb6:	60f8      	str	r0, [r7, #12]
 8019cb8:	60b9      	str	r1, [r7, #8]
 8019cba:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019cbc:	200b      	movs	r0, #11
 8019cbe:	f7f8 fd61 	bl	8012784 <memp_malloc>
 8019cc2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019cc4:	693b      	ldr	r3, [r7, #16]
 8019cc6:	2b00      	cmp	r3, #0
 8019cc8:	d109      	bne.n	8019cde <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019cca:	693b      	ldr	r3, [r7, #16]
 8019ccc:	2b00      	cmp	r3, #0
 8019cce:	d151      	bne.n	8019d74 <sys_timeout_abs+0xc4>
 8019cd0:	4b2a      	ldr	r3, [pc, #168]	; (8019d7c <sys_timeout_abs+0xcc>)
 8019cd2:	22be      	movs	r2, #190	; 0xbe
 8019cd4:	492a      	ldr	r1, [pc, #168]	; (8019d80 <sys_timeout_abs+0xd0>)
 8019cd6:	482b      	ldr	r0, [pc, #172]	; (8019d84 <sys_timeout_abs+0xd4>)
 8019cd8:	f004 fd4c 	bl	801e774 <iprintf>
    return;
 8019cdc:	e04a      	b.n	8019d74 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8019cde:	693b      	ldr	r3, [r7, #16]
 8019ce0:	2200      	movs	r2, #0
 8019ce2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019ce4:	693b      	ldr	r3, [r7, #16]
 8019ce6:	68ba      	ldr	r2, [r7, #8]
 8019ce8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019cea:	693b      	ldr	r3, [r7, #16]
 8019cec:	687a      	ldr	r2, [r7, #4]
 8019cee:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8019cf0:	693b      	ldr	r3, [r7, #16]
 8019cf2:	68fa      	ldr	r2, [r7, #12]
 8019cf4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8019cf6:	4b24      	ldr	r3, [pc, #144]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019cf8:	681b      	ldr	r3, [r3, #0]
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	d103      	bne.n	8019d06 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8019cfe:	4a22      	ldr	r2, [pc, #136]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019d00:	693b      	ldr	r3, [r7, #16]
 8019d02:	6013      	str	r3, [r2, #0]
    return;
 8019d04:	e037      	b.n	8019d76 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8019d06:	693b      	ldr	r3, [r7, #16]
 8019d08:	685a      	ldr	r2, [r3, #4]
 8019d0a:	4b1f      	ldr	r3, [pc, #124]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019d0c:	681b      	ldr	r3, [r3, #0]
 8019d0e:	685b      	ldr	r3, [r3, #4]
 8019d10:	1ad3      	subs	r3, r2, r3
 8019d12:	0fdb      	lsrs	r3, r3, #31
 8019d14:	f003 0301 	and.w	r3, r3, #1
 8019d18:	b2db      	uxtb	r3, r3
 8019d1a:	2b00      	cmp	r3, #0
 8019d1c:	d007      	beq.n	8019d2e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8019d1e:	4b1a      	ldr	r3, [pc, #104]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019d20:	681a      	ldr	r2, [r3, #0]
 8019d22:	693b      	ldr	r3, [r7, #16]
 8019d24:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8019d26:	4a18      	ldr	r2, [pc, #96]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019d28:	693b      	ldr	r3, [r7, #16]
 8019d2a:	6013      	str	r3, [r2, #0]
 8019d2c:	e023      	b.n	8019d76 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019d2e:	4b16      	ldr	r3, [pc, #88]	; (8019d88 <sys_timeout_abs+0xd8>)
 8019d30:	681b      	ldr	r3, [r3, #0]
 8019d32:	617b      	str	r3, [r7, #20]
 8019d34:	e01a      	b.n	8019d6c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8019d36:	697b      	ldr	r3, [r7, #20]
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	d00b      	beq.n	8019d56 <sys_timeout_abs+0xa6>
 8019d3e:	693b      	ldr	r3, [r7, #16]
 8019d40:	685a      	ldr	r2, [r3, #4]
 8019d42:	697b      	ldr	r3, [r7, #20]
 8019d44:	681b      	ldr	r3, [r3, #0]
 8019d46:	685b      	ldr	r3, [r3, #4]
 8019d48:	1ad3      	subs	r3, r2, r3
 8019d4a:	0fdb      	lsrs	r3, r3, #31
 8019d4c:	f003 0301 	and.w	r3, r3, #1
 8019d50:	b2db      	uxtb	r3, r3
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	d007      	beq.n	8019d66 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019d56:	697b      	ldr	r3, [r7, #20]
 8019d58:	681a      	ldr	r2, [r3, #0]
 8019d5a:	693b      	ldr	r3, [r7, #16]
 8019d5c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019d5e:	697b      	ldr	r3, [r7, #20]
 8019d60:	693a      	ldr	r2, [r7, #16]
 8019d62:	601a      	str	r2, [r3, #0]
        break;
 8019d64:	e007      	b.n	8019d76 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019d66:	697b      	ldr	r3, [r7, #20]
 8019d68:	681b      	ldr	r3, [r3, #0]
 8019d6a:	617b      	str	r3, [r7, #20]
 8019d6c:	697b      	ldr	r3, [r7, #20]
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	d1e1      	bne.n	8019d36 <sys_timeout_abs+0x86>
 8019d72:	e000      	b.n	8019d76 <sys_timeout_abs+0xc6>
    return;
 8019d74:	bf00      	nop
      }
    }
  }
}
 8019d76:	3718      	adds	r7, #24
 8019d78:	46bd      	mov	sp, r7
 8019d7a:	bd80      	pop	{r7, pc}
 8019d7c:	08023c00 	.word	0x08023c00
 8019d80:	08023c34 	.word	0x08023c34
 8019d84:	08023c74 	.word	0x08023c74
 8019d88:	20079144 	.word	0x20079144

08019d8c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019d8c:	b580      	push	{r7, lr}
 8019d8e:	b086      	sub	sp, #24
 8019d90:	af00      	add	r7, sp, #0
 8019d92:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019d98:	697b      	ldr	r3, [r7, #20]
 8019d9a:	685b      	ldr	r3, [r3, #4]
 8019d9c:	4798      	blx	r3

  now = sys_now();
 8019d9e:	f7f2 fa55 	bl	800c24c <sys_now>
 8019da2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019da4:	697b      	ldr	r3, [r7, #20]
 8019da6:	681a      	ldr	r2, [r3, #0]
 8019da8:	4b0f      	ldr	r3, [pc, #60]	; (8019de8 <lwip_cyclic_timer+0x5c>)
 8019daa:	681b      	ldr	r3, [r3, #0]
 8019dac:	4413      	add	r3, r2
 8019dae:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019db0:	68fa      	ldr	r2, [r7, #12]
 8019db2:	693b      	ldr	r3, [r7, #16]
 8019db4:	1ad3      	subs	r3, r2, r3
 8019db6:	0fdb      	lsrs	r3, r3, #31
 8019db8:	f003 0301 	and.w	r3, r3, #1
 8019dbc:	b2db      	uxtb	r3, r3
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d009      	beq.n	8019dd6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8019dc2:	697b      	ldr	r3, [r7, #20]
 8019dc4:	681a      	ldr	r2, [r3, #0]
 8019dc6:	693b      	ldr	r3, [r7, #16]
 8019dc8:	4413      	add	r3, r2
 8019dca:	687a      	ldr	r2, [r7, #4]
 8019dcc:	4907      	ldr	r1, [pc, #28]	; (8019dec <lwip_cyclic_timer+0x60>)
 8019dce:	4618      	mov	r0, r3
 8019dd0:	f7ff ff6e 	bl	8019cb0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019dd4:	e004      	b.n	8019de0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019dd6:	687a      	ldr	r2, [r7, #4]
 8019dd8:	4904      	ldr	r1, [pc, #16]	; (8019dec <lwip_cyclic_timer+0x60>)
 8019dda:	68f8      	ldr	r0, [r7, #12]
 8019ddc:	f7ff ff68 	bl	8019cb0 <sys_timeout_abs>
}
 8019de0:	bf00      	nop
 8019de2:	3718      	adds	r7, #24
 8019de4:	46bd      	mov	sp, r7
 8019de6:	bd80      	pop	{r7, pc}
 8019de8:	20079148 	.word	0x20079148
 8019dec:	08019d8d 	.word	0x08019d8d

08019df0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8019df0:	b580      	push	{r7, lr}
 8019df2:	b082      	sub	sp, #8
 8019df4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019df6:	2301      	movs	r3, #1
 8019df8:	607b      	str	r3, [r7, #4]
 8019dfa:	e00e      	b.n	8019e1a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8019dfc:	4a0b      	ldr	r2, [pc, #44]	; (8019e2c <sys_timeouts_init+0x3c>)
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	00db      	lsls	r3, r3, #3
 8019e08:	4a08      	ldr	r2, [pc, #32]	; (8019e2c <sys_timeouts_init+0x3c>)
 8019e0a:	4413      	add	r3, r2
 8019e0c:	461a      	mov	r2, r3
 8019e0e:	4908      	ldr	r1, [pc, #32]	; (8019e30 <sys_timeouts_init+0x40>)
 8019e10:	f000 f810 	bl	8019e34 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019e14:	687b      	ldr	r3, [r7, #4]
 8019e16:	3301      	adds	r3, #1
 8019e18:	607b      	str	r3, [r7, #4]
 8019e1a:	687b      	ldr	r3, [r7, #4]
 8019e1c:	2b02      	cmp	r3, #2
 8019e1e:	d9ed      	bls.n	8019dfc <sys_timeouts_init+0xc>
  }
}
 8019e20:	bf00      	nop
 8019e22:	bf00      	nop
 8019e24:	3708      	adds	r7, #8
 8019e26:	46bd      	mov	sp, r7
 8019e28:	bd80      	pop	{r7, pc}
 8019e2a:	bf00      	nop
 8019e2c:	080248b4 	.word	0x080248b4
 8019e30:	08019d8d 	.word	0x08019d8d

08019e34 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8019e34:	b580      	push	{r7, lr}
 8019e36:	b086      	sub	sp, #24
 8019e38:	af00      	add	r7, sp, #0
 8019e3a:	60f8      	str	r0, [r7, #12]
 8019e3c:	60b9      	str	r1, [r7, #8]
 8019e3e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019e40:	68fb      	ldr	r3, [r7, #12]
 8019e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019e46:	d306      	bcc.n	8019e56 <sys_timeout+0x22>
 8019e48:	4b0a      	ldr	r3, [pc, #40]	; (8019e74 <sys_timeout+0x40>)
 8019e4a:	f240 1229 	movw	r2, #297	; 0x129
 8019e4e:	490a      	ldr	r1, [pc, #40]	; (8019e78 <sys_timeout+0x44>)
 8019e50:	480a      	ldr	r0, [pc, #40]	; (8019e7c <sys_timeout+0x48>)
 8019e52:	f004 fc8f 	bl	801e774 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019e56:	f7f2 f9f9 	bl	800c24c <sys_now>
 8019e5a:	4602      	mov	r2, r0
 8019e5c:	68fb      	ldr	r3, [r7, #12]
 8019e5e:	4413      	add	r3, r2
 8019e60:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019e62:	687a      	ldr	r2, [r7, #4]
 8019e64:	68b9      	ldr	r1, [r7, #8]
 8019e66:	6978      	ldr	r0, [r7, #20]
 8019e68:	f7ff ff22 	bl	8019cb0 <sys_timeout_abs>
#endif
}
 8019e6c:	bf00      	nop
 8019e6e:	3718      	adds	r7, #24
 8019e70:	46bd      	mov	sp, r7
 8019e72:	bd80      	pop	{r7, pc}
 8019e74:	08023c00 	.word	0x08023c00
 8019e78:	08023c9c 	.word	0x08023c9c
 8019e7c:	08023c74 	.word	0x08023c74

08019e80 <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 8019e80:	b580      	push	{r7, lr}
 8019e82:	b084      	sub	sp, #16
 8019e84:	af00      	add	r7, sp, #0
 8019e86:	6078      	str	r0, [r7, #4]
 8019e88:	6039      	str	r1, [r7, #0]
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8019e8a:	4b19      	ldr	r3, [pc, #100]	; (8019ef0 <sys_untimeout+0x70>)
 8019e8c:	681b      	ldr	r3, [r3, #0]
 8019e8e:	2b00      	cmp	r3, #0
 8019e90:	d029      	beq.n	8019ee6 <sys_untimeout+0x66>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8019e92:	4b17      	ldr	r3, [pc, #92]	; (8019ef0 <sys_untimeout+0x70>)
 8019e94:	681b      	ldr	r3, [r3, #0]
 8019e96:	60bb      	str	r3, [r7, #8]
 8019e98:	2300      	movs	r3, #0
 8019e9a:	60fb      	str	r3, [r7, #12]
 8019e9c:	e01f      	b.n	8019ede <sys_untimeout+0x5e>
    if ((t->h == handler) && (t->arg == arg)) {
 8019e9e:	68bb      	ldr	r3, [r7, #8]
 8019ea0:	689b      	ldr	r3, [r3, #8]
 8019ea2:	687a      	ldr	r2, [r7, #4]
 8019ea4:	429a      	cmp	r2, r3
 8019ea6:	d115      	bne.n	8019ed4 <sys_untimeout+0x54>
 8019ea8:	68bb      	ldr	r3, [r7, #8]
 8019eaa:	68db      	ldr	r3, [r3, #12]
 8019eac:	683a      	ldr	r2, [r7, #0]
 8019eae:	429a      	cmp	r2, r3
 8019eb0:	d110      	bne.n	8019ed4 <sys_untimeout+0x54>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 8019eb2:	68fb      	ldr	r3, [r7, #12]
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	d104      	bne.n	8019ec2 <sys_untimeout+0x42>
        next_timeout = t->next;
 8019eb8:	68bb      	ldr	r3, [r7, #8]
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	4a0c      	ldr	r2, [pc, #48]	; (8019ef0 <sys_untimeout+0x70>)
 8019ebe:	6013      	str	r3, [r2, #0]
 8019ec0:	e003      	b.n	8019eca <sys_untimeout+0x4a>
      } else {
        prev_t->next = t->next;
 8019ec2:	68bb      	ldr	r3, [r7, #8]
 8019ec4:	681a      	ldr	r2, [r3, #0]
 8019ec6:	68fb      	ldr	r3, [r7, #12]
 8019ec8:	601a      	str	r2, [r3, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 8019eca:	68b9      	ldr	r1, [r7, #8]
 8019ecc:	200b      	movs	r0, #11
 8019ece:	f7f8 fccf 	bl	8012870 <memp_free>
      return;
 8019ed2:	e009      	b.n	8019ee8 <sys_untimeout+0x68>
  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8019ed4:	68bb      	ldr	r3, [r7, #8]
 8019ed6:	60fb      	str	r3, [r7, #12]
 8019ed8:	68bb      	ldr	r3, [r7, #8]
 8019eda:	681b      	ldr	r3, [r3, #0]
 8019edc:	60bb      	str	r3, [r7, #8]
 8019ede:	68bb      	ldr	r3, [r7, #8]
 8019ee0:	2b00      	cmp	r3, #0
 8019ee2:	d1dc      	bne.n	8019e9e <sys_untimeout+0x1e>
    }
  }
  return;
 8019ee4:	e000      	b.n	8019ee8 <sys_untimeout+0x68>
    return;
 8019ee6:	bf00      	nop
}
 8019ee8:	3710      	adds	r7, #16
 8019eea:	46bd      	mov	sp, r7
 8019eec:	bd80      	pop	{r7, pc}
 8019eee:	bf00      	nop
 8019ef0:	20079144 	.word	0x20079144

08019ef4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019ef4:	b580      	push	{r7, lr}
 8019ef6:	b084      	sub	sp, #16
 8019ef8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019efa:	f7f2 f9a7 	bl	800c24c <sys_now>
 8019efe:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019f00:	4b17      	ldr	r3, [pc, #92]	; (8019f60 <sys_check_timeouts+0x6c>)
 8019f02:	681b      	ldr	r3, [r3, #0]
 8019f04:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8019f06:	68bb      	ldr	r3, [r7, #8]
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	d022      	beq.n	8019f52 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019f0c:	68bb      	ldr	r3, [r7, #8]
 8019f0e:	685b      	ldr	r3, [r3, #4]
 8019f10:	68fa      	ldr	r2, [r7, #12]
 8019f12:	1ad3      	subs	r3, r2, r3
 8019f14:	0fdb      	lsrs	r3, r3, #31
 8019f16:	f003 0301 	and.w	r3, r3, #1
 8019f1a:	b2db      	uxtb	r3, r3
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d11a      	bne.n	8019f56 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019f20:	68bb      	ldr	r3, [r7, #8]
 8019f22:	681b      	ldr	r3, [r3, #0]
 8019f24:	4a0e      	ldr	r2, [pc, #56]	; (8019f60 <sys_check_timeouts+0x6c>)
 8019f26:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8019f28:	68bb      	ldr	r3, [r7, #8]
 8019f2a:	689b      	ldr	r3, [r3, #8]
 8019f2c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019f2e:	68bb      	ldr	r3, [r7, #8]
 8019f30:	68db      	ldr	r3, [r3, #12]
 8019f32:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019f34:	68bb      	ldr	r3, [r7, #8]
 8019f36:	685b      	ldr	r3, [r3, #4]
 8019f38:	4a0a      	ldr	r2, [pc, #40]	; (8019f64 <sys_check_timeouts+0x70>)
 8019f3a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019f3c:	68b9      	ldr	r1, [r7, #8]
 8019f3e:	200b      	movs	r0, #11
 8019f40:	f7f8 fc96 	bl	8012870 <memp_free>
    if (handler != NULL) {
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	2b00      	cmp	r3, #0
 8019f48:	d0da      	beq.n	8019f00 <sys_check_timeouts+0xc>
      handler(arg);
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	6838      	ldr	r0, [r7, #0]
 8019f4e:	4798      	blx	r3
  do {
 8019f50:	e7d6      	b.n	8019f00 <sys_check_timeouts+0xc>
      return;
 8019f52:	bf00      	nop
 8019f54:	e000      	b.n	8019f58 <sys_check_timeouts+0x64>
      return;
 8019f56:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8019f58:	3710      	adds	r7, #16
 8019f5a:	46bd      	mov	sp, r7
 8019f5c:	bd80      	pop	{r7, pc}
 8019f5e:	bf00      	nop
 8019f60:	20079144 	.word	0x20079144
 8019f64:	20079148 	.word	0x20079148

08019f68 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8019f68:	b580      	push	{r7, lr}
 8019f6a:	b082      	sub	sp, #8
 8019f6c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8019f6e:	4b16      	ldr	r3, [pc, #88]	; (8019fc8 <sys_timeouts_sleeptime+0x60>)
 8019f70:	681b      	ldr	r3, [r3, #0]
 8019f72:	2b00      	cmp	r3, #0
 8019f74:	d102      	bne.n	8019f7c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8019f76:	f04f 33ff 	mov.w	r3, #4294967295
 8019f7a:	e020      	b.n	8019fbe <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8019f7c:	f7f2 f966 	bl	800c24c <sys_now>
 8019f80:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8019f82:	4b11      	ldr	r3, [pc, #68]	; (8019fc8 <sys_timeouts_sleeptime+0x60>)
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	685a      	ldr	r2, [r3, #4]
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	1ad3      	subs	r3, r2, r3
 8019f8c:	0fdb      	lsrs	r3, r3, #31
 8019f8e:	f003 0301 	and.w	r3, r3, #1
 8019f92:	b2db      	uxtb	r3, r3
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d001      	beq.n	8019f9c <sys_timeouts_sleeptime+0x34>
    return 0;
 8019f98:	2300      	movs	r3, #0
 8019f9a:	e010      	b.n	8019fbe <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8019f9c:	4b0a      	ldr	r3, [pc, #40]	; (8019fc8 <sys_timeouts_sleeptime+0x60>)
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	685a      	ldr	r2, [r3, #4]
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	1ad3      	subs	r3, r2, r3
 8019fa6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8019fa8:	683b      	ldr	r3, [r7, #0]
 8019faa:	2b00      	cmp	r3, #0
 8019fac:	da06      	bge.n	8019fbc <sys_timeouts_sleeptime+0x54>
 8019fae:	4b07      	ldr	r3, [pc, #28]	; (8019fcc <sys_timeouts_sleeptime+0x64>)
 8019fb0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8019fb4:	4906      	ldr	r1, [pc, #24]	; (8019fd0 <sys_timeouts_sleeptime+0x68>)
 8019fb6:	4807      	ldr	r0, [pc, #28]	; (8019fd4 <sys_timeouts_sleeptime+0x6c>)
 8019fb8:	f004 fbdc 	bl	801e774 <iprintf>
    return ret;
 8019fbc:	683b      	ldr	r3, [r7, #0]
  }
}
 8019fbe:	4618      	mov	r0, r3
 8019fc0:	3708      	adds	r7, #8
 8019fc2:	46bd      	mov	sp, r7
 8019fc4:	bd80      	pop	{r7, pc}
 8019fc6:	bf00      	nop
 8019fc8:	20079144 	.word	0x20079144
 8019fcc:	08023c00 	.word	0x08023c00
 8019fd0:	08023cd4 	.word	0x08023cd4
 8019fd4:	08023c74 	.word	0x08023c74

08019fd8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019fdc:	f004 fbe2 	bl	801e7a4 <rand>
 8019fe0:	4603      	mov	r3, r0
 8019fe2:	b29b      	uxth	r3, r3
 8019fe4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019fe8:	b29b      	uxth	r3, r3
 8019fea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8019fee:	b29a      	uxth	r2, r3
 8019ff0:	4b01      	ldr	r3, [pc, #4]	; (8019ff8 <udp_init+0x20>)
 8019ff2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019ff4:	bf00      	nop
 8019ff6:	bd80      	pop	{r7, pc}
 8019ff8:	20000324 	.word	0x20000324

08019ffc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8019ffc:	b580      	push	{r7, lr}
 8019ffe:	b084      	sub	sp, #16
 801a000:	af00      	add	r7, sp, #0
 801a002:	60f8      	str	r0, [r7, #12]
 801a004:	60b9      	str	r1, [r7, #8]
 801a006:	4613      	mov	r3, r2
 801a008:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a00a:	68fb      	ldr	r3, [r7, #12]
 801a00c:	2b00      	cmp	r3, #0
 801a00e:	d105      	bne.n	801a01c <udp_input_local_match+0x20>
 801a010:	4b27      	ldr	r3, [pc, #156]	; (801a0b0 <udp_input_local_match+0xb4>)
 801a012:	2287      	movs	r2, #135	; 0x87
 801a014:	4927      	ldr	r1, [pc, #156]	; (801a0b4 <udp_input_local_match+0xb8>)
 801a016:	4828      	ldr	r0, [pc, #160]	; (801a0b8 <udp_input_local_match+0xbc>)
 801a018:	f004 fbac 	bl	801e774 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a01c:	68bb      	ldr	r3, [r7, #8]
 801a01e:	2b00      	cmp	r3, #0
 801a020:	d105      	bne.n	801a02e <udp_input_local_match+0x32>
 801a022:	4b23      	ldr	r3, [pc, #140]	; (801a0b0 <udp_input_local_match+0xb4>)
 801a024:	2288      	movs	r2, #136	; 0x88
 801a026:	4925      	ldr	r1, [pc, #148]	; (801a0bc <udp_input_local_match+0xc0>)
 801a028:	4823      	ldr	r0, [pc, #140]	; (801a0b8 <udp_input_local_match+0xbc>)
 801a02a:	f004 fba3 	bl	801e774 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a02e:	68fb      	ldr	r3, [r7, #12]
 801a030:	7a1b      	ldrb	r3, [r3, #8]
 801a032:	2b00      	cmp	r3, #0
 801a034:	d00b      	beq.n	801a04e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a036:	68fb      	ldr	r3, [r7, #12]
 801a038:	7a1a      	ldrb	r2, [r3, #8]
 801a03a:	4b21      	ldr	r3, [pc, #132]	; (801a0c0 <udp_input_local_match+0xc4>)
 801a03c:	685b      	ldr	r3, [r3, #4]
 801a03e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a042:	3301      	adds	r3, #1
 801a044:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a046:	429a      	cmp	r2, r3
 801a048:	d001      	beq.n	801a04e <udp_input_local_match+0x52>
    return 0;
 801a04a:	2300      	movs	r3, #0
 801a04c:	e02b      	b.n	801a0a6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a04e:	79fb      	ldrb	r3, [r7, #7]
 801a050:	2b00      	cmp	r3, #0
 801a052:	d018      	beq.n	801a086 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a054:	68fb      	ldr	r3, [r7, #12]
 801a056:	2b00      	cmp	r3, #0
 801a058:	d013      	beq.n	801a082 <udp_input_local_match+0x86>
 801a05a:	68fb      	ldr	r3, [r7, #12]
 801a05c:	681b      	ldr	r3, [r3, #0]
 801a05e:	2b00      	cmp	r3, #0
 801a060:	d00f      	beq.n	801a082 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a062:	4b17      	ldr	r3, [pc, #92]	; (801a0c0 <udp_input_local_match+0xc4>)
 801a064:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a066:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a06a:	d00a      	beq.n	801a082 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a06c:	68fb      	ldr	r3, [r7, #12]
 801a06e:	681a      	ldr	r2, [r3, #0]
 801a070:	4b13      	ldr	r3, [pc, #76]	; (801a0c0 <udp_input_local_match+0xc4>)
 801a072:	695b      	ldr	r3, [r3, #20]
 801a074:	405a      	eors	r2, r3
 801a076:	68bb      	ldr	r3, [r7, #8]
 801a078:	3308      	adds	r3, #8
 801a07a:	681b      	ldr	r3, [r3, #0]
 801a07c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a07e:	2b00      	cmp	r3, #0
 801a080:	d110      	bne.n	801a0a4 <udp_input_local_match+0xa8>
          return 1;
 801a082:	2301      	movs	r3, #1
 801a084:	e00f      	b.n	801a0a6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a086:	68fb      	ldr	r3, [r7, #12]
 801a088:	2b00      	cmp	r3, #0
 801a08a:	d009      	beq.n	801a0a0 <udp_input_local_match+0xa4>
 801a08c:	68fb      	ldr	r3, [r7, #12]
 801a08e:	681b      	ldr	r3, [r3, #0]
 801a090:	2b00      	cmp	r3, #0
 801a092:	d005      	beq.n	801a0a0 <udp_input_local_match+0xa4>
 801a094:	68fb      	ldr	r3, [r7, #12]
 801a096:	681a      	ldr	r2, [r3, #0]
 801a098:	4b09      	ldr	r3, [pc, #36]	; (801a0c0 <udp_input_local_match+0xc4>)
 801a09a:	695b      	ldr	r3, [r3, #20]
 801a09c:	429a      	cmp	r2, r3
 801a09e:	d101      	bne.n	801a0a4 <udp_input_local_match+0xa8>
        return 1;
 801a0a0:	2301      	movs	r3, #1
 801a0a2:	e000      	b.n	801a0a6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a0a4:	2300      	movs	r3, #0
}
 801a0a6:	4618      	mov	r0, r3
 801a0a8:	3710      	adds	r7, #16
 801a0aa:	46bd      	mov	sp, r7
 801a0ac:	bd80      	pop	{r7, pc}
 801a0ae:	bf00      	nop
 801a0b0:	08023ce8 	.word	0x08023ce8
 801a0b4:	08023d18 	.word	0x08023d18
 801a0b8:	08023d3c 	.word	0x08023d3c
 801a0bc:	08023d64 	.word	0x08023d64
 801a0c0:	20057db0 	.word	0x20057db0

0801a0c4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a0c4:	b590      	push	{r4, r7, lr}
 801a0c6:	b08d      	sub	sp, #52	; 0x34
 801a0c8:	af02      	add	r7, sp, #8
 801a0ca:	6078      	str	r0, [r7, #4]
 801a0cc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a0ce:	2300      	movs	r3, #0
 801a0d0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a0d2:	687b      	ldr	r3, [r7, #4]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d105      	bne.n	801a0e4 <udp_input+0x20>
 801a0d8:	4b7c      	ldr	r3, [pc, #496]	; (801a2cc <udp_input+0x208>)
 801a0da:	22cf      	movs	r2, #207	; 0xcf
 801a0dc:	497c      	ldr	r1, [pc, #496]	; (801a2d0 <udp_input+0x20c>)
 801a0de:	487d      	ldr	r0, [pc, #500]	; (801a2d4 <udp_input+0x210>)
 801a0e0:	f004 fb48 	bl	801e774 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a0e4:	683b      	ldr	r3, [r7, #0]
 801a0e6:	2b00      	cmp	r3, #0
 801a0e8:	d105      	bne.n	801a0f6 <udp_input+0x32>
 801a0ea:	4b78      	ldr	r3, [pc, #480]	; (801a2cc <udp_input+0x208>)
 801a0ec:	22d0      	movs	r2, #208	; 0xd0
 801a0ee:	497a      	ldr	r1, [pc, #488]	; (801a2d8 <udp_input+0x214>)
 801a0f0:	4878      	ldr	r0, [pc, #480]	; (801a2d4 <udp_input+0x210>)
 801a0f2:	f004 fb3f 	bl	801e774 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a0f6:	687b      	ldr	r3, [r7, #4]
 801a0f8:	895b      	ldrh	r3, [r3, #10]
 801a0fa:	2b07      	cmp	r3, #7
 801a0fc:	d803      	bhi.n	801a106 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a0fe:	6878      	ldr	r0, [r7, #4]
 801a100:	f7f9 fa58 	bl	80135b4 <pbuf_free>
    goto end;
 801a104:	e0de      	b.n	801a2c4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a106:	687b      	ldr	r3, [r7, #4]
 801a108:	685b      	ldr	r3, [r3, #4]
 801a10a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a10c:	4b73      	ldr	r3, [pc, #460]	; (801a2dc <udp_input+0x218>)
 801a10e:	695b      	ldr	r3, [r3, #20]
 801a110:	4a72      	ldr	r2, [pc, #456]	; (801a2dc <udp_input+0x218>)
 801a112:	6812      	ldr	r2, [r2, #0]
 801a114:	4611      	mov	r1, r2
 801a116:	4618      	mov	r0, r3
 801a118:	f001 fc88 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801a11c:	4603      	mov	r3, r0
 801a11e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a120:	697b      	ldr	r3, [r7, #20]
 801a122:	881b      	ldrh	r3, [r3, #0]
 801a124:	b29b      	uxth	r3, r3
 801a126:	4618      	mov	r0, r3
 801a128:	f7f7 fe50 	bl	8011dcc <lwip_htons>
 801a12c:	4603      	mov	r3, r0
 801a12e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a130:	697b      	ldr	r3, [r7, #20]
 801a132:	885b      	ldrh	r3, [r3, #2]
 801a134:	b29b      	uxth	r3, r3
 801a136:	4618      	mov	r0, r3
 801a138:	f7f7 fe48 	bl	8011dcc <lwip_htons>
 801a13c:	4603      	mov	r3, r0
 801a13e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a140:	2300      	movs	r3, #0
 801a142:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801a144:	2300      	movs	r3, #0
 801a146:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a148:	2300      	movs	r3, #0
 801a14a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a14c:	4b64      	ldr	r3, [pc, #400]	; (801a2e0 <udp_input+0x21c>)
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	627b      	str	r3, [r7, #36]	; 0x24
 801a152:	e054      	b.n	801a1fe <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a156:	8a5b      	ldrh	r3, [r3, #18]
 801a158:	89fa      	ldrh	r2, [r7, #14]
 801a15a:	429a      	cmp	r2, r3
 801a15c:	d14a      	bne.n	801a1f4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a15e:	7cfb      	ldrb	r3, [r7, #19]
 801a160:	461a      	mov	r2, r3
 801a162:	6839      	ldr	r1, [r7, #0]
 801a164:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a166:	f7ff ff49 	bl	8019ffc <udp_input_local_match>
 801a16a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a16c:	2b00      	cmp	r3, #0
 801a16e:	d041      	beq.n	801a1f4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a172:	7c1b      	ldrb	r3, [r3, #16]
 801a174:	f003 0304 	and.w	r3, r3, #4
 801a178:	2b00      	cmp	r3, #0
 801a17a:	d11d      	bne.n	801a1b8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a17c:	69fb      	ldr	r3, [r7, #28]
 801a17e:	2b00      	cmp	r3, #0
 801a180:	d102      	bne.n	801a188 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a184:	61fb      	str	r3, [r7, #28]
 801a186:	e017      	b.n	801a1b8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a188:	7cfb      	ldrb	r3, [r7, #19]
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	d014      	beq.n	801a1b8 <udp_input+0xf4>
 801a18e:	4b53      	ldr	r3, [pc, #332]	; (801a2dc <udp_input+0x218>)
 801a190:	695b      	ldr	r3, [r3, #20]
 801a192:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a196:	d10f      	bne.n	801a1b8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a198:	69fb      	ldr	r3, [r7, #28]
 801a19a:	681a      	ldr	r2, [r3, #0]
 801a19c:	683b      	ldr	r3, [r7, #0]
 801a19e:	3304      	adds	r3, #4
 801a1a0:	681b      	ldr	r3, [r3, #0]
 801a1a2:	429a      	cmp	r2, r3
 801a1a4:	d008      	beq.n	801a1b8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1a8:	681a      	ldr	r2, [r3, #0]
 801a1aa:	683b      	ldr	r3, [r7, #0]
 801a1ac:	3304      	adds	r3, #4
 801a1ae:	681b      	ldr	r3, [r3, #0]
 801a1b0:	429a      	cmp	r2, r3
 801a1b2:	d101      	bne.n	801a1b8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1b6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1ba:	8a9b      	ldrh	r3, [r3, #20]
 801a1bc:	8a3a      	ldrh	r2, [r7, #16]
 801a1be:	429a      	cmp	r2, r3
 801a1c0:	d118      	bne.n	801a1f4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1c4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	d005      	beq.n	801a1d6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1cc:	685a      	ldr	r2, [r3, #4]
 801a1ce:	4b43      	ldr	r3, [pc, #268]	; (801a2dc <udp_input+0x218>)
 801a1d0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a1d2:	429a      	cmp	r2, r3
 801a1d4:	d10e      	bne.n	801a1f4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a1d6:	6a3b      	ldr	r3, [r7, #32]
 801a1d8:	2b00      	cmp	r3, #0
 801a1da:	d014      	beq.n	801a206 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1de:	68da      	ldr	r2, [r3, #12]
 801a1e0:	6a3b      	ldr	r3, [r7, #32]
 801a1e2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a1e4:	4b3e      	ldr	r3, [pc, #248]	; (801a2e0 <udp_input+0x21c>)
 801a1e6:	681a      	ldr	r2, [r3, #0]
 801a1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1ea:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a1ec:	4a3c      	ldr	r2, [pc, #240]	; (801a2e0 <udp_input+0x21c>)
 801a1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1f0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a1f2:	e008      	b.n	801a206 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1f6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1fa:	68db      	ldr	r3, [r3, #12]
 801a1fc:	627b      	str	r3, [r7, #36]	; 0x24
 801a1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a200:	2b00      	cmp	r3, #0
 801a202:	d1a7      	bne.n	801a154 <udp_input+0x90>
 801a204:	e000      	b.n	801a208 <udp_input+0x144>
        break;
 801a206:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d101      	bne.n	801a212 <udp_input+0x14e>
    pcb = uncon_pcb;
 801a20e:	69fb      	ldr	r3, [r7, #28]
 801a210:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a214:	2b00      	cmp	r3, #0
 801a216:	d002      	beq.n	801a21e <udp_input+0x15a>
    for_us = 1;
 801a218:	2301      	movs	r3, #1
 801a21a:	76fb      	strb	r3, [r7, #27]
 801a21c:	e00a      	b.n	801a234 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a21e:	683b      	ldr	r3, [r7, #0]
 801a220:	3304      	adds	r3, #4
 801a222:	681a      	ldr	r2, [r3, #0]
 801a224:	4b2d      	ldr	r3, [pc, #180]	; (801a2dc <udp_input+0x218>)
 801a226:	695b      	ldr	r3, [r3, #20]
 801a228:	429a      	cmp	r2, r3
 801a22a:	bf0c      	ite	eq
 801a22c:	2301      	moveq	r3, #1
 801a22e:	2300      	movne	r3, #0
 801a230:	b2db      	uxtb	r3, r3
 801a232:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a234:	7efb      	ldrb	r3, [r7, #27]
 801a236:	2b00      	cmp	r3, #0
 801a238:	d041      	beq.n	801a2be <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a23a:	2108      	movs	r1, #8
 801a23c:	6878      	ldr	r0, [r7, #4]
 801a23e:	f7f9 f933 	bl	80134a8 <pbuf_remove_header>
 801a242:	4603      	mov	r3, r0
 801a244:	2b00      	cmp	r3, #0
 801a246:	d00a      	beq.n	801a25e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a248:	4b20      	ldr	r3, [pc, #128]	; (801a2cc <udp_input+0x208>)
 801a24a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801a24e:	4925      	ldr	r1, [pc, #148]	; (801a2e4 <udp_input+0x220>)
 801a250:	4820      	ldr	r0, [pc, #128]	; (801a2d4 <udp_input+0x210>)
 801a252:	f004 fa8f 	bl	801e774 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a256:	6878      	ldr	r0, [r7, #4]
 801a258:	f7f9 f9ac 	bl	80135b4 <pbuf_free>
      goto end;
 801a25c:	e032      	b.n	801a2c4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a260:	2b00      	cmp	r3, #0
 801a262:	d012      	beq.n	801a28a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a266:	699b      	ldr	r3, [r3, #24]
 801a268:	2b00      	cmp	r3, #0
 801a26a:	d00a      	beq.n	801a282 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a26e:	699c      	ldr	r4, [r3, #24]
 801a270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a272:	69d8      	ldr	r0, [r3, #28]
 801a274:	8a3b      	ldrh	r3, [r7, #16]
 801a276:	9300      	str	r3, [sp, #0]
 801a278:	4b1b      	ldr	r3, [pc, #108]	; (801a2e8 <udp_input+0x224>)
 801a27a:	687a      	ldr	r2, [r7, #4]
 801a27c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a27e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a280:	e021      	b.n	801a2c6 <udp_input+0x202>
        pbuf_free(p);
 801a282:	6878      	ldr	r0, [r7, #4]
 801a284:	f7f9 f996 	bl	80135b4 <pbuf_free>
        goto end;
 801a288:	e01c      	b.n	801a2c4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a28a:	7cfb      	ldrb	r3, [r7, #19]
 801a28c:	2b00      	cmp	r3, #0
 801a28e:	d112      	bne.n	801a2b6 <udp_input+0x1f2>
 801a290:	4b12      	ldr	r3, [pc, #72]	; (801a2dc <udp_input+0x218>)
 801a292:	695b      	ldr	r3, [r3, #20]
 801a294:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a298:	2be0      	cmp	r3, #224	; 0xe0
 801a29a:	d00c      	beq.n	801a2b6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a29c:	4b0f      	ldr	r3, [pc, #60]	; (801a2dc <udp_input+0x218>)
 801a29e:	899b      	ldrh	r3, [r3, #12]
 801a2a0:	3308      	adds	r3, #8
 801a2a2:	b29b      	uxth	r3, r3
 801a2a4:	b21b      	sxth	r3, r3
 801a2a6:	4619      	mov	r1, r3
 801a2a8:	6878      	ldr	r0, [r7, #4]
 801a2aa:	f7f9 f970 	bl	801358e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a2ae:	2103      	movs	r1, #3
 801a2b0:	6878      	ldr	r0, [r7, #4]
 801a2b2:	f001 f89b 	bl	801b3ec <icmp_dest_unreach>
      pbuf_free(p);
 801a2b6:	6878      	ldr	r0, [r7, #4]
 801a2b8:	f7f9 f97c 	bl	80135b4 <pbuf_free>
  return;
 801a2bc:	e003      	b.n	801a2c6 <udp_input+0x202>
    pbuf_free(p);
 801a2be:	6878      	ldr	r0, [r7, #4]
 801a2c0:	f7f9 f978 	bl	80135b4 <pbuf_free>
  return;
 801a2c4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a2c6:	372c      	adds	r7, #44	; 0x2c
 801a2c8:	46bd      	mov	sp, r7
 801a2ca:	bd90      	pop	{r4, r7, pc}
 801a2cc:	08023ce8 	.word	0x08023ce8
 801a2d0:	08023d8c 	.word	0x08023d8c
 801a2d4:	08023d3c 	.word	0x08023d3c
 801a2d8:	08023da4 	.word	0x08023da4
 801a2dc:	20057db0 	.word	0x20057db0
 801a2e0:	20079150 	.word	0x20079150
 801a2e4:	08023dc0 	.word	0x08023dc0
 801a2e8:	20057dc0 	.word	0x20057dc0

0801a2ec <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a2ec:	b480      	push	{r7}
 801a2ee:	b085      	sub	sp, #20
 801a2f0:	af00      	add	r7, sp, #0
 801a2f2:	6078      	str	r0, [r7, #4]
 801a2f4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a2f6:	687b      	ldr	r3, [r7, #4]
 801a2f8:	2b00      	cmp	r3, #0
 801a2fa:	d01e      	beq.n	801a33a <udp_netif_ip_addr_changed+0x4e>
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	681b      	ldr	r3, [r3, #0]
 801a300:	2b00      	cmp	r3, #0
 801a302:	d01a      	beq.n	801a33a <udp_netif_ip_addr_changed+0x4e>
 801a304:	683b      	ldr	r3, [r7, #0]
 801a306:	2b00      	cmp	r3, #0
 801a308:	d017      	beq.n	801a33a <udp_netif_ip_addr_changed+0x4e>
 801a30a:	683b      	ldr	r3, [r7, #0]
 801a30c:	681b      	ldr	r3, [r3, #0]
 801a30e:	2b00      	cmp	r3, #0
 801a310:	d013      	beq.n	801a33a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a312:	4b0d      	ldr	r3, [pc, #52]	; (801a348 <udp_netif_ip_addr_changed+0x5c>)
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	60fb      	str	r3, [r7, #12]
 801a318:	e00c      	b.n	801a334 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a31a:	68fb      	ldr	r3, [r7, #12]
 801a31c:	681a      	ldr	r2, [r3, #0]
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	681b      	ldr	r3, [r3, #0]
 801a322:	429a      	cmp	r2, r3
 801a324:	d103      	bne.n	801a32e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a326:	683b      	ldr	r3, [r7, #0]
 801a328:	681a      	ldr	r2, [r3, #0]
 801a32a:	68fb      	ldr	r3, [r7, #12]
 801a32c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a32e:	68fb      	ldr	r3, [r7, #12]
 801a330:	68db      	ldr	r3, [r3, #12]
 801a332:	60fb      	str	r3, [r7, #12]
 801a334:	68fb      	ldr	r3, [r7, #12]
 801a336:	2b00      	cmp	r3, #0
 801a338:	d1ef      	bne.n	801a31a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a33a:	bf00      	nop
 801a33c:	3714      	adds	r7, #20
 801a33e:	46bd      	mov	sp, r7
 801a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a344:	4770      	bx	lr
 801a346:	bf00      	nop
 801a348:	20079150 	.word	0x20079150

0801a34c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a34c:	b580      	push	{r7, lr}
 801a34e:	b082      	sub	sp, #8
 801a350:	af00      	add	r7, sp, #0
 801a352:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a354:	4915      	ldr	r1, [pc, #84]	; (801a3ac <etharp_free_entry+0x60>)
 801a356:	687a      	ldr	r2, [r7, #4]
 801a358:	4613      	mov	r3, r2
 801a35a:	005b      	lsls	r3, r3, #1
 801a35c:	4413      	add	r3, r2
 801a35e:	00db      	lsls	r3, r3, #3
 801a360:	440b      	add	r3, r1
 801a362:	681b      	ldr	r3, [r3, #0]
 801a364:	2b00      	cmp	r3, #0
 801a366:	d013      	beq.n	801a390 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a368:	4910      	ldr	r1, [pc, #64]	; (801a3ac <etharp_free_entry+0x60>)
 801a36a:	687a      	ldr	r2, [r7, #4]
 801a36c:	4613      	mov	r3, r2
 801a36e:	005b      	lsls	r3, r3, #1
 801a370:	4413      	add	r3, r2
 801a372:	00db      	lsls	r3, r3, #3
 801a374:	440b      	add	r3, r1
 801a376:	681b      	ldr	r3, [r3, #0]
 801a378:	4618      	mov	r0, r3
 801a37a:	f7f9 f91b 	bl	80135b4 <pbuf_free>
    arp_table[i].q = NULL;
 801a37e:	490b      	ldr	r1, [pc, #44]	; (801a3ac <etharp_free_entry+0x60>)
 801a380:	687a      	ldr	r2, [r7, #4]
 801a382:	4613      	mov	r3, r2
 801a384:	005b      	lsls	r3, r3, #1
 801a386:	4413      	add	r3, r2
 801a388:	00db      	lsls	r3, r3, #3
 801a38a:	440b      	add	r3, r1
 801a38c:	2200      	movs	r2, #0
 801a38e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a390:	4906      	ldr	r1, [pc, #24]	; (801a3ac <etharp_free_entry+0x60>)
 801a392:	687a      	ldr	r2, [r7, #4]
 801a394:	4613      	mov	r3, r2
 801a396:	005b      	lsls	r3, r3, #1
 801a398:	4413      	add	r3, r2
 801a39a:	00db      	lsls	r3, r3, #3
 801a39c:	440b      	add	r3, r1
 801a39e:	3314      	adds	r3, #20
 801a3a0:	2200      	movs	r2, #0
 801a3a2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a3a4:	bf00      	nop
 801a3a6:	3708      	adds	r7, #8
 801a3a8:	46bd      	mov	sp, r7
 801a3aa:	bd80      	pop	{r7, pc}
 801a3ac:	20079154 	.word	0x20079154

0801a3b0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a3b0:	b580      	push	{r7, lr}
 801a3b2:	b082      	sub	sp, #8
 801a3b4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a3b6:	2300      	movs	r3, #0
 801a3b8:	607b      	str	r3, [r7, #4]
 801a3ba:	e096      	b.n	801a4ea <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a3bc:	494f      	ldr	r1, [pc, #316]	; (801a4fc <etharp_tmr+0x14c>)
 801a3be:	687a      	ldr	r2, [r7, #4]
 801a3c0:	4613      	mov	r3, r2
 801a3c2:	005b      	lsls	r3, r3, #1
 801a3c4:	4413      	add	r3, r2
 801a3c6:	00db      	lsls	r3, r3, #3
 801a3c8:	440b      	add	r3, r1
 801a3ca:	3314      	adds	r3, #20
 801a3cc:	781b      	ldrb	r3, [r3, #0]
 801a3ce:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a3d0:	78fb      	ldrb	r3, [r7, #3]
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	f000 8086 	beq.w	801a4e4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a3d8:	4948      	ldr	r1, [pc, #288]	; (801a4fc <etharp_tmr+0x14c>)
 801a3da:	687a      	ldr	r2, [r7, #4]
 801a3dc:	4613      	mov	r3, r2
 801a3de:	005b      	lsls	r3, r3, #1
 801a3e0:	4413      	add	r3, r2
 801a3e2:	00db      	lsls	r3, r3, #3
 801a3e4:	440b      	add	r3, r1
 801a3e6:	3312      	adds	r3, #18
 801a3e8:	881b      	ldrh	r3, [r3, #0]
 801a3ea:	3301      	adds	r3, #1
 801a3ec:	b298      	uxth	r0, r3
 801a3ee:	4943      	ldr	r1, [pc, #268]	; (801a4fc <etharp_tmr+0x14c>)
 801a3f0:	687a      	ldr	r2, [r7, #4]
 801a3f2:	4613      	mov	r3, r2
 801a3f4:	005b      	lsls	r3, r3, #1
 801a3f6:	4413      	add	r3, r2
 801a3f8:	00db      	lsls	r3, r3, #3
 801a3fa:	440b      	add	r3, r1
 801a3fc:	3312      	adds	r3, #18
 801a3fe:	4602      	mov	r2, r0
 801a400:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a402:	493e      	ldr	r1, [pc, #248]	; (801a4fc <etharp_tmr+0x14c>)
 801a404:	687a      	ldr	r2, [r7, #4]
 801a406:	4613      	mov	r3, r2
 801a408:	005b      	lsls	r3, r3, #1
 801a40a:	4413      	add	r3, r2
 801a40c:	00db      	lsls	r3, r3, #3
 801a40e:	440b      	add	r3, r1
 801a410:	3312      	adds	r3, #18
 801a412:	881b      	ldrh	r3, [r3, #0]
 801a414:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801a418:	d215      	bcs.n	801a446 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a41a:	4938      	ldr	r1, [pc, #224]	; (801a4fc <etharp_tmr+0x14c>)
 801a41c:	687a      	ldr	r2, [r7, #4]
 801a41e:	4613      	mov	r3, r2
 801a420:	005b      	lsls	r3, r3, #1
 801a422:	4413      	add	r3, r2
 801a424:	00db      	lsls	r3, r3, #3
 801a426:	440b      	add	r3, r1
 801a428:	3314      	adds	r3, #20
 801a42a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a42c:	2b01      	cmp	r3, #1
 801a42e:	d10e      	bne.n	801a44e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a430:	4932      	ldr	r1, [pc, #200]	; (801a4fc <etharp_tmr+0x14c>)
 801a432:	687a      	ldr	r2, [r7, #4]
 801a434:	4613      	mov	r3, r2
 801a436:	005b      	lsls	r3, r3, #1
 801a438:	4413      	add	r3, r2
 801a43a:	00db      	lsls	r3, r3, #3
 801a43c:	440b      	add	r3, r1
 801a43e:	3312      	adds	r3, #18
 801a440:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a442:	2b04      	cmp	r3, #4
 801a444:	d903      	bls.n	801a44e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801a446:	6878      	ldr	r0, [r7, #4]
 801a448:	f7ff ff80 	bl	801a34c <etharp_free_entry>
 801a44c:	e04a      	b.n	801a4e4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801a44e:	492b      	ldr	r1, [pc, #172]	; (801a4fc <etharp_tmr+0x14c>)
 801a450:	687a      	ldr	r2, [r7, #4]
 801a452:	4613      	mov	r3, r2
 801a454:	005b      	lsls	r3, r3, #1
 801a456:	4413      	add	r3, r2
 801a458:	00db      	lsls	r3, r3, #3
 801a45a:	440b      	add	r3, r1
 801a45c:	3314      	adds	r3, #20
 801a45e:	781b      	ldrb	r3, [r3, #0]
 801a460:	2b03      	cmp	r3, #3
 801a462:	d10a      	bne.n	801a47a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801a464:	4925      	ldr	r1, [pc, #148]	; (801a4fc <etharp_tmr+0x14c>)
 801a466:	687a      	ldr	r2, [r7, #4]
 801a468:	4613      	mov	r3, r2
 801a46a:	005b      	lsls	r3, r3, #1
 801a46c:	4413      	add	r3, r2
 801a46e:	00db      	lsls	r3, r3, #3
 801a470:	440b      	add	r3, r1
 801a472:	3314      	adds	r3, #20
 801a474:	2204      	movs	r2, #4
 801a476:	701a      	strb	r2, [r3, #0]
 801a478:	e034      	b.n	801a4e4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801a47a:	4920      	ldr	r1, [pc, #128]	; (801a4fc <etharp_tmr+0x14c>)
 801a47c:	687a      	ldr	r2, [r7, #4]
 801a47e:	4613      	mov	r3, r2
 801a480:	005b      	lsls	r3, r3, #1
 801a482:	4413      	add	r3, r2
 801a484:	00db      	lsls	r3, r3, #3
 801a486:	440b      	add	r3, r1
 801a488:	3314      	adds	r3, #20
 801a48a:	781b      	ldrb	r3, [r3, #0]
 801a48c:	2b04      	cmp	r3, #4
 801a48e:	d10a      	bne.n	801a4a6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801a490:	491a      	ldr	r1, [pc, #104]	; (801a4fc <etharp_tmr+0x14c>)
 801a492:	687a      	ldr	r2, [r7, #4]
 801a494:	4613      	mov	r3, r2
 801a496:	005b      	lsls	r3, r3, #1
 801a498:	4413      	add	r3, r2
 801a49a:	00db      	lsls	r3, r3, #3
 801a49c:	440b      	add	r3, r1
 801a49e:	3314      	adds	r3, #20
 801a4a0:	2202      	movs	r2, #2
 801a4a2:	701a      	strb	r2, [r3, #0]
 801a4a4:	e01e      	b.n	801a4e4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a4a6:	4915      	ldr	r1, [pc, #84]	; (801a4fc <etharp_tmr+0x14c>)
 801a4a8:	687a      	ldr	r2, [r7, #4]
 801a4aa:	4613      	mov	r3, r2
 801a4ac:	005b      	lsls	r3, r3, #1
 801a4ae:	4413      	add	r3, r2
 801a4b0:	00db      	lsls	r3, r3, #3
 801a4b2:	440b      	add	r3, r1
 801a4b4:	3314      	adds	r3, #20
 801a4b6:	781b      	ldrb	r3, [r3, #0]
 801a4b8:	2b01      	cmp	r3, #1
 801a4ba:	d113      	bne.n	801a4e4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801a4bc:	490f      	ldr	r1, [pc, #60]	; (801a4fc <etharp_tmr+0x14c>)
 801a4be:	687a      	ldr	r2, [r7, #4]
 801a4c0:	4613      	mov	r3, r2
 801a4c2:	005b      	lsls	r3, r3, #1
 801a4c4:	4413      	add	r3, r2
 801a4c6:	00db      	lsls	r3, r3, #3
 801a4c8:	440b      	add	r3, r1
 801a4ca:	3308      	adds	r3, #8
 801a4cc:	6818      	ldr	r0, [r3, #0]
 801a4ce:	687a      	ldr	r2, [r7, #4]
 801a4d0:	4613      	mov	r3, r2
 801a4d2:	005b      	lsls	r3, r3, #1
 801a4d4:	4413      	add	r3, r2
 801a4d6:	00db      	lsls	r3, r3, #3
 801a4d8:	4a08      	ldr	r2, [pc, #32]	; (801a4fc <etharp_tmr+0x14c>)
 801a4da:	4413      	add	r3, r2
 801a4dc:	3304      	adds	r3, #4
 801a4de:	4619      	mov	r1, r3
 801a4e0:	f000 fe6e 	bl	801b1c0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a4e4:	687b      	ldr	r3, [r7, #4]
 801a4e6:	3301      	adds	r3, #1
 801a4e8:	607b      	str	r3, [r7, #4]
 801a4ea:	687b      	ldr	r3, [r7, #4]
 801a4ec:	2b09      	cmp	r3, #9
 801a4ee:	f77f af65 	ble.w	801a3bc <etharp_tmr+0xc>
      }
    }
  }
}
 801a4f2:	bf00      	nop
 801a4f4:	bf00      	nop
 801a4f6:	3708      	adds	r7, #8
 801a4f8:	46bd      	mov	sp, r7
 801a4fa:	bd80      	pop	{r7, pc}
 801a4fc:	20079154 	.word	0x20079154

0801a500 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801a500:	b580      	push	{r7, lr}
 801a502:	b08a      	sub	sp, #40	; 0x28
 801a504:	af00      	add	r7, sp, #0
 801a506:	60f8      	str	r0, [r7, #12]
 801a508:	460b      	mov	r3, r1
 801a50a:	607a      	str	r2, [r7, #4]
 801a50c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a50e:	230a      	movs	r3, #10
 801a510:	84fb      	strh	r3, [r7, #38]	; 0x26
 801a512:	230a      	movs	r3, #10
 801a514:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a516:	230a      	movs	r3, #10
 801a518:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801a51a:	2300      	movs	r3, #0
 801a51c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a51e:	230a      	movs	r3, #10
 801a520:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a522:	2300      	movs	r3, #0
 801a524:	83bb      	strh	r3, [r7, #28]
 801a526:	2300      	movs	r3, #0
 801a528:	837b      	strh	r3, [r7, #26]
 801a52a:	2300      	movs	r3, #0
 801a52c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a52e:	2300      	movs	r3, #0
 801a530:	843b      	strh	r3, [r7, #32]
 801a532:	e0ae      	b.n	801a692 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a534:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a538:	49a6      	ldr	r1, [pc, #664]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a53a:	4613      	mov	r3, r2
 801a53c:	005b      	lsls	r3, r3, #1
 801a53e:	4413      	add	r3, r2
 801a540:	00db      	lsls	r3, r3, #3
 801a542:	440b      	add	r3, r1
 801a544:	3314      	adds	r3, #20
 801a546:	781b      	ldrb	r3, [r3, #0]
 801a548:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a54a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a54e:	2b0a      	cmp	r3, #10
 801a550:	d105      	bne.n	801a55e <etharp_find_entry+0x5e>
 801a552:	7dfb      	ldrb	r3, [r7, #23]
 801a554:	2b00      	cmp	r3, #0
 801a556:	d102      	bne.n	801a55e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a558:	8c3b      	ldrh	r3, [r7, #32]
 801a55a:	847b      	strh	r3, [r7, #34]	; 0x22
 801a55c:	e095      	b.n	801a68a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a55e:	7dfb      	ldrb	r3, [r7, #23]
 801a560:	2b00      	cmp	r3, #0
 801a562:	f000 8092 	beq.w	801a68a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a566:	7dfb      	ldrb	r3, [r7, #23]
 801a568:	2b01      	cmp	r3, #1
 801a56a:	d009      	beq.n	801a580 <etharp_find_entry+0x80>
 801a56c:	7dfb      	ldrb	r3, [r7, #23]
 801a56e:	2b01      	cmp	r3, #1
 801a570:	d806      	bhi.n	801a580 <etharp_find_entry+0x80>
 801a572:	4b99      	ldr	r3, [pc, #612]	; (801a7d8 <etharp_find_entry+0x2d8>)
 801a574:	f240 1223 	movw	r2, #291	; 0x123
 801a578:	4998      	ldr	r1, [pc, #608]	; (801a7dc <etharp_find_entry+0x2dc>)
 801a57a:	4899      	ldr	r0, [pc, #612]	; (801a7e0 <etharp_find_entry+0x2e0>)
 801a57c:	f004 f8fa 	bl	801e774 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	2b00      	cmp	r3, #0
 801a584:	d020      	beq.n	801a5c8 <etharp_find_entry+0xc8>
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	6819      	ldr	r1, [r3, #0]
 801a58a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a58e:	4891      	ldr	r0, [pc, #580]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a590:	4613      	mov	r3, r2
 801a592:	005b      	lsls	r3, r3, #1
 801a594:	4413      	add	r3, r2
 801a596:	00db      	lsls	r3, r3, #3
 801a598:	4403      	add	r3, r0
 801a59a:	3304      	adds	r3, #4
 801a59c:	681b      	ldr	r3, [r3, #0]
 801a59e:	4299      	cmp	r1, r3
 801a5a0:	d112      	bne.n	801a5c8 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a5a2:	687b      	ldr	r3, [r7, #4]
 801a5a4:	2b00      	cmp	r3, #0
 801a5a6:	d00c      	beq.n	801a5c2 <etharp_find_entry+0xc2>
 801a5a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5ac:	4989      	ldr	r1, [pc, #548]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a5ae:	4613      	mov	r3, r2
 801a5b0:	005b      	lsls	r3, r3, #1
 801a5b2:	4413      	add	r3, r2
 801a5b4:	00db      	lsls	r3, r3, #3
 801a5b6:	440b      	add	r3, r1
 801a5b8:	3308      	adds	r3, #8
 801a5ba:	681b      	ldr	r3, [r3, #0]
 801a5bc:	687a      	ldr	r2, [r7, #4]
 801a5be:	429a      	cmp	r2, r3
 801a5c0:	d102      	bne.n	801a5c8 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a5c2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a5c6:	e100      	b.n	801a7ca <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a5c8:	7dfb      	ldrb	r3, [r7, #23]
 801a5ca:	2b01      	cmp	r3, #1
 801a5cc:	d140      	bne.n	801a650 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a5ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5d2:	4980      	ldr	r1, [pc, #512]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a5d4:	4613      	mov	r3, r2
 801a5d6:	005b      	lsls	r3, r3, #1
 801a5d8:	4413      	add	r3, r2
 801a5da:	00db      	lsls	r3, r3, #3
 801a5dc:	440b      	add	r3, r1
 801a5de:	681b      	ldr	r3, [r3, #0]
 801a5e0:	2b00      	cmp	r3, #0
 801a5e2:	d01a      	beq.n	801a61a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a5e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5e8:	497a      	ldr	r1, [pc, #488]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a5ea:	4613      	mov	r3, r2
 801a5ec:	005b      	lsls	r3, r3, #1
 801a5ee:	4413      	add	r3, r2
 801a5f0:	00db      	lsls	r3, r3, #3
 801a5f2:	440b      	add	r3, r1
 801a5f4:	3312      	adds	r3, #18
 801a5f6:	881b      	ldrh	r3, [r3, #0]
 801a5f8:	8bba      	ldrh	r2, [r7, #28]
 801a5fa:	429a      	cmp	r2, r3
 801a5fc:	d845      	bhi.n	801a68a <etharp_find_entry+0x18a>
            old_queue = i;
 801a5fe:	8c3b      	ldrh	r3, [r7, #32]
 801a600:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a602:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a606:	4973      	ldr	r1, [pc, #460]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a608:	4613      	mov	r3, r2
 801a60a:	005b      	lsls	r3, r3, #1
 801a60c:	4413      	add	r3, r2
 801a60e:	00db      	lsls	r3, r3, #3
 801a610:	440b      	add	r3, r1
 801a612:	3312      	adds	r3, #18
 801a614:	881b      	ldrh	r3, [r3, #0]
 801a616:	83bb      	strh	r3, [r7, #28]
 801a618:	e037      	b.n	801a68a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a61a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a61e:	496d      	ldr	r1, [pc, #436]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a620:	4613      	mov	r3, r2
 801a622:	005b      	lsls	r3, r3, #1
 801a624:	4413      	add	r3, r2
 801a626:	00db      	lsls	r3, r3, #3
 801a628:	440b      	add	r3, r1
 801a62a:	3312      	adds	r3, #18
 801a62c:	881b      	ldrh	r3, [r3, #0]
 801a62e:	8b7a      	ldrh	r2, [r7, #26]
 801a630:	429a      	cmp	r2, r3
 801a632:	d82a      	bhi.n	801a68a <etharp_find_entry+0x18a>
            old_pending = i;
 801a634:	8c3b      	ldrh	r3, [r7, #32]
 801a636:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801a638:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a63c:	4965      	ldr	r1, [pc, #404]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a63e:	4613      	mov	r3, r2
 801a640:	005b      	lsls	r3, r3, #1
 801a642:	4413      	add	r3, r2
 801a644:	00db      	lsls	r3, r3, #3
 801a646:	440b      	add	r3, r1
 801a648:	3312      	adds	r3, #18
 801a64a:	881b      	ldrh	r3, [r3, #0]
 801a64c:	837b      	strh	r3, [r7, #26]
 801a64e:	e01c      	b.n	801a68a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a650:	7dfb      	ldrb	r3, [r7, #23]
 801a652:	2b01      	cmp	r3, #1
 801a654:	d919      	bls.n	801a68a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a656:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a65a:	495e      	ldr	r1, [pc, #376]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a65c:	4613      	mov	r3, r2
 801a65e:	005b      	lsls	r3, r3, #1
 801a660:	4413      	add	r3, r2
 801a662:	00db      	lsls	r3, r3, #3
 801a664:	440b      	add	r3, r1
 801a666:	3312      	adds	r3, #18
 801a668:	881b      	ldrh	r3, [r3, #0]
 801a66a:	8b3a      	ldrh	r2, [r7, #24]
 801a66c:	429a      	cmp	r2, r3
 801a66e:	d80c      	bhi.n	801a68a <etharp_find_entry+0x18a>
            old_stable = i;
 801a670:	8c3b      	ldrh	r3, [r7, #32]
 801a672:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801a674:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a678:	4956      	ldr	r1, [pc, #344]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a67a:	4613      	mov	r3, r2
 801a67c:	005b      	lsls	r3, r3, #1
 801a67e:	4413      	add	r3, r2
 801a680:	00db      	lsls	r3, r3, #3
 801a682:	440b      	add	r3, r1
 801a684:	3312      	adds	r3, #18
 801a686:	881b      	ldrh	r3, [r3, #0]
 801a688:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a68a:	8c3b      	ldrh	r3, [r7, #32]
 801a68c:	3301      	adds	r3, #1
 801a68e:	b29b      	uxth	r3, r3
 801a690:	843b      	strh	r3, [r7, #32]
 801a692:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a696:	2b09      	cmp	r3, #9
 801a698:	f77f af4c 	ble.w	801a534 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a69c:	7afb      	ldrb	r3, [r7, #11]
 801a69e:	f003 0302 	and.w	r3, r3, #2
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d108      	bne.n	801a6b8 <etharp_find_entry+0x1b8>
 801a6a6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a6aa:	2b0a      	cmp	r3, #10
 801a6ac:	d107      	bne.n	801a6be <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a6ae:	7afb      	ldrb	r3, [r7, #11]
 801a6b0:	f003 0301 	and.w	r3, r3, #1
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d102      	bne.n	801a6be <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a6b8:	f04f 33ff 	mov.w	r3, #4294967295
 801a6bc:	e085      	b.n	801a7ca <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a6be:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a6c2:	2b09      	cmp	r3, #9
 801a6c4:	dc02      	bgt.n	801a6cc <etharp_find_entry+0x1cc>
    i = empty;
 801a6c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a6c8:	843b      	strh	r3, [r7, #32]
 801a6ca:	e039      	b.n	801a740 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a6cc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801a6d0:	2b09      	cmp	r3, #9
 801a6d2:	dc14      	bgt.n	801a6fe <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a6d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a6d6:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a6d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a6dc:	493d      	ldr	r1, [pc, #244]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a6de:	4613      	mov	r3, r2
 801a6e0:	005b      	lsls	r3, r3, #1
 801a6e2:	4413      	add	r3, r2
 801a6e4:	00db      	lsls	r3, r3, #3
 801a6e6:	440b      	add	r3, r1
 801a6e8:	681b      	ldr	r3, [r3, #0]
 801a6ea:	2b00      	cmp	r3, #0
 801a6ec:	d018      	beq.n	801a720 <etharp_find_entry+0x220>
 801a6ee:	4b3a      	ldr	r3, [pc, #232]	; (801a7d8 <etharp_find_entry+0x2d8>)
 801a6f0:	f240 126d 	movw	r2, #365	; 0x16d
 801a6f4:	493b      	ldr	r1, [pc, #236]	; (801a7e4 <etharp_find_entry+0x2e4>)
 801a6f6:	483a      	ldr	r0, [pc, #232]	; (801a7e0 <etharp_find_entry+0x2e0>)
 801a6f8:	f004 f83c 	bl	801e774 <iprintf>
 801a6fc:	e010      	b.n	801a720 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a6fe:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801a702:	2b09      	cmp	r3, #9
 801a704:	dc02      	bgt.n	801a70c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a706:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a708:	843b      	strh	r3, [r7, #32]
 801a70a:	e009      	b.n	801a720 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a70c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a710:	2b09      	cmp	r3, #9
 801a712:	dc02      	bgt.n	801a71a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a714:	8bfb      	ldrh	r3, [r7, #30]
 801a716:	843b      	strh	r3, [r7, #32]
 801a718:	e002      	b.n	801a720 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a71a:	f04f 33ff 	mov.w	r3, #4294967295
 801a71e:	e054      	b.n	801a7ca <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a720:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a724:	2b09      	cmp	r3, #9
 801a726:	dd06      	ble.n	801a736 <etharp_find_entry+0x236>
 801a728:	4b2b      	ldr	r3, [pc, #172]	; (801a7d8 <etharp_find_entry+0x2d8>)
 801a72a:	f240 127f 	movw	r2, #383	; 0x17f
 801a72e:	492e      	ldr	r1, [pc, #184]	; (801a7e8 <etharp_find_entry+0x2e8>)
 801a730:	482b      	ldr	r0, [pc, #172]	; (801a7e0 <etharp_find_entry+0x2e0>)
 801a732:	f004 f81f 	bl	801e774 <iprintf>
    etharp_free_entry(i);
 801a736:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a73a:	4618      	mov	r0, r3
 801a73c:	f7ff fe06 	bl	801a34c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a740:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a744:	2b09      	cmp	r3, #9
 801a746:	dd06      	ble.n	801a756 <etharp_find_entry+0x256>
 801a748:	4b23      	ldr	r3, [pc, #140]	; (801a7d8 <etharp_find_entry+0x2d8>)
 801a74a:	f240 1283 	movw	r2, #387	; 0x183
 801a74e:	4926      	ldr	r1, [pc, #152]	; (801a7e8 <etharp_find_entry+0x2e8>)
 801a750:	4823      	ldr	r0, [pc, #140]	; (801a7e0 <etharp_find_entry+0x2e0>)
 801a752:	f004 f80f 	bl	801e774 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a756:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a75a:	491e      	ldr	r1, [pc, #120]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a75c:	4613      	mov	r3, r2
 801a75e:	005b      	lsls	r3, r3, #1
 801a760:	4413      	add	r3, r2
 801a762:	00db      	lsls	r3, r3, #3
 801a764:	440b      	add	r3, r1
 801a766:	3314      	adds	r3, #20
 801a768:	781b      	ldrb	r3, [r3, #0]
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d006      	beq.n	801a77c <etharp_find_entry+0x27c>
 801a76e:	4b1a      	ldr	r3, [pc, #104]	; (801a7d8 <etharp_find_entry+0x2d8>)
 801a770:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801a774:	491d      	ldr	r1, [pc, #116]	; (801a7ec <etharp_find_entry+0x2ec>)
 801a776:	481a      	ldr	r0, [pc, #104]	; (801a7e0 <etharp_find_entry+0x2e0>)
 801a778:	f003 fffc 	bl	801e774 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a77c:	68fb      	ldr	r3, [r7, #12]
 801a77e:	2b00      	cmp	r3, #0
 801a780:	d00b      	beq.n	801a79a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a782:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a786:	68fb      	ldr	r3, [r7, #12]
 801a788:	6819      	ldr	r1, [r3, #0]
 801a78a:	4812      	ldr	r0, [pc, #72]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a78c:	4613      	mov	r3, r2
 801a78e:	005b      	lsls	r3, r3, #1
 801a790:	4413      	add	r3, r2
 801a792:	00db      	lsls	r3, r3, #3
 801a794:	4403      	add	r3, r0
 801a796:	3304      	adds	r3, #4
 801a798:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a79a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a79e:	490d      	ldr	r1, [pc, #52]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a7a0:	4613      	mov	r3, r2
 801a7a2:	005b      	lsls	r3, r3, #1
 801a7a4:	4413      	add	r3, r2
 801a7a6:	00db      	lsls	r3, r3, #3
 801a7a8:	440b      	add	r3, r1
 801a7aa:	3312      	adds	r3, #18
 801a7ac:	2200      	movs	r2, #0
 801a7ae:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a7b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a7b4:	4907      	ldr	r1, [pc, #28]	; (801a7d4 <etharp_find_entry+0x2d4>)
 801a7b6:	4613      	mov	r3, r2
 801a7b8:	005b      	lsls	r3, r3, #1
 801a7ba:	4413      	add	r3, r2
 801a7bc:	00db      	lsls	r3, r3, #3
 801a7be:	440b      	add	r3, r1
 801a7c0:	3308      	adds	r3, #8
 801a7c2:	687a      	ldr	r2, [r7, #4]
 801a7c4:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a7c6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a7ca:	4618      	mov	r0, r3
 801a7cc:	3728      	adds	r7, #40	; 0x28
 801a7ce:	46bd      	mov	sp, r7
 801a7d0:	bd80      	pop	{r7, pc}
 801a7d2:	bf00      	nop
 801a7d4:	20079154 	.word	0x20079154
 801a7d8:	0802404c 	.word	0x0802404c
 801a7dc:	08024084 	.word	0x08024084
 801a7e0:	080240c4 	.word	0x080240c4
 801a7e4:	080240ec 	.word	0x080240ec
 801a7e8:	08024104 	.word	0x08024104
 801a7ec:	08024118 	.word	0x08024118

0801a7f0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a7f0:	b580      	push	{r7, lr}
 801a7f2:	b088      	sub	sp, #32
 801a7f4:	af02      	add	r7, sp, #8
 801a7f6:	60f8      	str	r0, [r7, #12]
 801a7f8:	60b9      	str	r1, [r7, #8]
 801a7fa:	607a      	str	r2, [r7, #4]
 801a7fc:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a7fe:	68fb      	ldr	r3, [r7, #12]
 801a800:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a804:	2b06      	cmp	r3, #6
 801a806:	d006      	beq.n	801a816 <etharp_update_arp_entry+0x26>
 801a808:	4b48      	ldr	r3, [pc, #288]	; (801a92c <etharp_update_arp_entry+0x13c>)
 801a80a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801a80e:	4948      	ldr	r1, [pc, #288]	; (801a930 <etharp_update_arp_entry+0x140>)
 801a810:	4848      	ldr	r0, [pc, #288]	; (801a934 <etharp_update_arp_entry+0x144>)
 801a812:	f003 ffaf 	bl	801e774 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a816:	68bb      	ldr	r3, [r7, #8]
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d012      	beq.n	801a842 <etharp_update_arp_entry+0x52>
 801a81c:	68bb      	ldr	r3, [r7, #8]
 801a81e:	681b      	ldr	r3, [r3, #0]
 801a820:	2b00      	cmp	r3, #0
 801a822:	d00e      	beq.n	801a842 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a824:	68bb      	ldr	r3, [r7, #8]
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	68f9      	ldr	r1, [r7, #12]
 801a82a:	4618      	mov	r0, r3
 801a82c:	f001 f8fe 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801a830:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a832:	2b00      	cmp	r3, #0
 801a834:	d105      	bne.n	801a842 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a836:	68bb      	ldr	r3, [r7, #8]
 801a838:	681b      	ldr	r3, [r3, #0]
 801a83a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a83e:	2be0      	cmp	r3, #224	; 0xe0
 801a840:	d102      	bne.n	801a848 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a842:	f06f 030f 	mvn.w	r3, #15
 801a846:	e06c      	b.n	801a922 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a848:	78fb      	ldrb	r3, [r7, #3]
 801a84a:	68fa      	ldr	r2, [r7, #12]
 801a84c:	4619      	mov	r1, r3
 801a84e:	68b8      	ldr	r0, [r7, #8]
 801a850:	f7ff fe56 	bl	801a500 <etharp_find_entry>
 801a854:	4603      	mov	r3, r0
 801a856:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a858:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	da02      	bge.n	801a866 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a860:	8afb      	ldrh	r3, [r7, #22]
 801a862:	b25b      	sxtb	r3, r3
 801a864:	e05d      	b.n	801a922 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a866:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a86a:	4933      	ldr	r1, [pc, #204]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a86c:	4613      	mov	r3, r2
 801a86e:	005b      	lsls	r3, r3, #1
 801a870:	4413      	add	r3, r2
 801a872:	00db      	lsls	r3, r3, #3
 801a874:	440b      	add	r3, r1
 801a876:	3314      	adds	r3, #20
 801a878:	2202      	movs	r2, #2
 801a87a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a87c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a880:	492d      	ldr	r1, [pc, #180]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a882:	4613      	mov	r3, r2
 801a884:	005b      	lsls	r3, r3, #1
 801a886:	4413      	add	r3, r2
 801a888:	00db      	lsls	r3, r3, #3
 801a88a:	440b      	add	r3, r1
 801a88c:	3308      	adds	r3, #8
 801a88e:	68fa      	ldr	r2, [r7, #12]
 801a890:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a892:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a896:	4613      	mov	r3, r2
 801a898:	005b      	lsls	r3, r3, #1
 801a89a:	4413      	add	r3, r2
 801a89c:	00db      	lsls	r3, r3, #3
 801a89e:	3308      	adds	r3, #8
 801a8a0:	4a25      	ldr	r2, [pc, #148]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a8a2:	4413      	add	r3, r2
 801a8a4:	3304      	adds	r3, #4
 801a8a6:	2206      	movs	r2, #6
 801a8a8:	6879      	ldr	r1, [r7, #4]
 801a8aa:	4618      	mov	r0, r3
 801a8ac:	f003 f9f8 	bl	801dca0 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a8b0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8b4:	4920      	ldr	r1, [pc, #128]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a8b6:	4613      	mov	r3, r2
 801a8b8:	005b      	lsls	r3, r3, #1
 801a8ba:	4413      	add	r3, r2
 801a8bc:	00db      	lsls	r3, r3, #3
 801a8be:	440b      	add	r3, r1
 801a8c0:	3312      	adds	r3, #18
 801a8c2:	2200      	movs	r2, #0
 801a8c4:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a8c6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8ca:	491b      	ldr	r1, [pc, #108]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a8cc:	4613      	mov	r3, r2
 801a8ce:	005b      	lsls	r3, r3, #1
 801a8d0:	4413      	add	r3, r2
 801a8d2:	00db      	lsls	r3, r3, #3
 801a8d4:	440b      	add	r3, r1
 801a8d6:	681b      	ldr	r3, [r3, #0]
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d021      	beq.n	801a920 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a8dc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8e0:	4915      	ldr	r1, [pc, #84]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a8e2:	4613      	mov	r3, r2
 801a8e4:	005b      	lsls	r3, r3, #1
 801a8e6:	4413      	add	r3, r2
 801a8e8:	00db      	lsls	r3, r3, #3
 801a8ea:	440b      	add	r3, r1
 801a8ec:	681b      	ldr	r3, [r3, #0]
 801a8ee:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a8f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8f4:	4910      	ldr	r1, [pc, #64]	; (801a938 <etharp_update_arp_entry+0x148>)
 801a8f6:	4613      	mov	r3, r2
 801a8f8:	005b      	lsls	r3, r3, #1
 801a8fa:	4413      	add	r3, r2
 801a8fc:	00db      	lsls	r3, r3, #3
 801a8fe:	440b      	add	r3, r1
 801a900:	2200      	movs	r2, #0
 801a902:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a904:	68fb      	ldr	r3, [r7, #12]
 801a906:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801a90a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a90e:	9300      	str	r3, [sp, #0]
 801a910:	687b      	ldr	r3, [r7, #4]
 801a912:	6939      	ldr	r1, [r7, #16]
 801a914:	68f8      	ldr	r0, [r7, #12]
 801a916:	f002 f8d5 	bl	801cac4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a91a:	6938      	ldr	r0, [r7, #16]
 801a91c:	f7f8 fe4a 	bl	80135b4 <pbuf_free>
  }
  return ERR_OK;
 801a920:	2300      	movs	r3, #0
}
 801a922:	4618      	mov	r0, r3
 801a924:	3718      	adds	r7, #24
 801a926:	46bd      	mov	sp, r7
 801a928:	bd80      	pop	{r7, pc}
 801a92a:	bf00      	nop
 801a92c:	0802404c 	.word	0x0802404c
 801a930:	08024144 	.word	0x08024144
 801a934:	080240c4 	.word	0x080240c4
 801a938:	20079154 	.word	0x20079154

0801a93c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a93c:	b580      	push	{r7, lr}
 801a93e:	b084      	sub	sp, #16
 801a940:	af00      	add	r7, sp, #0
 801a942:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a944:	2300      	movs	r3, #0
 801a946:	60fb      	str	r3, [r7, #12]
 801a948:	e01e      	b.n	801a988 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a94a:	4913      	ldr	r1, [pc, #76]	; (801a998 <etharp_cleanup_netif+0x5c>)
 801a94c:	68fa      	ldr	r2, [r7, #12]
 801a94e:	4613      	mov	r3, r2
 801a950:	005b      	lsls	r3, r3, #1
 801a952:	4413      	add	r3, r2
 801a954:	00db      	lsls	r3, r3, #3
 801a956:	440b      	add	r3, r1
 801a958:	3314      	adds	r3, #20
 801a95a:	781b      	ldrb	r3, [r3, #0]
 801a95c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a95e:	7afb      	ldrb	r3, [r7, #11]
 801a960:	2b00      	cmp	r3, #0
 801a962:	d00e      	beq.n	801a982 <etharp_cleanup_netif+0x46>
 801a964:	490c      	ldr	r1, [pc, #48]	; (801a998 <etharp_cleanup_netif+0x5c>)
 801a966:	68fa      	ldr	r2, [r7, #12]
 801a968:	4613      	mov	r3, r2
 801a96a:	005b      	lsls	r3, r3, #1
 801a96c:	4413      	add	r3, r2
 801a96e:	00db      	lsls	r3, r3, #3
 801a970:	440b      	add	r3, r1
 801a972:	3308      	adds	r3, #8
 801a974:	681b      	ldr	r3, [r3, #0]
 801a976:	687a      	ldr	r2, [r7, #4]
 801a978:	429a      	cmp	r2, r3
 801a97a:	d102      	bne.n	801a982 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a97c:	68f8      	ldr	r0, [r7, #12]
 801a97e:	f7ff fce5 	bl	801a34c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a982:	68fb      	ldr	r3, [r7, #12]
 801a984:	3301      	adds	r3, #1
 801a986:	60fb      	str	r3, [r7, #12]
 801a988:	68fb      	ldr	r3, [r7, #12]
 801a98a:	2b09      	cmp	r3, #9
 801a98c:	dddd      	ble.n	801a94a <etharp_cleanup_netif+0xe>
    }
  }
}
 801a98e:	bf00      	nop
 801a990:	bf00      	nop
 801a992:	3710      	adds	r7, #16
 801a994:	46bd      	mov	sp, r7
 801a996:	bd80      	pop	{r7, pc}
 801a998:	20079154 	.word	0x20079154

0801a99c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a99c:	b5b0      	push	{r4, r5, r7, lr}
 801a99e:	b08a      	sub	sp, #40	; 0x28
 801a9a0:	af04      	add	r7, sp, #16
 801a9a2:	6078      	str	r0, [r7, #4]
 801a9a4:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a9a6:	683b      	ldr	r3, [r7, #0]
 801a9a8:	2b00      	cmp	r3, #0
 801a9aa:	d107      	bne.n	801a9bc <etharp_input+0x20>
 801a9ac:	4b3d      	ldr	r3, [pc, #244]	; (801aaa4 <etharp_input+0x108>)
 801a9ae:	f240 228a 	movw	r2, #650	; 0x28a
 801a9b2:	493d      	ldr	r1, [pc, #244]	; (801aaa8 <etharp_input+0x10c>)
 801a9b4:	483d      	ldr	r0, [pc, #244]	; (801aaac <etharp_input+0x110>)
 801a9b6:	f003 fedd 	bl	801e774 <iprintf>
 801a9ba:	e06f      	b.n	801aa9c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801a9bc:	687b      	ldr	r3, [r7, #4]
 801a9be:	685b      	ldr	r3, [r3, #4]
 801a9c0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a9c2:	693b      	ldr	r3, [r7, #16]
 801a9c4:	881b      	ldrh	r3, [r3, #0]
 801a9c6:	b29b      	uxth	r3, r3
 801a9c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a9cc:	d10c      	bne.n	801a9e8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a9ce:	693b      	ldr	r3, [r7, #16]
 801a9d0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a9d2:	2b06      	cmp	r3, #6
 801a9d4:	d108      	bne.n	801a9e8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a9d6:	693b      	ldr	r3, [r7, #16]
 801a9d8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a9da:	2b04      	cmp	r3, #4
 801a9dc:	d104      	bne.n	801a9e8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a9de:	693b      	ldr	r3, [r7, #16]
 801a9e0:	885b      	ldrh	r3, [r3, #2]
 801a9e2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a9e4:	2b08      	cmp	r3, #8
 801a9e6:	d003      	beq.n	801a9f0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a9e8:	6878      	ldr	r0, [r7, #4]
 801a9ea:	f7f8 fde3 	bl	80135b4 <pbuf_free>
    return;
 801a9ee:	e055      	b.n	801aa9c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a9f0:	693b      	ldr	r3, [r7, #16]
 801a9f2:	330e      	adds	r3, #14
 801a9f4:	681b      	ldr	r3, [r3, #0]
 801a9f6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a9f8:	693b      	ldr	r3, [r7, #16]
 801a9fa:	3318      	adds	r3, #24
 801a9fc:	681b      	ldr	r3, [r3, #0]
 801a9fe:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801aa00:	683b      	ldr	r3, [r7, #0]
 801aa02:	3304      	adds	r3, #4
 801aa04:	681b      	ldr	r3, [r3, #0]
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	d102      	bne.n	801aa10 <etharp_input+0x74>
    for_us = 0;
 801aa0a:	2300      	movs	r3, #0
 801aa0c:	75fb      	strb	r3, [r7, #23]
 801aa0e:	e009      	b.n	801aa24 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801aa10:	68ba      	ldr	r2, [r7, #8]
 801aa12:	683b      	ldr	r3, [r7, #0]
 801aa14:	3304      	adds	r3, #4
 801aa16:	681b      	ldr	r3, [r3, #0]
 801aa18:	429a      	cmp	r2, r3
 801aa1a:	bf0c      	ite	eq
 801aa1c:	2301      	moveq	r3, #1
 801aa1e:	2300      	movne	r3, #0
 801aa20:	b2db      	uxtb	r3, r3
 801aa22:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801aa24:	693b      	ldr	r3, [r7, #16]
 801aa26:	f103 0208 	add.w	r2, r3, #8
 801aa2a:	7dfb      	ldrb	r3, [r7, #23]
 801aa2c:	2b00      	cmp	r3, #0
 801aa2e:	d001      	beq.n	801aa34 <etharp_input+0x98>
 801aa30:	2301      	movs	r3, #1
 801aa32:	e000      	b.n	801aa36 <etharp_input+0x9a>
 801aa34:	2302      	movs	r3, #2
 801aa36:	f107 010c 	add.w	r1, r7, #12
 801aa3a:	6838      	ldr	r0, [r7, #0]
 801aa3c:	f7ff fed8 	bl	801a7f0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801aa40:	693b      	ldr	r3, [r7, #16]
 801aa42:	88db      	ldrh	r3, [r3, #6]
 801aa44:	b29b      	uxth	r3, r3
 801aa46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801aa4a:	d003      	beq.n	801aa54 <etharp_input+0xb8>
 801aa4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801aa50:	d01e      	beq.n	801aa90 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801aa52:	e020      	b.n	801aa96 <etharp_input+0xfa>
      if (for_us) {
 801aa54:	7dfb      	ldrb	r3, [r7, #23]
 801aa56:	2b00      	cmp	r3, #0
 801aa58:	d01c      	beq.n	801aa94 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801aa5a:	683b      	ldr	r3, [r7, #0]
 801aa5c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801aa60:	693b      	ldr	r3, [r7, #16]
 801aa62:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801aa66:	683b      	ldr	r3, [r7, #0]
 801aa68:	f103 0526 	add.w	r5, r3, #38	; 0x26
 801aa6c:	683b      	ldr	r3, [r7, #0]
 801aa6e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801aa70:	693a      	ldr	r2, [r7, #16]
 801aa72:	3208      	adds	r2, #8
        etharp_raw(netif,
 801aa74:	2102      	movs	r1, #2
 801aa76:	9103      	str	r1, [sp, #12]
 801aa78:	f107 010c 	add.w	r1, r7, #12
 801aa7c:	9102      	str	r1, [sp, #8]
 801aa7e:	9201      	str	r2, [sp, #4]
 801aa80:	9300      	str	r3, [sp, #0]
 801aa82:	462b      	mov	r3, r5
 801aa84:	4622      	mov	r2, r4
 801aa86:	4601      	mov	r1, r0
 801aa88:	6838      	ldr	r0, [r7, #0]
 801aa8a:	f000 faeb 	bl	801b064 <etharp_raw>
      break;
 801aa8e:	e001      	b.n	801aa94 <etharp_input+0xf8>
      break;
 801aa90:	bf00      	nop
 801aa92:	e000      	b.n	801aa96 <etharp_input+0xfa>
      break;
 801aa94:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801aa96:	6878      	ldr	r0, [r7, #4]
 801aa98:	f7f8 fd8c 	bl	80135b4 <pbuf_free>
}
 801aa9c:	3718      	adds	r7, #24
 801aa9e:	46bd      	mov	sp, r7
 801aaa0:	bdb0      	pop	{r4, r5, r7, pc}
 801aaa2:	bf00      	nop
 801aaa4:	0802404c 	.word	0x0802404c
 801aaa8:	0802419c 	.word	0x0802419c
 801aaac:	080240c4 	.word	0x080240c4

0801aab0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801aab0:	b580      	push	{r7, lr}
 801aab2:	b086      	sub	sp, #24
 801aab4:	af02      	add	r7, sp, #8
 801aab6:	60f8      	str	r0, [r7, #12]
 801aab8:	60b9      	str	r1, [r7, #8]
 801aaba:	4613      	mov	r3, r2
 801aabc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801aabe:	79fa      	ldrb	r2, [r7, #7]
 801aac0:	4944      	ldr	r1, [pc, #272]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801aac2:	4613      	mov	r3, r2
 801aac4:	005b      	lsls	r3, r3, #1
 801aac6:	4413      	add	r3, r2
 801aac8:	00db      	lsls	r3, r3, #3
 801aaca:	440b      	add	r3, r1
 801aacc:	3314      	adds	r3, #20
 801aace:	781b      	ldrb	r3, [r3, #0]
 801aad0:	2b01      	cmp	r3, #1
 801aad2:	d806      	bhi.n	801aae2 <etharp_output_to_arp_index+0x32>
 801aad4:	4b40      	ldr	r3, [pc, #256]	; (801abd8 <etharp_output_to_arp_index+0x128>)
 801aad6:	f240 22ee 	movw	r2, #750	; 0x2ee
 801aada:	4940      	ldr	r1, [pc, #256]	; (801abdc <etharp_output_to_arp_index+0x12c>)
 801aadc:	4840      	ldr	r0, [pc, #256]	; (801abe0 <etharp_output_to_arp_index+0x130>)
 801aade:	f003 fe49 	bl	801e774 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801aae2:	79fa      	ldrb	r2, [r7, #7]
 801aae4:	493b      	ldr	r1, [pc, #236]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801aae6:	4613      	mov	r3, r2
 801aae8:	005b      	lsls	r3, r3, #1
 801aaea:	4413      	add	r3, r2
 801aaec:	00db      	lsls	r3, r3, #3
 801aaee:	440b      	add	r3, r1
 801aaf0:	3314      	adds	r3, #20
 801aaf2:	781b      	ldrb	r3, [r3, #0]
 801aaf4:	2b02      	cmp	r3, #2
 801aaf6:	d153      	bne.n	801aba0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801aaf8:	79fa      	ldrb	r2, [r7, #7]
 801aafa:	4936      	ldr	r1, [pc, #216]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801aafc:	4613      	mov	r3, r2
 801aafe:	005b      	lsls	r3, r3, #1
 801ab00:	4413      	add	r3, r2
 801ab02:	00db      	lsls	r3, r3, #3
 801ab04:	440b      	add	r3, r1
 801ab06:	3312      	adds	r3, #18
 801ab08:	881b      	ldrh	r3, [r3, #0]
 801ab0a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801ab0e:	d919      	bls.n	801ab44 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801ab10:	79fa      	ldrb	r2, [r7, #7]
 801ab12:	4613      	mov	r3, r2
 801ab14:	005b      	lsls	r3, r3, #1
 801ab16:	4413      	add	r3, r2
 801ab18:	00db      	lsls	r3, r3, #3
 801ab1a:	4a2e      	ldr	r2, [pc, #184]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab1c:	4413      	add	r3, r2
 801ab1e:	3304      	adds	r3, #4
 801ab20:	4619      	mov	r1, r3
 801ab22:	68f8      	ldr	r0, [r7, #12]
 801ab24:	f000 fb4c 	bl	801b1c0 <etharp_request>
 801ab28:	4603      	mov	r3, r0
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d138      	bne.n	801aba0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ab2e:	79fa      	ldrb	r2, [r7, #7]
 801ab30:	4928      	ldr	r1, [pc, #160]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab32:	4613      	mov	r3, r2
 801ab34:	005b      	lsls	r3, r3, #1
 801ab36:	4413      	add	r3, r2
 801ab38:	00db      	lsls	r3, r3, #3
 801ab3a:	440b      	add	r3, r1
 801ab3c:	3314      	adds	r3, #20
 801ab3e:	2203      	movs	r2, #3
 801ab40:	701a      	strb	r2, [r3, #0]
 801ab42:	e02d      	b.n	801aba0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801ab44:	79fa      	ldrb	r2, [r7, #7]
 801ab46:	4923      	ldr	r1, [pc, #140]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab48:	4613      	mov	r3, r2
 801ab4a:	005b      	lsls	r3, r3, #1
 801ab4c:	4413      	add	r3, r2
 801ab4e:	00db      	lsls	r3, r3, #3
 801ab50:	440b      	add	r3, r1
 801ab52:	3312      	adds	r3, #18
 801ab54:	881b      	ldrh	r3, [r3, #0]
 801ab56:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801ab5a:	d321      	bcc.n	801aba0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801ab5c:	79fa      	ldrb	r2, [r7, #7]
 801ab5e:	4613      	mov	r3, r2
 801ab60:	005b      	lsls	r3, r3, #1
 801ab62:	4413      	add	r3, r2
 801ab64:	00db      	lsls	r3, r3, #3
 801ab66:	4a1b      	ldr	r2, [pc, #108]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab68:	4413      	add	r3, r2
 801ab6a:	1d19      	adds	r1, r3, #4
 801ab6c:	79fa      	ldrb	r2, [r7, #7]
 801ab6e:	4613      	mov	r3, r2
 801ab70:	005b      	lsls	r3, r3, #1
 801ab72:	4413      	add	r3, r2
 801ab74:	00db      	lsls	r3, r3, #3
 801ab76:	3308      	adds	r3, #8
 801ab78:	4a16      	ldr	r2, [pc, #88]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab7a:	4413      	add	r3, r2
 801ab7c:	3304      	adds	r3, #4
 801ab7e:	461a      	mov	r2, r3
 801ab80:	68f8      	ldr	r0, [r7, #12]
 801ab82:	f000 fafb 	bl	801b17c <etharp_request_dst>
 801ab86:	4603      	mov	r3, r0
 801ab88:	2b00      	cmp	r3, #0
 801ab8a:	d109      	bne.n	801aba0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ab8c:	79fa      	ldrb	r2, [r7, #7]
 801ab8e:	4911      	ldr	r1, [pc, #68]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801ab90:	4613      	mov	r3, r2
 801ab92:	005b      	lsls	r3, r3, #1
 801ab94:	4413      	add	r3, r2
 801ab96:	00db      	lsls	r3, r3, #3
 801ab98:	440b      	add	r3, r1
 801ab9a:	3314      	adds	r3, #20
 801ab9c:	2203      	movs	r2, #3
 801ab9e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801aba0:	68fb      	ldr	r3, [r7, #12]
 801aba2:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801aba6:	79fa      	ldrb	r2, [r7, #7]
 801aba8:	4613      	mov	r3, r2
 801abaa:	005b      	lsls	r3, r3, #1
 801abac:	4413      	add	r3, r2
 801abae:	00db      	lsls	r3, r3, #3
 801abb0:	3308      	adds	r3, #8
 801abb2:	4a08      	ldr	r2, [pc, #32]	; (801abd4 <etharp_output_to_arp_index+0x124>)
 801abb4:	4413      	add	r3, r2
 801abb6:	3304      	adds	r3, #4
 801abb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801abbc:	9200      	str	r2, [sp, #0]
 801abbe:	460a      	mov	r2, r1
 801abc0:	68b9      	ldr	r1, [r7, #8]
 801abc2:	68f8      	ldr	r0, [r7, #12]
 801abc4:	f001 ff7e 	bl	801cac4 <ethernet_output>
 801abc8:	4603      	mov	r3, r0
}
 801abca:	4618      	mov	r0, r3
 801abcc:	3710      	adds	r7, #16
 801abce:	46bd      	mov	sp, r7
 801abd0:	bd80      	pop	{r7, pc}
 801abd2:	bf00      	nop
 801abd4:	20079154 	.word	0x20079154
 801abd8:	0802404c 	.word	0x0802404c
 801abdc:	080241bc 	.word	0x080241bc
 801abe0:	080240c4 	.word	0x080240c4

0801abe4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801abe4:	b580      	push	{r7, lr}
 801abe6:	b08a      	sub	sp, #40	; 0x28
 801abe8:	af02      	add	r7, sp, #8
 801abea:	60f8      	str	r0, [r7, #12]
 801abec:	60b9      	str	r1, [r7, #8]
 801abee:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801abf0:	687b      	ldr	r3, [r7, #4]
 801abf2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801abf4:	68fb      	ldr	r3, [r7, #12]
 801abf6:	2b00      	cmp	r3, #0
 801abf8:	d106      	bne.n	801ac08 <etharp_output+0x24>
 801abfa:	4b73      	ldr	r3, [pc, #460]	; (801adc8 <etharp_output+0x1e4>)
 801abfc:	f240 321e 	movw	r2, #798	; 0x31e
 801ac00:	4972      	ldr	r1, [pc, #456]	; (801adcc <etharp_output+0x1e8>)
 801ac02:	4873      	ldr	r0, [pc, #460]	; (801add0 <etharp_output+0x1ec>)
 801ac04:	f003 fdb6 	bl	801e774 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801ac08:	68bb      	ldr	r3, [r7, #8]
 801ac0a:	2b00      	cmp	r3, #0
 801ac0c:	d106      	bne.n	801ac1c <etharp_output+0x38>
 801ac0e:	4b6e      	ldr	r3, [pc, #440]	; (801adc8 <etharp_output+0x1e4>)
 801ac10:	f240 321f 	movw	r2, #799	; 0x31f
 801ac14:	496f      	ldr	r1, [pc, #444]	; (801add4 <etharp_output+0x1f0>)
 801ac16:	486e      	ldr	r0, [pc, #440]	; (801add0 <etharp_output+0x1ec>)
 801ac18:	f003 fdac 	bl	801e774 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	2b00      	cmp	r3, #0
 801ac20:	d106      	bne.n	801ac30 <etharp_output+0x4c>
 801ac22:	4b69      	ldr	r3, [pc, #420]	; (801adc8 <etharp_output+0x1e4>)
 801ac24:	f44f 7248 	mov.w	r2, #800	; 0x320
 801ac28:	496b      	ldr	r1, [pc, #428]	; (801add8 <etharp_output+0x1f4>)
 801ac2a:	4869      	ldr	r0, [pc, #420]	; (801add0 <etharp_output+0x1ec>)
 801ac2c:	f003 fda2 	bl	801e774 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801ac30:	687b      	ldr	r3, [r7, #4]
 801ac32:	681b      	ldr	r3, [r3, #0]
 801ac34:	68f9      	ldr	r1, [r7, #12]
 801ac36:	4618      	mov	r0, r3
 801ac38:	f000 fef8 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801ac3c:	4603      	mov	r3, r0
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d002      	beq.n	801ac48 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801ac42:	4b66      	ldr	r3, [pc, #408]	; (801addc <etharp_output+0x1f8>)
 801ac44:	61fb      	str	r3, [r7, #28]
 801ac46:	e0af      	b.n	801ada8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801ac48:	687b      	ldr	r3, [r7, #4]
 801ac4a:	681b      	ldr	r3, [r3, #0]
 801ac4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ac50:	2be0      	cmp	r3, #224	; 0xe0
 801ac52:	d118      	bne.n	801ac86 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801ac54:	2301      	movs	r3, #1
 801ac56:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801ac58:	2300      	movs	r3, #0
 801ac5a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801ac5c:	235e      	movs	r3, #94	; 0x5e
 801ac5e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801ac60:	687b      	ldr	r3, [r7, #4]
 801ac62:	3301      	adds	r3, #1
 801ac64:	781b      	ldrb	r3, [r3, #0]
 801ac66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ac6a:	b2db      	uxtb	r3, r3
 801ac6c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801ac6e:	687b      	ldr	r3, [r7, #4]
 801ac70:	3302      	adds	r3, #2
 801ac72:	781b      	ldrb	r3, [r3, #0]
 801ac74:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801ac76:	687b      	ldr	r3, [r7, #4]
 801ac78:	3303      	adds	r3, #3
 801ac7a:	781b      	ldrb	r3, [r3, #0]
 801ac7c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801ac7e:	f107 0310 	add.w	r3, r7, #16
 801ac82:	61fb      	str	r3, [r7, #28]
 801ac84:	e090      	b.n	801ada8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	681a      	ldr	r2, [r3, #0]
 801ac8a:	68fb      	ldr	r3, [r7, #12]
 801ac8c:	3304      	adds	r3, #4
 801ac8e:	681b      	ldr	r3, [r3, #0]
 801ac90:	405a      	eors	r2, r3
 801ac92:	68fb      	ldr	r3, [r7, #12]
 801ac94:	3308      	adds	r3, #8
 801ac96:	681b      	ldr	r3, [r3, #0]
 801ac98:	4013      	ands	r3, r2
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	d012      	beq.n	801acc4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801ac9e:	687b      	ldr	r3, [r7, #4]
 801aca0:	681b      	ldr	r3, [r3, #0]
 801aca2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801aca4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801aca8:	4293      	cmp	r3, r2
 801acaa:	d00b      	beq.n	801acc4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801acac:	68fb      	ldr	r3, [r7, #12]
 801acae:	330c      	adds	r3, #12
 801acb0:	681b      	ldr	r3, [r3, #0]
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	d003      	beq.n	801acbe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801acb6:	68fb      	ldr	r3, [r7, #12]
 801acb8:	330c      	adds	r3, #12
 801acba:	61bb      	str	r3, [r7, #24]
 801acbc:	e002      	b.n	801acc4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801acbe:	f06f 0303 	mvn.w	r3, #3
 801acc2:	e07d      	b.n	801adc0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801acc4:	4b46      	ldr	r3, [pc, #280]	; (801ade0 <etharp_output+0x1fc>)
 801acc6:	781b      	ldrb	r3, [r3, #0]
 801acc8:	4619      	mov	r1, r3
 801acca:	4a46      	ldr	r2, [pc, #280]	; (801ade4 <etharp_output+0x200>)
 801accc:	460b      	mov	r3, r1
 801acce:	005b      	lsls	r3, r3, #1
 801acd0:	440b      	add	r3, r1
 801acd2:	00db      	lsls	r3, r3, #3
 801acd4:	4413      	add	r3, r2
 801acd6:	3314      	adds	r3, #20
 801acd8:	781b      	ldrb	r3, [r3, #0]
 801acda:	2b01      	cmp	r3, #1
 801acdc:	d925      	bls.n	801ad2a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801acde:	4b40      	ldr	r3, [pc, #256]	; (801ade0 <etharp_output+0x1fc>)
 801ace0:	781b      	ldrb	r3, [r3, #0]
 801ace2:	4619      	mov	r1, r3
 801ace4:	4a3f      	ldr	r2, [pc, #252]	; (801ade4 <etharp_output+0x200>)
 801ace6:	460b      	mov	r3, r1
 801ace8:	005b      	lsls	r3, r3, #1
 801acea:	440b      	add	r3, r1
 801acec:	00db      	lsls	r3, r3, #3
 801acee:	4413      	add	r3, r2
 801acf0:	3308      	adds	r3, #8
 801acf2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801acf4:	68fa      	ldr	r2, [r7, #12]
 801acf6:	429a      	cmp	r2, r3
 801acf8:	d117      	bne.n	801ad2a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801acfa:	69bb      	ldr	r3, [r7, #24]
 801acfc:	681a      	ldr	r2, [r3, #0]
 801acfe:	4b38      	ldr	r3, [pc, #224]	; (801ade0 <etharp_output+0x1fc>)
 801ad00:	781b      	ldrb	r3, [r3, #0]
 801ad02:	4618      	mov	r0, r3
 801ad04:	4937      	ldr	r1, [pc, #220]	; (801ade4 <etharp_output+0x200>)
 801ad06:	4603      	mov	r3, r0
 801ad08:	005b      	lsls	r3, r3, #1
 801ad0a:	4403      	add	r3, r0
 801ad0c:	00db      	lsls	r3, r3, #3
 801ad0e:	440b      	add	r3, r1
 801ad10:	3304      	adds	r3, #4
 801ad12:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801ad14:	429a      	cmp	r2, r3
 801ad16:	d108      	bne.n	801ad2a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801ad18:	4b31      	ldr	r3, [pc, #196]	; (801ade0 <etharp_output+0x1fc>)
 801ad1a:	781b      	ldrb	r3, [r3, #0]
 801ad1c:	461a      	mov	r2, r3
 801ad1e:	68b9      	ldr	r1, [r7, #8]
 801ad20:	68f8      	ldr	r0, [r7, #12]
 801ad22:	f7ff fec5 	bl	801aab0 <etharp_output_to_arp_index>
 801ad26:	4603      	mov	r3, r0
 801ad28:	e04a      	b.n	801adc0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ad2a:	2300      	movs	r3, #0
 801ad2c:	75fb      	strb	r3, [r7, #23]
 801ad2e:	e031      	b.n	801ad94 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ad30:	7dfa      	ldrb	r2, [r7, #23]
 801ad32:	492c      	ldr	r1, [pc, #176]	; (801ade4 <etharp_output+0x200>)
 801ad34:	4613      	mov	r3, r2
 801ad36:	005b      	lsls	r3, r3, #1
 801ad38:	4413      	add	r3, r2
 801ad3a:	00db      	lsls	r3, r3, #3
 801ad3c:	440b      	add	r3, r1
 801ad3e:	3314      	adds	r3, #20
 801ad40:	781b      	ldrb	r3, [r3, #0]
 801ad42:	2b01      	cmp	r3, #1
 801ad44:	d923      	bls.n	801ad8e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801ad46:	7dfa      	ldrb	r2, [r7, #23]
 801ad48:	4926      	ldr	r1, [pc, #152]	; (801ade4 <etharp_output+0x200>)
 801ad4a:	4613      	mov	r3, r2
 801ad4c:	005b      	lsls	r3, r3, #1
 801ad4e:	4413      	add	r3, r2
 801ad50:	00db      	lsls	r3, r3, #3
 801ad52:	440b      	add	r3, r1
 801ad54:	3308      	adds	r3, #8
 801ad56:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ad58:	68fa      	ldr	r2, [r7, #12]
 801ad5a:	429a      	cmp	r2, r3
 801ad5c:	d117      	bne.n	801ad8e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801ad5e:	69bb      	ldr	r3, [r7, #24]
 801ad60:	6819      	ldr	r1, [r3, #0]
 801ad62:	7dfa      	ldrb	r2, [r7, #23]
 801ad64:	481f      	ldr	r0, [pc, #124]	; (801ade4 <etharp_output+0x200>)
 801ad66:	4613      	mov	r3, r2
 801ad68:	005b      	lsls	r3, r3, #1
 801ad6a:	4413      	add	r3, r2
 801ad6c:	00db      	lsls	r3, r3, #3
 801ad6e:	4403      	add	r3, r0
 801ad70:	3304      	adds	r3, #4
 801ad72:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801ad74:	4299      	cmp	r1, r3
 801ad76:	d10a      	bne.n	801ad8e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801ad78:	4a19      	ldr	r2, [pc, #100]	; (801ade0 <etharp_output+0x1fc>)
 801ad7a:	7dfb      	ldrb	r3, [r7, #23]
 801ad7c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801ad7e:	7dfb      	ldrb	r3, [r7, #23]
 801ad80:	461a      	mov	r2, r3
 801ad82:	68b9      	ldr	r1, [r7, #8]
 801ad84:	68f8      	ldr	r0, [r7, #12]
 801ad86:	f7ff fe93 	bl	801aab0 <etharp_output_to_arp_index>
 801ad8a:	4603      	mov	r3, r0
 801ad8c:	e018      	b.n	801adc0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ad8e:	7dfb      	ldrb	r3, [r7, #23]
 801ad90:	3301      	adds	r3, #1
 801ad92:	75fb      	strb	r3, [r7, #23]
 801ad94:	7dfb      	ldrb	r3, [r7, #23]
 801ad96:	2b09      	cmp	r3, #9
 801ad98:	d9ca      	bls.n	801ad30 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801ad9a:	68ba      	ldr	r2, [r7, #8]
 801ad9c:	69b9      	ldr	r1, [r7, #24]
 801ad9e:	68f8      	ldr	r0, [r7, #12]
 801ada0:	f000 f822 	bl	801ade8 <etharp_query>
 801ada4:	4603      	mov	r3, r0
 801ada6:	e00b      	b.n	801adc0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801ada8:	68fb      	ldr	r3, [r7, #12]
 801adaa:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801adae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801adb2:	9300      	str	r3, [sp, #0]
 801adb4:	69fb      	ldr	r3, [r7, #28]
 801adb6:	68b9      	ldr	r1, [r7, #8]
 801adb8:	68f8      	ldr	r0, [r7, #12]
 801adba:	f001 fe83 	bl	801cac4 <ethernet_output>
 801adbe:	4603      	mov	r3, r0
}
 801adc0:	4618      	mov	r0, r3
 801adc2:	3720      	adds	r7, #32
 801adc4:	46bd      	mov	sp, r7
 801adc6:	bd80      	pop	{r7, pc}
 801adc8:	0802404c 	.word	0x0802404c
 801adcc:	0802419c 	.word	0x0802419c
 801add0:	080240c4 	.word	0x080240c4
 801add4:	080241ec 	.word	0x080241ec
 801add8:	0802418c 	.word	0x0802418c
 801addc:	080248d0 	.word	0x080248d0
 801ade0:	20079244 	.word	0x20079244
 801ade4:	20079154 	.word	0x20079154

0801ade8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801ade8:	b580      	push	{r7, lr}
 801adea:	b08c      	sub	sp, #48	; 0x30
 801adec:	af02      	add	r7, sp, #8
 801adee:	60f8      	str	r0, [r7, #12]
 801adf0:	60b9      	str	r1, [r7, #8]
 801adf2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801adf4:	68fb      	ldr	r3, [r7, #12]
 801adf6:	3326      	adds	r3, #38	; 0x26
 801adf8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801adfa:	23ff      	movs	r3, #255	; 0xff
 801adfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801ae00:	2300      	movs	r3, #0
 801ae02:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801ae04:	68bb      	ldr	r3, [r7, #8]
 801ae06:	681b      	ldr	r3, [r3, #0]
 801ae08:	68f9      	ldr	r1, [r7, #12]
 801ae0a:	4618      	mov	r0, r3
 801ae0c:	f000 fe0e 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801ae10:	4603      	mov	r3, r0
 801ae12:	2b00      	cmp	r3, #0
 801ae14:	d10c      	bne.n	801ae30 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801ae16:	68bb      	ldr	r3, [r7, #8]
 801ae18:	681b      	ldr	r3, [r3, #0]
 801ae1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801ae1e:	2be0      	cmp	r3, #224	; 0xe0
 801ae20:	d006      	beq.n	801ae30 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801ae22:	68bb      	ldr	r3, [r7, #8]
 801ae24:	2b00      	cmp	r3, #0
 801ae26:	d003      	beq.n	801ae30 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801ae28:	68bb      	ldr	r3, [r7, #8]
 801ae2a:	681b      	ldr	r3, [r3, #0]
 801ae2c:	2b00      	cmp	r3, #0
 801ae2e:	d102      	bne.n	801ae36 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ae30:	f06f 030f 	mvn.w	r3, #15
 801ae34:	e101      	b.n	801b03a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801ae36:	68fa      	ldr	r2, [r7, #12]
 801ae38:	2101      	movs	r1, #1
 801ae3a:	68b8      	ldr	r0, [r7, #8]
 801ae3c:	f7ff fb60 	bl	801a500 <etharp_find_entry>
 801ae40:	4603      	mov	r3, r0
 801ae42:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801ae44:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801ae48:	2b00      	cmp	r3, #0
 801ae4a:	da02      	bge.n	801ae52 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801ae4c:	8a7b      	ldrh	r3, [r7, #18]
 801ae4e:	b25b      	sxtb	r3, r3
 801ae50:	e0f3      	b.n	801b03a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801ae52:	8a7b      	ldrh	r3, [r7, #18]
 801ae54:	2b7e      	cmp	r3, #126	; 0x7e
 801ae56:	d906      	bls.n	801ae66 <etharp_query+0x7e>
 801ae58:	4b7a      	ldr	r3, [pc, #488]	; (801b044 <etharp_query+0x25c>)
 801ae5a:	f240 32c1 	movw	r2, #961	; 0x3c1
 801ae5e:	497a      	ldr	r1, [pc, #488]	; (801b048 <etharp_query+0x260>)
 801ae60:	487a      	ldr	r0, [pc, #488]	; (801b04c <etharp_query+0x264>)
 801ae62:	f003 fc87 	bl	801e774 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801ae66:	8a7b      	ldrh	r3, [r7, #18]
 801ae68:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801ae6a:	7c7a      	ldrb	r2, [r7, #17]
 801ae6c:	4978      	ldr	r1, [pc, #480]	; (801b050 <etharp_query+0x268>)
 801ae6e:	4613      	mov	r3, r2
 801ae70:	005b      	lsls	r3, r3, #1
 801ae72:	4413      	add	r3, r2
 801ae74:	00db      	lsls	r3, r3, #3
 801ae76:	440b      	add	r3, r1
 801ae78:	3314      	adds	r3, #20
 801ae7a:	781b      	ldrb	r3, [r3, #0]
 801ae7c:	2b00      	cmp	r3, #0
 801ae7e:	d115      	bne.n	801aeac <etharp_query+0xc4>
    is_new_entry = 1;
 801ae80:	2301      	movs	r3, #1
 801ae82:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801ae84:	7c7a      	ldrb	r2, [r7, #17]
 801ae86:	4972      	ldr	r1, [pc, #456]	; (801b050 <etharp_query+0x268>)
 801ae88:	4613      	mov	r3, r2
 801ae8a:	005b      	lsls	r3, r3, #1
 801ae8c:	4413      	add	r3, r2
 801ae8e:	00db      	lsls	r3, r3, #3
 801ae90:	440b      	add	r3, r1
 801ae92:	3314      	adds	r3, #20
 801ae94:	2201      	movs	r2, #1
 801ae96:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801ae98:	7c7a      	ldrb	r2, [r7, #17]
 801ae9a:	496d      	ldr	r1, [pc, #436]	; (801b050 <etharp_query+0x268>)
 801ae9c:	4613      	mov	r3, r2
 801ae9e:	005b      	lsls	r3, r3, #1
 801aea0:	4413      	add	r3, r2
 801aea2:	00db      	lsls	r3, r3, #3
 801aea4:	440b      	add	r3, r1
 801aea6:	3308      	adds	r3, #8
 801aea8:	68fa      	ldr	r2, [r7, #12]
 801aeaa:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801aeac:	7c7a      	ldrb	r2, [r7, #17]
 801aeae:	4968      	ldr	r1, [pc, #416]	; (801b050 <etharp_query+0x268>)
 801aeb0:	4613      	mov	r3, r2
 801aeb2:	005b      	lsls	r3, r3, #1
 801aeb4:	4413      	add	r3, r2
 801aeb6:	00db      	lsls	r3, r3, #3
 801aeb8:	440b      	add	r3, r1
 801aeba:	3314      	adds	r3, #20
 801aebc:	781b      	ldrb	r3, [r3, #0]
 801aebe:	2b01      	cmp	r3, #1
 801aec0:	d011      	beq.n	801aee6 <etharp_query+0xfe>
 801aec2:	7c7a      	ldrb	r2, [r7, #17]
 801aec4:	4962      	ldr	r1, [pc, #392]	; (801b050 <etharp_query+0x268>)
 801aec6:	4613      	mov	r3, r2
 801aec8:	005b      	lsls	r3, r3, #1
 801aeca:	4413      	add	r3, r2
 801aecc:	00db      	lsls	r3, r3, #3
 801aece:	440b      	add	r3, r1
 801aed0:	3314      	adds	r3, #20
 801aed2:	781b      	ldrb	r3, [r3, #0]
 801aed4:	2b01      	cmp	r3, #1
 801aed6:	d806      	bhi.n	801aee6 <etharp_query+0xfe>
 801aed8:	4b5a      	ldr	r3, [pc, #360]	; (801b044 <etharp_query+0x25c>)
 801aeda:	f240 32cd 	movw	r2, #973	; 0x3cd
 801aede:	495d      	ldr	r1, [pc, #372]	; (801b054 <etharp_query+0x26c>)
 801aee0:	485a      	ldr	r0, [pc, #360]	; (801b04c <etharp_query+0x264>)
 801aee2:	f003 fc47 	bl	801e774 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801aee6:	6a3b      	ldr	r3, [r7, #32]
 801aee8:	2b00      	cmp	r3, #0
 801aeea:	d102      	bne.n	801aef2 <etharp_query+0x10a>
 801aeec:	687b      	ldr	r3, [r7, #4]
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	d10c      	bne.n	801af0c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801aef2:	68b9      	ldr	r1, [r7, #8]
 801aef4:	68f8      	ldr	r0, [r7, #12]
 801aef6:	f000 f963 	bl	801b1c0 <etharp_request>
 801aefa:	4603      	mov	r3, r0
 801aefc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	2b00      	cmp	r3, #0
 801af04:	d102      	bne.n	801af0c <etharp_query+0x124>
      return result;
 801af06:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801af0a:	e096      	b.n	801b03a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801af0c:	687b      	ldr	r3, [r7, #4]
 801af0e:	2b00      	cmp	r3, #0
 801af10:	d106      	bne.n	801af20 <etharp_query+0x138>
 801af12:	4b4c      	ldr	r3, [pc, #304]	; (801b044 <etharp_query+0x25c>)
 801af14:	f240 32e1 	movw	r2, #993	; 0x3e1
 801af18:	494f      	ldr	r1, [pc, #316]	; (801b058 <etharp_query+0x270>)
 801af1a:	484c      	ldr	r0, [pc, #304]	; (801b04c <etharp_query+0x264>)
 801af1c:	f003 fc2a 	bl	801e774 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801af20:	7c7a      	ldrb	r2, [r7, #17]
 801af22:	494b      	ldr	r1, [pc, #300]	; (801b050 <etharp_query+0x268>)
 801af24:	4613      	mov	r3, r2
 801af26:	005b      	lsls	r3, r3, #1
 801af28:	4413      	add	r3, r2
 801af2a:	00db      	lsls	r3, r3, #3
 801af2c:	440b      	add	r3, r1
 801af2e:	3314      	adds	r3, #20
 801af30:	781b      	ldrb	r3, [r3, #0]
 801af32:	2b01      	cmp	r3, #1
 801af34:	d917      	bls.n	801af66 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801af36:	4a49      	ldr	r2, [pc, #292]	; (801b05c <etharp_query+0x274>)
 801af38:	7c7b      	ldrb	r3, [r7, #17]
 801af3a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801af3c:	7c7a      	ldrb	r2, [r7, #17]
 801af3e:	4613      	mov	r3, r2
 801af40:	005b      	lsls	r3, r3, #1
 801af42:	4413      	add	r3, r2
 801af44:	00db      	lsls	r3, r3, #3
 801af46:	3308      	adds	r3, #8
 801af48:	4a41      	ldr	r2, [pc, #260]	; (801b050 <etharp_query+0x268>)
 801af4a:	4413      	add	r3, r2
 801af4c:	3304      	adds	r3, #4
 801af4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801af52:	9200      	str	r2, [sp, #0]
 801af54:	697a      	ldr	r2, [r7, #20]
 801af56:	6879      	ldr	r1, [r7, #4]
 801af58:	68f8      	ldr	r0, [r7, #12]
 801af5a:	f001 fdb3 	bl	801cac4 <ethernet_output>
 801af5e:	4603      	mov	r3, r0
 801af60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801af64:	e067      	b.n	801b036 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801af66:	7c7a      	ldrb	r2, [r7, #17]
 801af68:	4939      	ldr	r1, [pc, #228]	; (801b050 <etharp_query+0x268>)
 801af6a:	4613      	mov	r3, r2
 801af6c:	005b      	lsls	r3, r3, #1
 801af6e:	4413      	add	r3, r2
 801af70:	00db      	lsls	r3, r3, #3
 801af72:	440b      	add	r3, r1
 801af74:	3314      	adds	r3, #20
 801af76:	781b      	ldrb	r3, [r3, #0]
 801af78:	2b01      	cmp	r3, #1
 801af7a:	d15c      	bne.n	801b036 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801af7c:	2300      	movs	r3, #0
 801af7e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801af80:	687b      	ldr	r3, [r7, #4]
 801af82:	61fb      	str	r3, [r7, #28]
    while (p) {
 801af84:	e01c      	b.n	801afc0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801af86:	69fb      	ldr	r3, [r7, #28]
 801af88:	895a      	ldrh	r2, [r3, #10]
 801af8a:	69fb      	ldr	r3, [r7, #28]
 801af8c:	891b      	ldrh	r3, [r3, #8]
 801af8e:	429a      	cmp	r2, r3
 801af90:	d10a      	bne.n	801afa8 <etharp_query+0x1c0>
 801af92:	69fb      	ldr	r3, [r7, #28]
 801af94:	681b      	ldr	r3, [r3, #0]
 801af96:	2b00      	cmp	r3, #0
 801af98:	d006      	beq.n	801afa8 <etharp_query+0x1c0>
 801af9a:	4b2a      	ldr	r3, [pc, #168]	; (801b044 <etharp_query+0x25c>)
 801af9c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801afa0:	492f      	ldr	r1, [pc, #188]	; (801b060 <etharp_query+0x278>)
 801afa2:	482a      	ldr	r0, [pc, #168]	; (801b04c <etharp_query+0x264>)
 801afa4:	f003 fbe6 	bl	801e774 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801afa8:	69fb      	ldr	r3, [r7, #28]
 801afaa:	7b1b      	ldrb	r3, [r3, #12]
 801afac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801afb0:	2b00      	cmp	r3, #0
 801afb2:	d002      	beq.n	801afba <etharp_query+0x1d2>
        copy_needed = 1;
 801afb4:	2301      	movs	r3, #1
 801afb6:	61bb      	str	r3, [r7, #24]
        break;
 801afb8:	e005      	b.n	801afc6 <etharp_query+0x1de>
      }
      p = p->next;
 801afba:	69fb      	ldr	r3, [r7, #28]
 801afbc:	681b      	ldr	r3, [r3, #0]
 801afbe:	61fb      	str	r3, [r7, #28]
    while (p) {
 801afc0:	69fb      	ldr	r3, [r7, #28]
 801afc2:	2b00      	cmp	r3, #0
 801afc4:	d1df      	bne.n	801af86 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801afc6:	69bb      	ldr	r3, [r7, #24]
 801afc8:	2b00      	cmp	r3, #0
 801afca:	d007      	beq.n	801afdc <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801afcc:	687a      	ldr	r2, [r7, #4]
 801afce:	f44f 7120 	mov.w	r1, #640	; 0x280
 801afd2:	200e      	movs	r0, #14
 801afd4:	f7f8 fd80 	bl	8013ad8 <pbuf_clone>
 801afd8:	61f8      	str	r0, [r7, #28]
 801afda:	e004      	b.n	801afe6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801afdc:	687b      	ldr	r3, [r7, #4]
 801afde:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801afe0:	69f8      	ldr	r0, [r7, #28]
 801afe2:	f7f8 fb8d 	bl	8013700 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801afe6:	69fb      	ldr	r3, [r7, #28]
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d021      	beq.n	801b030 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801afec:	7c7a      	ldrb	r2, [r7, #17]
 801afee:	4918      	ldr	r1, [pc, #96]	; (801b050 <etharp_query+0x268>)
 801aff0:	4613      	mov	r3, r2
 801aff2:	005b      	lsls	r3, r3, #1
 801aff4:	4413      	add	r3, r2
 801aff6:	00db      	lsls	r3, r3, #3
 801aff8:	440b      	add	r3, r1
 801affa:	681b      	ldr	r3, [r3, #0]
 801affc:	2b00      	cmp	r3, #0
 801affe:	d00a      	beq.n	801b016 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b000:	7c7a      	ldrb	r2, [r7, #17]
 801b002:	4913      	ldr	r1, [pc, #76]	; (801b050 <etharp_query+0x268>)
 801b004:	4613      	mov	r3, r2
 801b006:	005b      	lsls	r3, r3, #1
 801b008:	4413      	add	r3, r2
 801b00a:	00db      	lsls	r3, r3, #3
 801b00c:	440b      	add	r3, r1
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	4618      	mov	r0, r3
 801b012:	f7f8 facf 	bl	80135b4 <pbuf_free>
      }
      arp_table[i].q = p;
 801b016:	7c7a      	ldrb	r2, [r7, #17]
 801b018:	490d      	ldr	r1, [pc, #52]	; (801b050 <etharp_query+0x268>)
 801b01a:	4613      	mov	r3, r2
 801b01c:	005b      	lsls	r3, r3, #1
 801b01e:	4413      	add	r3, r2
 801b020:	00db      	lsls	r3, r3, #3
 801b022:	440b      	add	r3, r1
 801b024:	69fa      	ldr	r2, [r7, #28]
 801b026:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b028:	2300      	movs	r3, #0
 801b02a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b02e:	e002      	b.n	801b036 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b030:	23ff      	movs	r3, #255	; 0xff
 801b032:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801b036:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801b03a:	4618      	mov	r0, r3
 801b03c:	3728      	adds	r7, #40	; 0x28
 801b03e:	46bd      	mov	sp, r7
 801b040:	bd80      	pop	{r7, pc}
 801b042:	bf00      	nop
 801b044:	0802404c 	.word	0x0802404c
 801b048:	080241f8 	.word	0x080241f8
 801b04c:	080240c4 	.word	0x080240c4
 801b050:	20079154 	.word	0x20079154
 801b054:	08024208 	.word	0x08024208
 801b058:	080241ec 	.word	0x080241ec
 801b05c:	20079244 	.word	0x20079244
 801b060:	08024230 	.word	0x08024230

0801b064 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b064:	b580      	push	{r7, lr}
 801b066:	b08a      	sub	sp, #40	; 0x28
 801b068:	af02      	add	r7, sp, #8
 801b06a:	60f8      	str	r0, [r7, #12]
 801b06c:	60b9      	str	r1, [r7, #8]
 801b06e:	607a      	str	r2, [r7, #4]
 801b070:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b072:	2300      	movs	r3, #0
 801b074:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b076:	68fb      	ldr	r3, [r7, #12]
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d106      	bne.n	801b08a <etharp_raw+0x26>
 801b07c:	4b3a      	ldr	r3, [pc, #232]	; (801b168 <etharp_raw+0x104>)
 801b07e:	f240 4257 	movw	r2, #1111	; 0x457
 801b082:	493a      	ldr	r1, [pc, #232]	; (801b16c <etharp_raw+0x108>)
 801b084:	483a      	ldr	r0, [pc, #232]	; (801b170 <etharp_raw+0x10c>)
 801b086:	f003 fb75 	bl	801e774 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b08a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b08e:	211c      	movs	r1, #28
 801b090:	200e      	movs	r0, #14
 801b092:	f7f7 ffad 	bl	8012ff0 <pbuf_alloc>
 801b096:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b098:	69bb      	ldr	r3, [r7, #24]
 801b09a:	2b00      	cmp	r3, #0
 801b09c:	d102      	bne.n	801b0a4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b09e:	f04f 33ff 	mov.w	r3, #4294967295
 801b0a2:	e05d      	b.n	801b160 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b0a4:	69bb      	ldr	r3, [r7, #24]
 801b0a6:	895b      	ldrh	r3, [r3, #10]
 801b0a8:	2b1b      	cmp	r3, #27
 801b0aa:	d806      	bhi.n	801b0ba <etharp_raw+0x56>
 801b0ac:	4b2e      	ldr	r3, [pc, #184]	; (801b168 <etharp_raw+0x104>)
 801b0ae:	f240 4262 	movw	r2, #1122	; 0x462
 801b0b2:	4930      	ldr	r1, [pc, #192]	; (801b174 <etharp_raw+0x110>)
 801b0b4:	482e      	ldr	r0, [pc, #184]	; (801b170 <etharp_raw+0x10c>)
 801b0b6:	f003 fb5d 	bl	801e774 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b0ba:	69bb      	ldr	r3, [r7, #24]
 801b0bc:	685b      	ldr	r3, [r3, #4]
 801b0be:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b0c0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801b0c2:	4618      	mov	r0, r3
 801b0c4:	f7f6 fe82 	bl	8011dcc <lwip_htons>
 801b0c8:	4603      	mov	r3, r0
 801b0ca:	461a      	mov	r2, r3
 801b0cc:	697b      	ldr	r3, [r7, #20]
 801b0ce:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b0d0:	68fb      	ldr	r3, [r7, #12]
 801b0d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801b0d6:	2b06      	cmp	r3, #6
 801b0d8:	d006      	beq.n	801b0e8 <etharp_raw+0x84>
 801b0da:	4b23      	ldr	r3, [pc, #140]	; (801b168 <etharp_raw+0x104>)
 801b0dc:	f240 4269 	movw	r2, #1129	; 0x469
 801b0e0:	4925      	ldr	r1, [pc, #148]	; (801b178 <etharp_raw+0x114>)
 801b0e2:	4823      	ldr	r0, [pc, #140]	; (801b170 <etharp_raw+0x10c>)
 801b0e4:	f003 fb46 	bl	801e774 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b0e8:	697b      	ldr	r3, [r7, #20]
 801b0ea:	3308      	adds	r3, #8
 801b0ec:	2206      	movs	r2, #6
 801b0ee:	6839      	ldr	r1, [r7, #0]
 801b0f0:	4618      	mov	r0, r3
 801b0f2:	f002 fdd5 	bl	801dca0 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b0f6:	697b      	ldr	r3, [r7, #20]
 801b0f8:	3312      	adds	r3, #18
 801b0fa:	2206      	movs	r2, #6
 801b0fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801b0fe:	4618      	mov	r0, r3
 801b100:	f002 fdce 	bl	801dca0 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b104:	697b      	ldr	r3, [r7, #20]
 801b106:	330e      	adds	r3, #14
 801b108:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b10a:	6812      	ldr	r2, [r2, #0]
 801b10c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b10e:	697b      	ldr	r3, [r7, #20]
 801b110:	3318      	adds	r3, #24
 801b112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b114:	6812      	ldr	r2, [r2, #0]
 801b116:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b118:	697b      	ldr	r3, [r7, #20]
 801b11a:	2200      	movs	r2, #0
 801b11c:	701a      	strb	r2, [r3, #0]
 801b11e:	2200      	movs	r2, #0
 801b120:	f042 0201 	orr.w	r2, r2, #1
 801b124:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b126:	697b      	ldr	r3, [r7, #20]
 801b128:	2200      	movs	r2, #0
 801b12a:	f042 0208 	orr.w	r2, r2, #8
 801b12e:	709a      	strb	r2, [r3, #2]
 801b130:	2200      	movs	r2, #0
 801b132:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b134:	697b      	ldr	r3, [r7, #20]
 801b136:	2206      	movs	r2, #6
 801b138:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b13a:	697b      	ldr	r3, [r7, #20]
 801b13c:	2204      	movs	r2, #4
 801b13e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b140:	f640 0306 	movw	r3, #2054	; 0x806
 801b144:	9300      	str	r3, [sp, #0]
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	68ba      	ldr	r2, [r7, #8]
 801b14a:	69b9      	ldr	r1, [r7, #24]
 801b14c:	68f8      	ldr	r0, [r7, #12]
 801b14e:	f001 fcb9 	bl	801cac4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b152:	69b8      	ldr	r0, [r7, #24]
 801b154:	f7f8 fa2e 	bl	80135b4 <pbuf_free>
  p = NULL;
 801b158:	2300      	movs	r3, #0
 801b15a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b15c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b160:	4618      	mov	r0, r3
 801b162:	3720      	adds	r7, #32
 801b164:	46bd      	mov	sp, r7
 801b166:	bd80      	pop	{r7, pc}
 801b168:	0802404c 	.word	0x0802404c
 801b16c:	0802419c 	.word	0x0802419c
 801b170:	080240c4 	.word	0x080240c4
 801b174:	0802424c 	.word	0x0802424c
 801b178:	08024280 	.word	0x08024280

0801b17c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b17c:	b580      	push	{r7, lr}
 801b17e:	b088      	sub	sp, #32
 801b180:	af04      	add	r7, sp, #16
 801b182:	60f8      	str	r0, [r7, #12]
 801b184:	60b9      	str	r1, [r7, #8]
 801b186:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b18e:	68fb      	ldr	r3, [r7, #12]
 801b190:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801b194:	68fb      	ldr	r3, [r7, #12]
 801b196:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b198:	2201      	movs	r2, #1
 801b19a:	9203      	str	r2, [sp, #12]
 801b19c:	68ba      	ldr	r2, [r7, #8]
 801b19e:	9202      	str	r2, [sp, #8]
 801b1a0:	4a06      	ldr	r2, [pc, #24]	; (801b1bc <etharp_request_dst+0x40>)
 801b1a2:	9201      	str	r2, [sp, #4]
 801b1a4:	9300      	str	r3, [sp, #0]
 801b1a6:	4603      	mov	r3, r0
 801b1a8:	687a      	ldr	r2, [r7, #4]
 801b1aa:	68f8      	ldr	r0, [r7, #12]
 801b1ac:	f7ff ff5a 	bl	801b064 <etharp_raw>
 801b1b0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b1b2:	4618      	mov	r0, r3
 801b1b4:	3710      	adds	r7, #16
 801b1b6:	46bd      	mov	sp, r7
 801b1b8:	bd80      	pop	{r7, pc}
 801b1ba:	bf00      	nop
 801b1bc:	080248d8 	.word	0x080248d8

0801b1c0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b1c0:	b580      	push	{r7, lr}
 801b1c2:	b082      	sub	sp, #8
 801b1c4:	af00      	add	r7, sp, #0
 801b1c6:	6078      	str	r0, [r7, #4]
 801b1c8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b1ca:	4a05      	ldr	r2, [pc, #20]	; (801b1e0 <etharp_request+0x20>)
 801b1cc:	6839      	ldr	r1, [r7, #0]
 801b1ce:	6878      	ldr	r0, [r7, #4]
 801b1d0:	f7ff ffd4 	bl	801b17c <etharp_request_dst>
 801b1d4:	4603      	mov	r3, r0
}
 801b1d6:	4618      	mov	r0, r3
 801b1d8:	3708      	adds	r7, #8
 801b1da:	46bd      	mov	sp, r7
 801b1dc:	bd80      	pop	{r7, pc}
 801b1de:	bf00      	nop
 801b1e0:	080248d0 	.word	0x080248d0

0801b1e4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b1e4:	b580      	push	{r7, lr}
 801b1e6:	b08e      	sub	sp, #56	; 0x38
 801b1e8:	af04      	add	r7, sp, #16
 801b1ea:	6078      	str	r0, [r7, #4]
 801b1ec:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b1ee:	4b79      	ldr	r3, [pc, #484]	; (801b3d4 <icmp_input+0x1f0>)
 801b1f0:	689b      	ldr	r3, [r3, #8]
 801b1f2:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b1f6:	781b      	ldrb	r3, [r3, #0]
 801b1f8:	f003 030f 	and.w	r3, r3, #15
 801b1fc:	b2db      	uxtb	r3, r3
 801b1fe:	009b      	lsls	r3, r3, #2
 801b200:	b2db      	uxtb	r3, r3
 801b202:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801b204:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b206:	2b13      	cmp	r3, #19
 801b208:	f240 80cd 	bls.w	801b3a6 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	895b      	ldrh	r3, [r3, #10]
 801b210:	2b03      	cmp	r3, #3
 801b212:	f240 80ca 	bls.w	801b3aa <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b216:	687b      	ldr	r3, [r7, #4]
 801b218:	685b      	ldr	r3, [r3, #4]
 801b21a:	781b      	ldrb	r3, [r3, #0]
 801b21c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b220:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801b224:	2b00      	cmp	r3, #0
 801b226:	f000 80b7 	beq.w	801b398 <icmp_input+0x1b4>
 801b22a:	2b08      	cmp	r3, #8
 801b22c:	f040 80b7 	bne.w	801b39e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b230:	4b69      	ldr	r3, [pc, #420]	; (801b3d8 <icmp_input+0x1f4>)
 801b232:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b234:	4b67      	ldr	r3, [pc, #412]	; (801b3d4 <icmp_input+0x1f0>)
 801b236:	695b      	ldr	r3, [r3, #20]
 801b238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b23c:	2be0      	cmp	r3, #224	; 0xe0
 801b23e:	f000 80bb 	beq.w	801b3b8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b242:	4b64      	ldr	r3, [pc, #400]	; (801b3d4 <icmp_input+0x1f0>)
 801b244:	695b      	ldr	r3, [r3, #20]
 801b246:	4a63      	ldr	r2, [pc, #396]	; (801b3d4 <icmp_input+0x1f0>)
 801b248:	6812      	ldr	r2, [r2, #0]
 801b24a:	4611      	mov	r1, r2
 801b24c:	4618      	mov	r0, r3
 801b24e:	f000 fbed 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801b252:	4603      	mov	r3, r0
 801b254:	2b00      	cmp	r3, #0
 801b256:	f040 80b1 	bne.w	801b3bc <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	891b      	ldrh	r3, [r3, #8]
 801b25e:	2b07      	cmp	r3, #7
 801b260:	f240 80a5 	bls.w	801b3ae <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b264:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b266:	330e      	adds	r3, #14
 801b268:	4619      	mov	r1, r3
 801b26a:	6878      	ldr	r0, [r7, #4]
 801b26c:	f7f8 f90c 	bl	8013488 <pbuf_add_header>
 801b270:	4603      	mov	r3, r0
 801b272:	2b00      	cmp	r3, #0
 801b274:	d04b      	beq.n	801b30e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b276:	687b      	ldr	r3, [r7, #4]
 801b278:	891a      	ldrh	r2, [r3, #8]
 801b27a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b27c:	4413      	add	r3, r2
 801b27e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b280:	687b      	ldr	r3, [r7, #4]
 801b282:	891b      	ldrh	r3, [r3, #8]
 801b284:	8b7a      	ldrh	r2, [r7, #26]
 801b286:	429a      	cmp	r2, r3
 801b288:	f0c0 809a 	bcc.w	801b3c0 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b28c:	8b7b      	ldrh	r3, [r7, #26]
 801b28e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b292:	4619      	mov	r1, r3
 801b294:	200e      	movs	r0, #14
 801b296:	f7f7 feab 	bl	8012ff0 <pbuf_alloc>
 801b29a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b29c:	697b      	ldr	r3, [r7, #20]
 801b29e:	2b00      	cmp	r3, #0
 801b2a0:	f000 8090 	beq.w	801b3c4 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b2a4:	697b      	ldr	r3, [r7, #20]
 801b2a6:	895b      	ldrh	r3, [r3, #10]
 801b2a8:	461a      	mov	r2, r3
 801b2aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b2ac:	3308      	adds	r3, #8
 801b2ae:	429a      	cmp	r2, r3
 801b2b0:	d203      	bcs.n	801b2ba <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b2b2:	6978      	ldr	r0, [r7, #20]
 801b2b4:	f7f8 f97e 	bl	80135b4 <pbuf_free>
          goto icmperr;
 801b2b8:	e085      	b.n	801b3c6 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b2ba:	697b      	ldr	r3, [r7, #20]
 801b2bc:	685b      	ldr	r3, [r3, #4]
 801b2be:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801b2c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b2c2:	4618      	mov	r0, r3
 801b2c4:	f002 fcec 	bl	801dca0 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b2c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b2ca:	4619      	mov	r1, r3
 801b2cc:	6978      	ldr	r0, [r7, #20]
 801b2ce:	f7f8 f8eb 	bl	80134a8 <pbuf_remove_header>
 801b2d2:	4603      	mov	r3, r0
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d009      	beq.n	801b2ec <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b2d8:	4b40      	ldr	r3, [pc, #256]	; (801b3dc <icmp_input+0x1f8>)
 801b2da:	22b6      	movs	r2, #182	; 0xb6
 801b2dc:	4940      	ldr	r1, [pc, #256]	; (801b3e0 <icmp_input+0x1fc>)
 801b2de:	4841      	ldr	r0, [pc, #260]	; (801b3e4 <icmp_input+0x200>)
 801b2e0:	f003 fa48 	bl	801e774 <iprintf>
          pbuf_free(r);
 801b2e4:	6978      	ldr	r0, [r7, #20]
 801b2e6:	f7f8 f965 	bl	80135b4 <pbuf_free>
          goto icmperr;
 801b2ea:	e06c      	b.n	801b3c6 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b2ec:	6879      	ldr	r1, [r7, #4]
 801b2ee:	6978      	ldr	r0, [r7, #20]
 801b2f0:	f7f8 fa84 	bl	80137fc <pbuf_copy>
 801b2f4:	4603      	mov	r3, r0
 801b2f6:	2b00      	cmp	r3, #0
 801b2f8:	d003      	beq.n	801b302 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b2fa:	6978      	ldr	r0, [r7, #20]
 801b2fc:	f7f8 f95a 	bl	80135b4 <pbuf_free>
          goto icmperr;
 801b300:	e061      	b.n	801b3c6 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b302:	6878      	ldr	r0, [r7, #4]
 801b304:	f7f8 f956 	bl	80135b4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b308:	697b      	ldr	r3, [r7, #20]
 801b30a:	607b      	str	r3, [r7, #4]
 801b30c:	e00f      	b.n	801b32e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b30e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b310:	330e      	adds	r3, #14
 801b312:	4619      	mov	r1, r3
 801b314:	6878      	ldr	r0, [r7, #4]
 801b316:	f7f8 f8c7 	bl	80134a8 <pbuf_remove_header>
 801b31a:	4603      	mov	r3, r0
 801b31c:	2b00      	cmp	r3, #0
 801b31e:	d006      	beq.n	801b32e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b320:	4b2e      	ldr	r3, [pc, #184]	; (801b3dc <icmp_input+0x1f8>)
 801b322:	22c7      	movs	r2, #199	; 0xc7
 801b324:	4930      	ldr	r1, [pc, #192]	; (801b3e8 <icmp_input+0x204>)
 801b326:	482f      	ldr	r0, [pc, #188]	; (801b3e4 <icmp_input+0x200>)
 801b328:	f003 fa24 	bl	801e774 <iprintf>
          goto icmperr;
 801b32c:	e04b      	b.n	801b3c6 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b32e:	687b      	ldr	r3, [r7, #4]
 801b330:	685b      	ldr	r3, [r3, #4]
 801b332:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b334:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b336:	4619      	mov	r1, r3
 801b338:	6878      	ldr	r0, [r7, #4]
 801b33a:	f7f8 f8a5 	bl	8013488 <pbuf_add_header>
 801b33e:	4603      	mov	r3, r0
 801b340:	2b00      	cmp	r3, #0
 801b342:	d12b      	bne.n	801b39c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b344:	687b      	ldr	r3, [r7, #4]
 801b346:	685b      	ldr	r3, [r3, #4]
 801b348:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b34a:	69fb      	ldr	r3, [r7, #28]
 801b34c:	681a      	ldr	r2, [r3, #0]
 801b34e:	68fb      	ldr	r3, [r7, #12]
 801b350:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b352:	4b20      	ldr	r3, [pc, #128]	; (801b3d4 <icmp_input+0x1f0>)
 801b354:	691a      	ldr	r2, [r3, #16]
 801b356:	68fb      	ldr	r3, [r7, #12]
 801b358:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b35a:	693b      	ldr	r3, [r7, #16]
 801b35c:	2200      	movs	r2, #0
 801b35e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b360:	693b      	ldr	r3, [r7, #16]
 801b362:	2200      	movs	r2, #0
 801b364:	709a      	strb	r2, [r3, #2]
 801b366:	2200      	movs	r2, #0
 801b368:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b36a:	68fb      	ldr	r3, [r7, #12]
 801b36c:	22ff      	movs	r2, #255	; 0xff
 801b36e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b370:	68fb      	ldr	r3, [r7, #12]
 801b372:	2200      	movs	r2, #0
 801b374:	729a      	strb	r2, [r3, #10]
 801b376:	2200      	movs	r2, #0
 801b378:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b37a:	683b      	ldr	r3, [r7, #0]
 801b37c:	9302      	str	r3, [sp, #8]
 801b37e:	2301      	movs	r3, #1
 801b380:	9301      	str	r3, [sp, #4]
 801b382:	2300      	movs	r3, #0
 801b384:	9300      	str	r3, [sp, #0]
 801b386:	23ff      	movs	r3, #255	; 0xff
 801b388:	2200      	movs	r2, #0
 801b38a:	69f9      	ldr	r1, [r7, #28]
 801b38c:	6878      	ldr	r0, [r7, #4]
 801b38e:	f000 fa75 	bl	801b87c <ip4_output_if>
 801b392:	4603      	mov	r3, r0
 801b394:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b396:	e001      	b.n	801b39c <icmp_input+0x1b8>
      break;
 801b398:	bf00      	nop
 801b39a:	e000      	b.n	801b39e <icmp_input+0x1ba>
      break;
 801b39c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b39e:	6878      	ldr	r0, [r7, #4]
 801b3a0:	f7f8 f908 	bl	80135b4 <pbuf_free>
  return;
 801b3a4:	e013      	b.n	801b3ce <icmp_input+0x1ea>
    goto lenerr;
 801b3a6:	bf00      	nop
 801b3a8:	e002      	b.n	801b3b0 <icmp_input+0x1cc>
    goto lenerr;
 801b3aa:	bf00      	nop
 801b3ac:	e000      	b.n	801b3b0 <icmp_input+0x1cc>
        goto lenerr;
 801b3ae:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b3b0:	6878      	ldr	r0, [r7, #4]
 801b3b2:	f7f8 f8ff 	bl	80135b4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b3b6:	e00a      	b.n	801b3ce <icmp_input+0x1ea>
        goto icmperr;
 801b3b8:	bf00      	nop
 801b3ba:	e004      	b.n	801b3c6 <icmp_input+0x1e2>
        goto icmperr;
 801b3bc:	bf00      	nop
 801b3be:	e002      	b.n	801b3c6 <icmp_input+0x1e2>
          goto icmperr;
 801b3c0:	bf00      	nop
 801b3c2:	e000      	b.n	801b3c6 <icmp_input+0x1e2>
          goto icmperr;
 801b3c4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b3c6:	6878      	ldr	r0, [r7, #4]
 801b3c8:	f7f8 f8f4 	bl	80135b4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b3cc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b3ce:	3728      	adds	r7, #40	; 0x28
 801b3d0:	46bd      	mov	sp, r7
 801b3d2:	bd80      	pop	{r7, pc}
 801b3d4:	20057db0 	.word	0x20057db0
 801b3d8:	20057dc4 	.word	0x20057dc4
 801b3dc:	080242c4 	.word	0x080242c4
 801b3e0:	080242fc 	.word	0x080242fc
 801b3e4:	08024334 	.word	0x08024334
 801b3e8:	0802435c 	.word	0x0802435c

0801b3ec <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b3ec:	b580      	push	{r7, lr}
 801b3ee:	b082      	sub	sp, #8
 801b3f0:	af00      	add	r7, sp, #0
 801b3f2:	6078      	str	r0, [r7, #4]
 801b3f4:	460b      	mov	r3, r1
 801b3f6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b3f8:	78fb      	ldrb	r3, [r7, #3]
 801b3fa:	461a      	mov	r2, r3
 801b3fc:	2103      	movs	r1, #3
 801b3fe:	6878      	ldr	r0, [r7, #4]
 801b400:	f000 f814 	bl	801b42c <icmp_send_response>
}
 801b404:	bf00      	nop
 801b406:	3708      	adds	r7, #8
 801b408:	46bd      	mov	sp, r7
 801b40a:	bd80      	pop	{r7, pc}

0801b40c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b40c:	b580      	push	{r7, lr}
 801b40e:	b082      	sub	sp, #8
 801b410:	af00      	add	r7, sp, #0
 801b412:	6078      	str	r0, [r7, #4]
 801b414:	460b      	mov	r3, r1
 801b416:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b418:	78fb      	ldrb	r3, [r7, #3]
 801b41a:	461a      	mov	r2, r3
 801b41c:	210b      	movs	r1, #11
 801b41e:	6878      	ldr	r0, [r7, #4]
 801b420:	f000 f804 	bl	801b42c <icmp_send_response>
}
 801b424:	bf00      	nop
 801b426:	3708      	adds	r7, #8
 801b428:	46bd      	mov	sp, r7
 801b42a:	bd80      	pop	{r7, pc}

0801b42c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b42c:	b580      	push	{r7, lr}
 801b42e:	b08c      	sub	sp, #48	; 0x30
 801b430:	af04      	add	r7, sp, #16
 801b432:	6078      	str	r0, [r7, #4]
 801b434:	460b      	mov	r3, r1
 801b436:	70fb      	strb	r3, [r7, #3]
 801b438:	4613      	mov	r3, r2
 801b43a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801b43c:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b440:	2124      	movs	r1, #36	; 0x24
 801b442:	2022      	movs	r0, #34	; 0x22
 801b444:	f7f7 fdd4 	bl	8012ff0 <pbuf_alloc>
 801b448:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801b44a:	69fb      	ldr	r3, [r7, #28]
 801b44c:	2b00      	cmp	r3, #0
 801b44e:	d04c      	beq.n	801b4ea <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801b450:	69fb      	ldr	r3, [r7, #28]
 801b452:	895b      	ldrh	r3, [r3, #10]
 801b454:	2b23      	cmp	r3, #35	; 0x23
 801b456:	d806      	bhi.n	801b466 <icmp_send_response+0x3a>
 801b458:	4b26      	ldr	r3, [pc, #152]	; (801b4f4 <icmp_send_response+0xc8>)
 801b45a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801b45e:	4926      	ldr	r1, [pc, #152]	; (801b4f8 <icmp_send_response+0xcc>)
 801b460:	4826      	ldr	r0, [pc, #152]	; (801b4fc <icmp_send_response+0xd0>)
 801b462:	f003 f987 	bl	801e774 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801b466:	687b      	ldr	r3, [r7, #4]
 801b468:	685b      	ldr	r3, [r3, #4]
 801b46a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801b46c:	69fb      	ldr	r3, [r7, #28]
 801b46e:	685b      	ldr	r3, [r3, #4]
 801b470:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801b472:	697b      	ldr	r3, [r7, #20]
 801b474:	78fa      	ldrb	r2, [r7, #3]
 801b476:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801b478:	697b      	ldr	r3, [r7, #20]
 801b47a:	78ba      	ldrb	r2, [r7, #2]
 801b47c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801b47e:	697b      	ldr	r3, [r7, #20]
 801b480:	2200      	movs	r2, #0
 801b482:	711a      	strb	r2, [r3, #4]
 801b484:	2200      	movs	r2, #0
 801b486:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801b488:	697b      	ldr	r3, [r7, #20]
 801b48a:	2200      	movs	r2, #0
 801b48c:	719a      	strb	r2, [r3, #6]
 801b48e:	2200      	movs	r2, #0
 801b490:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801b492:	69fb      	ldr	r3, [r7, #28]
 801b494:	685b      	ldr	r3, [r3, #4]
 801b496:	f103 0008 	add.w	r0, r3, #8
 801b49a:	687b      	ldr	r3, [r7, #4]
 801b49c:	685b      	ldr	r3, [r3, #4]
 801b49e:	221c      	movs	r2, #28
 801b4a0:	4619      	mov	r1, r3
 801b4a2:	f002 fbfd 	bl	801dca0 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801b4a6:	69bb      	ldr	r3, [r7, #24]
 801b4a8:	68db      	ldr	r3, [r3, #12]
 801b4aa:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801b4ac:	f107 030c 	add.w	r3, r7, #12
 801b4b0:	4618      	mov	r0, r3
 801b4b2:	f000 f825 	bl	801b500 <ip4_route>
 801b4b6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801b4b8:	693b      	ldr	r3, [r7, #16]
 801b4ba:	2b00      	cmp	r3, #0
 801b4bc:	d011      	beq.n	801b4e2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801b4be:	697b      	ldr	r3, [r7, #20]
 801b4c0:	2200      	movs	r2, #0
 801b4c2:	709a      	strb	r2, [r3, #2]
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801b4c8:	f107 020c 	add.w	r2, r7, #12
 801b4cc:	693b      	ldr	r3, [r7, #16]
 801b4ce:	9302      	str	r3, [sp, #8]
 801b4d0:	2301      	movs	r3, #1
 801b4d2:	9301      	str	r3, [sp, #4]
 801b4d4:	2300      	movs	r3, #0
 801b4d6:	9300      	str	r3, [sp, #0]
 801b4d8:	23ff      	movs	r3, #255	; 0xff
 801b4da:	2100      	movs	r1, #0
 801b4dc:	69f8      	ldr	r0, [r7, #28]
 801b4de:	f000 f9cd 	bl	801b87c <ip4_output_if>
  }
  pbuf_free(q);
 801b4e2:	69f8      	ldr	r0, [r7, #28]
 801b4e4:	f7f8 f866 	bl	80135b4 <pbuf_free>
 801b4e8:	e000      	b.n	801b4ec <icmp_send_response+0xc0>
    return;
 801b4ea:	bf00      	nop
}
 801b4ec:	3720      	adds	r7, #32
 801b4ee:	46bd      	mov	sp, r7
 801b4f0:	bd80      	pop	{r7, pc}
 801b4f2:	bf00      	nop
 801b4f4:	080242c4 	.word	0x080242c4
 801b4f8:	08024390 	.word	0x08024390
 801b4fc:	08024334 	.word	0x08024334

0801b500 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801b500:	b480      	push	{r7}
 801b502:	b085      	sub	sp, #20
 801b504:	af00      	add	r7, sp, #0
 801b506:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b508:	4b33      	ldr	r3, [pc, #204]	; (801b5d8 <ip4_route+0xd8>)
 801b50a:	681b      	ldr	r3, [r3, #0]
 801b50c:	60fb      	str	r3, [r7, #12]
 801b50e:	e036      	b.n	801b57e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b510:	68fb      	ldr	r3, [r7, #12]
 801b512:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b516:	f003 0301 	and.w	r3, r3, #1
 801b51a:	b2db      	uxtb	r3, r3
 801b51c:	2b00      	cmp	r3, #0
 801b51e:	d02b      	beq.n	801b578 <ip4_route+0x78>
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b526:	089b      	lsrs	r3, r3, #2
 801b528:	f003 0301 	and.w	r3, r3, #1
 801b52c:	b2db      	uxtb	r3, r3
 801b52e:	2b00      	cmp	r3, #0
 801b530:	d022      	beq.n	801b578 <ip4_route+0x78>
 801b532:	68fb      	ldr	r3, [r7, #12]
 801b534:	3304      	adds	r3, #4
 801b536:	681b      	ldr	r3, [r3, #0]
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d01d      	beq.n	801b578 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b53c:	687b      	ldr	r3, [r7, #4]
 801b53e:	681a      	ldr	r2, [r3, #0]
 801b540:	68fb      	ldr	r3, [r7, #12]
 801b542:	3304      	adds	r3, #4
 801b544:	681b      	ldr	r3, [r3, #0]
 801b546:	405a      	eors	r2, r3
 801b548:	68fb      	ldr	r3, [r7, #12]
 801b54a:	3308      	adds	r3, #8
 801b54c:	681b      	ldr	r3, [r3, #0]
 801b54e:	4013      	ands	r3, r2
 801b550:	2b00      	cmp	r3, #0
 801b552:	d101      	bne.n	801b558 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b554:	68fb      	ldr	r3, [r7, #12]
 801b556:	e038      	b.n	801b5ca <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b558:	68fb      	ldr	r3, [r7, #12]
 801b55a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b55e:	f003 0302 	and.w	r3, r3, #2
 801b562:	2b00      	cmp	r3, #0
 801b564:	d108      	bne.n	801b578 <ip4_route+0x78>
 801b566:	687b      	ldr	r3, [r7, #4]
 801b568:	681a      	ldr	r2, [r3, #0]
 801b56a:	68fb      	ldr	r3, [r7, #12]
 801b56c:	330c      	adds	r3, #12
 801b56e:	681b      	ldr	r3, [r3, #0]
 801b570:	429a      	cmp	r2, r3
 801b572:	d101      	bne.n	801b578 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b574:	68fb      	ldr	r3, [r7, #12]
 801b576:	e028      	b.n	801b5ca <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b578:	68fb      	ldr	r3, [r7, #12]
 801b57a:	681b      	ldr	r3, [r3, #0]
 801b57c:	60fb      	str	r3, [r7, #12]
 801b57e:	68fb      	ldr	r3, [r7, #12]
 801b580:	2b00      	cmp	r3, #0
 801b582:	d1c5      	bne.n	801b510 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b584:	4b15      	ldr	r3, [pc, #84]	; (801b5dc <ip4_route+0xdc>)
 801b586:	681b      	ldr	r3, [r3, #0]
 801b588:	2b00      	cmp	r3, #0
 801b58a:	d01a      	beq.n	801b5c2 <ip4_route+0xc2>
 801b58c:	4b13      	ldr	r3, [pc, #76]	; (801b5dc <ip4_route+0xdc>)
 801b58e:	681b      	ldr	r3, [r3, #0]
 801b590:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b594:	f003 0301 	and.w	r3, r3, #1
 801b598:	2b00      	cmp	r3, #0
 801b59a:	d012      	beq.n	801b5c2 <ip4_route+0xc2>
 801b59c:	4b0f      	ldr	r3, [pc, #60]	; (801b5dc <ip4_route+0xdc>)
 801b59e:	681b      	ldr	r3, [r3, #0]
 801b5a0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b5a4:	f003 0304 	and.w	r3, r3, #4
 801b5a8:	2b00      	cmp	r3, #0
 801b5aa:	d00a      	beq.n	801b5c2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b5ac:	4b0b      	ldr	r3, [pc, #44]	; (801b5dc <ip4_route+0xdc>)
 801b5ae:	681b      	ldr	r3, [r3, #0]
 801b5b0:	3304      	adds	r3, #4
 801b5b2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b5b4:	2b00      	cmp	r3, #0
 801b5b6:	d004      	beq.n	801b5c2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b5b8:	687b      	ldr	r3, [r7, #4]
 801b5ba:	681b      	ldr	r3, [r3, #0]
 801b5bc:	b2db      	uxtb	r3, r3
 801b5be:	2b7f      	cmp	r3, #127	; 0x7f
 801b5c0:	d101      	bne.n	801b5c6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b5c2:	2300      	movs	r3, #0
 801b5c4:	e001      	b.n	801b5ca <ip4_route+0xca>
  }

  return netif_default;
 801b5c6:	4b05      	ldr	r3, [pc, #20]	; (801b5dc <ip4_route+0xdc>)
 801b5c8:	681b      	ldr	r3, [r3, #0]
}
 801b5ca:	4618      	mov	r0, r3
 801b5cc:	3714      	adds	r7, #20
 801b5ce:	46bd      	mov	sp, r7
 801b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5d4:	4770      	bx	lr
 801b5d6:	bf00      	nop
 801b5d8:	200790e8 	.word	0x200790e8
 801b5dc:	200790ec 	.word	0x200790ec

0801b5e0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b5e0:	b580      	push	{r7, lr}
 801b5e2:	b082      	sub	sp, #8
 801b5e4:	af00      	add	r7, sp, #0
 801b5e6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b5e8:	687b      	ldr	r3, [r7, #4]
 801b5ea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b5ee:	f003 0301 	and.w	r3, r3, #1
 801b5f2:	b2db      	uxtb	r3, r3
 801b5f4:	2b00      	cmp	r3, #0
 801b5f6:	d016      	beq.n	801b626 <ip4_input_accept+0x46>
 801b5f8:	687b      	ldr	r3, [r7, #4]
 801b5fa:	3304      	adds	r3, #4
 801b5fc:	681b      	ldr	r3, [r3, #0]
 801b5fe:	2b00      	cmp	r3, #0
 801b600:	d011      	beq.n	801b626 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b602:	4b0b      	ldr	r3, [pc, #44]	; (801b630 <ip4_input_accept+0x50>)
 801b604:	695a      	ldr	r2, [r3, #20]
 801b606:	687b      	ldr	r3, [r7, #4]
 801b608:	3304      	adds	r3, #4
 801b60a:	681b      	ldr	r3, [r3, #0]
 801b60c:	429a      	cmp	r2, r3
 801b60e:	d008      	beq.n	801b622 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b610:	4b07      	ldr	r3, [pc, #28]	; (801b630 <ip4_input_accept+0x50>)
 801b612:	695b      	ldr	r3, [r3, #20]
 801b614:	6879      	ldr	r1, [r7, #4]
 801b616:	4618      	mov	r0, r3
 801b618:	f000 fa08 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801b61c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b61e:	2b00      	cmp	r3, #0
 801b620:	d001      	beq.n	801b626 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b622:	2301      	movs	r3, #1
 801b624:	e000      	b.n	801b628 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b626:	2300      	movs	r3, #0
}
 801b628:	4618      	mov	r0, r3
 801b62a:	3708      	adds	r7, #8
 801b62c:	46bd      	mov	sp, r7
 801b62e:	bd80      	pop	{r7, pc}
 801b630:	20057db0 	.word	0x20057db0

0801b634 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b634:	b580      	push	{r7, lr}
 801b636:	b086      	sub	sp, #24
 801b638:	af00      	add	r7, sp, #0
 801b63a:	6078      	str	r0, [r7, #4]
 801b63c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b63e:	687b      	ldr	r3, [r7, #4]
 801b640:	685b      	ldr	r3, [r3, #4]
 801b642:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801b644:	697b      	ldr	r3, [r7, #20]
 801b646:	781b      	ldrb	r3, [r3, #0]
 801b648:	091b      	lsrs	r3, r3, #4
 801b64a:	b2db      	uxtb	r3, r3
 801b64c:	2b04      	cmp	r3, #4
 801b64e:	d004      	beq.n	801b65a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b650:	6878      	ldr	r0, [r7, #4]
 801b652:	f7f7 ffaf 	bl	80135b4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b656:	2300      	movs	r3, #0
 801b658:	e107      	b.n	801b86a <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b65a:	697b      	ldr	r3, [r7, #20]
 801b65c:	781b      	ldrb	r3, [r3, #0]
 801b65e:	f003 030f 	and.w	r3, r3, #15
 801b662:	b2db      	uxtb	r3, r3
 801b664:	009b      	lsls	r3, r3, #2
 801b666:	b2db      	uxtb	r3, r3
 801b668:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b66a:	697b      	ldr	r3, [r7, #20]
 801b66c:	885b      	ldrh	r3, [r3, #2]
 801b66e:	b29b      	uxth	r3, r3
 801b670:	4618      	mov	r0, r3
 801b672:	f7f6 fbab 	bl	8011dcc <lwip_htons>
 801b676:	4603      	mov	r3, r0
 801b678:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b67a:	687b      	ldr	r3, [r7, #4]
 801b67c:	891b      	ldrh	r3, [r3, #8]
 801b67e:	89ba      	ldrh	r2, [r7, #12]
 801b680:	429a      	cmp	r2, r3
 801b682:	d204      	bcs.n	801b68e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801b684:	89bb      	ldrh	r3, [r7, #12]
 801b686:	4619      	mov	r1, r3
 801b688:	6878      	ldr	r0, [r7, #4]
 801b68a:	f7f7 fe0f 	bl	80132ac <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b68e:	687b      	ldr	r3, [r7, #4]
 801b690:	895b      	ldrh	r3, [r3, #10]
 801b692:	89fa      	ldrh	r2, [r7, #14]
 801b694:	429a      	cmp	r2, r3
 801b696:	d807      	bhi.n	801b6a8 <ip4_input+0x74>
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	891b      	ldrh	r3, [r3, #8]
 801b69c:	89ba      	ldrh	r2, [r7, #12]
 801b69e:	429a      	cmp	r2, r3
 801b6a0:	d802      	bhi.n	801b6a8 <ip4_input+0x74>
 801b6a2:	89fb      	ldrh	r3, [r7, #14]
 801b6a4:	2b13      	cmp	r3, #19
 801b6a6:	d804      	bhi.n	801b6b2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b6a8:	6878      	ldr	r0, [r7, #4]
 801b6aa:	f7f7 ff83 	bl	80135b4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b6ae:	2300      	movs	r3, #0
 801b6b0:	e0db      	b.n	801b86a <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b6b2:	697b      	ldr	r3, [r7, #20]
 801b6b4:	691b      	ldr	r3, [r3, #16]
 801b6b6:	4a6f      	ldr	r2, [pc, #444]	; (801b874 <ip4_input+0x240>)
 801b6b8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b6ba:	697b      	ldr	r3, [r7, #20]
 801b6bc:	68db      	ldr	r3, [r3, #12]
 801b6be:	4a6d      	ldr	r2, [pc, #436]	; (801b874 <ip4_input+0x240>)
 801b6c0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b6c2:	4b6c      	ldr	r3, [pc, #432]	; (801b874 <ip4_input+0x240>)
 801b6c4:	695b      	ldr	r3, [r3, #20]
 801b6c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b6ca:	2be0      	cmp	r3, #224	; 0xe0
 801b6cc:	d112      	bne.n	801b6f4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b6ce:	683b      	ldr	r3, [r7, #0]
 801b6d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b6d4:	f003 0301 	and.w	r3, r3, #1
 801b6d8:	b2db      	uxtb	r3, r3
 801b6da:	2b00      	cmp	r3, #0
 801b6dc:	d007      	beq.n	801b6ee <ip4_input+0xba>
 801b6de:	683b      	ldr	r3, [r7, #0]
 801b6e0:	3304      	adds	r3, #4
 801b6e2:	681b      	ldr	r3, [r3, #0]
 801b6e4:	2b00      	cmp	r3, #0
 801b6e6:	d002      	beq.n	801b6ee <ip4_input+0xba>
      netif = inp;
 801b6e8:	683b      	ldr	r3, [r7, #0]
 801b6ea:	613b      	str	r3, [r7, #16]
 801b6ec:	e02a      	b.n	801b744 <ip4_input+0x110>
    } else {
      netif = NULL;
 801b6ee:	2300      	movs	r3, #0
 801b6f0:	613b      	str	r3, [r7, #16]
 801b6f2:	e027      	b.n	801b744 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b6f4:	6838      	ldr	r0, [r7, #0]
 801b6f6:	f7ff ff73 	bl	801b5e0 <ip4_input_accept>
 801b6fa:	4603      	mov	r3, r0
 801b6fc:	2b00      	cmp	r3, #0
 801b6fe:	d002      	beq.n	801b706 <ip4_input+0xd2>
      netif = inp;
 801b700:	683b      	ldr	r3, [r7, #0]
 801b702:	613b      	str	r3, [r7, #16]
 801b704:	e01e      	b.n	801b744 <ip4_input+0x110>
    } else {
      netif = NULL;
 801b706:	2300      	movs	r3, #0
 801b708:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b70a:	4b5a      	ldr	r3, [pc, #360]	; (801b874 <ip4_input+0x240>)
 801b70c:	695b      	ldr	r3, [r3, #20]
 801b70e:	b2db      	uxtb	r3, r3
 801b710:	2b7f      	cmp	r3, #127	; 0x7f
 801b712:	d017      	beq.n	801b744 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b714:	4b58      	ldr	r3, [pc, #352]	; (801b878 <ip4_input+0x244>)
 801b716:	681b      	ldr	r3, [r3, #0]
 801b718:	613b      	str	r3, [r7, #16]
 801b71a:	e00e      	b.n	801b73a <ip4_input+0x106>
          if (netif == inp) {
 801b71c:	693a      	ldr	r2, [r7, #16]
 801b71e:	683b      	ldr	r3, [r7, #0]
 801b720:	429a      	cmp	r2, r3
 801b722:	d006      	beq.n	801b732 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b724:	6938      	ldr	r0, [r7, #16]
 801b726:	f7ff ff5b 	bl	801b5e0 <ip4_input_accept>
 801b72a:	4603      	mov	r3, r0
 801b72c:	2b00      	cmp	r3, #0
 801b72e:	d108      	bne.n	801b742 <ip4_input+0x10e>
 801b730:	e000      	b.n	801b734 <ip4_input+0x100>
            continue;
 801b732:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b734:	693b      	ldr	r3, [r7, #16]
 801b736:	681b      	ldr	r3, [r3, #0]
 801b738:	613b      	str	r3, [r7, #16]
 801b73a:	693b      	ldr	r3, [r7, #16]
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	d1ed      	bne.n	801b71c <ip4_input+0xe8>
 801b740:	e000      	b.n	801b744 <ip4_input+0x110>
            break;
 801b742:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b744:	4b4b      	ldr	r3, [pc, #300]	; (801b874 <ip4_input+0x240>)
 801b746:	691b      	ldr	r3, [r3, #16]
 801b748:	6839      	ldr	r1, [r7, #0]
 801b74a:	4618      	mov	r0, r3
 801b74c:	f000 f96e 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801b750:	4603      	mov	r3, r0
 801b752:	2b00      	cmp	r3, #0
 801b754:	d105      	bne.n	801b762 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b756:	4b47      	ldr	r3, [pc, #284]	; (801b874 <ip4_input+0x240>)
 801b758:	691b      	ldr	r3, [r3, #16]
 801b75a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b75e:	2be0      	cmp	r3, #224	; 0xe0
 801b760:	d104      	bne.n	801b76c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b762:	6878      	ldr	r0, [r7, #4]
 801b764:	f7f7 ff26 	bl	80135b4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b768:	2300      	movs	r3, #0
 801b76a:	e07e      	b.n	801b86a <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b76c:	693b      	ldr	r3, [r7, #16]
 801b76e:	2b00      	cmp	r3, #0
 801b770:	d104      	bne.n	801b77c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b772:	6878      	ldr	r0, [r7, #4]
 801b774:	f7f7 ff1e 	bl	80135b4 <pbuf_free>
    return ERR_OK;
 801b778:	2300      	movs	r3, #0
 801b77a:	e076      	b.n	801b86a <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b77c:	697b      	ldr	r3, [r7, #20]
 801b77e:	88db      	ldrh	r3, [r3, #6]
 801b780:	b29b      	uxth	r3, r3
 801b782:	461a      	mov	r2, r3
 801b784:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801b788:	4013      	ands	r3, r2
 801b78a:	2b00      	cmp	r3, #0
 801b78c:	d00b      	beq.n	801b7a6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b78e:	6878      	ldr	r0, [r7, #4]
 801b790:	f000 fdd0 	bl	801c334 <ip4_reass>
 801b794:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d101      	bne.n	801b7a0 <ip4_input+0x16c>
      return ERR_OK;
 801b79c:	2300      	movs	r3, #0
 801b79e:	e064      	b.n	801b86a <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	685b      	ldr	r3, [r3, #4]
 801b7a4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b7a6:	4a33      	ldr	r2, [pc, #204]	; (801b874 <ip4_input+0x240>)
 801b7a8:	693b      	ldr	r3, [r7, #16]
 801b7aa:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b7ac:	4a31      	ldr	r2, [pc, #196]	; (801b874 <ip4_input+0x240>)
 801b7ae:	683b      	ldr	r3, [r7, #0]
 801b7b0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b7b2:	4a30      	ldr	r2, [pc, #192]	; (801b874 <ip4_input+0x240>)
 801b7b4:	697b      	ldr	r3, [r7, #20]
 801b7b6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b7b8:	697b      	ldr	r3, [r7, #20]
 801b7ba:	781b      	ldrb	r3, [r3, #0]
 801b7bc:	f003 030f 	and.w	r3, r3, #15
 801b7c0:	b2db      	uxtb	r3, r3
 801b7c2:	009b      	lsls	r3, r3, #2
 801b7c4:	b2db      	uxtb	r3, r3
 801b7c6:	b29a      	uxth	r2, r3
 801b7c8:	4b2a      	ldr	r3, [pc, #168]	; (801b874 <ip4_input+0x240>)
 801b7ca:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b7cc:	89fb      	ldrh	r3, [r7, #14]
 801b7ce:	4619      	mov	r1, r3
 801b7d0:	6878      	ldr	r0, [r7, #4]
 801b7d2:	f7f7 fe69 	bl	80134a8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b7d6:	697b      	ldr	r3, [r7, #20]
 801b7d8:	7a5b      	ldrb	r3, [r3, #9]
 801b7da:	2b11      	cmp	r3, #17
 801b7dc:	d006      	beq.n	801b7ec <ip4_input+0x1b8>
 801b7de:	2b11      	cmp	r3, #17
 801b7e0:	dc13      	bgt.n	801b80a <ip4_input+0x1d6>
 801b7e2:	2b01      	cmp	r3, #1
 801b7e4:	d00c      	beq.n	801b800 <ip4_input+0x1cc>
 801b7e6:	2b06      	cmp	r3, #6
 801b7e8:	d005      	beq.n	801b7f6 <ip4_input+0x1c2>
 801b7ea:	e00e      	b.n	801b80a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b7ec:	6839      	ldr	r1, [r7, #0]
 801b7ee:	6878      	ldr	r0, [r7, #4]
 801b7f0:	f7fe fc68 	bl	801a0c4 <udp_input>
        break;
 801b7f4:	e026      	b.n	801b844 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b7f6:	6839      	ldr	r1, [r7, #0]
 801b7f8:	6878      	ldr	r0, [r7, #4]
 801b7fa:	f7fa f81f 	bl	801583c <tcp_input>
        break;
 801b7fe:	e021      	b.n	801b844 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b800:	6839      	ldr	r1, [r7, #0]
 801b802:	6878      	ldr	r0, [r7, #4]
 801b804:	f7ff fcee 	bl	801b1e4 <icmp_input>
        break;
 801b808:	e01c      	b.n	801b844 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b80a:	4b1a      	ldr	r3, [pc, #104]	; (801b874 <ip4_input+0x240>)
 801b80c:	695b      	ldr	r3, [r3, #20]
 801b80e:	6939      	ldr	r1, [r7, #16]
 801b810:	4618      	mov	r0, r3
 801b812:	f000 f90b 	bl	801ba2c <ip4_addr_isbroadcast_u32>
 801b816:	4603      	mov	r3, r0
 801b818:	2b00      	cmp	r3, #0
 801b81a:	d10f      	bne.n	801b83c <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b81c:	4b15      	ldr	r3, [pc, #84]	; (801b874 <ip4_input+0x240>)
 801b81e:	695b      	ldr	r3, [r3, #20]
 801b820:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b824:	2be0      	cmp	r3, #224	; 0xe0
 801b826:	d009      	beq.n	801b83c <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b828:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801b82c:	4619      	mov	r1, r3
 801b82e:	6878      	ldr	r0, [r7, #4]
 801b830:	f7f7 fead 	bl	801358e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b834:	2102      	movs	r1, #2
 801b836:	6878      	ldr	r0, [r7, #4]
 801b838:	f7ff fdd8 	bl	801b3ec <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b83c:	6878      	ldr	r0, [r7, #4]
 801b83e:	f7f7 feb9 	bl	80135b4 <pbuf_free>
        break;
 801b842:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b844:	4b0b      	ldr	r3, [pc, #44]	; (801b874 <ip4_input+0x240>)
 801b846:	2200      	movs	r2, #0
 801b848:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b84a:	4b0a      	ldr	r3, [pc, #40]	; (801b874 <ip4_input+0x240>)
 801b84c:	2200      	movs	r2, #0
 801b84e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b850:	4b08      	ldr	r3, [pc, #32]	; (801b874 <ip4_input+0x240>)
 801b852:	2200      	movs	r2, #0
 801b854:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b856:	4b07      	ldr	r3, [pc, #28]	; (801b874 <ip4_input+0x240>)
 801b858:	2200      	movs	r2, #0
 801b85a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b85c:	4b05      	ldr	r3, [pc, #20]	; (801b874 <ip4_input+0x240>)
 801b85e:	2200      	movs	r2, #0
 801b860:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b862:	4b04      	ldr	r3, [pc, #16]	; (801b874 <ip4_input+0x240>)
 801b864:	2200      	movs	r2, #0
 801b866:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b868:	2300      	movs	r3, #0
}
 801b86a:	4618      	mov	r0, r3
 801b86c:	3718      	adds	r7, #24
 801b86e:	46bd      	mov	sp, r7
 801b870:	bd80      	pop	{r7, pc}
 801b872:	bf00      	nop
 801b874:	20057db0 	.word	0x20057db0
 801b878:	200790e8 	.word	0x200790e8

0801b87c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b87c:	b580      	push	{r7, lr}
 801b87e:	b08a      	sub	sp, #40	; 0x28
 801b880:	af04      	add	r7, sp, #16
 801b882:	60f8      	str	r0, [r7, #12]
 801b884:	60b9      	str	r1, [r7, #8]
 801b886:	607a      	str	r2, [r7, #4]
 801b888:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b88a:	68bb      	ldr	r3, [r7, #8]
 801b88c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b88e:	687b      	ldr	r3, [r7, #4]
 801b890:	2b00      	cmp	r3, #0
 801b892:	d009      	beq.n	801b8a8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b894:	68bb      	ldr	r3, [r7, #8]
 801b896:	2b00      	cmp	r3, #0
 801b898:	d003      	beq.n	801b8a2 <ip4_output_if+0x26>
 801b89a:	68bb      	ldr	r3, [r7, #8]
 801b89c:	681b      	ldr	r3, [r3, #0]
 801b89e:	2b00      	cmp	r3, #0
 801b8a0:	d102      	bne.n	801b8a8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b8a4:	3304      	adds	r3, #4
 801b8a6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b8a8:	78fa      	ldrb	r2, [r7, #3]
 801b8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b8ac:	9302      	str	r3, [sp, #8]
 801b8ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801b8b2:	9301      	str	r3, [sp, #4]
 801b8b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b8b8:	9300      	str	r3, [sp, #0]
 801b8ba:	4613      	mov	r3, r2
 801b8bc:	687a      	ldr	r2, [r7, #4]
 801b8be:	6979      	ldr	r1, [r7, #20]
 801b8c0:	68f8      	ldr	r0, [r7, #12]
 801b8c2:	f000 f805 	bl	801b8d0 <ip4_output_if_src>
 801b8c6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b8c8:	4618      	mov	r0, r3
 801b8ca:	3718      	adds	r7, #24
 801b8cc:	46bd      	mov	sp, r7
 801b8ce:	bd80      	pop	{r7, pc}

0801b8d0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b8d0:	b580      	push	{r7, lr}
 801b8d2:	b088      	sub	sp, #32
 801b8d4:	af00      	add	r7, sp, #0
 801b8d6:	60f8      	str	r0, [r7, #12]
 801b8d8:	60b9      	str	r1, [r7, #8]
 801b8da:	607a      	str	r2, [r7, #4]
 801b8dc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b8de:	68fb      	ldr	r3, [r7, #12]
 801b8e0:	7b9b      	ldrb	r3, [r3, #14]
 801b8e2:	2b01      	cmp	r3, #1
 801b8e4:	d006      	beq.n	801b8f4 <ip4_output_if_src+0x24>
 801b8e6:	4b4b      	ldr	r3, [pc, #300]	; (801ba14 <ip4_output_if_src+0x144>)
 801b8e8:	f44f 7255 	mov.w	r2, #852	; 0x354
 801b8ec:	494a      	ldr	r1, [pc, #296]	; (801ba18 <ip4_output_if_src+0x148>)
 801b8ee:	484b      	ldr	r0, [pc, #300]	; (801ba1c <ip4_output_if_src+0x14c>)
 801b8f0:	f002 ff40 	bl	801e774 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b8f4:	687b      	ldr	r3, [r7, #4]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d060      	beq.n	801b9bc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b8fa:	2314      	movs	r3, #20
 801b8fc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b8fe:	2114      	movs	r1, #20
 801b900:	68f8      	ldr	r0, [r7, #12]
 801b902:	f7f7 fdc1 	bl	8013488 <pbuf_add_header>
 801b906:	4603      	mov	r3, r0
 801b908:	2b00      	cmp	r3, #0
 801b90a:	d002      	beq.n	801b912 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b90c:	f06f 0301 	mvn.w	r3, #1
 801b910:	e07c      	b.n	801ba0c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b912:	68fb      	ldr	r3, [r7, #12]
 801b914:	685b      	ldr	r3, [r3, #4]
 801b916:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b918:	68fb      	ldr	r3, [r7, #12]
 801b91a:	895b      	ldrh	r3, [r3, #10]
 801b91c:	2b13      	cmp	r3, #19
 801b91e:	d806      	bhi.n	801b92e <ip4_output_if_src+0x5e>
 801b920:	4b3c      	ldr	r3, [pc, #240]	; (801ba14 <ip4_output_if_src+0x144>)
 801b922:	f44f 7262 	mov.w	r2, #904	; 0x388
 801b926:	493e      	ldr	r1, [pc, #248]	; (801ba20 <ip4_output_if_src+0x150>)
 801b928:	483c      	ldr	r0, [pc, #240]	; (801ba1c <ip4_output_if_src+0x14c>)
 801b92a:	f002 ff23 	bl	801e774 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b92e:	69fb      	ldr	r3, [r7, #28]
 801b930:	78fa      	ldrb	r2, [r7, #3]
 801b932:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b934:	69fb      	ldr	r3, [r7, #28]
 801b936:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801b93a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b93c:	687b      	ldr	r3, [r7, #4]
 801b93e:	681a      	ldr	r2, [r3, #0]
 801b940:	69fb      	ldr	r3, [r7, #28]
 801b942:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b944:	8b7b      	ldrh	r3, [r7, #26]
 801b946:	089b      	lsrs	r3, r3, #2
 801b948:	b29b      	uxth	r3, r3
 801b94a:	b2db      	uxtb	r3, r3
 801b94c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b950:	b2da      	uxtb	r2, r3
 801b952:	69fb      	ldr	r3, [r7, #28]
 801b954:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b956:	69fb      	ldr	r3, [r7, #28]
 801b958:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801b95c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b95e:	68fb      	ldr	r3, [r7, #12]
 801b960:	891b      	ldrh	r3, [r3, #8]
 801b962:	4618      	mov	r0, r3
 801b964:	f7f6 fa32 	bl	8011dcc <lwip_htons>
 801b968:	4603      	mov	r3, r0
 801b96a:	461a      	mov	r2, r3
 801b96c:	69fb      	ldr	r3, [r7, #28]
 801b96e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b970:	69fb      	ldr	r3, [r7, #28]
 801b972:	2200      	movs	r2, #0
 801b974:	719a      	strb	r2, [r3, #6]
 801b976:	2200      	movs	r2, #0
 801b978:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b97a:	4b2a      	ldr	r3, [pc, #168]	; (801ba24 <ip4_output_if_src+0x154>)
 801b97c:	881b      	ldrh	r3, [r3, #0]
 801b97e:	4618      	mov	r0, r3
 801b980:	f7f6 fa24 	bl	8011dcc <lwip_htons>
 801b984:	4603      	mov	r3, r0
 801b986:	461a      	mov	r2, r3
 801b988:	69fb      	ldr	r3, [r7, #28]
 801b98a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b98c:	4b25      	ldr	r3, [pc, #148]	; (801ba24 <ip4_output_if_src+0x154>)
 801b98e:	881b      	ldrh	r3, [r3, #0]
 801b990:	3301      	adds	r3, #1
 801b992:	b29a      	uxth	r2, r3
 801b994:	4b23      	ldr	r3, [pc, #140]	; (801ba24 <ip4_output_if_src+0x154>)
 801b996:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b998:	68bb      	ldr	r3, [r7, #8]
 801b99a:	2b00      	cmp	r3, #0
 801b99c:	d104      	bne.n	801b9a8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b99e:	4b22      	ldr	r3, [pc, #136]	; (801ba28 <ip4_output_if_src+0x158>)
 801b9a0:	681a      	ldr	r2, [r3, #0]
 801b9a2:	69fb      	ldr	r3, [r7, #28]
 801b9a4:	60da      	str	r2, [r3, #12]
 801b9a6:	e003      	b.n	801b9b0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b9a8:	68bb      	ldr	r3, [r7, #8]
 801b9aa:	681a      	ldr	r2, [r3, #0]
 801b9ac:	69fb      	ldr	r3, [r7, #28]
 801b9ae:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b9b0:	69fb      	ldr	r3, [r7, #28]
 801b9b2:	2200      	movs	r2, #0
 801b9b4:	729a      	strb	r2, [r3, #10]
 801b9b6:	2200      	movs	r2, #0
 801b9b8:	72da      	strb	r2, [r3, #11]
 801b9ba:	e00f      	b.n	801b9dc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b9bc:	68fb      	ldr	r3, [r7, #12]
 801b9be:	895b      	ldrh	r3, [r3, #10]
 801b9c0:	2b13      	cmp	r3, #19
 801b9c2:	d802      	bhi.n	801b9ca <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b9c4:	f06f 0301 	mvn.w	r3, #1
 801b9c8:	e020      	b.n	801ba0c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b9ca:	68fb      	ldr	r3, [r7, #12]
 801b9cc:	685b      	ldr	r3, [r3, #4]
 801b9ce:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b9d0:	69fb      	ldr	r3, [r7, #28]
 801b9d2:	691b      	ldr	r3, [r3, #16]
 801b9d4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b9d6:	f107 0314 	add.w	r3, r7, #20
 801b9da:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b9dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b9de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	d00c      	beq.n	801b9fe <ip4_output_if_src+0x12e>
 801b9e4:	68fb      	ldr	r3, [r7, #12]
 801b9e6:	891a      	ldrh	r2, [r3, #8]
 801b9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b9ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801b9ec:	429a      	cmp	r2, r3
 801b9ee:	d906      	bls.n	801b9fe <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b9f0:	687a      	ldr	r2, [r7, #4]
 801b9f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b9f4:	68f8      	ldr	r0, [r7, #12]
 801b9f6:	f000 fe91 	bl	801c71c <ip4_frag>
 801b9fa:	4603      	mov	r3, r0
 801b9fc:	e006      	b.n	801ba0c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ba00:	695b      	ldr	r3, [r3, #20]
 801ba02:	687a      	ldr	r2, [r7, #4]
 801ba04:	68f9      	ldr	r1, [r7, #12]
 801ba06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ba08:	4798      	blx	r3
 801ba0a:	4603      	mov	r3, r0
}
 801ba0c:	4618      	mov	r0, r3
 801ba0e:	3720      	adds	r7, #32
 801ba10:	46bd      	mov	sp, r7
 801ba12:	bd80      	pop	{r7, pc}
 801ba14:	080243bc 	.word	0x080243bc
 801ba18:	080243f0 	.word	0x080243f0
 801ba1c:	080243fc 	.word	0x080243fc
 801ba20:	08024424 	.word	0x08024424
 801ba24:	20079246 	.word	0x20079246
 801ba28:	080248cc 	.word	0x080248cc

0801ba2c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801ba2c:	b480      	push	{r7}
 801ba2e:	b085      	sub	sp, #20
 801ba30:	af00      	add	r7, sp, #0
 801ba32:	6078      	str	r0, [r7, #4]
 801ba34:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ba36:	687b      	ldr	r3, [r7, #4]
 801ba38:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ba3a:	687b      	ldr	r3, [r7, #4]
 801ba3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ba40:	d002      	beq.n	801ba48 <ip4_addr_isbroadcast_u32+0x1c>
 801ba42:	687b      	ldr	r3, [r7, #4]
 801ba44:	2b00      	cmp	r3, #0
 801ba46:	d101      	bne.n	801ba4c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801ba48:	2301      	movs	r3, #1
 801ba4a:	e02a      	b.n	801baa2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801ba4c:	683b      	ldr	r3, [r7, #0]
 801ba4e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ba52:	f003 0302 	and.w	r3, r3, #2
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d101      	bne.n	801ba5e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801ba5a:	2300      	movs	r3, #0
 801ba5c:	e021      	b.n	801baa2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801ba5e:	683b      	ldr	r3, [r7, #0]
 801ba60:	3304      	adds	r3, #4
 801ba62:	681b      	ldr	r3, [r3, #0]
 801ba64:	687a      	ldr	r2, [r7, #4]
 801ba66:	429a      	cmp	r2, r3
 801ba68:	d101      	bne.n	801ba6e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801ba6a:	2300      	movs	r3, #0
 801ba6c:	e019      	b.n	801baa2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801ba6e:	68fa      	ldr	r2, [r7, #12]
 801ba70:	683b      	ldr	r3, [r7, #0]
 801ba72:	3304      	adds	r3, #4
 801ba74:	681b      	ldr	r3, [r3, #0]
 801ba76:	405a      	eors	r2, r3
 801ba78:	683b      	ldr	r3, [r7, #0]
 801ba7a:	3308      	adds	r3, #8
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	4013      	ands	r3, r2
 801ba80:	2b00      	cmp	r3, #0
 801ba82:	d10d      	bne.n	801baa0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ba84:	683b      	ldr	r3, [r7, #0]
 801ba86:	3308      	adds	r3, #8
 801ba88:	681b      	ldr	r3, [r3, #0]
 801ba8a:	43da      	mvns	r2, r3
 801ba8c:	687b      	ldr	r3, [r7, #4]
 801ba8e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801ba90:	683b      	ldr	r3, [r7, #0]
 801ba92:	3308      	adds	r3, #8
 801ba94:	681b      	ldr	r3, [r3, #0]
 801ba96:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ba98:	429a      	cmp	r2, r3
 801ba9a:	d101      	bne.n	801baa0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801ba9c:	2301      	movs	r3, #1
 801ba9e:	e000      	b.n	801baa2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801baa0:	2300      	movs	r3, #0
  }
}
 801baa2:	4618      	mov	r0, r3
 801baa4:	3714      	adds	r7, #20
 801baa6:	46bd      	mov	sp, r7
 801baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801baac:	4770      	bx	lr

0801baae <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 801baae:	b580      	push	{r7, lr}
 801bab0:	b084      	sub	sp, #16
 801bab2:	af00      	add	r7, sp, #0
 801bab4:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 801bab6:	f107 030c 	add.w	r3, r7, #12
 801baba:	4619      	mov	r1, r3
 801babc:	6878      	ldr	r0, [r7, #4]
 801babe:	f000 f80b 	bl	801bad8 <ip4addr_aton>
 801bac2:	4603      	mov	r3, r0
 801bac4:	2b00      	cmp	r3, #0
 801bac6:	d001      	beq.n	801bacc <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 801bac8:	68fb      	ldr	r3, [r7, #12]
 801baca:	e001      	b.n	801bad0 <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 801bacc:	f04f 33ff 	mov.w	r3, #4294967295
}
 801bad0:	4618      	mov	r0, r3
 801bad2:	3710      	adds	r7, #16
 801bad4:	46bd      	mov	sp, r7
 801bad6:	bd80      	pop	{r7, pc}

0801bad8 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801bad8:	b580      	push	{r7, lr}
 801bada:	b08a      	sub	sp, #40	; 0x28
 801badc:	af00      	add	r7, sp, #0
 801bade:	6078      	str	r0, [r7, #4]
 801bae0:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801bae2:	f107 030c 	add.w	r3, r7, #12
 801bae6:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801bae8:	687b      	ldr	r3, [r7, #4]
 801baea:	781b      	ldrb	r3, [r3, #0]
 801baec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801baf0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801baf4:	3301      	adds	r3, #1
 801baf6:	4a89      	ldr	r2, [pc, #548]	; (801bd1c <ip4addr_aton+0x244>)
 801baf8:	4413      	add	r3, r2
 801bafa:	781b      	ldrb	r3, [r3, #0]
 801bafc:	f003 0304 	and.w	r3, r3, #4
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d101      	bne.n	801bb08 <ip4addr_aton+0x30>
      return 0;
 801bb04:	2300      	movs	r3, #0
 801bb06:	e105      	b.n	801bd14 <ip4addr_aton+0x23c>
    }
    val = 0;
 801bb08:	2300      	movs	r3, #0
 801bb0a:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 801bb0c:	230a      	movs	r3, #10
 801bb0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 801bb12:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb16:	2b30      	cmp	r3, #48	; 0x30
 801bb18:	d11c      	bne.n	801bb54 <ip4addr_aton+0x7c>
      c = *++cp;
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	3301      	adds	r3, #1
 801bb1e:	607b      	str	r3, [r7, #4]
 801bb20:	687b      	ldr	r3, [r7, #4]
 801bb22:	781b      	ldrb	r3, [r3, #0]
 801bb24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 801bb28:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb2c:	2b78      	cmp	r3, #120	; 0x78
 801bb2e:	d003      	beq.n	801bb38 <ip4addr_aton+0x60>
 801bb30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb34:	2b58      	cmp	r3, #88	; 0x58
 801bb36:	d10a      	bne.n	801bb4e <ip4addr_aton+0x76>
        base = 16;
 801bb38:	2310      	movs	r3, #16
 801bb3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 801bb3e:	687b      	ldr	r3, [r7, #4]
 801bb40:	3301      	adds	r3, #1
 801bb42:	607b      	str	r3, [r7, #4]
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	781b      	ldrb	r3, [r3, #0]
 801bb48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801bb4c:	e002      	b.n	801bb54 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801bb4e:	2308      	movs	r3, #8
 801bb50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801bb54:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb58:	3301      	adds	r3, #1
 801bb5a:	4a70      	ldr	r2, [pc, #448]	; (801bd1c <ip4addr_aton+0x244>)
 801bb5c:	4413      	add	r3, r2
 801bb5e:	781b      	ldrb	r3, [r3, #0]
 801bb60:	f003 0304 	and.w	r3, r3, #4
 801bb64:	2b00      	cmp	r3, #0
 801bb66:	d011      	beq.n	801bb8c <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801bb68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801bb6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bb6e:	fb03 f202 	mul.w	r2, r3, r2
 801bb72:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb76:	4413      	add	r3, r2
 801bb78:	3b30      	subs	r3, #48	; 0x30
 801bb7a:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801bb7c:	687b      	ldr	r3, [r7, #4]
 801bb7e:	3301      	adds	r3, #1
 801bb80:	607b      	str	r3, [r7, #4]
 801bb82:	687b      	ldr	r3, [r7, #4]
 801bb84:	781b      	ldrb	r3, [r3, #0]
 801bb86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801bb8a:	e7e3      	b.n	801bb54 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801bb8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801bb90:	2b10      	cmp	r3, #16
 801bb92:	d127      	bne.n	801bbe4 <ip4addr_aton+0x10c>
 801bb94:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bb98:	3301      	adds	r3, #1
 801bb9a:	4a60      	ldr	r2, [pc, #384]	; (801bd1c <ip4addr_aton+0x244>)
 801bb9c:	4413      	add	r3, r2
 801bb9e:	781b      	ldrb	r3, [r3, #0]
 801bba0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801bba4:	2b00      	cmp	r3, #0
 801bba6:	d01d      	beq.n	801bbe4 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801bba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bbaa:	011b      	lsls	r3, r3, #4
 801bbac:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801bbb0:	f102 010a 	add.w	r1, r2, #10
 801bbb4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801bbb8:	3201      	adds	r2, #1
 801bbba:	4858      	ldr	r0, [pc, #352]	; (801bd1c <ip4addr_aton+0x244>)
 801bbbc:	4402      	add	r2, r0
 801bbbe:	7812      	ldrb	r2, [r2, #0]
 801bbc0:	f002 0203 	and.w	r2, r2, #3
 801bbc4:	2a02      	cmp	r2, #2
 801bbc6:	d101      	bne.n	801bbcc <ip4addr_aton+0xf4>
 801bbc8:	2261      	movs	r2, #97	; 0x61
 801bbca:	e000      	b.n	801bbce <ip4addr_aton+0xf6>
 801bbcc:	2241      	movs	r2, #65	; 0x41
 801bbce:	1a8a      	subs	r2, r1, r2
 801bbd0:	4313      	orrs	r3, r2
 801bbd2:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	3301      	adds	r3, #1
 801bbd8:	607b      	str	r3, [r7, #4]
 801bbda:	687b      	ldr	r3, [r7, #4]
 801bbdc:	781b      	ldrb	r3, [r3, #0]
 801bbde:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (lwip_isdigit(c)) {
 801bbe2:	e7b7      	b.n	801bb54 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801bbe4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bbe8:	2b2e      	cmp	r3, #46	; 0x2e
 801bbea:	d114      	bne.n	801bc16 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801bbec:	f107 030c 	add.w	r3, r7, #12
 801bbf0:	330c      	adds	r3, #12
 801bbf2:	69fa      	ldr	r2, [r7, #28]
 801bbf4:	429a      	cmp	r2, r3
 801bbf6:	d301      	bcc.n	801bbfc <ip4addr_aton+0x124>
        return 0;
 801bbf8:	2300      	movs	r3, #0
 801bbfa:	e08b      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801bbfc:	69fb      	ldr	r3, [r7, #28]
 801bbfe:	1d1a      	adds	r2, r3, #4
 801bc00:	61fa      	str	r2, [r7, #28]
 801bc02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bc04:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801bc06:	687b      	ldr	r3, [r7, #4]
 801bc08:	3301      	adds	r3, #1
 801bc0a:	607b      	str	r3, [r7, #4]
 801bc0c:	687b      	ldr	r3, [r7, #4]
 801bc0e:	781b      	ldrb	r3, [r3, #0]
 801bc10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!lwip_isdigit(c)) {
 801bc14:	e76c      	b.n	801baf0 <ip4addr_aton+0x18>
    } else {
      break;
 801bc16:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801bc18:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bc1c:	2b00      	cmp	r3, #0
 801bc1e:	d00b      	beq.n	801bc38 <ip4addr_aton+0x160>
 801bc20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bc24:	3301      	adds	r3, #1
 801bc26:	4a3d      	ldr	r2, [pc, #244]	; (801bd1c <ip4addr_aton+0x244>)
 801bc28:	4413      	add	r3, r2
 801bc2a:	781b      	ldrb	r3, [r3, #0]
 801bc2c:	f003 0308 	and.w	r3, r3, #8
 801bc30:	2b00      	cmp	r3, #0
 801bc32:	d101      	bne.n	801bc38 <ip4addr_aton+0x160>
    return 0;
 801bc34:	2300      	movs	r3, #0
 801bc36:	e06d      	b.n	801bd14 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801bc38:	f107 030c 	add.w	r3, r7, #12
 801bc3c:	69fa      	ldr	r2, [r7, #28]
 801bc3e:	1ad3      	subs	r3, r2, r3
 801bc40:	109b      	asrs	r3, r3, #2
 801bc42:	3301      	adds	r3, #1
 801bc44:	2b04      	cmp	r3, #4
 801bc46:	d853      	bhi.n	801bcf0 <ip4addr_aton+0x218>
 801bc48:	a201      	add	r2, pc, #4	; (adr r2, 801bc50 <ip4addr_aton+0x178>)
 801bc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bc4e:	bf00      	nop
 801bc50:	0801bc65 	.word	0x0801bc65
 801bc54:	0801bcff 	.word	0x0801bcff
 801bc58:	0801bc69 	.word	0x0801bc69
 801bc5c:	0801bc8b 	.word	0x0801bc8b
 801bc60:	0801bcb9 	.word	0x0801bcb9

    case 0:
      return 0;       /* initial nondigit */
 801bc64:	2300      	movs	r3, #0
 801bc66:	e055      	b.n	801bd14 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801bc68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bc6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801bc6e:	d301      	bcc.n	801bc74 <ip4addr_aton+0x19c>
        return 0;
 801bc70:	2300      	movs	r3, #0
 801bc72:	e04f      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801bc74:	68fb      	ldr	r3, [r7, #12]
 801bc76:	2bff      	cmp	r3, #255	; 0xff
 801bc78:	d901      	bls.n	801bc7e <ip4addr_aton+0x1a6>
        return 0;
 801bc7a:	2300      	movs	r3, #0
 801bc7c:	e04a      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801bc7e:	68fb      	ldr	r3, [r7, #12]
 801bc80:	061b      	lsls	r3, r3, #24
 801bc82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bc84:	4313      	orrs	r3, r2
 801bc86:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801bc88:	e03a      	b.n	801bd00 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801bc8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bc8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801bc90:	d301      	bcc.n	801bc96 <ip4addr_aton+0x1be>
        return 0;
 801bc92:	2300      	movs	r3, #0
 801bc94:	e03e      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801bc96:	68fb      	ldr	r3, [r7, #12]
 801bc98:	2bff      	cmp	r3, #255	; 0xff
 801bc9a:	d802      	bhi.n	801bca2 <ip4addr_aton+0x1ca>
 801bc9c:	693b      	ldr	r3, [r7, #16]
 801bc9e:	2bff      	cmp	r3, #255	; 0xff
 801bca0:	d901      	bls.n	801bca6 <ip4addr_aton+0x1ce>
        return 0;
 801bca2:	2300      	movs	r3, #0
 801bca4:	e036      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801bca6:	68fb      	ldr	r3, [r7, #12]
 801bca8:	061a      	lsls	r2, r3, #24
 801bcaa:	693b      	ldr	r3, [r7, #16]
 801bcac:	041b      	lsls	r3, r3, #16
 801bcae:	4313      	orrs	r3, r2
 801bcb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bcb2:	4313      	orrs	r3, r2
 801bcb4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801bcb6:	e023      	b.n	801bd00 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801bcb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bcba:	2bff      	cmp	r3, #255	; 0xff
 801bcbc:	d901      	bls.n	801bcc2 <ip4addr_aton+0x1ea>
        return 0;
 801bcbe:	2300      	movs	r3, #0
 801bcc0:	e028      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801bcc2:	68fb      	ldr	r3, [r7, #12]
 801bcc4:	2bff      	cmp	r3, #255	; 0xff
 801bcc6:	d805      	bhi.n	801bcd4 <ip4addr_aton+0x1fc>
 801bcc8:	693b      	ldr	r3, [r7, #16]
 801bcca:	2bff      	cmp	r3, #255	; 0xff
 801bccc:	d802      	bhi.n	801bcd4 <ip4addr_aton+0x1fc>
 801bcce:	697b      	ldr	r3, [r7, #20]
 801bcd0:	2bff      	cmp	r3, #255	; 0xff
 801bcd2:	d901      	bls.n	801bcd8 <ip4addr_aton+0x200>
        return 0;
 801bcd4:	2300      	movs	r3, #0
 801bcd6:	e01d      	b.n	801bd14 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801bcd8:	68fb      	ldr	r3, [r7, #12]
 801bcda:	061a      	lsls	r2, r3, #24
 801bcdc:	693b      	ldr	r3, [r7, #16]
 801bcde:	041b      	lsls	r3, r3, #16
 801bce0:	431a      	orrs	r2, r3
 801bce2:	697b      	ldr	r3, [r7, #20]
 801bce4:	021b      	lsls	r3, r3, #8
 801bce6:	4313      	orrs	r3, r2
 801bce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bcea:	4313      	orrs	r3, r2
 801bcec:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801bcee:	e007      	b.n	801bd00 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801bcf0:	4b0b      	ldr	r3, [pc, #44]	; (801bd20 <ip4addr_aton+0x248>)
 801bcf2:	22f9      	movs	r2, #249	; 0xf9
 801bcf4:	490b      	ldr	r1, [pc, #44]	; (801bd24 <ip4addr_aton+0x24c>)
 801bcf6:	480c      	ldr	r0, [pc, #48]	; (801bd28 <ip4addr_aton+0x250>)
 801bcf8:	f002 fd3c 	bl	801e774 <iprintf>
      break;
 801bcfc:	e000      	b.n	801bd00 <ip4addr_aton+0x228>
      break;
 801bcfe:	bf00      	nop
  }
  if (addr) {
 801bd00:	683b      	ldr	r3, [r7, #0]
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	d005      	beq.n	801bd12 <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801bd06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801bd08:	f7f6 f875 	bl	8011df6 <lwip_htonl>
 801bd0c:	4602      	mov	r2, r0
 801bd0e:	683b      	ldr	r3, [r7, #0]
 801bd10:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801bd12:	2301      	movs	r3, #1
}
 801bd14:	4618      	mov	r0, r3
 801bd16:	3728      	adds	r7, #40	; 0x28
 801bd18:	46bd      	mov	sp, r7
 801bd1a:	bd80      	pop	{r7, pc}
 801bd1c:	080248e8 	.word	0x080248e8
 801bd20:	08024454 	.word	0x08024454
 801bd24:	08024490 	.word	0x08024490
 801bd28:	0802449c 	.word	0x0802449c

0801bd2c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801bd2c:	b580      	push	{r7, lr}
 801bd2e:	b084      	sub	sp, #16
 801bd30:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801bd32:	2300      	movs	r3, #0
 801bd34:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801bd36:	4b12      	ldr	r3, [pc, #72]	; (801bd80 <ip_reass_tmr+0x54>)
 801bd38:	681b      	ldr	r3, [r3, #0]
 801bd3a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801bd3c:	e018      	b.n	801bd70 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801bd3e:	68fb      	ldr	r3, [r7, #12]
 801bd40:	7fdb      	ldrb	r3, [r3, #31]
 801bd42:	2b00      	cmp	r3, #0
 801bd44:	d00b      	beq.n	801bd5e <ip_reass_tmr+0x32>
      r->timer--;
 801bd46:	68fb      	ldr	r3, [r7, #12]
 801bd48:	7fdb      	ldrb	r3, [r3, #31]
 801bd4a:	3b01      	subs	r3, #1
 801bd4c:	b2da      	uxtb	r2, r3
 801bd4e:	68fb      	ldr	r3, [r7, #12]
 801bd50:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801bd52:	68fb      	ldr	r3, [r7, #12]
 801bd54:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801bd56:	68fb      	ldr	r3, [r7, #12]
 801bd58:	681b      	ldr	r3, [r3, #0]
 801bd5a:	60fb      	str	r3, [r7, #12]
 801bd5c:	e008      	b.n	801bd70 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801bd5e:	68fb      	ldr	r3, [r7, #12]
 801bd60:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801bd62:	68fb      	ldr	r3, [r7, #12]
 801bd64:	681b      	ldr	r3, [r3, #0]
 801bd66:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801bd68:	68b9      	ldr	r1, [r7, #8]
 801bd6a:	6878      	ldr	r0, [r7, #4]
 801bd6c:	f000 f80a 	bl	801bd84 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801bd70:	68fb      	ldr	r3, [r7, #12]
 801bd72:	2b00      	cmp	r3, #0
 801bd74:	d1e3      	bne.n	801bd3e <ip_reass_tmr+0x12>
    }
  }
}
 801bd76:	bf00      	nop
 801bd78:	bf00      	nop
 801bd7a:	3710      	adds	r7, #16
 801bd7c:	46bd      	mov	sp, r7
 801bd7e:	bd80      	pop	{r7, pc}
 801bd80:	20079248 	.word	0x20079248

0801bd84 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bd84:	b580      	push	{r7, lr}
 801bd86:	b088      	sub	sp, #32
 801bd88:	af00      	add	r7, sp, #0
 801bd8a:	6078      	str	r0, [r7, #4]
 801bd8c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801bd8e:	2300      	movs	r3, #0
 801bd90:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801bd92:	683a      	ldr	r2, [r7, #0]
 801bd94:	687b      	ldr	r3, [r7, #4]
 801bd96:	429a      	cmp	r2, r3
 801bd98:	d105      	bne.n	801bda6 <ip_reass_free_complete_datagram+0x22>
 801bd9a:	4b45      	ldr	r3, [pc, #276]	; (801beb0 <ip_reass_free_complete_datagram+0x12c>)
 801bd9c:	22ab      	movs	r2, #171	; 0xab
 801bd9e:	4945      	ldr	r1, [pc, #276]	; (801beb4 <ip_reass_free_complete_datagram+0x130>)
 801bda0:	4845      	ldr	r0, [pc, #276]	; (801beb8 <ip_reass_free_complete_datagram+0x134>)
 801bda2:	f002 fce7 	bl	801e774 <iprintf>
  if (prev != NULL) {
 801bda6:	683b      	ldr	r3, [r7, #0]
 801bda8:	2b00      	cmp	r3, #0
 801bdaa:	d00a      	beq.n	801bdc2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801bdac:	683b      	ldr	r3, [r7, #0]
 801bdae:	681b      	ldr	r3, [r3, #0]
 801bdb0:	687a      	ldr	r2, [r7, #4]
 801bdb2:	429a      	cmp	r2, r3
 801bdb4:	d005      	beq.n	801bdc2 <ip_reass_free_complete_datagram+0x3e>
 801bdb6:	4b3e      	ldr	r3, [pc, #248]	; (801beb0 <ip_reass_free_complete_datagram+0x12c>)
 801bdb8:	22ad      	movs	r2, #173	; 0xad
 801bdba:	4940      	ldr	r1, [pc, #256]	; (801bebc <ip_reass_free_complete_datagram+0x138>)
 801bdbc:	483e      	ldr	r0, [pc, #248]	; (801beb8 <ip_reass_free_complete_datagram+0x134>)
 801bdbe:	f002 fcd9 	bl	801e774 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801bdc2:	687b      	ldr	r3, [r7, #4]
 801bdc4:	685b      	ldr	r3, [r3, #4]
 801bdc6:	685b      	ldr	r3, [r3, #4]
 801bdc8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801bdca:	697b      	ldr	r3, [r7, #20]
 801bdcc:	889b      	ldrh	r3, [r3, #4]
 801bdce:	b29b      	uxth	r3, r3
 801bdd0:	2b00      	cmp	r3, #0
 801bdd2:	d12a      	bne.n	801be2a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801bdd4:	687b      	ldr	r3, [r7, #4]
 801bdd6:	685b      	ldr	r3, [r3, #4]
 801bdd8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801bdda:	697b      	ldr	r3, [r7, #20]
 801bddc:	681a      	ldr	r2, [r3, #0]
 801bdde:	687b      	ldr	r3, [r7, #4]
 801bde0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801bde2:	69bb      	ldr	r3, [r7, #24]
 801bde4:	6858      	ldr	r0, [r3, #4]
 801bde6:	687b      	ldr	r3, [r7, #4]
 801bde8:	3308      	adds	r3, #8
 801bdea:	2214      	movs	r2, #20
 801bdec:	4619      	mov	r1, r3
 801bdee:	f001 ff57 	bl	801dca0 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801bdf2:	2101      	movs	r1, #1
 801bdf4:	69b8      	ldr	r0, [r7, #24]
 801bdf6:	f7ff fb09 	bl	801b40c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801bdfa:	69b8      	ldr	r0, [r7, #24]
 801bdfc:	f7f7 fc68 	bl	80136d0 <pbuf_clen>
 801be00:	4603      	mov	r3, r0
 801be02:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801be04:	8bfa      	ldrh	r2, [r7, #30]
 801be06:	8a7b      	ldrh	r3, [r7, #18]
 801be08:	4413      	add	r3, r2
 801be0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801be0e:	db05      	blt.n	801be1c <ip_reass_free_complete_datagram+0x98>
 801be10:	4b27      	ldr	r3, [pc, #156]	; (801beb0 <ip_reass_free_complete_datagram+0x12c>)
 801be12:	22bc      	movs	r2, #188	; 0xbc
 801be14:	492a      	ldr	r1, [pc, #168]	; (801bec0 <ip_reass_free_complete_datagram+0x13c>)
 801be16:	4828      	ldr	r0, [pc, #160]	; (801beb8 <ip_reass_free_complete_datagram+0x134>)
 801be18:	f002 fcac 	bl	801e774 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801be1c:	8bfa      	ldrh	r2, [r7, #30]
 801be1e:	8a7b      	ldrh	r3, [r7, #18]
 801be20:	4413      	add	r3, r2
 801be22:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801be24:	69b8      	ldr	r0, [r7, #24]
 801be26:	f7f7 fbc5 	bl	80135b4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801be2a:	687b      	ldr	r3, [r7, #4]
 801be2c:	685b      	ldr	r3, [r3, #4]
 801be2e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801be30:	e01f      	b.n	801be72 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801be32:	69bb      	ldr	r3, [r7, #24]
 801be34:	685b      	ldr	r3, [r3, #4]
 801be36:	617b      	str	r3, [r7, #20]
    pcur = p;
 801be38:	69bb      	ldr	r3, [r7, #24]
 801be3a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801be3c:	697b      	ldr	r3, [r7, #20]
 801be3e:	681b      	ldr	r3, [r3, #0]
 801be40:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801be42:	68f8      	ldr	r0, [r7, #12]
 801be44:	f7f7 fc44 	bl	80136d0 <pbuf_clen>
 801be48:	4603      	mov	r3, r0
 801be4a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801be4c:	8bfa      	ldrh	r2, [r7, #30]
 801be4e:	8a7b      	ldrh	r3, [r7, #18]
 801be50:	4413      	add	r3, r2
 801be52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801be56:	db05      	blt.n	801be64 <ip_reass_free_complete_datagram+0xe0>
 801be58:	4b15      	ldr	r3, [pc, #84]	; (801beb0 <ip_reass_free_complete_datagram+0x12c>)
 801be5a:	22cc      	movs	r2, #204	; 0xcc
 801be5c:	4918      	ldr	r1, [pc, #96]	; (801bec0 <ip_reass_free_complete_datagram+0x13c>)
 801be5e:	4816      	ldr	r0, [pc, #88]	; (801beb8 <ip_reass_free_complete_datagram+0x134>)
 801be60:	f002 fc88 	bl	801e774 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801be64:	8bfa      	ldrh	r2, [r7, #30]
 801be66:	8a7b      	ldrh	r3, [r7, #18]
 801be68:	4413      	add	r3, r2
 801be6a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801be6c:	68f8      	ldr	r0, [r7, #12]
 801be6e:	f7f7 fba1 	bl	80135b4 <pbuf_free>
  while (p != NULL) {
 801be72:	69bb      	ldr	r3, [r7, #24]
 801be74:	2b00      	cmp	r3, #0
 801be76:	d1dc      	bne.n	801be32 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801be78:	6839      	ldr	r1, [r7, #0]
 801be7a:	6878      	ldr	r0, [r7, #4]
 801be7c:	f000 f8c2 	bl	801c004 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801be80:	4b10      	ldr	r3, [pc, #64]	; (801bec4 <ip_reass_free_complete_datagram+0x140>)
 801be82:	881b      	ldrh	r3, [r3, #0]
 801be84:	8bfa      	ldrh	r2, [r7, #30]
 801be86:	429a      	cmp	r2, r3
 801be88:	d905      	bls.n	801be96 <ip_reass_free_complete_datagram+0x112>
 801be8a:	4b09      	ldr	r3, [pc, #36]	; (801beb0 <ip_reass_free_complete_datagram+0x12c>)
 801be8c:	22d2      	movs	r2, #210	; 0xd2
 801be8e:	490e      	ldr	r1, [pc, #56]	; (801bec8 <ip_reass_free_complete_datagram+0x144>)
 801be90:	4809      	ldr	r0, [pc, #36]	; (801beb8 <ip_reass_free_complete_datagram+0x134>)
 801be92:	f002 fc6f 	bl	801e774 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801be96:	4b0b      	ldr	r3, [pc, #44]	; (801bec4 <ip_reass_free_complete_datagram+0x140>)
 801be98:	881a      	ldrh	r2, [r3, #0]
 801be9a:	8bfb      	ldrh	r3, [r7, #30]
 801be9c:	1ad3      	subs	r3, r2, r3
 801be9e:	b29a      	uxth	r2, r3
 801bea0:	4b08      	ldr	r3, [pc, #32]	; (801bec4 <ip_reass_free_complete_datagram+0x140>)
 801bea2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801bea4:	8bfb      	ldrh	r3, [r7, #30]
}
 801bea6:	4618      	mov	r0, r3
 801bea8:	3720      	adds	r7, #32
 801beaa:	46bd      	mov	sp, r7
 801beac:	bd80      	pop	{r7, pc}
 801beae:	bf00      	nop
 801beb0:	080244c4 	.word	0x080244c4
 801beb4:	08024500 	.word	0x08024500
 801beb8:	0802450c 	.word	0x0802450c
 801bebc:	08024534 	.word	0x08024534
 801bec0:	08024548 	.word	0x08024548
 801bec4:	2007924c 	.word	0x2007924c
 801bec8:	08024568 	.word	0x08024568

0801becc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801becc:	b580      	push	{r7, lr}
 801bece:	b08a      	sub	sp, #40	; 0x28
 801bed0:	af00      	add	r7, sp, #0
 801bed2:	6078      	str	r0, [r7, #4]
 801bed4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801bed6:	2300      	movs	r3, #0
 801bed8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801beda:	2300      	movs	r3, #0
 801bedc:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801bede:	2300      	movs	r3, #0
 801bee0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801bee2:	2300      	movs	r3, #0
 801bee4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801bee6:	2300      	movs	r3, #0
 801bee8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801beea:	4b28      	ldr	r3, [pc, #160]	; (801bf8c <ip_reass_remove_oldest_datagram+0xc0>)
 801beec:	681b      	ldr	r3, [r3, #0]
 801beee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801bef0:	e030      	b.n	801bf54 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801bef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bef4:	695a      	ldr	r2, [r3, #20]
 801bef6:	687b      	ldr	r3, [r7, #4]
 801bef8:	68db      	ldr	r3, [r3, #12]
 801befa:	429a      	cmp	r2, r3
 801befc:	d10c      	bne.n	801bf18 <ip_reass_remove_oldest_datagram+0x4c>
 801befe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf00:	699a      	ldr	r2, [r3, #24]
 801bf02:	687b      	ldr	r3, [r7, #4]
 801bf04:	691b      	ldr	r3, [r3, #16]
 801bf06:	429a      	cmp	r2, r3
 801bf08:	d106      	bne.n	801bf18 <ip_reass_remove_oldest_datagram+0x4c>
 801bf0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf0c:	899a      	ldrh	r2, [r3, #12]
 801bf0e:	687b      	ldr	r3, [r7, #4]
 801bf10:	889b      	ldrh	r3, [r3, #4]
 801bf12:	b29b      	uxth	r3, r3
 801bf14:	429a      	cmp	r2, r3
 801bf16:	d014      	beq.n	801bf42 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801bf18:	693b      	ldr	r3, [r7, #16]
 801bf1a:	3301      	adds	r3, #1
 801bf1c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801bf1e:	6a3b      	ldr	r3, [r7, #32]
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	d104      	bne.n	801bf2e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801bf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf26:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bf28:	69fb      	ldr	r3, [r7, #28]
 801bf2a:	61bb      	str	r3, [r7, #24]
 801bf2c:	e009      	b.n	801bf42 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801bf2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf30:	7fda      	ldrb	r2, [r3, #31]
 801bf32:	6a3b      	ldr	r3, [r7, #32]
 801bf34:	7fdb      	ldrb	r3, [r3, #31]
 801bf36:	429a      	cmp	r2, r3
 801bf38:	d803      	bhi.n	801bf42 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801bf3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf3c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bf3e:	69fb      	ldr	r3, [r7, #28]
 801bf40:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801bf42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	2b00      	cmp	r3, #0
 801bf48:	d001      	beq.n	801bf4e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801bf4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf4c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801bf4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf50:	681b      	ldr	r3, [r3, #0]
 801bf52:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801bf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf56:	2b00      	cmp	r3, #0
 801bf58:	d1cb      	bne.n	801bef2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801bf5a:	6a3b      	ldr	r3, [r7, #32]
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	d008      	beq.n	801bf72 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801bf60:	69b9      	ldr	r1, [r7, #24]
 801bf62:	6a38      	ldr	r0, [r7, #32]
 801bf64:	f7ff ff0e 	bl	801bd84 <ip_reass_free_complete_datagram>
 801bf68:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801bf6a:	697a      	ldr	r2, [r7, #20]
 801bf6c:	68fb      	ldr	r3, [r7, #12]
 801bf6e:	4413      	add	r3, r2
 801bf70:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801bf72:	697a      	ldr	r2, [r7, #20]
 801bf74:	683b      	ldr	r3, [r7, #0]
 801bf76:	429a      	cmp	r2, r3
 801bf78:	da02      	bge.n	801bf80 <ip_reass_remove_oldest_datagram+0xb4>
 801bf7a:	693b      	ldr	r3, [r7, #16]
 801bf7c:	2b01      	cmp	r3, #1
 801bf7e:	dcac      	bgt.n	801beda <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801bf80:	697b      	ldr	r3, [r7, #20]
}
 801bf82:	4618      	mov	r0, r3
 801bf84:	3728      	adds	r7, #40	; 0x28
 801bf86:	46bd      	mov	sp, r7
 801bf88:	bd80      	pop	{r7, pc}
 801bf8a:	bf00      	nop
 801bf8c:	20079248 	.word	0x20079248

0801bf90 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801bf90:	b580      	push	{r7, lr}
 801bf92:	b084      	sub	sp, #16
 801bf94:	af00      	add	r7, sp, #0
 801bf96:	6078      	str	r0, [r7, #4]
 801bf98:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bf9a:	2004      	movs	r0, #4
 801bf9c:	f7f6 fbf2 	bl	8012784 <memp_malloc>
 801bfa0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801bfa2:	68fb      	ldr	r3, [r7, #12]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d110      	bne.n	801bfca <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801bfa8:	6839      	ldr	r1, [r7, #0]
 801bfaa:	6878      	ldr	r0, [r7, #4]
 801bfac:	f7ff ff8e 	bl	801becc <ip_reass_remove_oldest_datagram>
 801bfb0:	4602      	mov	r2, r0
 801bfb2:	683b      	ldr	r3, [r7, #0]
 801bfb4:	4293      	cmp	r3, r2
 801bfb6:	dc03      	bgt.n	801bfc0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bfb8:	2004      	movs	r0, #4
 801bfba:	f7f6 fbe3 	bl	8012784 <memp_malloc>
 801bfbe:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801bfc0:	68fb      	ldr	r3, [r7, #12]
 801bfc2:	2b00      	cmp	r3, #0
 801bfc4:	d101      	bne.n	801bfca <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801bfc6:	2300      	movs	r3, #0
 801bfc8:	e016      	b.n	801bff8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801bfca:	2220      	movs	r2, #32
 801bfcc:	2100      	movs	r1, #0
 801bfce:	68f8      	ldr	r0, [r7, #12]
 801bfd0:	f001 fe8e 	bl	801dcf0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801bfd4:	68fb      	ldr	r3, [r7, #12]
 801bfd6:	220f      	movs	r2, #15
 801bfd8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801bfda:	4b09      	ldr	r3, [pc, #36]	; (801c000 <ip_reass_enqueue_new_datagram+0x70>)
 801bfdc:	681a      	ldr	r2, [r3, #0]
 801bfde:	68fb      	ldr	r3, [r7, #12]
 801bfe0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801bfe2:	4a07      	ldr	r2, [pc, #28]	; (801c000 <ip_reass_enqueue_new_datagram+0x70>)
 801bfe4:	68fb      	ldr	r3, [r7, #12]
 801bfe6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801bfe8:	68fb      	ldr	r3, [r7, #12]
 801bfea:	3308      	adds	r3, #8
 801bfec:	2214      	movs	r2, #20
 801bfee:	6879      	ldr	r1, [r7, #4]
 801bff0:	4618      	mov	r0, r3
 801bff2:	f001 fe55 	bl	801dca0 <memcpy>
  return ipr;
 801bff6:	68fb      	ldr	r3, [r7, #12]
}
 801bff8:	4618      	mov	r0, r3
 801bffa:	3710      	adds	r7, #16
 801bffc:	46bd      	mov	sp, r7
 801bffe:	bd80      	pop	{r7, pc}
 801c000:	20079248 	.word	0x20079248

0801c004 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c004:	b580      	push	{r7, lr}
 801c006:	b082      	sub	sp, #8
 801c008:	af00      	add	r7, sp, #0
 801c00a:	6078      	str	r0, [r7, #4]
 801c00c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c00e:	4b10      	ldr	r3, [pc, #64]	; (801c050 <ip_reass_dequeue_datagram+0x4c>)
 801c010:	681b      	ldr	r3, [r3, #0]
 801c012:	687a      	ldr	r2, [r7, #4]
 801c014:	429a      	cmp	r2, r3
 801c016:	d104      	bne.n	801c022 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c018:	687b      	ldr	r3, [r7, #4]
 801c01a:	681b      	ldr	r3, [r3, #0]
 801c01c:	4a0c      	ldr	r2, [pc, #48]	; (801c050 <ip_reass_dequeue_datagram+0x4c>)
 801c01e:	6013      	str	r3, [r2, #0]
 801c020:	e00d      	b.n	801c03e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c022:	683b      	ldr	r3, [r7, #0]
 801c024:	2b00      	cmp	r3, #0
 801c026:	d106      	bne.n	801c036 <ip_reass_dequeue_datagram+0x32>
 801c028:	4b0a      	ldr	r3, [pc, #40]	; (801c054 <ip_reass_dequeue_datagram+0x50>)
 801c02a:	f240 1245 	movw	r2, #325	; 0x145
 801c02e:	490a      	ldr	r1, [pc, #40]	; (801c058 <ip_reass_dequeue_datagram+0x54>)
 801c030:	480a      	ldr	r0, [pc, #40]	; (801c05c <ip_reass_dequeue_datagram+0x58>)
 801c032:	f002 fb9f 	bl	801e774 <iprintf>
    prev->next = ipr->next;
 801c036:	687b      	ldr	r3, [r7, #4]
 801c038:	681a      	ldr	r2, [r3, #0]
 801c03a:	683b      	ldr	r3, [r7, #0]
 801c03c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c03e:	6879      	ldr	r1, [r7, #4]
 801c040:	2004      	movs	r0, #4
 801c042:	f7f6 fc15 	bl	8012870 <memp_free>
}
 801c046:	bf00      	nop
 801c048:	3708      	adds	r7, #8
 801c04a:	46bd      	mov	sp, r7
 801c04c:	bd80      	pop	{r7, pc}
 801c04e:	bf00      	nop
 801c050:	20079248 	.word	0x20079248
 801c054:	080244c4 	.word	0x080244c4
 801c058:	0802458c 	.word	0x0802458c
 801c05c:	0802450c 	.word	0x0802450c

0801c060 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c060:	b580      	push	{r7, lr}
 801c062:	b08c      	sub	sp, #48	; 0x30
 801c064:	af00      	add	r7, sp, #0
 801c066:	60f8      	str	r0, [r7, #12]
 801c068:	60b9      	str	r1, [r7, #8]
 801c06a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c06c:	2300      	movs	r3, #0
 801c06e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c070:	2301      	movs	r3, #1
 801c072:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c074:	68bb      	ldr	r3, [r7, #8]
 801c076:	685b      	ldr	r3, [r3, #4]
 801c078:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c07a:	69fb      	ldr	r3, [r7, #28]
 801c07c:	885b      	ldrh	r3, [r3, #2]
 801c07e:	b29b      	uxth	r3, r3
 801c080:	4618      	mov	r0, r3
 801c082:	f7f5 fea3 	bl	8011dcc <lwip_htons>
 801c086:	4603      	mov	r3, r0
 801c088:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c08a:	69fb      	ldr	r3, [r7, #28]
 801c08c:	781b      	ldrb	r3, [r3, #0]
 801c08e:	f003 030f 	and.w	r3, r3, #15
 801c092:	b2db      	uxtb	r3, r3
 801c094:	009b      	lsls	r3, r3, #2
 801c096:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c098:	7e7b      	ldrb	r3, [r7, #25]
 801c09a:	b29b      	uxth	r3, r3
 801c09c:	8b7a      	ldrh	r2, [r7, #26]
 801c09e:	429a      	cmp	r2, r3
 801c0a0:	d202      	bcs.n	801c0a8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c0a2:	f04f 33ff 	mov.w	r3, #4294967295
 801c0a6:	e135      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c0a8:	7e7b      	ldrb	r3, [r7, #25]
 801c0aa:	b29b      	uxth	r3, r3
 801c0ac:	8b7a      	ldrh	r2, [r7, #26]
 801c0ae:	1ad3      	subs	r3, r2, r3
 801c0b0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c0b2:	69fb      	ldr	r3, [r7, #28]
 801c0b4:	88db      	ldrh	r3, [r3, #6]
 801c0b6:	b29b      	uxth	r3, r3
 801c0b8:	4618      	mov	r0, r3
 801c0ba:	f7f5 fe87 	bl	8011dcc <lwip_htons>
 801c0be:	4603      	mov	r3, r0
 801c0c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c0c4:	b29b      	uxth	r3, r3
 801c0c6:	00db      	lsls	r3, r3, #3
 801c0c8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c0ca:	68bb      	ldr	r3, [r7, #8]
 801c0cc:	685b      	ldr	r3, [r3, #4]
 801c0ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801c0d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c0d2:	2200      	movs	r2, #0
 801c0d4:	701a      	strb	r2, [r3, #0]
 801c0d6:	2200      	movs	r2, #0
 801c0d8:	705a      	strb	r2, [r3, #1]
 801c0da:	2200      	movs	r2, #0
 801c0dc:	709a      	strb	r2, [r3, #2]
 801c0de:	2200      	movs	r2, #0
 801c0e0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c0e4:	8afa      	ldrh	r2, [r7, #22]
 801c0e6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c0e8:	8afa      	ldrh	r2, [r7, #22]
 801c0ea:	8b7b      	ldrh	r3, [r7, #26]
 801c0ec:	4413      	add	r3, r2
 801c0ee:	b29a      	uxth	r2, r3
 801c0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c0f2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c0f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c0f6:	88db      	ldrh	r3, [r3, #6]
 801c0f8:	b29b      	uxth	r3, r3
 801c0fa:	8afa      	ldrh	r2, [r7, #22]
 801c0fc:	429a      	cmp	r2, r3
 801c0fe:	d902      	bls.n	801c106 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c100:	f04f 33ff 	mov.w	r3, #4294967295
 801c104:	e106      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c106:	68fb      	ldr	r3, [r7, #12]
 801c108:	685b      	ldr	r3, [r3, #4]
 801c10a:	627b      	str	r3, [r7, #36]	; 0x24
 801c10c:	e068      	b.n	801c1e0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c110:	685b      	ldr	r3, [r3, #4]
 801c112:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c116:	889b      	ldrh	r3, [r3, #4]
 801c118:	b29a      	uxth	r2, r3
 801c11a:	693b      	ldr	r3, [r7, #16]
 801c11c:	889b      	ldrh	r3, [r3, #4]
 801c11e:	b29b      	uxth	r3, r3
 801c120:	429a      	cmp	r2, r3
 801c122:	d235      	bcs.n	801c190 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c128:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c12c:	2b00      	cmp	r3, #0
 801c12e:	d020      	beq.n	801c172 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c132:	889b      	ldrh	r3, [r3, #4]
 801c134:	b29a      	uxth	r2, r3
 801c136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c138:	88db      	ldrh	r3, [r3, #6]
 801c13a:	b29b      	uxth	r3, r3
 801c13c:	429a      	cmp	r2, r3
 801c13e:	d307      	bcc.n	801c150 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c142:	88db      	ldrh	r3, [r3, #6]
 801c144:	b29a      	uxth	r2, r3
 801c146:	693b      	ldr	r3, [r7, #16]
 801c148:	889b      	ldrh	r3, [r3, #4]
 801c14a:	b29b      	uxth	r3, r3
 801c14c:	429a      	cmp	r2, r3
 801c14e:	d902      	bls.n	801c156 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c150:	f04f 33ff 	mov.w	r3, #4294967295
 801c154:	e0de      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c158:	68ba      	ldr	r2, [r7, #8]
 801c15a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c15e:	88db      	ldrh	r3, [r3, #6]
 801c160:	b29a      	uxth	r2, r3
 801c162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c164:	889b      	ldrh	r3, [r3, #4]
 801c166:	b29b      	uxth	r3, r3
 801c168:	429a      	cmp	r2, r3
 801c16a:	d03d      	beq.n	801c1e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c16c:	2300      	movs	r3, #0
 801c16e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c170:	e03a      	b.n	801c1e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c174:	88db      	ldrh	r3, [r3, #6]
 801c176:	b29a      	uxth	r2, r3
 801c178:	693b      	ldr	r3, [r7, #16]
 801c17a:	889b      	ldrh	r3, [r3, #4]
 801c17c:	b29b      	uxth	r3, r3
 801c17e:	429a      	cmp	r2, r3
 801c180:	d902      	bls.n	801c188 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c182:	f04f 33ff 	mov.w	r3, #4294967295
 801c186:	e0c5      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c188:	68fb      	ldr	r3, [r7, #12]
 801c18a:	68ba      	ldr	r2, [r7, #8]
 801c18c:	605a      	str	r2, [r3, #4]
      break;
 801c18e:	e02b      	b.n	801c1e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c192:	889b      	ldrh	r3, [r3, #4]
 801c194:	b29a      	uxth	r2, r3
 801c196:	693b      	ldr	r3, [r7, #16]
 801c198:	889b      	ldrh	r3, [r3, #4]
 801c19a:	b29b      	uxth	r3, r3
 801c19c:	429a      	cmp	r2, r3
 801c19e:	d102      	bne.n	801c1a6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c1a0:	f04f 33ff 	mov.w	r3, #4294967295
 801c1a4:	e0b6      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c1a8:	889b      	ldrh	r3, [r3, #4]
 801c1aa:	b29a      	uxth	r2, r3
 801c1ac:	693b      	ldr	r3, [r7, #16]
 801c1ae:	88db      	ldrh	r3, [r3, #6]
 801c1b0:	b29b      	uxth	r3, r3
 801c1b2:	429a      	cmp	r2, r3
 801c1b4:	d202      	bcs.n	801c1bc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c1b6:	f04f 33ff 	mov.w	r3, #4294967295
 801c1ba:	e0ab      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c1be:	2b00      	cmp	r3, #0
 801c1c0:	d009      	beq.n	801c1d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c1c4:	88db      	ldrh	r3, [r3, #6]
 801c1c6:	b29a      	uxth	r2, r3
 801c1c8:	693b      	ldr	r3, [r7, #16]
 801c1ca:	889b      	ldrh	r3, [r3, #4]
 801c1cc:	b29b      	uxth	r3, r3
 801c1ce:	429a      	cmp	r2, r3
 801c1d0:	d001      	beq.n	801c1d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c1d2:	2300      	movs	r3, #0
 801c1d4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c1d6:	693b      	ldr	r3, [r7, #16]
 801c1d8:	681b      	ldr	r3, [r3, #0]
 801c1da:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801c1dc:	693b      	ldr	r3, [r7, #16]
 801c1de:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801c1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1e2:	2b00      	cmp	r3, #0
 801c1e4:	d193      	bne.n	801c10e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c1e6:	e000      	b.n	801c1ea <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c1e8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1ec:	2b00      	cmp	r3, #0
 801c1ee:	d12d      	bne.n	801c24c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c1f2:	2b00      	cmp	r3, #0
 801c1f4:	d01c      	beq.n	801c230 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c1f8:	88db      	ldrh	r3, [r3, #6]
 801c1fa:	b29a      	uxth	r2, r3
 801c1fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c1fe:	889b      	ldrh	r3, [r3, #4]
 801c200:	b29b      	uxth	r3, r3
 801c202:	429a      	cmp	r2, r3
 801c204:	d906      	bls.n	801c214 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c206:	4b45      	ldr	r3, [pc, #276]	; (801c31c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c208:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801c20c:	4944      	ldr	r1, [pc, #272]	; (801c320 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c20e:	4845      	ldr	r0, [pc, #276]	; (801c324 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c210:	f002 fab0 	bl	801e774 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c216:	68ba      	ldr	r2, [r7, #8]
 801c218:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c21c:	88db      	ldrh	r3, [r3, #6]
 801c21e:	b29a      	uxth	r2, r3
 801c220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c222:	889b      	ldrh	r3, [r3, #4]
 801c224:	b29b      	uxth	r3, r3
 801c226:	429a      	cmp	r2, r3
 801c228:	d010      	beq.n	801c24c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c22a:	2300      	movs	r3, #0
 801c22c:	623b      	str	r3, [r7, #32]
 801c22e:	e00d      	b.n	801c24c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c230:	68fb      	ldr	r3, [r7, #12]
 801c232:	685b      	ldr	r3, [r3, #4]
 801c234:	2b00      	cmp	r3, #0
 801c236:	d006      	beq.n	801c246 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c238:	4b38      	ldr	r3, [pc, #224]	; (801c31c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c23a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801c23e:	493a      	ldr	r1, [pc, #232]	; (801c328 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c240:	4838      	ldr	r0, [pc, #224]	; (801c324 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c242:	f002 fa97 	bl	801e774 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c246:	68fb      	ldr	r3, [r7, #12]
 801c248:	68ba      	ldr	r2, [r7, #8]
 801c24a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	2b00      	cmp	r3, #0
 801c250:	d105      	bne.n	801c25e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c252:	68fb      	ldr	r3, [r7, #12]
 801c254:	7f9b      	ldrb	r3, [r3, #30]
 801c256:	f003 0301 	and.w	r3, r3, #1
 801c25a:	2b00      	cmp	r3, #0
 801c25c:	d059      	beq.n	801c312 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c25e:	6a3b      	ldr	r3, [r7, #32]
 801c260:	2b00      	cmp	r3, #0
 801c262:	d04f      	beq.n	801c304 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c264:	68fb      	ldr	r3, [r7, #12]
 801c266:	685b      	ldr	r3, [r3, #4]
 801c268:	2b00      	cmp	r3, #0
 801c26a:	d006      	beq.n	801c27a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c26c:	68fb      	ldr	r3, [r7, #12]
 801c26e:	685b      	ldr	r3, [r3, #4]
 801c270:	685b      	ldr	r3, [r3, #4]
 801c272:	889b      	ldrh	r3, [r3, #4]
 801c274:	b29b      	uxth	r3, r3
 801c276:	2b00      	cmp	r3, #0
 801c278:	d002      	beq.n	801c280 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c27a:	2300      	movs	r3, #0
 801c27c:	623b      	str	r3, [r7, #32]
 801c27e:	e041      	b.n	801c304 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c282:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801c284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c286:	681b      	ldr	r3, [r3, #0]
 801c288:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c28a:	e012      	b.n	801c2b2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c28e:	685b      	ldr	r3, [r3, #4]
 801c290:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801c292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c294:	88db      	ldrh	r3, [r3, #6]
 801c296:	b29a      	uxth	r2, r3
 801c298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c29a:	889b      	ldrh	r3, [r3, #4]
 801c29c:	b29b      	uxth	r3, r3
 801c29e:	429a      	cmp	r2, r3
 801c2a0:	d002      	beq.n	801c2a8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c2a2:	2300      	movs	r3, #0
 801c2a4:	623b      	str	r3, [r7, #32]
            break;
 801c2a6:	e007      	b.n	801c2b8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c2a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c2aa:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801c2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c2ae:	681b      	ldr	r3, [r3, #0]
 801c2b0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	d1e9      	bne.n	801c28c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c2b8:	6a3b      	ldr	r3, [r7, #32]
 801c2ba:	2b00      	cmp	r3, #0
 801c2bc:	d022      	beq.n	801c304 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c2be:	68fb      	ldr	r3, [r7, #12]
 801c2c0:	685b      	ldr	r3, [r3, #4]
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d106      	bne.n	801c2d4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c2c6:	4b15      	ldr	r3, [pc, #84]	; (801c31c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c2c8:	f240 12df 	movw	r2, #479	; 0x1df
 801c2cc:	4917      	ldr	r1, [pc, #92]	; (801c32c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c2ce:	4815      	ldr	r0, [pc, #84]	; (801c324 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c2d0:	f002 fa50 	bl	801e774 <iprintf>
          LWIP_ASSERT("sanity check",
 801c2d4:	68fb      	ldr	r3, [r7, #12]
 801c2d6:	685b      	ldr	r3, [r3, #4]
 801c2d8:	685b      	ldr	r3, [r3, #4]
 801c2da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c2dc:	429a      	cmp	r2, r3
 801c2de:	d106      	bne.n	801c2ee <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c2e0:	4b0e      	ldr	r3, [pc, #56]	; (801c31c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c2e2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801c2e6:	4911      	ldr	r1, [pc, #68]	; (801c32c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c2e8:	480e      	ldr	r0, [pc, #56]	; (801c324 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c2ea:	f002 fa43 	bl	801e774 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c2ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c2f0:	681b      	ldr	r3, [r3, #0]
 801c2f2:	2b00      	cmp	r3, #0
 801c2f4:	d006      	beq.n	801c304 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c2f6:	4b09      	ldr	r3, [pc, #36]	; (801c31c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c2f8:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801c2fc:	490c      	ldr	r1, [pc, #48]	; (801c330 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c2fe:	4809      	ldr	r0, [pc, #36]	; (801c324 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c300:	f002 fa38 	bl	801e774 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c304:	6a3b      	ldr	r3, [r7, #32]
 801c306:	2b00      	cmp	r3, #0
 801c308:	bf14      	ite	ne
 801c30a:	2301      	movne	r3, #1
 801c30c:	2300      	moveq	r3, #0
 801c30e:	b2db      	uxtb	r3, r3
 801c310:	e000      	b.n	801c314 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c312:	2300      	movs	r3, #0
}
 801c314:	4618      	mov	r0, r3
 801c316:	3730      	adds	r7, #48	; 0x30
 801c318:	46bd      	mov	sp, r7
 801c31a:	bd80      	pop	{r7, pc}
 801c31c:	080244c4 	.word	0x080244c4
 801c320:	080245a8 	.word	0x080245a8
 801c324:	0802450c 	.word	0x0802450c
 801c328:	080245c8 	.word	0x080245c8
 801c32c:	08024600 	.word	0x08024600
 801c330:	08024610 	.word	0x08024610

0801c334 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c334:	b580      	push	{r7, lr}
 801c336:	b08e      	sub	sp, #56	; 0x38
 801c338:	af00      	add	r7, sp, #0
 801c33a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c33c:	687b      	ldr	r3, [r7, #4]
 801c33e:	685b      	ldr	r3, [r3, #4]
 801c340:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c344:	781b      	ldrb	r3, [r3, #0]
 801c346:	f003 030f 	and.w	r3, r3, #15
 801c34a:	b2db      	uxtb	r3, r3
 801c34c:	009b      	lsls	r3, r3, #2
 801c34e:	b2db      	uxtb	r3, r3
 801c350:	2b14      	cmp	r3, #20
 801c352:	f040 8171 	bne.w	801c638 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c358:	88db      	ldrh	r3, [r3, #6]
 801c35a:	b29b      	uxth	r3, r3
 801c35c:	4618      	mov	r0, r3
 801c35e:	f7f5 fd35 	bl	8011dcc <lwip_htons>
 801c362:	4603      	mov	r3, r0
 801c364:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c368:	b29b      	uxth	r3, r3
 801c36a:	00db      	lsls	r3, r3, #3
 801c36c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c370:	885b      	ldrh	r3, [r3, #2]
 801c372:	b29b      	uxth	r3, r3
 801c374:	4618      	mov	r0, r3
 801c376:	f7f5 fd29 	bl	8011dcc <lwip_htons>
 801c37a:	4603      	mov	r3, r0
 801c37c:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c380:	781b      	ldrb	r3, [r3, #0]
 801c382:	f003 030f 	and.w	r3, r3, #15
 801c386:	b2db      	uxtb	r3, r3
 801c388:	009b      	lsls	r3, r3, #2
 801c38a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801c38e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801c392:	b29b      	uxth	r3, r3
 801c394:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c396:	429a      	cmp	r2, r3
 801c398:	f0c0 8150 	bcc.w	801c63c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c39c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801c3a0:	b29b      	uxth	r3, r3
 801c3a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c3a4:	1ad3      	subs	r3, r2, r3
 801c3a6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c3a8:	6878      	ldr	r0, [r7, #4]
 801c3aa:	f7f7 f991 	bl	80136d0 <pbuf_clen>
 801c3ae:	4603      	mov	r3, r0
 801c3b0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c3b2:	4b8c      	ldr	r3, [pc, #560]	; (801c5e4 <ip4_reass+0x2b0>)
 801c3b4:	881b      	ldrh	r3, [r3, #0]
 801c3b6:	461a      	mov	r2, r3
 801c3b8:	8c3b      	ldrh	r3, [r7, #32]
 801c3ba:	4413      	add	r3, r2
 801c3bc:	2b0a      	cmp	r3, #10
 801c3be:	dd10      	ble.n	801c3e2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c3c0:	8c3b      	ldrh	r3, [r7, #32]
 801c3c2:	4619      	mov	r1, r3
 801c3c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c3c6:	f7ff fd81 	bl	801becc <ip_reass_remove_oldest_datagram>
 801c3ca:	4603      	mov	r3, r0
 801c3cc:	2b00      	cmp	r3, #0
 801c3ce:	f000 8137 	beq.w	801c640 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c3d2:	4b84      	ldr	r3, [pc, #528]	; (801c5e4 <ip4_reass+0x2b0>)
 801c3d4:	881b      	ldrh	r3, [r3, #0]
 801c3d6:	461a      	mov	r2, r3
 801c3d8:	8c3b      	ldrh	r3, [r7, #32]
 801c3da:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c3dc:	2b0a      	cmp	r3, #10
 801c3de:	f300 812f 	bgt.w	801c640 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c3e2:	4b81      	ldr	r3, [pc, #516]	; (801c5e8 <ip4_reass+0x2b4>)
 801c3e4:	681b      	ldr	r3, [r3, #0]
 801c3e6:	633b      	str	r3, [r7, #48]	; 0x30
 801c3e8:	e015      	b.n	801c416 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c3ec:	695a      	ldr	r2, [r3, #20]
 801c3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c3f0:	68db      	ldr	r3, [r3, #12]
 801c3f2:	429a      	cmp	r2, r3
 801c3f4:	d10c      	bne.n	801c410 <ip4_reass+0xdc>
 801c3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c3f8:	699a      	ldr	r2, [r3, #24]
 801c3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c3fc:	691b      	ldr	r3, [r3, #16]
 801c3fe:	429a      	cmp	r2, r3
 801c400:	d106      	bne.n	801c410 <ip4_reass+0xdc>
 801c402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c404:	899a      	ldrh	r2, [r3, #12]
 801c406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c408:	889b      	ldrh	r3, [r3, #4]
 801c40a:	b29b      	uxth	r3, r3
 801c40c:	429a      	cmp	r2, r3
 801c40e:	d006      	beq.n	801c41e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c412:	681b      	ldr	r3, [r3, #0]
 801c414:	633b      	str	r3, [r7, #48]	; 0x30
 801c416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c418:	2b00      	cmp	r3, #0
 801c41a:	d1e6      	bne.n	801c3ea <ip4_reass+0xb6>
 801c41c:	e000      	b.n	801c420 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c41e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c422:	2b00      	cmp	r3, #0
 801c424:	d109      	bne.n	801c43a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c426:	8c3b      	ldrh	r3, [r7, #32]
 801c428:	4619      	mov	r1, r3
 801c42a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c42c:	f7ff fdb0 	bl	801bf90 <ip_reass_enqueue_new_datagram>
 801c430:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c434:	2b00      	cmp	r3, #0
 801c436:	d11c      	bne.n	801c472 <ip4_reass+0x13e>
      goto nullreturn;
 801c438:	e105      	b.n	801c646 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c43a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c43c:	88db      	ldrh	r3, [r3, #6]
 801c43e:	b29b      	uxth	r3, r3
 801c440:	4618      	mov	r0, r3
 801c442:	f7f5 fcc3 	bl	8011dcc <lwip_htons>
 801c446:	4603      	mov	r3, r0
 801c448:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c44c:	2b00      	cmp	r3, #0
 801c44e:	d110      	bne.n	801c472 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c452:	89db      	ldrh	r3, [r3, #14]
 801c454:	4618      	mov	r0, r3
 801c456:	f7f5 fcb9 	bl	8011dcc <lwip_htons>
 801c45a:	4603      	mov	r3, r0
 801c45c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c460:	2b00      	cmp	r3, #0
 801c462:	d006      	beq.n	801c472 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c466:	3308      	adds	r3, #8
 801c468:	2214      	movs	r2, #20
 801c46a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801c46c:	4618      	mov	r0, r3
 801c46e:	f001 fc17 	bl	801dca0 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c474:	88db      	ldrh	r3, [r3, #6]
 801c476:	b29b      	uxth	r3, r3
 801c478:	f003 0320 	and.w	r3, r3, #32
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	bf0c      	ite	eq
 801c480:	2301      	moveq	r3, #1
 801c482:	2300      	movne	r3, #0
 801c484:	b2db      	uxtb	r3, r3
 801c486:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c488:	69fb      	ldr	r3, [r7, #28]
 801c48a:	2b00      	cmp	r3, #0
 801c48c:	d00e      	beq.n	801c4ac <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c48e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801c490:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c492:	4413      	add	r3, r2
 801c494:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c496:	8b7a      	ldrh	r2, [r7, #26]
 801c498:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801c49a:	429a      	cmp	r2, r3
 801c49c:	f0c0 80a0 	bcc.w	801c5e0 <ip4_reass+0x2ac>
 801c4a0:	8b7b      	ldrh	r3, [r7, #26]
 801c4a2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801c4a6:	4293      	cmp	r3, r2
 801c4a8:	f200 809a 	bhi.w	801c5e0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c4ac:	69fa      	ldr	r2, [r7, #28]
 801c4ae:	6879      	ldr	r1, [r7, #4]
 801c4b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c4b2:	f7ff fdd5 	bl	801c060 <ip_reass_chain_frag_into_datagram_and_validate>
 801c4b6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c4b8:	697b      	ldr	r3, [r7, #20]
 801c4ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c4be:	f000 809b 	beq.w	801c5f8 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c4c2:	4b48      	ldr	r3, [pc, #288]	; (801c5e4 <ip4_reass+0x2b0>)
 801c4c4:	881a      	ldrh	r2, [r3, #0]
 801c4c6:	8c3b      	ldrh	r3, [r7, #32]
 801c4c8:	4413      	add	r3, r2
 801c4ca:	b29a      	uxth	r2, r3
 801c4cc:	4b45      	ldr	r3, [pc, #276]	; (801c5e4 <ip4_reass+0x2b0>)
 801c4ce:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c4d0:	69fb      	ldr	r3, [r7, #28]
 801c4d2:	2b00      	cmp	r3, #0
 801c4d4:	d00d      	beq.n	801c4f2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c4d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801c4d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c4da:	4413      	add	r3, r2
 801c4dc:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4e0:	8a7a      	ldrh	r2, [r7, #18]
 801c4e2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4e6:	7f9b      	ldrb	r3, [r3, #30]
 801c4e8:	f043 0301 	orr.w	r3, r3, #1
 801c4ec:	b2da      	uxtb	r2, r3
 801c4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4f0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c4f2:	697b      	ldr	r3, [r7, #20]
 801c4f4:	2b01      	cmp	r3, #1
 801c4f6:	d171      	bne.n	801c5dc <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c4fa:	8b9b      	ldrh	r3, [r3, #28]
 801c4fc:	3314      	adds	r3, #20
 801c4fe:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c502:	685b      	ldr	r3, [r3, #4]
 801c504:	685b      	ldr	r3, [r3, #4]
 801c506:	681b      	ldr	r3, [r3, #0]
 801c508:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c50c:	685b      	ldr	r3, [r3, #4]
 801c50e:	685b      	ldr	r3, [r3, #4]
 801c510:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c514:	3308      	adds	r3, #8
 801c516:	2214      	movs	r2, #20
 801c518:	4619      	mov	r1, r3
 801c51a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c51c:	f001 fbc0 	bl	801dca0 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c520:	8a3b      	ldrh	r3, [r7, #16]
 801c522:	4618      	mov	r0, r3
 801c524:	f7f5 fc52 	bl	8011dcc <lwip_htons>
 801c528:	4603      	mov	r3, r0
 801c52a:	461a      	mov	r2, r3
 801c52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c52e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c532:	2200      	movs	r2, #0
 801c534:	719a      	strb	r2, [r3, #6]
 801c536:	2200      	movs	r2, #0
 801c538:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c53c:	2200      	movs	r2, #0
 801c53e:	729a      	strb	r2, [r3, #10]
 801c540:	2200      	movs	r2, #0
 801c542:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c546:	685b      	ldr	r3, [r3, #4]
 801c548:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c54a:	e00d      	b.n	801c568 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c54c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c54e:	685b      	ldr	r3, [r3, #4]
 801c550:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c552:	2114      	movs	r1, #20
 801c554:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801c556:	f7f6 ffa7 	bl	80134a8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801c55a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801c55c:	6878      	ldr	r0, [r7, #4]
 801c55e:	f7f7 f8f7 	bl	8013750 <pbuf_cat>
      r = iprh->next_pbuf;
 801c562:	68fb      	ldr	r3, [r7, #12]
 801c564:	681b      	ldr	r3, [r3, #0]
 801c566:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801c568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c56a:	2b00      	cmp	r3, #0
 801c56c:	d1ee      	bne.n	801c54c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c56e:	4b1e      	ldr	r3, [pc, #120]	; (801c5e8 <ip4_reass+0x2b4>)
 801c570:	681b      	ldr	r3, [r3, #0]
 801c572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c574:	429a      	cmp	r2, r3
 801c576:	d102      	bne.n	801c57e <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c578:	2300      	movs	r3, #0
 801c57a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c57c:	e010      	b.n	801c5a0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c57e:	4b1a      	ldr	r3, [pc, #104]	; (801c5e8 <ip4_reass+0x2b4>)
 801c580:	681b      	ldr	r3, [r3, #0]
 801c582:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c584:	e007      	b.n	801c596 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c588:	681b      	ldr	r3, [r3, #0]
 801c58a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c58c:	429a      	cmp	r2, r3
 801c58e:	d006      	beq.n	801c59e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c592:	681b      	ldr	r3, [r3, #0]
 801c594:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c598:	2b00      	cmp	r3, #0
 801c59a:	d1f4      	bne.n	801c586 <ip4_reass+0x252>
 801c59c:	e000      	b.n	801c5a0 <ip4_reass+0x26c>
          break;
 801c59e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c5a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801c5a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c5a4:	f7ff fd2e 	bl	801c004 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c5a8:	6878      	ldr	r0, [r7, #4]
 801c5aa:	f7f7 f891 	bl	80136d0 <pbuf_clen>
 801c5ae:	4603      	mov	r3, r0
 801c5b0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c5b2:	4b0c      	ldr	r3, [pc, #48]	; (801c5e4 <ip4_reass+0x2b0>)
 801c5b4:	881b      	ldrh	r3, [r3, #0]
 801c5b6:	8c3a      	ldrh	r2, [r7, #32]
 801c5b8:	429a      	cmp	r2, r3
 801c5ba:	d906      	bls.n	801c5ca <ip4_reass+0x296>
 801c5bc:	4b0b      	ldr	r3, [pc, #44]	; (801c5ec <ip4_reass+0x2b8>)
 801c5be:	f240 229b 	movw	r2, #667	; 0x29b
 801c5c2:	490b      	ldr	r1, [pc, #44]	; (801c5f0 <ip4_reass+0x2bc>)
 801c5c4:	480b      	ldr	r0, [pc, #44]	; (801c5f4 <ip4_reass+0x2c0>)
 801c5c6:	f002 f8d5 	bl	801e774 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c5ca:	4b06      	ldr	r3, [pc, #24]	; (801c5e4 <ip4_reass+0x2b0>)
 801c5cc:	881a      	ldrh	r2, [r3, #0]
 801c5ce:	8c3b      	ldrh	r3, [r7, #32]
 801c5d0:	1ad3      	subs	r3, r2, r3
 801c5d2:	b29a      	uxth	r2, r3
 801c5d4:	4b03      	ldr	r3, [pc, #12]	; (801c5e4 <ip4_reass+0x2b0>)
 801c5d6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c5d8:	687b      	ldr	r3, [r7, #4]
 801c5da:	e038      	b.n	801c64e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c5dc:	2300      	movs	r3, #0
 801c5de:	e036      	b.n	801c64e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c5e0:	bf00      	nop
 801c5e2:	e00a      	b.n	801c5fa <ip4_reass+0x2c6>
 801c5e4:	2007924c 	.word	0x2007924c
 801c5e8:	20079248 	.word	0x20079248
 801c5ec:	080244c4 	.word	0x080244c4
 801c5f0:	08024634 	.word	0x08024634
 801c5f4:	0802450c 	.word	0x0802450c
    goto nullreturn_ipr;
 801c5f8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c5fc:	2b00      	cmp	r3, #0
 801c5fe:	d106      	bne.n	801c60e <ip4_reass+0x2da>
 801c600:	4b15      	ldr	r3, [pc, #84]	; (801c658 <ip4_reass+0x324>)
 801c602:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801c606:	4915      	ldr	r1, [pc, #84]	; (801c65c <ip4_reass+0x328>)
 801c608:	4815      	ldr	r0, [pc, #84]	; (801c660 <ip4_reass+0x32c>)
 801c60a:	f002 f8b3 	bl	801e774 <iprintf>
  if (ipr->p == NULL) {
 801c60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c610:	685b      	ldr	r3, [r3, #4]
 801c612:	2b00      	cmp	r3, #0
 801c614:	d116      	bne.n	801c644 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c616:	4b13      	ldr	r3, [pc, #76]	; (801c664 <ip4_reass+0x330>)
 801c618:	681b      	ldr	r3, [r3, #0]
 801c61a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c61c:	429a      	cmp	r2, r3
 801c61e:	d006      	beq.n	801c62e <ip4_reass+0x2fa>
 801c620:	4b0d      	ldr	r3, [pc, #52]	; (801c658 <ip4_reass+0x324>)
 801c622:	f240 22ab 	movw	r2, #683	; 0x2ab
 801c626:	4910      	ldr	r1, [pc, #64]	; (801c668 <ip4_reass+0x334>)
 801c628:	480d      	ldr	r0, [pc, #52]	; (801c660 <ip4_reass+0x32c>)
 801c62a:	f002 f8a3 	bl	801e774 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c62e:	2100      	movs	r1, #0
 801c630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c632:	f7ff fce7 	bl	801c004 <ip_reass_dequeue_datagram>
 801c636:	e006      	b.n	801c646 <ip4_reass+0x312>
    goto nullreturn;
 801c638:	bf00      	nop
 801c63a:	e004      	b.n	801c646 <ip4_reass+0x312>
    goto nullreturn;
 801c63c:	bf00      	nop
 801c63e:	e002      	b.n	801c646 <ip4_reass+0x312>
      goto nullreturn;
 801c640:	bf00      	nop
 801c642:	e000      	b.n	801c646 <ip4_reass+0x312>
  }

nullreturn:
 801c644:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c646:	6878      	ldr	r0, [r7, #4]
 801c648:	f7f6 ffb4 	bl	80135b4 <pbuf_free>
  return NULL;
 801c64c:	2300      	movs	r3, #0
}
 801c64e:	4618      	mov	r0, r3
 801c650:	3738      	adds	r7, #56	; 0x38
 801c652:	46bd      	mov	sp, r7
 801c654:	bd80      	pop	{r7, pc}
 801c656:	bf00      	nop
 801c658:	080244c4 	.word	0x080244c4
 801c65c:	08024650 	.word	0x08024650
 801c660:	0802450c 	.word	0x0802450c
 801c664:	20079248 	.word	0x20079248
 801c668:	0802465c 	.word	0x0802465c

0801c66c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c66c:	b580      	push	{r7, lr}
 801c66e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c670:	2005      	movs	r0, #5
 801c672:	f7f6 f887 	bl	8012784 <memp_malloc>
 801c676:	4603      	mov	r3, r0
}
 801c678:	4618      	mov	r0, r3
 801c67a:	bd80      	pop	{r7, pc}

0801c67c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c67c:	b580      	push	{r7, lr}
 801c67e:	b082      	sub	sp, #8
 801c680:	af00      	add	r7, sp, #0
 801c682:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c684:	687b      	ldr	r3, [r7, #4]
 801c686:	2b00      	cmp	r3, #0
 801c688:	d106      	bne.n	801c698 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c68a:	4b07      	ldr	r3, [pc, #28]	; (801c6a8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c68c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801c690:	4906      	ldr	r1, [pc, #24]	; (801c6ac <ip_frag_free_pbuf_custom_ref+0x30>)
 801c692:	4807      	ldr	r0, [pc, #28]	; (801c6b0 <ip_frag_free_pbuf_custom_ref+0x34>)
 801c694:	f002 f86e 	bl	801e774 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c698:	6879      	ldr	r1, [r7, #4]
 801c69a:	2005      	movs	r0, #5
 801c69c:	f7f6 f8e8 	bl	8012870 <memp_free>
}
 801c6a0:	bf00      	nop
 801c6a2:	3708      	adds	r7, #8
 801c6a4:	46bd      	mov	sp, r7
 801c6a6:	bd80      	pop	{r7, pc}
 801c6a8:	080244c4 	.word	0x080244c4
 801c6ac:	0802467c 	.word	0x0802467c
 801c6b0:	0802450c 	.word	0x0802450c

0801c6b4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801c6b4:	b580      	push	{r7, lr}
 801c6b6:	b084      	sub	sp, #16
 801c6b8:	af00      	add	r7, sp, #0
 801c6ba:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801c6bc:	687b      	ldr	r3, [r7, #4]
 801c6be:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801c6c0:	68fb      	ldr	r3, [r7, #12]
 801c6c2:	2b00      	cmp	r3, #0
 801c6c4:	d106      	bne.n	801c6d4 <ipfrag_free_pbuf_custom+0x20>
 801c6c6:	4b11      	ldr	r3, [pc, #68]	; (801c70c <ipfrag_free_pbuf_custom+0x58>)
 801c6c8:	f240 22ce 	movw	r2, #718	; 0x2ce
 801c6cc:	4910      	ldr	r1, [pc, #64]	; (801c710 <ipfrag_free_pbuf_custom+0x5c>)
 801c6ce:	4811      	ldr	r0, [pc, #68]	; (801c714 <ipfrag_free_pbuf_custom+0x60>)
 801c6d0:	f002 f850 	bl	801e774 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801c6d4:	68fa      	ldr	r2, [r7, #12]
 801c6d6:	687b      	ldr	r3, [r7, #4]
 801c6d8:	429a      	cmp	r2, r3
 801c6da:	d006      	beq.n	801c6ea <ipfrag_free_pbuf_custom+0x36>
 801c6dc:	4b0b      	ldr	r3, [pc, #44]	; (801c70c <ipfrag_free_pbuf_custom+0x58>)
 801c6de:	f240 22cf 	movw	r2, #719	; 0x2cf
 801c6e2:	490d      	ldr	r1, [pc, #52]	; (801c718 <ipfrag_free_pbuf_custom+0x64>)
 801c6e4:	480b      	ldr	r0, [pc, #44]	; (801c714 <ipfrag_free_pbuf_custom+0x60>)
 801c6e6:	f002 f845 	bl	801e774 <iprintf>
  if (pcr->original != NULL) {
 801c6ea:	68fb      	ldr	r3, [r7, #12]
 801c6ec:	695b      	ldr	r3, [r3, #20]
 801c6ee:	2b00      	cmp	r3, #0
 801c6f0:	d004      	beq.n	801c6fc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801c6f2:	68fb      	ldr	r3, [r7, #12]
 801c6f4:	695b      	ldr	r3, [r3, #20]
 801c6f6:	4618      	mov	r0, r3
 801c6f8:	f7f6 ff5c 	bl	80135b4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801c6fc:	68f8      	ldr	r0, [r7, #12]
 801c6fe:	f7ff ffbd 	bl	801c67c <ip_frag_free_pbuf_custom_ref>
}
 801c702:	bf00      	nop
 801c704:	3710      	adds	r7, #16
 801c706:	46bd      	mov	sp, r7
 801c708:	bd80      	pop	{r7, pc}
 801c70a:	bf00      	nop
 801c70c:	080244c4 	.word	0x080244c4
 801c710:	08024688 	.word	0x08024688
 801c714:	0802450c 	.word	0x0802450c
 801c718:	08024694 	.word	0x08024694

0801c71c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801c71c:	b580      	push	{r7, lr}
 801c71e:	b094      	sub	sp, #80	; 0x50
 801c720:	af02      	add	r7, sp, #8
 801c722:	60f8      	str	r0, [r7, #12]
 801c724:	60b9      	str	r1, [r7, #8]
 801c726:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801c728:	2300      	movs	r3, #0
 801c72a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801c72e:	68bb      	ldr	r3, [r7, #8]
 801c730:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801c732:	3b14      	subs	r3, #20
 801c734:	2b00      	cmp	r3, #0
 801c736:	da00      	bge.n	801c73a <ip4_frag+0x1e>
 801c738:	3307      	adds	r3, #7
 801c73a:	10db      	asrs	r3, r3, #3
 801c73c:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801c73e:	2314      	movs	r3, #20
 801c740:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801c742:	68fb      	ldr	r3, [r7, #12]
 801c744:	685b      	ldr	r3, [r3, #4]
 801c746:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801c748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c74a:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801c74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c74e:	781b      	ldrb	r3, [r3, #0]
 801c750:	f003 030f 	and.w	r3, r3, #15
 801c754:	b2db      	uxtb	r3, r3
 801c756:	009b      	lsls	r3, r3, #2
 801c758:	b2db      	uxtb	r3, r3
 801c75a:	2b14      	cmp	r3, #20
 801c75c:	d002      	beq.n	801c764 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801c75e:	f06f 0305 	mvn.w	r3, #5
 801c762:	e110      	b.n	801c986 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801c764:	68fb      	ldr	r3, [r7, #12]
 801c766:	895b      	ldrh	r3, [r3, #10]
 801c768:	2b13      	cmp	r3, #19
 801c76a:	d809      	bhi.n	801c780 <ip4_frag+0x64>
 801c76c:	4b88      	ldr	r3, [pc, #544]	; (801c990 <ip4_frag+0x274>)
 801c76e:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801c772:	4988      	ldr	r1, [pc, #544]	; (801c994 <ip4_frag+0x278>)
 801c774:	4888      	ldr	r0, [pc, #544]	; (801c998 <ip4_frag+0x27c>)
 801c776:	f001 fffd 	bl	801e774 <iprintf>
 801c77a:	f06f 0305 	mvn.w	r3, #5
 801c77e:	e102      	b.n	801c986 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c782:	88db      	ldrh	r3, [r3, #6]
 801c784:	b29b      	uxth	r3, r3
 801c786:	4618      	mov	r0, r3
 801c788:	f7f5 fb20 	bl	8011dcc <lwip_htons>
 801c78c:	4603      	mov	r3, r0
 801c78e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801c790:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c792:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c796:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c79a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c79c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801c7a0:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c7a2:	68fb      	ldr	r3, [r7, #12]
 801c7a4:	891b      	ldrh	r3, [r3, #8]
 801c7a6:	3b14      	subs	r3, #20
 801c7a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801c7ac:	e0e1      	b.n	801c972 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c7ae:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c7b0:	00db      	lsls	r3, r3, #3
 801c7b2:	b29b      	uxth	r3, r3
 801c7b4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c7b8:	4293      	cmp	r3, r2
 801c7ba:	bf28      	it	cs
 801c7bc:	4613      	movcs	r3, r2
 801c7be:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c7c0:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c7c4:	2114      	movs	r1, #20
 801c7c6:	200e      	movs	r0, #14
 801c7c8:	f7f6 fc12 	bl	8012ff0 <pbuf_alloc>
 801c7cc:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801c7ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	f000 80d5 	beq.w	801c980 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c7d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7d8:	895b      	ldrh	r3, [r3, #10]
 801c7da:	2b13      	cmp	r3, #19
 801c7dc:	d806      	bhi.n	801c7ec <ip4_frag+0xd0>
 801c7de:	4b6c      	ldr	r3, [pc, #432]	; (801c990 <ip4_frag+0x274>)
 801c7e0:	f44f 7249 	mov.w	r2, #804	; 0x324
 801c7e4:	496d      	ldr	r1, [pc, #436]	; (801c99c <ip4_frag+0x280>)
 801c7e6:	486c      	ldr	r0, [pc, #432]	; (801c998 <ip4_frag+0x27c>)
 801c7e8:	f001 ffc4 	bl	801e774 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7ee:	685b      	ldr	r3, [r3, #4]
 801c7f0:	2214      	movs	r2, #20
 801c7f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801c7f4:	4618      	mov	r0, r3
 801c7f6:	f001 fa53 	bl	801dca0 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7fc:	685b      	ldr	r3, [r3, #4]
 801c7fe:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801c800:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c802:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801c806:	e064      	b.n	801c8d2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c808:	68fb      	ldr	r3, [r7, #12]
 801c80a:	895a      	ldrh	r2, [r3, #10]
 801c80c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c80e:	1ad3      	subs	r3, r2, r3
 801c810:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c812:	68fb      	ldr	r3, [r7, #12]
 801c814:	895b      	ldrh	r3, [r3, #10]
 801c816:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c818:	429a      	cmp	r2, r3
 801c81a:	d906      	bls.n	801c82a <ip4_frag+0x10e>
 801c81c:	4b5c      	ldr	r3, [pc, #368]	; (801c990 <ip4_frag+0x274>)
 801c81e:	f240 322d 	movw	r2, #813	; 0x32d
 801c822:	495f      	ldr	r1, [pc, #380]	; (801c9a0 <ip4_frag+0x284>)
 801c824:	485c      	ldr	r0, [pc, #368]	; (801c998 <ip4_frag+0x27c>)
 801c826:	f001 ffa5 	bl	801e774 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c82a:	8bfa      	ldrh	r2, [r7, #30]
 801c82c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c830:	4293      	cmp	r3, r2
 801c832:	bf28      	it	cs
 801c834:	4613      	movcs	r3, r2
 801c836:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c83a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c83e:	2b00      	cmp	r3, #0
 801c840:	d105      	bne.n	801c84e <ip4_frag+0x132>
        poff = 0;
 801c842:	2300      	movs	r3, #0
 801c844:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801c846:	68fb      	ldr	r3, [r7, #12]
 801c848:	681b      	ldr	r3, [r3, #0]
 801c84a:	60fb      	str	r3, [r7, #12]
        continue;
 801c84c:	e041      	b.n	801c8d2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c84e:	f7ff ff0d 	bl	801c66c <ip_frag_alloc_pbuf_custom_ref>
 801c852:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c854:	69bb      	ldr	r3, [r7, #24]
 801c856:	2b00      	cmp	r3, #0
 801c858:	d103      	bne.n	801c862 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c85a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c85c:	f7f6 feaa 	bl	80135b4 <pbuf_free>
        goto memerr;
 801c860:	e08f      	b.n	801c982 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c862:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c864:	68fb      	ldr	r3, [r7, #12]
 801c866:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c868:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c86a:	4413      	add	r3, r2
 801c86c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801c870:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801c874:	9201      	str	r2, [sp, #4]
 801c876:	9300      	str	r3, [sp, #0]
 801c878:	4603      	mov	r3, r0
 801c87a:	2241      	movs	r2, #65	; 0x41
 801c87c:	2000      	movs	r0, #0
 801c87e:	f7f6 fce1 	bl	8013244 <pbuf_alloced_custom>
 801c882:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c884:	697b      	ldr	r3, [r7, #20]
 801c886:	2b00      	cmp	r3, #0
 801c888:	d106      	bne.n	801c898 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c88a:	69b8      	ldr	r0, [r7, #24]
 801c88c:	f7ff fef6 	bl	801c67c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c890:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c892:	f7f6 fe8f 	bl	80135b4 <pbuf_free>
        goto memerr;
 801c896:	e074      	b.n	801c982 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c898:	68f8      	ldr	r0, [r7, #12]
 801c89a:	f7f6 ff31 	bl	8013700 <pbuf_ref>
      pcr->original = p;
 801c89e:	69bb      	ldr	r3, [r7, #24]
 801c8a0:	68fa      	ldr	r2, [r7, #12]
 801c8a2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c8a4:	69bb      	ldr	r3, [r7, #24]
 801c8a6:	4a3f      	ldr	r2, [pc, #252]	; (801c9a4 <ip4_frag+0x288>)
 801c8a8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c8aa:	6979      	ldr	r1, [r7, #20]
 801c8ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c8ae:	f7f6 ff4f 	bl	8013750 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c8b2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801c8b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c8ba:	1ad3      	subs	r3, r2, r3
 801c8bc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801c8c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c8c4:	2b00      	cmp	r3, #0
 801c8c6:	d004      	beq.n	801c8d2 <ip4_frag+0x1b6>
        poff = 0;
 801c8c8:	2300      	movs	r3, #0
 801c8ca:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801c8cc:	68fb      	ldr	r3, [r7, #12]
 801c8ce:	681b      	ldr	r3, [r3, #0]
 801c8d0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c8d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	d196      	bne.n	801c808 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c8da:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c8dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c8e0:	4413      	add	r3, r2
 801c8e2:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c8e4:	68bb      	ldr	r3, [r7, #8]
 801c8e6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801c8e8:	f1a3 0213 	sub.w	r2, r3, #19
 801c8ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c8f0:	429a      	cmp	r2, r3
 801c8f2:	bfcc      	ite	gt
 801c8f4:	2301      	movgt	r3, #1
 801c8f6:	2300      	movle	r3, #0
 801c8f8:	b2db      	uxtb	r3, r3
 801c8fa:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c8fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c900:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c904:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801c906:	6a3b      	ldr	r3, [r7, #32]
 801c908:	2b00      	cmp	r3, #0
 801c90a:	d002      	beq.n	801c912 <ip4_frag+0x1f6>
 801c90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c90e:	2b00      	cmp	r3, #0
 801c910:	d003      	beq.n	801c91a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c912:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c914:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801c918:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c91a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c91c:	4618      	mov	r0, r3
 801c91e:	f7f5 fa55 	bl	8011dcc <lwip_htons>
 801c922:	4603      	mov	r3, r0
 801c924:	461a      	mov	r2, r3
 801c926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c928:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c92a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c92c:	3314      	adds	r3, #20
 801c92e:	b29b      	uxth	r3, r3
 801c930:	4618      	mov	r0, r3
 801c932:	f7f5 fa4b 	bl	8011dcc <lwip_htons>
 801c936:	4603      	mov	r3, r0
 801c938:	461a      	mov	r2, r3
 801c93a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c93c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c93e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c940:	2200      	movs	r2, #0
 801c942:	729a      	strb	r2, [r3, #10]
 801c944:	2200      	movs	r2, #0
 801c946:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c948:	68bb      	ldr	r3, [r7, #8]
 801c94a:	695b      	ldr	r3, [r3, #20]
 801c94c:	687a      	ldr	r2, [r7, #4]
 801c94e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c950:	68b8      	ldr	r0, [r7, #8]
 801c952:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c954:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c956:	f7f6 fe2d 	bl	80135b4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c95a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c95e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c960:	1ad3      	subs	r3, r2, r3
 801c962:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801c966:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801c96a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c96c:	4413      	add	r3, r2
 801c96e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801c972:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c976:	2b00      	cmp	r3, #0
 801c978:	f47f af19 	bne.w	801c7ae <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c97c:	2300      	movs	r3, #0
 801c97e:	e002      	b.n	801c986 <ip4_frag+0x26a>
      goto memerr;
 801c980:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c982:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c986:	4618      	mov	r0, r3
 801c988:	3748      	adds	r7, #72	; 0x48
 801c98a:	46bd      	mov	sp, r7
 801c98c:	bd80      	pop	{r7, pc}
 801c98e:	bf00      	nop
 801c990:	080244c4 	.word	0x080244c4
 801c994:	080246a0 	.word	0x080246a0
 801c998:	0802450c 	.word	0x0802450c
 801c99c:	080246bc 	.word	0x080246bc
 801c9a0:	080246dc 	.word	0x080246dc
 801c9a4:	0801c6b5 	.word	0x0801c6b5

0801c9a8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c9a8:	b580      	push	{r7, lr}
 801c9aa:	b086      	sub	sp, #24
 801c9ac:	af00      	add	r7, sp, #0
 801c9ae:	6078      	str	r0, [r7, #4]
 801c9b0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c9b2:	230e      	movs	r3, #14
 801c9b4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c9b6:	687b      	ldr	r3, [r7, #4]
 801c9b8:	895b      	ldrh	r3, [r3, #10]
 801c9ba:	2b0e      	cmp	r3, #14
 801c9bc:	d96e      	bls.n	801ca9c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c9be:	687b      	ldr	r3, [r7, #4]
 801c9c0:	7bdb      	ldrb	r3, [r3, #15]
 801c9c2:	2b00      	cmp	r3, #0
 801c9c4:	d106      	bne.n	801c9d4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c9c6:	683b      	ldr	r3, [r7, #0]
 801c9c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c9cc:	3301      	adds	r3, #1
 801c9ce:	b2da      	uxtb	r2, r3
 801c9d0:	687b      	ldr	r3, [r7, #4]
 801c9d2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c9d4:	687b      	ldr	r3, [r7, #4]
 801c9d6:	685b      	ldr	r3, [r3, #4]
 801c9d8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c9da:	693b      	ldr	r3, [r7, #16]
 801c9dc:	7b1a      	ldrb	r2, [r3, #12]
 801c9de:	7b5b      	ldrb	r3, [r3, #13]
 801c9e0:	021b      	lsls	r3, r3, #8
 801c9e2:	4313      	orrs	r3, r2
 801c9e4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c9e6:	693b      	ldr	r3, [r7, #16]
 801c9e8:	781b      	ldrb	r3, [r3, #0]
 801c9ea:	f003 0301 	and.w	r3, r3, #1
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	d023      	beq.n	801ca3a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c9f2:	693b      	ldr	r3, [r7, #16]
 801c9f4:	781b      	ldrb	r3, [r3, #0]
 801c9f6:	2b01      	cmp	r3, #1
 801c9f8:	d10f      	bne.n	801ca1a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c9fa:	693b      	ldr	r3, [r7, #16]
 801c9fc:	785b      	ldrb	r3, [r3, #1]
 801c9fe:	2b00      	cmp	r3, #0
 801ca00:	d11b      	bne.n	801ca3a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801ca02:	693b      	ldr	r3, [r7, #16]
 801ca04:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ca06:	2b5e      	cmp	r3, #94	; 0x5e
 801ca08:	d117      	bne.n	801ca3a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801ca0a:	687b      	ldr	r3, [r7, #4]
 801ca0c:	7b5b      	ldrb	r3, [r3, #13]
 801ca0e:	f043 0310 	orr.w	r3, r3, #16
 801ca12:	b2da      	uxtb	r2, r3
 801ca14:	687b      	ldr	r3, [r7, #4]
 801ca16:	735a      	strb	r2, [r3, #13]
 801ca18:	e00f      	b.n	801ca3a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801ca1a:	693b      	ldr	r3, [r7, #16]
 801ca1c:	2206      	movs	r2, #6
 801ca1e:	4928      	ldr	r1, [pc, #160]	; (801cac0 <ethernet_input+0x118>)
 801ca20:	4618      	mov	r0, r3
 801ca22:	f001 f92d 	bl	801dc80 <memcmp>
 801ca26:	4603      	mov	r3, r0
 801ca28:	2b00      	cmp	r3, #0
 801ca2a:	d106      	bne.n	801ca3a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801ca2c:	687b      	ldr	r3, [r7, #4]
 801ca2e:	7b5b      	ldrb	r3, [r3, #13]
 801ca30:	f043 0308 	orr.w	r3, r3, #8
 801ca34:	b2da      	uxtb	r2, r3
 801ca36:	687b      	ldr	r3, [r7, #4]
 801ca38:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801ca3a:	89fb      	ldrh	r3, [r7, #14]
 801ca3c:	2b08      	cmp	r3, #8
 801ca3e:	d003      	beq.n	801ca48 <ethernet_input+0xa0>
 801ca40:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801ca44:	d014      	beq.n	801ca70 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801ca46:	e032      	b.n	801caae <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ca48:	683b      	ldr	r3, [r7, #0]
 801ca4a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ca4e:	f003 0308 	and.w	r3, r3, #8
 801ca52:	2b00      	cmp	r3, #0
 801ca54:	d024      	beq.n	801caa0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ca56:	8afb      	ldrh	r3, [r7, #22]
 801ca58:	4619      	mov	r1, r3
 801ca5a:	6878      	ldr	r0, [r7, #4]
 801ca5c:	f7f6 fd24 	bl	80134a8 <pbuf_remove_header>
 801ca60:	4603      	mov	r3, r0
 801ca62:	2b00      	cmp	r3, #0
 801ca64:	d11e      	bne.n	801caa4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801ca66:	6839      	ldr	r1, [r7, #0]
 801ca68:	6878      	ldr	r0, [r7, #4]
 801ca6a:	f7fe fde3 	bl	801b634 <ip4_input>
      break;
 801ca6e:	e013      	b.n	801ca98 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ca70:	683b      	ldr	r3, [r7, #0]
 801ca72:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ca76:	f003 0308 	and.w	r3, r3, #8
 801ca7a:	2b00      	cmp	r3, #0
 801ca7c:	d014      	beq.n	801caa8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ca7e:	8afb      	ldrh	r3, [r7, #22]
 801ca80:	4619      	mov	r1, r3
 801ca82:	6878      	ldr	r0, [r7, #4]
 801ca84:	f7f6 fd10 	bl	80134a8 <pbuf_remove_header>
 801ca88:	4603      	mov	r3, r0
 801ca8a:	2b00      	cmp	r3, #0
 801ca8c:	d10e      	bne.n	801caac <ethernet_input+0x104>
        etharp_input(p, netif);
 801ca8e:	6839      	ldr	r1, [r7, #0]
 801ca90:	6878      	ldr	r0, [r7, #4]
 801ca92:	f7fd ff83 	bl	801a99c <etharp_input>
      break;
 801ca96:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801ca98:	2300      	movs	r3, #0
 801ca9a:	e00c      	b.n	801cab6 <ethernet_input+0x10e>
    goto free_and_return;
 801ca9c:	bf00      	nop
 801ca9e:	e006      	b.n	801caae <ethernet_input+0x106>
        goto free_and_return;
 801caa0:	bf00      	nop
 801caa2:	e004      	b.n	801caae <ethernet_input+0x106>
        goto free_and_return;
 801caa4:	bf00      	nop
 801caa6:	e002      	b.n	801caae <ethernet_input+0x106>
        goto free_and_return;
 801caa8:	bf00      	nop
 801caaa:	e000      	b.n	801caae <ethernet_input+0x106>
        goto free_and_return;
 801caac:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801caae:	6878      	ldr	r0, [r7, #4]
 801cab0:	f7f6 fd80 	bl	80135b4 <pbuf_free>
  return ERR_OK;
 801cab4:	2300      	movs	r3, #0
}
 801cab6:	4618      	mov	r0, r3
 801cab8:	3718      	adds	r7, #24
 801caba:	46bd      	mov	sp, r7
 801cabc:	bd80      	pop	{r7, pc}
 801cabe:	bf00      	nop
 801cac0:	080248d0 	.word	0x080248d0

0801cac4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801cac4:	b580      	push	{r7, lr}
 801cac6:	b086      	sub	sp, #24
 801cac8:	af00      	add	r7, sp, #0
 801caca:	60f8      	str	r0, [r7, #12]
 801cacc:	60b9      	str	r1, [r7, #8]
 801cace:	607a      	str	r2, [r7, #4]
 801cad0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801cad2:	8c3b      	ldrh	r3, [r7, #32]
 801cad4:	4618      	mov	r0, r3
 801cad6:	f7f5 f979 	bl	8011dcc <lwip_htons>
 801cada:	4603      	mov	r3, r0
 801cadc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801cade:	210e      	movs	r1, #14
 801cae0:	68b8      	ldr	r0, [r7, #8]
 801cae2:	f7f6 fcd1 	bl	8013488 <pbuf_add_header>
 801cae6:	4603      	mov	r3, r0
 801cae8:	2b00      	cmp	r3, #0
 801caea:	d125      	bne.n	801cb38 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801caec:	68bb      	ldr	r3, [r7, #8]
 801caee:	685b      	ldr	r3, [r3, #4]
 801caf0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801caf2:	693b      	ldr	r3, [r7, #16]
 801caf4:	8afa      	ldrh	r2, [r7, #22]
 801caf6:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801caf8:	693b      	ldr	r3, [r7, #16]
 801cafa:	2206      	movs	r2, #6
 801cafc:	6839      	ldr	r1, [r7, #0]
 801cafe:	4618      	mov	r0, r3
 801cb00:	f001 f8ce 	bl	801dca0 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801cb04:	693b      	ldr	r3, [r7, #16]
 801cb06:	3306      	adds	r3, #6
 801cb08:	2206      	movs	r2, #6
 801cb0a:	6879      	ldr	r1, [r7, #4]
 801cb0c:	4618      	mov	r0, r3
 801cb0e:	f001 f8c7 	bl	801dca0 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801cb12:	68fb      	ldr	r3, [r7, #12]
 801cb14:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801cb18:	2b06      	cmp	r3, #6
 801cb1a:	d006      	beq.n	801cb2a <ethernet_output+0x66>
 801cb1c:	4b0a      	ldr	r3, [pc, #40]	; (801cb48 <ethernet_output+0x84>)
 801cb1e:	f44f 7299 	mov.w	r2, #306	; 0x132
 801cb22:	490a      	ldr	r1, [pc, #40]	; (801cb4c <ethernet_output+0x88>)
 801cb24:	480a      	ldr	r0, [pc, #40]	; (801cb50 <ethernet_output+0x8c>)
 801cb26:	f001 fe25 	bl	801e774 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801cb2a:	68fb      	ldr	r3, [r7, #12]
 801cb2c:	699b      	ldr	r3, [r3, #24]
 801cb2e:	68b9      	ldr	r1, [r7, #8]
 801cb30:	68f8      	ldr	r0, [r7, #12]
 801cb32:	4798      	blx	r3
 801cb34:	4603      	mov	r3, r0
 801cb36:	e002      	b.n	801cb3e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801cb38:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801cb3a:	f06f 0301 	mvn.w	r3, #1
}
 801cb3e:	4618      	mov	r0, r3
 801cb40:	3718      	adds	r7, #24
 801cb42:	46bd      	mov	sp, r7
 801cb44:	bd80      	pop	{r7, pc}
 801cb46:	bf00      	nop
 801cb48:	080246ec 	.word	0x080246ec
 801cb4c:	08024724 	.word	0x08024724
 801cb50:	08024758 	.word	0x08024758

0801cb54 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801cb54:	b580      	push	{r7, lr}
 801cb56:	b086      	sub	sp, #24
 801cb58:	af00      	add	r7, sp, #0
 801cb5a:	6078      	str	r0, [r7, #4]
 801cb5c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801cb5e:	683b      	ldr	r3, [r7, #0]
 801cb60:	60bb      	str	r3, [r7, #8]
 801cb62:	2304      	movs	r3, #4
 801cb64:	60fb      	str	r3, [r7, #12]
 801cb66:	2300      	movs	r3, #0
 801cb68:	613b      	str	r3, [r7, #16]
 801cb6a:	2300      	movs	r3, #0
 801cb6c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801cb6e:	f107 0308 	add.w	r3, r7, #8
 801cb72:	2100      	movs	r1, #0
 801cb74:	4618      	mov	r0, r3
 801cb76:	f7ef ff2d 	bl	800c9d4 <osMessageCreate>
 801cb7a:	4602      	mov	r2, r0
 801cb7c:	687b      	ldr	r3, [r7, #4]
 801cb7e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801cb80:	687b      	ldr	r3, [r7, #4]
 801cb82:	681b      	ldr	r3, [r3, #0]
 801cb84:	2b00      	cmp	r3, #0
 801cb86:	d102      	bne.n	801cb8e <sys_mbox_new+0x3a>
    return ERR_MEM;
 801cb88:	f04f 33ff 	mov.w	r3, #4294967295
 801cb8c:	e000      	b.n	801cb90 <sys_mbox_new+0x3c>

  return ERR_OK;
 801cb8e:	2300      	movs	r3, #0
}
 801cb90:	4618      	mov	r0, r3
 801cb92:	3718      	adds	r7, #24
 801cb94:	46bd      	mov	sp, r7
 801cb96:	bd80      	pop	{r7, pc}

0801cb98 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801cb98:	b580      	push	{r7, lr}
 801cb9a:	b084      	sub	sp, #16
 801cb9c:	af00      	add	r7, sp, #0
 801cb9e:	6078      	str	r0, [r7, #4]
 801cba0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801cba2:	687b      	ldr	r3, [r7, #4]
 801cba4:	681b      	ldr	r3, [r3, #0]
 801cba6:	6839      	ldr	r1, [r7, #0]
 801cba8:	2200      	movs	r2, #0
 801cbaa:	4618      	mov	r0, r3
 801cbac:	f7ef ff3a 	bl	800ca24 <osMessagePut>
 801cbb0:	4603      	mov	r3, r0
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d102      	bne.n	801cbbc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801cbb6:	2300      	movs	r3, #0
 801cbb8:	73fb      	strb	r3, [r7, #15]
 801cbba:	e001      	b.n	801cbc0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801cbbc:	23ff      	movs	r3, #255	; 0xff
 801cbbe:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801cbc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cbc4:	4618      	mov	r0, r3
 801cbc6:	3710      	adds	r7, #16
 801cbc8:	46bd      	mov	sp, r7
 801cbca:	bd80      	pop	{r7, pc}

0801cbcc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801cbcc:	b580      	push	{r7, lr}
 801cbce:	b08c      	sub	sp, #48	; 0x30
 801cbd0:	af00      	add	r7, sp, #0
 801cbd2:	61f8      	str	r0, [r7, #28]
 801cbd4:	61b9      	str	r1, [r7, #24]
 801cbd6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801cbd8:	f7ef fd6c 	bl	800c6b4 <osKernelSysTick>
 801cbdc:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801cbde:	697b      	ldr	r3, [r7, #20]
 801cbe0:	2b00      	cmp	r3, #0
 801cbe2:	d017      	beq.n	801cc14 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801cbe4:	69fb      	ldr	r3, [r7, #28]
 801cbe6:	6819      	ldr	r1, [r3, #0]
 801cbe8:	f107 0320 	add.w	r3, r7, #32
 801cbec:	697a      	ldr	r2, [r7, #20]
 801cbee:	4618      	mov	r0, r3
 801cbf0:	f7ef ff58 	bl	800caa4 <osMessageGet>

    if(event.status == osEventMessage)
 801cbf4:	6a3b      	ldr	r3, [r7, #32]
 801cbf6:	2b10      	cmp	r3, #16
 801cbf8:	d109      	bne.n	801cc0e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801cbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cbfc:	461a      	mov	r2, r3
 801cbfe:	69bb      	ldr	r3, [r7, #24]
 801cc00:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801cc02:	f7ef fd57 	bl	800c6b4 <osKernelSysTick>
 801cc06:	4602      	mov	r2, r0
 801cc08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cc0a:	1ad3      	subs	r3, r2, r3
 801cc0c:	e019      	b.n	801cc42 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801cc0e:	f04f 33ff 	mov.w	r3, #4294967295
 801cc12:	e016      	b.n	801cc42 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801cc14:	69fb      	ldr	r3, [r7, #28]
 801cc16:	6819      	ldr	r1, [r3, #0]
 801cc18:	463b      	mov	r3, r7
 801cc1a:	f04f 32ff 	mov.w	r2, #4294967295
 801cc1e:	4618      	mov	r0, r3
 801cc20:	f7ef ff40 	bl	800caa4 <osMessageGet>
 801cc24:	f107 0320 	add.w	r3, r7, #32
 801cc28:	463a      	mov	r2, r7
 801cc2a:	ca07      	ldmia	r2, {r0, r1, r2}
 801cc2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801cc30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cc32:	461a      	mov	r2, r3
 801cc34:	69bb      	ldr	r3, [r7, #24]
 801cc36:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801cc38:	f7ef fd3c 	bl	800c6b4 <osKernelSysTick>
 801cc3c:	4602      	mov	r2, r0
 801cc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cc40:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801cc42:	4618      	mov	r0, r3
 801cc44:	3730      	adds	r7, #48	; 0x30
 801cc46:	46bd      	mov	sp, r7
 801cc48:	bd80      	pop	{r7, pc}

0801cc4a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801cc4a:	b480      	push	{r7}
 801cc4c:	b083      	sub	sp, #12
 801cc4e:	af00      	add	r7, sp, #0
 801cc50:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801cc52:	687b      	ldr	r3, [r7, #4]
 801cc54:	681b      	ldr	r3, [r3, #0]
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d101      	bne.n	801cc5e <sys_mbox_valid+0x14>
    return 0;
 801cc5a:	2300      	movs	r3, #0
 801cc5c:	e000      	b.n	801cc60 <sys_mbox_valid+0x16>
  else
    return 1;
 801cc5e:	2301      	movs	r3, #1
}
 801cc60:	4618      	mov	r0, r3
 801cc62:	370c      	adds	r7, #12
 801cc64:	46bd      	mov	sp, r7
 801cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc6a:	4770      	bx	lr

0801cc6c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801cc6c:	b580      	push	{r7, lr}
 801cc6e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801cc70:	4803      	ldr	r0, [pc, #12]	; (801cc80 <sys_init+0x14>)
 801cc72:	f7ef fd8f 	bl	800c794 <osMutexCreate>
 801cc76:	4603      	mov	r3, r0
 801cc78:	4a02      	ldr	r2, [pc, #8]	; (801cc84 <sys_init+0x18>)
 801cc7a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801cc7c:	bf00      	nop
 801cc7e:	bd80      	pop	{r7, pc}
 801cc80:	080248e0 	.word	0x080248e0
 801cc84:	20079250 	.word	0x20079250

0801cc88 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801cc88:	b580      	push	{r7, lr}
 801cc8a:	b084      	sub	sp, #16
 801cc8c:	af00      	add	r7, sp, #0
 801cc8e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801cc90:	2300      	movs	r3, #0
 801cc92:	60bb      	str	r3, [r7, #8]
 801cc94:	2300      	movs	r3, #0
 801cc96:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801cc98:	f107 0308 	add.w	r3, r7, #8
 801cc9c:	4618      	mov	r0, r3
 801cc9e:	f7ef fd79 	bl	800c794 <osMutexCreate>
 801cca2:	4602      	mov	r2, r0
 801cca4:	687b      	ldr	r3, [r7, #4]
 801cca6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801cca8:	687b      	ldr	r3, [r7, #4]
 801ccaa:	681b      	ldr	r3, [r3, #0]
 801ccac:	2b00      	cmp	r3, #0
 801ccae:	d102      	bne.n	801ccb6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801ccb0:	f04f 33ff 	mov.w	r3, #4294967295
 801ccb4:	e000      	b.n	801ccb8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801ccb6:	2300      	movs	r3, #0
}
 801ccb8:	4618      	mov	r0, r3
 801ccba:	3710      	adds	r7, #16
 801ccbc:	46bd      	mov	sp, r7
 801ccbe:	bd80      	pop	{r7, pc}

0801ccc0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801ccc0:	b580      	push	{r7, lr}
 801ccc2:	b082      	sub	sp, #8
 801ccc4:	af00      	add	r7, sp, #0
 801ccc6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801ccc8:	687b      	ldr	r3, [r7, #4]
 801ccca:	681b      	ldr	r3, [r3, #0]
 801cccc:	f04f 31ff 	mov.w	r1, #4294967295
 801ccd0:	4618      	mov	r0, r3
 801ccd2:	f7ef fd77 	bl	800c7c4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801ccd6:	bf00      	nop
 801ccd8:	3708      	adds	r7, #8
 801ccda:	46bd      	mov	sp, r7
 801ccdc:	bd80      	pop	{r7, pc}

0801ccde <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801ccde:	b580      	push	{r7, lr}
 801cce0:	b082      	sub	sp, #8
 801cce2:	af00      	add	r7, sp, #0
 801cce4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801cce6:	687b      	ldr	r3, [r7, #4]
 801cce8:	681b      	ldr	r3, [r3, #0]
 801ccea:	4618      	mov	r0, r3
 801ccec:	f7ef fdb8 	bl	800c860 <osMutexRelease>
}
 801ccf0:	bf00      	nop
 801ccf2:	3708      	adds	r7, #8
 801ccf4:	46bd      	mov	sp, r7
 801ccf6:	bd80      	pop	{r7, pc}

0801ccf8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801ccf8:	b580      	push	{r7, lr}
 801ccfa:	b08c      	sub	sp, #48	; 0x30
 801ccfc:	af00      	add	r7, sp, #0
 801ccfe:	60f8      	str	r0, [r7, #12]
 801cd00:	60b9      	str	r1, [r7, #8]
 801cd02:	607a      	str	r2, [r7, #4]
 801cd04:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801cd06:	f107 0314 	add.w	r3, r7, #20
 801cd0a:	2200      	movs	r2, #0
 801cd0c:	601a      	str	r2, [r3, #0]
 801cd0e:	605a      	str	r2, [r3, #4]
 801cd10:	609a      	str	r2, [r3, #8]
 801cd12:	60da      	str	r2, [r3, #12]
 801cd14:	611a      	str	r2, [r3, #16]
 801cd16:	615a      	str	r2, [r3, #20]
 801cd18:	619a      	str	r2, [r3, #24]
 801cd1a:	68fb      	ldr	r3, [r7, #12]
 801cd1c:	617b      	str	r3, [r7, #20]
 801cd1e:	68bb      	ldr	r3, [r7, #8]
 801cd20:	61bb      	str	r3, [r7, #24]
 801cd22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801cd24:	b21b      	sxth	r3, r3
 801cd26:	83bb      	strh	r3, [r7, #28]
 801cd28:	683b      	ldr	r3, [r7, #0]
 801cd2a:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801cd2c:	f107 0314 	add.w	r3, r7, #20
 801cd30:	6879      	ldr	r1, [r7, #4]
 801cd32:	4618      	mov	r0, r3
 801cd34:	f7ef fcce 	bl	800c6d4 <osThreadCreate>
 801cd38:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801cd3a:	4618      	mov	r0, r3
 801cd3c:	3730      	adds	r7, #48	; 0x30
 801cd3e:	46bd      	mov	sp, r7
 801cd40:	bd80      	pop	{r7, pc}
	...

0801cd44 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801cd44:	b580      	push	{r7, lr}
 801cd46:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801cd48:	4b04      	ldr	r3, [pc, #16]	; (801cd5c <sys_arch_protect+0x18>)
 801cd4a:	681b      	ldr	r3, [r3, #0]
 801cd4c:	f04f 31ff 	mov.w	r1, #4294967295
 801cd50:	4618      	mov	r0, r3
 801cd52:	f7ef fd37 	bl	800c7c4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801cd56:	2301      	movs	r3, #1
}
 801cd58:	4618      	mov	r0, r3
 801cd5a:	bd80      	pop	{r7, pc}
 801cd5c:	20079250 	.word	0x20079250

0801cd60 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801cd60:	b580      	push	{r7, lr}
 801cd62:	b082      	sub	sp, #8
 801cd64:	af00      	add	r7, sp, #0
 801cd66:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801cd68:	4b04      	ldr	r3, [pc, #16]	; (801cd7c <sys_arch_unprotect+0x1c>)
 801cd6a:	681b      	ldr	r3, [r3, #0]
 801cd6c:	4618      	mov	r0, r3
 801cd6e:	f7ef fd77 	bl	800c860 <osMutexRelease>
}
 801cd72:	bf00      	nop
 801cd74:	3708      	adds	r7, #8
 801cd76:	46bd      	mov	sp, r7
 801cd78:	bd80      	pop	{r7, pc}
 801cd7a:	bf00      	nop
 801cd7c:	20079250 	.word	0x20079250

0801cd80 <xTraceDiagnosticsAdd>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsAdd(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 801cd80:	b480      	push	{r7}
 801cd82:	b083      	sub	sp, #12
 801cd84:	af00      	add	r7, sp, #0
 801cd86:	4603      	mov	r3, r0
 801cd88:	6039      	str	r1, [r7, #0]
 801cd8a:	71fb      	strb	r3, [r7, #7]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] += xValue;
 801cd8c:	4b09      	ldr	r3, [pc, #36]	; (801cdb4 <xTraceDiagnosticsAdd+0x34>)
 801cd8e:	681b      	ldr	r3, [r3, #0]
 801cd90:	79fa      	ldrb	r2, [r7, #7]
 801cd92:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801cd96:	4b07      	ldr	r3, [pc, #28]	; (801cdb4 <xTraceDiagnosticsAdd+0x34>)
 801cd98:	681b      	ldr	r3, [r3, #0]
 801cd9a:	79fa      	ldrb	r2, [r7, #7]
 801cd9c:	6839      	ldr	r1, [r7, #0]
 801cd9e:	4401      	add	r1, r0
 801cda0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	return TRC_SUCCESS;
 801cda4:	2300      	movs	r3, #0
}
 801cda6:	4618      	mov	r0, r3
 801cda8:	370c      	adds	r7, #12
 801cdaa:	46bd      	mov	sp, r7
 801cdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cdb0:	4770      	bx	lr
 801cdb2:	bf00      	nop
 801cdb4:	20079254 	.word	0x20079254

0801cdb8 <xTraceDiagnosticsIncrease>:

traceResult xTraceDiagnosticsIncrease(TraceDiagnosticsType_t xType)
{
 801cdb8:	b580      	push	{r7, lr}
 801cdba:	b082      	sub	sp, #8
 801cdbc:	af00      	add	r7, sp, #0
 801cdbe:	4603      	mov	r3, r0
 801cdc0:	71fb      	strb	r3, [r7, #7]
	return xTraceDiagnosticsAdd(xType, 1);
 801cdc2:	79fb      	ldrb	r3, [r7, #7]
 801cdc4:	2101      	movs	r1, #1
 801cdc6:	4618      	mov	r0, r3
 801cdc8:	f7ff ffda 	bl	801cd80 <xTraceDiagnosticsAdd>
 801cdcc:	4603      	mov	r3, r0
}
 801cdce:	4618      	mov	r0, r3
 801cdd0:	3708      	adds	r7, #8
 801cdd2:	46bd      	mov	sp, r7
 801cdd4:	bd80      	pop	{r7, pc}
	...

0801cdd8 <xTraceDiagnosticsSetIfHigher>:
{
	return xTraceDiagnosticsAdd(xType, -1);
}

traceResult xTraceDiagnosticsSetIfHigher(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 801cdd8:	b480      	push	{r7}
 801cdda:	b083      	sub	sp, #12
 801cddc:	af00      	add	r7, sp, #0
 801cdde:	4603      	mov	r3, r0
 801cde0:	6039      	str	r1, [r7, #0]
 801cde2:	71fb      	strb	r3, [r7, #7]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	if (xValue > pxDiagnostics->metrics[xType])
 801cde4:	4b0a      	ldr	r3, [pc, #40]	; (801ce10 <xTraceDiagnosticsSetIfHigher+0x38>)
 801cde6:	681b      	ldr	r3, [r3, #0]
 801cde8:	79fa      	ldrb	r2, [r7, #7]
 801cdea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cdee:	683a      	ldr	r2, [r7, #0]
 801cdf0:	429a      	cmp	r2, r3
 801cdf2:	dd05      	ble.n	801ce00 <xTraceDiagnosticsSetIfHigher+0x28>
	{
		pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] = xValue;
 801cdf4:	4b06      	ldr	r3, [pc, #24]	; (801ce10 <xTraceDiagnosticsSetIfHigher+0x38>)
 801cdf6:	681b      	ldr	r3, [r3, #0]
 801cdf8:	79fa      	ldrb	r2, [r7, #7]
 801cdfa:	6839      	ldr	r1, [r7, #0]
 801cdfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	return TRC_SUCCESS;
 801ce00:	2300      	movs	r3, #0
}
 801ce02:	4618      	mov	r0, r3
 801ce04:	370c      	adds	r7, #12
 801ce06:	46bd      	mov	sp, r7
 801ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ce0c:	4770      	bx	lr
 801ce0e:	bf00      	nop
 801ce10:	20079254 	.word	0x20079254

0801ce14 <xTraceEntryCreate>:

	return TRC_SUCCESS;
}

traceResult xTraceEntryCreate(TraceEntryHandle_t *pxEntryHandle)
{
 801ce14:	b580      	push	{r7, lr}
 801ce16:	b08a      	sub	sp, #40	; 0x28
 801ce18:	af00      	add	r7, sp, #0
 801ce1a:	6078      	str	r0, [r7, #4]
	TraceEntry_t *pxEntry;

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY) == 0U)
 801ce1c:	4b2b      	ldr	r3, [pc, #172]	; (801cecc <xTraceEntryCreate+0xb8>)
 801ce1e:	681b      	ldr	r3, [r3, #0]
 801ce20:	f003 0310 	and.w	r3, r3, #16
 801ce24:	2b00      	cmp	r3, #0
 801ce26:	d101      	bne.n	801ce2c <xTraceEntryCreate+0x18>
	{
		return TRC_FAIL;
 801ce28:	2301      	movs	r3, #1
 801ce2a:	e04b      	b.n	801cec4 <xTraceEntryCreate+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ce2c:	f3ef 8310 	mrs	r3, PRIMASK
 801ce30:	617b      	str	r3, [r7, #20]
  return(result);
 801ce32:	697b      	ldr	r3, [r7, #20]
	}

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	TRACE_ENTER_CRITICAL_SECTION();
 801ce34:	623b      	str	r3, [r7, #32]
 801ce36:	2301      	movs	r3, #1
 801ce38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce3a:	69bb      	ldr	r3, [r7, #24]
 801ce3c:	f383 8810 	msr	PRIMASK, r3
}
 801ce40:	bf00      	nop

	if (prvEntryIndexTake(&xIndex) != TRC_SUCCESS)
 801ce42:	f107 030b 	add.w	r3, r7, #11
 801ce46:	4618      	mov	r0, r3
 801ce48:	f000 f87e 	bl	801cf48 <prvEntryIndexTake>
 801ce4c:	4603      	mov	r3, r0
 801ce4e:	2b00      	cmp	r3, #0
 801ce50:	d00a      	beq.n	801ce68 <xTraceEntryCreate+0x54>
	{
		(void)xTraceDiagnosticsIncrease(TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM);
 801ce52:	2001      	movs	r0, #1
 801ce54:	f7ff ffb0 	bl	801cdb8 <xTraceDiagnosticsIncrease>
 801ce58:	6a3b      	ldr	r3, [r7, #32]
 801ce5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce5c:	693b      	ldr	r3, [r7, #16]
 801ce5e:	f383 8810 	msr	PRIMASK, r3
}
 801ce62:	bf00      	nop

		TRACE_EXIT_CRITICAL_SECTION();

		return TRC_FAIL;
 801ce64:	2301      	movs	r3, #1
 801ce66:	e02d      	b.n	801cec4 <xTraceEntryCreate+0xb0>
	}

	pxEntry = &pxEntryTable->axEntries[xIndex];
 801ce68:	4b19      	ldr	r3, [pc, #100]	; (801ced0 <xTraceEntryCreate+0xbc>)
 801ce6a:	681a      	ldr	r2, [r3, #0]
 801ce6c:	7afb      	ldrb	r3, [r7, #11]
 801ce6e:	4619      	mov	r1, r3
 801ce70:	460b      	mov	r3, r1
 801ce72:	005b      	lsls	r3, r3, #1
 801ce74:	440b      	add	r3, r1
 801ce76:	011b      	lsls	r3, r3, #4
 801ce78:	3308      	adds	r3, #8
 801ce7a:	4413      	add	r3, r2
 801ce7c:	3304      	adds	r3, #4
 801ce7e:	61fb      	str	r3, [r7, #28]
	
	pxEntry->pvAddress = (void*)pxEntry; /* We set a temporary address */
 801ce80:	69fb      	ldr	r3, [r7, #28]
 801ce82:	69fa      	ldr	r2, [r7, #28]
 801ce84:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 801ce86:	2300      	movs	r3, #0
 801ce88:	627b      	str	r3, [r7, #36]	; 0x24
 801ce8a:	e008      	b.n	801ce9e <xTraceEntryCreate+0x8a>
	{
		pxEntry->xStates[i] = (TraceUnsignedBaseType_t)0;
 801ce8c:	69fa      	ldr	r2, [r7, #28]
 801ce8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ce90:	009b      	lsls	r3, r3, #2
 801ce92:	4413      	add	r3, r2
 801ce94:	2200      	movs	r2, #0
 801ce96:	605a      	str	r2, [r3, #4]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 801ce98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ce9a:	3301      	adds	r3, #1
 801ce9c:	627b      	str	r3, [r7, #36]	; 0x24
 801ce9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cea0:	2b02      	cmp	r3, #2
 801cea2:	d9f3      	bls.n	801ce8c <xTraceEntryCreate+0x78>
	}

	pxEntry->uiOptions = 0u;
 801cea4:	69fb      	ldr	r3, [r7, #28]
 801cea6:	2200      	movs	r2, #0
 801cea8:	611a      	str	r2, [r3, #16]
	pxEntry->szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 801ceaa:	69fb      	ldr	r3, [r7, #28]
 801ceac:	2200      	movs	r2, #0
 801ceae:	751a      	strb	r2, [r3, #20]

	*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 801ceb0:	687b      	ldr	r3, [r7, #4]
 801ceb2:	69fa      	ldr	r2, [r7, #28]
 801ceb4:	601a      	str	r2, [r3, #0]
 801ceb6:	6a3b      	ldr	r3, [r7, #32]
 801ceb8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ceba:	68fb      	ldr	r3, [r7, #12]
 801cebc:	f383 8810 	msr	PRIMASK, r3
}
 801cec0:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 801cec2:	2300      	movs	r3, #0
}
 801cec4:	4618      	mov	r0, r3
 801cec6:	3728      	adds	r7, #40	; 0x28
 801cec8:	46bd      	mov	sp, r7
 801ceca:	bd80      	pop	{r7, pc}
 801cecc:	20079274 	.word	0x20079274
 801ced0:	20079258 	.word	0x20079258

0801ced4 <xTraceEntrySetSymbol>:
	return TRC_FAIL;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceEntrySetSymbol(const TraceEntryHandle_t xEntryHandle, const char* szSymbol, uint32_t uiLength)
{
 801ced4:	b580      	push	{r7, lr}
 801ced6:	b086      	sub	sp, #24
 801ced8:	af00      	add	r7, sp, #0
 801ceda:	60f8      	str	r0, [r7, #12]
 801cedc:	60b9      	str	r1, [r7, #8]
 801cede:	607a      	str	r2, [r7, #4]
	uint32_t i;

	/* This should never fail */
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	if (szSymbol == (void*)0)
 801cee0:	68bb      	ldr	r3, [r7, #8]
 801cee2:	2b00      	cmp	r3, #0
 801cee4:	d103      	bne.n	801ceee <xTraceEntrySetSymbol+0x1a>
	{
		szSymbol = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801cee6:	4b17      	ldr	r3, [pc, #92]	; (801cf44 <xTraceEntrySetSymbol+0x70>)
 801cee8:	60bb      	str	r3, [r7, #8]
		uiLength = 0u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801ceea:	2300      	movs	r3, #0
 801ceec:	607b      	str	r3, [r7, #4]
	}

	/* Remember the longest symbol name */
	(void)xTraceDiagnosticsSetIfHigher(TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH, (int32_t)uiLength);
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	4619      	mov	r1, r3
 801cef2:	2000      	movs	r0, #0
 801cef4:	f7ff ff70 	bl	801cdd8 <xTraceDiagnosticsSetIfHigher>

	if (uiLength >= (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH))
 801cef8:	687b      	ldr	r3, [r7, #4]
 801cefa:	2b1b      	cmp	r3, #27
 801cefc:	d902      	bls.n	801cf04 <xTraceEntrySetSymbol+0x30>
	{
		/* No room for null termination. Set to max. */
		uiLength = (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH) / sizeof(uint32_t); /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801cefe:	2307      	movs	r3, #7
 801cf00:	607b      	str	r3, [r7, #4]
 801cf02:	e003      	b.n	801cf0c <xTraceEntrySetSymbol+0x38>
	}
	else
	{
		/* Make room for null termination by increasing the number of uint32_t required by 1 */
		uiLength = (uiLength / sizeof(uint32_t)) + 1u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801cf04:	687b      	ldr	r3, [r7, #4]
 801cf06:	089b      	lsrs	r3, r3, #2
 801cf08:	3301      	adds	r3, #1
 801cf0a:	607b      	str	r3, [r7, #4]
	/* Does not need to be locked. */
	/* This should never fail */
	TRC_ASSERT(VALIDATE_ENTRY_HANDLE(xEntryHandle)); /*cstat !MISRAC2004-17.3 !MISRAC2012-Rule-18.3 Suppress pointer comparison check*/

	/* This will also copy the null termination, if possible */
	for (i = 0u; i < uiLength; i++)
 801cf0c:	2300      	movs	r3, #0
 801cf0e:	617b      	str	r3, [r7, #20]
 801cf10:	e00e      	b.n	801cf30 <xTraceEntrySetSymbol+0x5c>
	{
		((uint32_t*)(((TraceEntry_t*)xEntryHandle)->szSymbol))[i] = ((const uint32_t*)szSymbol)[i];  /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/ /*cstat !MISRAC2004-17.4_b We cast it to a uint32_t* in order to copy 4 bytes at a time*/
 801cf12:	697b      	ldr	r3, [r7, #20]
 801cf14:	009b      	lsls	r3, r3, #2
 801cf16:	68ba      	ldr	r2, [r7, #8]
 801cf18:	441a      	add	r2, r3
 801cf1a:	68fb      	ldr	r3, [r7, #12]
 801cf1c:	f103 0114 	add.w	r1, r3, #20
 801cf20:	697b      	ldr	r3, [r7, #20]
 801cf22:	009b      	lsls	r3, r3, #2
 801cf24:	440b      	add	r3, r1
 801cf26:	6812      	ldr	r2, [r2, #0]
 801cf28:	601a      	str	r2, [r3, #0]
	for (i = 0u; i < uiLength; i++)
 801cf2a:	697b      	ldr	r3, [r7, #20]
 801cf2c:	3301      	adds	r3, #1
 801cf2e:	617b      	str	r3, [r7, #20]
 801cf30:	697a      	ldr	r2, [r7, #20]
 801cf32:	687b      	ldr	r3, [r7, #4]
 801cf34:	429a      	cmp	r2, r3
 801cf36:	d3ec      	bcc.n	801cf12 <xTraceEntrySetSymbol+0x3e>
	}

	return TRC_SUCCESS;
 801cf38:	2300      	movs	r3, #0
}
 801cf3a:	4618      	mov	r0, r3
 801cf3c:	3718      	adds	r7, #24
 801cf3e:	46bd      	mov	sp, r7
 801cf40:	bd80      	pop	{r7, pc}
 801cf42:	bf00      	nop
 801cf44:	08024780 	.word	0x08024780

0801cf48 <prvEntryIndexTake>:

	return TRC_SUCCESS;
}

static traceResult prvEntryIndexTake(TraceEntryIndex_t *pxIndex)
{
 801cf48:	b480      	push	{r7}
 801cf4a:	b085      	sub	sp, #20
 801cf4c:	af00      	add	r7, sp, #0
 801cf4e:	6078      	str	r0, [r7, #4]
	/* Critical Section must be active! */
	TraceEntryIndex_t xIndex;

	if (pxIndexTable->uiFreeIndexCount == 0u)
 801cf50:	4b14      	ldr	r3, [pc, #80]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf52:	681b      	ldr	r3, [r3, #0]
 801cf54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cf56:	2b00      	cmp	r3, #0
 801cf58:	d101      	bne.n	801cf5e <prvEntryIndexTake+0x16>
	{
		return TRC_FAIL;
 801cf5a:	2301      	movs	r3, #1
 801cf5c:	e01c      	b.n	801cf98 <prvEntryIndexTake+0x50>
	}

	/* Always take the first item */
	xIndex = pxIndexTable->axFreeIndexes[0];
 801cf5e:	4b11      	ldr	r3, [pc, #68]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf60:	681b      	ldr	r3, [r3, #0]
 801cf62:	781b      	ldrb	r3, [r3, #0]
 801cf64:	73fb      	strb	r3, [r7, #15]
	pxIndexTable->uiFreeIndexCount--;
 801cf66:	4b0f      	ldr	r3, [pc, #60]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf68:	681b      	ldr	r3, [r3, #0]
 801cf6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801cf6c:	3a01      	subs	r2, #1
 801cf6e:	639a      	str	r2, [r3, #56]	; 0x38

	/* Move the last item to the first slot, to avoid holes */
	pxIndexTable->axFreeIndexes[0] = pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount];
 801cf70:	4b0c      	ldr	r3, [pc, #48]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf72:	6819      	ldr	r1, [r3, #0]
 801cf74:	4b0b      	ldr	r3, [pc, #44]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801cf7a:	4b0a      	ldr	r3, [pc, #40]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf7c:	681b      	ldr	r3, [r3, #0]
 801cf7e:	5c8a      	ldrb	r2, [r1, r2]
 801cf80:	701a      	strb	r2, [r3, #0]

#if (TRC_ENTRY_TABLE_SLOTS > 256)
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT16_MAX;
#else
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT8_MAX;
 801cf82:	4b08      	ldr	r3, [pc, #32]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf84:	681a      	ldr	r2, [r3, #0]
 801cf86:	4b07      	ldr	r3, [pc, #28]	; (801cfa4 <prvEntryIndexTake+0x5c>)
 801cf88:	681b      	ldr	r3, [r3, #0]
 801cf8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cf8c:	21ff      	movs	r1, #255	; 0xff
 801cf8e:	54d1      	strb	r1, [r2, r3]
#endif

	*pxIndex = xIndex;
 801cf90:	687b      	ldr	r3, [r7, #4]
 801cf92:	7bfa      	ldrb	r2, [r7, #15]
 801cf94:	701a      	strb	r2, [r3, #0]
	return TRC_SUCCESS;
 801cf96:	2300      	movs	r3, #0
}
 801cf98:	4618      	mov	r0, r3
 801cf9a:	3714      	adds	r7, #20
 801cf9c:	46bd      	mov	sp, r7
 801cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfa2:	4770      	bx	lr
 801cfa4:	2007925c 	.word	0x2007925c

0801cfa8 <xTraceEventCreate1>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreate1(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1)
{
 801cfa8:	b580      	push	{r7, lr}
 801cfaa:	b088      	sub	sp, #32
 801cfac:	af00      	add	r7, sp, #0
 801cfae:	6078      	str	r0, [r7, #4]
 801cfb0:	6039      	str	r1, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 801cfb2:	2300      	movs	r3, #0
 801cfb4:	60fb      	str	r3, [r7, #12]
	int32_t iBytesCommitted = 0;
 801cfb6:	2300      	movs	r3, #0
 801cfb8:	60bb      	str	r3, [r7, #8]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We need to check this */
	if (!xTraceIsRecorderEnabled())
 801cfba:	4b2f      	ldr	r3, [pc, #188]	; (801d078 <xTraceEventCreate1+0xd0>)
 801cfbc:	681b      	ldr	r3, [r3, #0]
 801cfbe:	f003 0301 	and.w	r3, r3, #1
 801cfc2:	2b00      	cmp	r3, #0
 801cfc4:	d004      	beq.n	801cfd0 <xTraceEventCreate1+0x28>
 801cfc6:	4b2d      	ldr	r3, [pc, #180]	; (801d07c <xTraceEventCreate1+0xd4>)
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	685b      	ldr	r3, [r3, #4]
 801cfcc:	2b00      	cmp	r3, #0
 801cfce:	d101      	bne.n	801cfd4 <xTraceEventCreate1+0x2c>
	{
		return TRC_FAIL;
 801cfd0:	2301      	movs	r3, #1
 801cfd2:	e04d      	b.n	801d070 <xTraceEventCreate1+0xc8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cfd4:	f3ef 8310 	mrs	r3, PRIMASK
 801cfd8:	617b      	str	r3, [r7, #20]
  return(result);
 801cfda:	697b      	ldr	r3, [r7, #20]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 801cfdc:	61fb      	str	r3, [r7, #28]
 801cfde:	2301      	movs	r3, #1
 801cfe0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cfe2:	69bb      	ldr	r3, [r7, #24]
 801cfe4:	f383 8810 	msr	PRIMASK, r3
}
 801cfe8:	bf00      	nop

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 801cfea:	4b25      	ldr	r3, [pc, #148]	; (801d080 <xTraceEventCreate1+0xd8>)
 801cfec:	681b      	ldr	r3, [r3, #0]
 801cfee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801cff0:	3201      	adds	r2, #1
 801cff2:	66da      	str	r2, [r3, #108]	; 0x6c

	if (xTraceStreamPortAllocate(sizeof(TraceEvent1_t), (void**)&pxEventData) == TRC_FAIL) /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress pointer checks*/
 801cff4:	4b23      	ldr	r3, [pc, #140]	; (801d084 <xTraceEventCreate1+0xdc>)
 801cff6:	6819      	ldr	r1, [r3, #0]
 801cff8:	4b23      	ldr	r3, [pc, #140]	; (801d088 <xTraceEventCreate1+0xe0>)
 801cffa:	681b      	ldr	r3, [r3, #0]
 801cffc:	6a1b      	ldr	r3, [r3, #32]
 801cffe:	1c5a      	adds	r2, r3, #1
 801d000:	f107 030c 	add.w	r3, r7, #12
 801d004:	0192      	lsls	r2, r2, #6
 801d006:	440a      	add	r2, r1
 801d008:	601a      	str	r2, [r3, #0]
	{
		TRACE_EXIT_CRITICAL_SECTION();
		return TRC_FAIL;
	}

	SET_BASE_EVENT_DATA(pxEventData, uiEventCode, 1, pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter); /*cstat !MISRAC2012-Rule-11.5 Suppress pointer checks*/
 801d00a:	687b      	ldr	r3, [r7, #4]
 801d00c:	b29a      	uxth	r2, r3
 801d00e:	68fb      	ldr	r3, [r7, #12]
 801d010:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 801d014:	b292      	uxth	r2, r2
 801d016:	801a      	strh	r2, [r3, #0]
 801d018:	4b19      	ldr	r3, [pc, #100]	; (801d080 <xTraceEventCreate1+0xd8>)
 801d01a:	681b      	ldr	r3, [r3, #0]
 801d01c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d01e:	68fb      	ldr	r3, [r7, #12]
 801d020:	b292      	uxth	r2, r2
 801d022:	805a      	strh	r2, [r3, #2]
 801d024:	4a19      	ldr	r2, [pc, #100]	; (801d08c <xTraceEventCreate1+0xe4>)
 801d026:	68fb      	ldr	r3, [r7, #12]
 801d028:	6812      	ldr	r2, [r2, #0]
 801d02a:	605a      	str	r2, [r3, #4]
 801d02c:	68fb      	ldr	r3, [r7, #12]
 801d02e:	685a      	ldr	r2, [r3, #4]
 801d030:	4b17      	ldr	r3, [pc, #92]	; (801d090 <xTraceEventCreate1+0xe8>)
 801d032:	681b      	ldr	r3, [r3, #0]
 801d034:	695b      	ldr	r3, [r3, #20]
 801d036:	429a      	cmp	r2, r3
 801d038:	d204      	bcs.n	801d044 <xTraceEventCreate1+0x9c>
 801d03a:	4b15      	ldr	r3, [pc, #84]	; (801d090 <xTraceEventCreate1+0xe8>)
 801d03c:	681b      	ldr	r3, [r3, #0]
 801d03e:	68da      	ldr	r2, [r3, #12]
 801d040:	3201      	adds	r2, #1
 801d042:	60da      	str	r2, [r3, #12]
 801d044:	68fa      	ldr	r2, [r7, #12]
 801d046:	4b12      	ldr	r3, [pc, #72]	; (801d090 <xTraceEventCreate1+0xe8>)
 801d048:	681b      	ldr	r3, [r3, #0]
 801d04a:	6852      	ldr	r2, [r2, #4]
 801d04c:	615a      	str	r2, [r3, #20]

	pxEventData->uxParams[0] = uxParam1;
 801d04e:	68fb      	ldr	r3, [r7, #12]
 801d050:	683a      	ldr	r2, [r7, #0]
 801d052:	609a      	str	r2, [r3, #8]

	(void)xTraceStreamPortCommit(pxEventData, sizeof(TraceEvent1_t), &iBytesCommitted);
 801d054:	68fb      	ldr	r3, [r7, #12]
 801d056:	f107 0208 	add.w	r2, r7, #8
 801d05a:	210c      	movs	r1, #12
 801d05c:	4618      	mov	r0, r3
 801d05e:	f000 fc41 	bl	801d8e4 <prvTraceItmWrite>
 801d062:	69fb      	ldr	r3, [r7, #28]
 801d064:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d066:	693b      	ldr	r3, [r7, #16]
 801d068:	f383 8810 	msr	PRIMASK, r3
}
 801d06c:	bf00      	nop

	/* We need to use iBytesCommitted for the above call but do not use the value,
	 * remove potential warnings */
	(void)iBytesCommitted;

	return TRC_SUCCESS;
 801d06e:	2300      	movs	r3, #0
}
 801d070:	4618      	mov	r0, r3
 801d072:	3720      	adds	r7, #32
 801d074:	46bd      	mov	sp, r7
 801d076:	bd80      	pop	{r7, pc}
 801d078:	20079274 	.word	0x20079274
 801d07c:	20079270 	.word	0x20079270
 801d080:	20079260 	.word	0x20079260
 801d084:	2007926c 	.word	0x2007926c
 801d088:	20079264 	.word	0x20079264
 801d08c:	e0001004 	.word	0xe0001004
 801d090:	2007927c 	.word	0x2007927c

0801d094 <xTraceEventCreate2>:

traceResult xTraceEventCreate2(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2)
{
 801d094:	b580      	push	{r7, lr}
 801d096:	b08a      	sub	sp, #40	; 0x28
 801d098:	af00      	add	r7, sp, #0
 801d09a:	60f8      	str	r0, [r7, #12]
 801d09c:	60b9      	str	r1, [r7, #8]
 801d09e:	607a      	str	r2, [r7, #4]
	TraceEvent2_t* pxEventData = (void*)0;
 801d0a0:	2300      	movs	r3, #0
 801d0a2:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 801d0a4:	2300      	movs	r3, #0
 801d0a6:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We need to check this */
	if (!xTraceIsRecorderEnabled())
 801d0a8:	4b30      	ldr	r3, [pc, #192]	; (801d16c <xTraceEventCreate2+0xd8>)
 801d0aa:	681b      	ldr	r3, [r3, #0]
 801d0ac:	f003 0301 	and.w	r3, r3, #1
 801d0b0:	2b00      	cmp	r3, #0
 801d0b2:	d004      	beq.n	801d0be <xTraceEventCreate2+0x2a>
 801d0b4:	4b2e      	ldr	r3, [pc, #184]	; (801d170 <xTraceEventCreate2+0xdc>)
 801d0b6:	681b      	ldr	r3, [r3, #0]
 801d0b8:	685b      	ldr	r3, [r3, #4]
 801d0ba:	2b00      	cmp	r3, #0
 801d0bc:	d101      	bne.n	801d0c2 <xTraceEventCreate2+0x2e>
	{
		return TRC_FAIL;
 801d0be:	2301      	movs	r3, #1
 801d0c0:	e050      	b.n	801d164 <xTraceEventCreate2+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d0c2:	f3ef 8310 	mrs	r3, PRIMASK
 801d0c6:	61fb      	str	r3, [r7, #28]
  return(result);
 801d0c8:	69fb      	ldr	r3, [r7, #28]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 801d0ca:	627b      	str	r3, [r7, #36]	; 0x24
 801d0cc:	2301      	movs	r3, #1
 801d0ce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d0d0:	6a3b      	ldr	r3, [r7, #32]
 801d0d2:	f383 8810 	msr	PRIMASK, r3
}
 801d0d6:	bf00      	nop

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 801d0d8:	4b26      	ldr	r3, [pc, #152]	; (801d174 <xTraceEventCreate2+0xe0>)
 801d0da:	681b      	ldr	r3, [r3, #0]
 801d0dc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d0de:	3201      	adds	r2, #1
 801d0e0:	66da      	str	r2, [r3, #108]	; 0x6c

	if (xTraceStreamPortAllocate(sizeof(TraceEvent2_t), (void**)&pxEventData) == TRC_FAIL) /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress pointer checks*/
 801d0e2:	4b25      	ldr	r3, [pc, #148]	; (801d178 <xTraceEventCreate2+0xe4>)
 801d0e4:	6819      	ldr	r1, [r3, #0]
 801d0e6:	4b25      	ldr	r3, [pc, #148]	; (801d17c <xTraceEventCreate2+0xe8>)
 801d0e8:	681b      	ldr	r3, [r3, #0]
 801d0ea:	6a1b      	ldr	r3, [r3, #32]
 801d0ec:	1c5a      	adds	r2, r3, #1
 801d0ee:	f107 0314 	add.w	r3, r7, #20
 801d0f2:	0192      	lsls	r2, r2, #6
 801d0f4:	440a      	add	r2, r1
 801d0f6:	601a      	str	r2, [r3, #0]
	{
		TRACE_EXIT_CRITICAL_SECTION();
		return TRC_FAIL;
	}

	SET_BASE_EVENT_DATA(pxEventData, uiEventCode, 2, pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter); /*cstat !MISRAC2012-Rule-11.5 Suppress pointer checks*/
 801d0f8:	68fb      	ldr	r3, [r7, #12]
 801d0fa:	b29a      	uxth	r2, r3
 801d0fc:	697b      	ldr	r3, [r7, #20]
 801d0fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801d102:	b292      	uxth	r2, r2
 801d104:	801a      	strh	r2, [r3, #0]
 801d106:	4b1b      	ldr	r3, [pc, #108]	; (801d174 <xTraceEventCreate2+0xe0>)
 801d108:	681b      	ldr	r3, [r3, #0]
 801d10a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d10c:	697b      	ldr	r3, [r7, #20]
 801d10e:	b292      	uxth	r2, r2
 801d110:	805a      	strh	r2, [r3, #2]
 801d112:	4a1b      	ldr	r2, [pc, #108]	; (801d180 <xTraceEventCreate2+0xec>)
 801d114:	697b      	ldr	r3, [r7, #20]
 801d116:	6812      	ldr	r2, [r2, #0]
 801d118:	605a      	str	r2, [r3, #4]
 801d11a:	697b      	ldr	r3, [r7, #20]
 801d11c:	685a      	ldr	r2, [r3, #4]
 801d11e:	4b19      	ldr	r3, [pc, #100]	; (801d184 <xTraceEventCreate2+0xf0>)
 801d120:	681b      	ldr	r3, [r3, #0]
 801d122:	695b      	ldr	r3, [r3, #20]
 801d124:	429a      	cmp	r2, r3
 801d126:	d204      	bcs.n	801d132 <xTraceEventCreate2+0x9e>
 801d128:	4b16      	ldr	r3, [pc, #88]	; (801d184 <xTraceEventCreate2+0xf0>)
 801d12a:	681b      	ldr	r3, [r3, #0]
 801d12c:	68da      	ldr	r2, [r3, #12]
 801d12e:	3201      	adds	r2, #1
 801d130:	60da      	str	r2, [r3, #12]
 801d132:	697a      	ldr	r2, [r7, #20]
 801d134:	4b13      	ldr	r3, [pc, #76]	; (801d184 <xTraceEventCreate2+0xf0>)
 801d136:	681b      	ldr	r3, [r3, #0]
 801d138:	6852      	ldr	r2, [r2, #4]
 801d13a:	615a      	str	r2, [r3, #20]

	pxEventData->uxParams[0] = uxParam1;
 801d13c:	697b      	ldr	r3, [r7, #20]
 801d13e:	68ba      	ldr	r2, [r7, #8]
 801d140:	609a      	str	r2, [r3, #8]
	pxEventData->uxParams[1] = uxParam2;
 801d142:	697b      	ldr	r3, [r7, #20]
 801d144:	687a      	ldr	r2, [r7, #4]
 801d146:	60da      	str	r2, [r3, #12]

	(void)xTraceStreamPortCommit(pxEventData, sizeof(TraceEvent2_t), &iBytesCommitted);
 801d148:	697b      	ldr	r3, [r7, #20]
 801d14a:	f107 0210 	add.w	r2, r7, #16
 801d14e:	2110      	movs	r1, #16
 801d150:	4618      	mov	r0, r3
 801d152:	f000 fbc7 	bl	801d8e4 <prvTraceItmWrite>
 801d156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d158:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d15a:	69bb      	ldr	r3, [r7, #24]
 801d15c:	f383 8810 	msr	PRIMASK, r3
}
 801d160:	bf00      	nop

	/* We need to use iBytesCommitted for the above call but do not use the value,
	 * remove potential warnings */
	(void)iBytesCommitted;

	return TRC_SUCCESS;
 801d162:	2300      	movs	r3, #0
}
 801d164:	4618      	mov	r0, r3
 801d166:	3728      	adds	r7, #40	; 0x28
 801d168:	46bd      	mov	sp, r7
 801d16a:	bd80      	pop	{r7, pc}
 801d16c:	20079274 	.word	0x20079274
 801d170:	20079270 	.word	0x20079270
 801d174:	20079260 	.word	0x20079260
 801d178:	2007926c 	.word	0x2007926c
 801d17c:	20079264 	.word	0x20079264
 801d180:	e0001004 	.word	0xe0001004
 801d184:	2007927c 	.word	0x2007927c

0801d188 <xTraceEventCreate3>:

traceResult xTraceEventCreate3(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3)
{
 801d188:	b580      	push	{r7, lr}
 801d18a:	b08a      	sub	sp, #40	; 0x28
 801d18c:	af00      	add	r7, sp, #0
 801d18e:	60f8      	str	r0, [r7, #12]
 801d190:	60b9      	str	r1, [r7, #8]
 801d192:	607a      	str	r2, [r7, #4]
 801d194:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 801d196:	2300      	movs	r3, #0
 801d198:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 801d19a:	2300      	movs	r3, #0
 801d19c:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We need to check this */
	if (!xTraceIsRecorderEnabled())
 801d19e:	4b32      	ldr	r3, [pc, #200]	; (801d268 <xTraceEventCreate3+0xe0>)
 801d1a0:	681b      	ldr	r3, [r3, #0]
 801d1a2:	f003 0301 	and.w	r3, r3, #1
 801d1a6:	2b00      	cmp	r3, #0
 801d1a8:	d004      	beq.n	801d1b4 <xTraceEventCreate3+0x2c>
 801d1aa:	4b30      	ldr	r3, [pc, #192]	; (801d26c <xTraceEventCreate3+0xe4>)
 801d1ac:	681b      	ldr	r3, [r3, #0]
 801d1ae:	685b      	ldr	r3, [r3, #4]
 801d1b0:	2b00      	cmp	r3, #0
 801d1b2:	d101      	bne.n	801d1b8 <xTraceEventCreate3+0x30>
	{
		return TRC_FAIL;
 801d1b4:	2301      	movs	r3, #1
 801d1b6:	e053      	b.n	801d260 <xTraceEventCreate3+0xd8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d1b8:	f3ef 8310 	mrs	r3, PRIMASK
 801d1bc:	61fb      	str	r3, [r7, #28]
  return(result);
 801d1be:	69fb      	ldr	r3, [r7, #28]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 801d1c0:	627b      	str	r3, [r7, #36]	; 0x24
 801d1c2:	2301      	movs	r3, #1
 801d1c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d1c6:	6a3b      	ldr	r3, [r7, #32]
 801d1c8:	f383 8810 	msr	PRIMASK, r3
}
 801d1cc:	bf00      	nop

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 801d1ce:	4b28      	ldr	r3, [pc, #160]	; (801d270 <xTraceEventCreate3+0xe8>)
 801d1d0:	681b      	ldr	r3, [r3, #0]
 801d1d2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d1d4:	3201      	adds	r2, #1
 801d1d6:	66da      	str	r2, [r3, #108]	; 0x6c

	if (xTraceStreamPortAllocate(sizeof(TraceEvent3_t), (void**)&pxEventData) == TRC_FAIL) /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress pointer checks*/
 801d1d8:	4b26      	ldr	r3, [pc, #152]	; (801d274 <xTraceEventCreate3+0xec>)
 801d1da:	6819      	ldr	r1, [r3, #0]
 801d1dc:	4b26      	ldr	r3, [pc, #152]	; (801d278 <xTraceEventCreate3+0xf0>)
 801d1de:	681b      	ldr	r3, [r3, #0]
 801d1e0:	6a1b      	ldr	r3, [r3, #32]
 801d1e2:	1c5a      	adds	r2, r3, #1
 801d1e4:	f107 0314 	add.w	r3, r7, #20
 801d1e8:	0192      	lsls	r2, r2, #6
 801d1ea:	440a      	add	r2, r1
 801d1ec:	601a      	str	r2, [r3, #0]
	{
		TRACE_EXIT_CRITICAL_SECTION();
		return TRC_FAIL;
	}

	SET_BASE_EVENT_DATA(pxEventData, uiEventCode, 3, pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter); /*cstat !MISRAC2012-Rule-11.5 Suppress pointer checks*/
 801d1ee:	68fb      	ldr	r3, [r7, #12]
 801d1f0:	b29a      	uxth	r2, r3
 801d1f2:	697b      	ldr	r3, [r7, #20]
 801d1f4:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 801d1f8:	b292      	uxth	r2, r2
 801d1fa:	801a      	strh	r2, [r3, #0]
 801d1fc:	4b1c      	ldr	r3, [pc, #112]	; (801d270 <xTraceEventCreate3+0xe8>)
 801d1fe:	681b      	ldr	r3, [r3, #0]
 801d200:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d202:	697b      	ldr	r3, [r7, #20]
 801d204:	b292      	uxth	r2, r2
 801d206:	805a      	strh	r2, [r3, #2]
 801d208:	4a1c      	ldr	r2, [pc, #112]	; (801d27c <xTraceEventCreate3+0xf4>)
 801d20a:	697b      	ldr	r3, [r7, #20]
 801d20c:	6812      	ldr	r2, [r2, #0]
 801d20e:	605a      	str	r2, [r3, #4]
 801d210:	697b      	ldr	r3, [r7, #20]
 801d212:	685a      	ldr	r2, [r3, #4]
 801d214:	4b1a      	ldr	r3, [pc, #104]	; (801d280 <xTraceEventCreate3+0xf8>)
 801d216:	681b      	ldr	r3, [r3, #0]
 801d218:	695b      	ldr	r3, [r3, #20]
 801d21a:	429a      	cmp	r2, r3
 801d21c:	d204      	bcs.n	801d228 <xTraceEventCreate3+0xa0>
 801d21e:	4b18      	ldr	r3, [pc, #96]	; (801d280 <xTraceEventCreate3+0xf8>)
 801d220:	681b      	ldr	r3, [r3, #0]
 801d222:	68da      	ldr	r2, [r3, #12]
 801d224:	3201      	adds	r2, #1
 801d226:	60da      	str	r2, [r3, #12]
 801d228:	697a      	ldr	r2, [r7, #20]
 801d22a:	4b15      	ldr	r3, [pc, #84]	; (801d280 <xTraceEventCreate3+0xf8>)
 801d22c:	681b      	ldr	r3, [r3, #0]
 801d22e:	6852      	ldr	r2, [r2, #4]
 801d230:	615a      	str	r2, [r3, #20]
	
	pxEventData->uxParams[0] = uxParam1;
 801d232:	697b      	ldr	r3, [r7, #20]
 801d234:	68ba      	ldr	r2, [r7, #8]
 801d236:	609a      	str	r2, [r3, #8]
	pxEventData->uxParams[1] = uxParam2;
 801d238:	697b      	ldr	r3, [r7, #20]
 801d23a:	687a      	ldr	r2, [r7, #4]
 801d23c:	60da      	str	r2, [r3, #12]
	pxEventData->uxParams[2] = uxParam3;
 801d23e:	697b      	ldr	r3, [r7, #20]
 801d240:	683a      	ldr	r2, [r7, #0]
 801d242:	611a      	str	r2, [r3, #16]

	(void)xTraceStreamPortCommit(pxEventData, sizeof(TraceEvent3_t), &iBytesCommitted);
 801d244:	697b      	ldr	r3, [r7, #20]
 801d246:	f107 0210 	add.w	r2, r7, #16
 801d24a:	2114      	movs	r1, #20
 801d24c:	4618      	mov	r0, r3
 801d24e:	f000 fb49 	bl	801d8e4 <prvTraceItmWrite>
 801d252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d254:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d256:	69bb      	ldr	r3, [r7, #24]
 801d258:	f383 8810 	msr	PRIMASK, r3
}
 801d25c:	bf00      	nop

	/* We need to use iBytesCommitted for the above call but do not use the value,
	 * remove potential warnings */
	(void)iBytesCommitted;

	return TRC_SUCCESS;
 801d25e:	2300      	movs	r3, #0
}
 801d260:	4618      	mov	r0, r3
 801d262:	3728      	adds	r7, #40	; 0x28
 801d264:	46bd      	mov	sp, r7
 801d266:	bd80      	pop	{r7, pc}
 801d268:	20079274 	.word	0x20079274
 801d26c:	20079270 	.word	0x20079270
 801d270:	20079260 	.word	0x20079260
 801d274:	2007926c 	.word	0x2007926c
 801d278:	20079264 	.word	0x20079264
 801d27c:	e0001004 	.word	0xe0001004
 801d280:	2007927c 	.word	0x2007927c

0801d284 <xTraceEventBeginRawOffline>:

	return TRC_SUCCESS;
}

traceResult xTraceEventBeginRawOffline(uint32_t uiSize, TraceEventHandle_t* pxEventHandle)
{
 801d284:	b580      	push	{r7, lr}
 801d286:	b088      	sub	sp, #32
 801d288:	af00      	add	r7, sp, #0
 801d28a:	6078      	str	r0, [r7, #4]
 801d28c:	6039      	str	r1, [r7, #0]
	int32_t ISR_nesting = 0;
 801d28e:	2300      	movs	r3, #0
 801d290:	60bb      	str	r3, [r7, #8]
	TraceCoreEventData_t* pxCoreEventData;

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_EVENT) == 0U)
 801d292:	4b28      	ldr	r3, [pc, #160]	; (801d334 <xTraceEventBeginRawOffline+0xb0>)
 801d294:	681b      	ldr	r3, [r3, #0]
 801d296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d29a:	2b00      	cmp	r3, #0
 801d29c:	d101      	bne.n	801d2a2 <xTraceEventBeginRawOffline+0x1e>
	{
		return TRC_FAIL;
 801d29e:	2301      	movs	r3, #1
 801d2a0:	e044      	b.n	801d32c <xTraceEventBeginRawOffline+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d2a2:	f3ef 8310 	mrs	r3, PRIMASK
 801d2a6:	60fb      	str	r3, [r7, #12]
  return(result);
 801d2a8:	68fb      	ldr	r3, [r7, #12]
	}

	/* This should never fail */
	TRC_ASSERT(pxEventHandle != (void*)0);

	TRACE_ENTER_CRITICAL_SECTION();
 801d2aa:	61fb      	str	r3, [r7, #28]
 801d2ac:	2301      	movs	r3, #1
 801d2ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d2b0:	693b      	ldr	r3, [r7, #16]
 801d2b2:	f383 8810 	msr	PRIMASK, r3
}
 801d2b6:	bf00      	nop

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 801d2b8:	4b1f      	ldr	r3, [pc, #124]	; (801d338 <xTraceEventBeginRawOffline+0xb4>)
 801d2ba:	681b      	ldr	r3, [r3, #0]
 801d2bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d2be:	3201      	adds	r2, #1
 801d2c0:	66da      	str	r2, [r3, #108]	; 0x6c

	pxCoreEventData = &pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()];
 801d2c2:	4b1d      	ldr	r3, [pc, #116]	; (801d338 <xTraceEventBeginRawOffline+0xb4>)
 801d2c4:	681b      	ldr	r3, [r3, #0]
 801d2c6:	61bb      	str	r3, [r7, #24]

	/* We backup the local variable to the CORE specific variable */
	pxCoreEventData->TRACE_ALLOC_CRITICAL_SECTION_NAME = TRACE_ALLOC_CRITICAL_SECTION_NAME;
 801d2c8:	69bb      	ldr	r3, [r7, #24]
 801d2ca:	69fa      	ldr	r2, [r7, #28]
 801d2cc:	675a      	str	r2, [r3, #116]	; 0x74

	(void)xTraceISRGetCurrentNesting(&ISR_nesting);
 801d2ce:	4b1b      	ldr	r3, [pc, #108]	; (801d33c <xTraceEventBeginRawOffline+0xb8>)
 801d2d0:	681b      	ldr	r3, [r3, #0]
 801d2d2:	6a1b      	ldr	r3, [r3, #32]
 801d2d4:	60bb      	str	r3, [r7, #8]

	/* We add 1 since xTraceISRGetCurrentNesting(...) returns -1 if no ISR is active */
	pxEventData = &pxCoreEventData->eventData[ISR_nesting + 1];
 801d2d6:	68bb      	ldr	r3, [r7, #8]
 801d2d8:	1c5a      	adds	r2, r3, #1
 801d2da:	4613      	mov	r3, r2
 801d2dc:	005b      	lsls	r3, r3, #1
 801d2de:	4413      	add	r3, r2
 801d2e0:	009b      	lsls	r3, r3, #2
 801d2e2:	69ba      	ldr	r2, [r7, #24]
 801d2e4:	4413      	add	r3, r2
 801d2e6:	617b      	str	r3, [r7, #20]

	/* This should never fail */
	TRC_ASSERT_CUSTOM_ON_FAIL(pxEventData->pvBlob == 0, TRACE_EXIT_CRITICAL_SECTION(); return TRC_FAIL; );

	VERIFY_EVENT_SIZE(uiSize); /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801d2e8:	687b      	ldr	r3, [r7, #4]
 801d2ea:	2b40      	cmp	r3, #64	; 0x40
 801d2ec:	d907      	bls.n	801d2fe <xTraceEventBeginRawOffline+0x7a>
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	3b40      	subs	r3, #64	; 0x40
 801d2f2:	4619      	mov	r1, r3
 801d2f4:	2002      	movs	r0, #2
 801d2f6:	f7ff fd6f 	bl	801cdd8 <xTraceDiagnosticsSetIfHigher>
 801d2fa:	2340      	movs	r3, #64	; 0x40
 801d2fc:	607b      	str	r3, [r7, #4]

	pxEventData->size = ((uiSize + (sizeof(TraceUnsignedBaseType_t) - 1u)) / sizeof(TraceUnsignedBaseType_t)) * sizeof(TraceUnsignedBaseType_t);	/* BaseType align */
 801d2fe:	687b      	ldr	r3, [r7, #4]
 801d300:	3303      	adds	r3, #3
 801d302:	f023 0203 	bic.w	r2, r3, #3
 801d306:	697b      	ldr	r3, [r7, #20]
 801d308:	605a      	str	r2, [r3, #4]

	pxEventData->offset = 0u;
 801d30a:	697b      	ldr	r3, [r7, #20]
 801d30c:	2200      	movs	r2, #0
 801d30e:	609a      	str	r2, [r3, #8]

	/* This can fail and we should handle it */
	if (xTraceStreamPortAllocate(pxEventData->size, &pxEventData->pvBlob) == TRC_FAIL)
 801d310:	4b0b      	ldr	r3, [pc, #44]	; (801d340 <xTraceEventBeginRawOffline+0xbc>)
 801d312:	681a      	ldr	r2, [r3, #0]
 801d314:	4b09      	ldr	r3, [pc, #36]	; (801d33c <xTraceEventBeginRawOffline+0xb8>)
 801d316:	681b      	ldr	r3, [r3, #0]
 801d318:	6a1b      	ldr	r3, [r3, #32]
 801d31a:	3301      	adds	r3, #1
 801d31c:	019b      	lsls	r3, r3, #6
 801d31e:	441a      	add	r2, r3
 801d320:	697b      	ldr	r3, [r7, #20]
 801d322:	601a      	str	r2, [r3, #0]
	{
		TRACE_EXIT_CRITICAL_SECTION();
		return TRC_FAIL;
	}

	*pxEventHandle = (TraceEventHandle_t)pxEventData;
 801d324:	683b      	ldr	r3, [r7, #0]
 801d326:	697a      	ldr	r2, [r7, #20]
 801d328:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 801d32a:	2300      	movs	r3, #0
}
 801d32c:	4618      	mov	r0, r3
 801d32e:	3720      	adds	r7, #32
 801d330:	46bd      	mov	sp, r7
 801d332:	bd80      	pop	{r7, pc}
 801d334:	20079274 	.word	0x20079274
 801d338:	20079260 	.word	0x20079260
 801d33c:	20079264 	.word	0x20079264
 801d340:	2007926c 	.word	0x2007926c

0801d344 <xTraceEventEndOffline>:

	return TRC_SUCCESS;
}

traceResult xTraceEventEndOffline(TraceEventHandle_t xEventHandle)
{
 801d344:	b580      	push	{r7, lr}
 801d346:	b088      	sub	sp, #32
 801d348:	af00      	add	r7, sp, #0
 801d34a:	6078      	str	r0, [r7, #4]
	TraceEventData_t* pxEventData = (TraceEventData_t*)xEventHandle;
 801d34c:	687b      	ldr	r3, [r7, #4]
 801d34e:	61fb      	str	r3, [r7, #28]
	const TraceCoreEventData_t* pxCoreEventData;
	int32_t iBytesCommitted = 0;
 801d350:	2300      	movs	r3, #0
 801d352:	60fb      	str	r3, [r7, #12]

	TRACE_ALLOC_CRITICAL_SECTION()

	pxCoreEventData = &pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()];
 801d354:	4b11      	ldr	r3, [pc, #68]	; (801d39c <xTraceEventEndOffline+0x58>)
 801d356:	681b      	ldr	r3, [r3, #0]
 801d358:	61bb      	str	r3, [r7, #24]

	/* We restore the CORE specific variable to the local variable before any EXIT */
	TRACE_ALLOC_CRITICAL_SECTION_NAME = pxCoreEventData->TRACE_ALLOC_CRITICAL_SECTION_NAME;
 801d35a:	69bb      	ldr	r3, [r7, #24]
 801d35c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d35e:	617b      	str	r3, [r7, #20]
	TRC_ASSERT_CUSTOM_ON_FAIL(pxEventData != (void*)0, TRACE_EXIT_CRITICAL_SECTION(); return TRC_FAIL; );

	/* This should never fail */
	TRC_ASSERT_CUSTOM_ON_FAIL(pxEventData->pvBlob != (void*)0, TRACE_EXIT_CRITICAL_SECTION(); return TRC_FAIL; );

	(void)xTraceStreamPortCommit(pxEventData->pvBlob, pxEventData->size, &iBytesCommitted);
 801d360:	69fb      	ldr	r3, [r7, #28]
 801d362:	6818      	ldr	r0, [r3, #0]
 801d364:	69fb      	ldr	r3, [r7, #28]
 801d366:	685b      	ldr	r3, [r3, #4]
 801d368:	f107 020c 	add.w	r2, r7, #12
 801d36c:	4619      	mov	r1, r3
 801d36e:	f000 fab9 	bl	801d8e4 <prvTraceItmWrite>

	/* We need to use iBytesCommitted for the above call but do not use the value,
	 * remove potential warnings */
	(void)iBytesCommitted;

	RESET_EVENT_DATA(pxEventData);
 801d372:	69fb      	ldr	r3, [r7, #28]
 801d374:	2200      	movs	r2, #0
 801d376:	601a      	str	r2, [r3, #0]
 801d378:	69fb      	ldr	r3, [r7, #28]
 801d37a:	2200      	movs	r2, #0
 801d37c:	605a      	str	r2, [r3, #4]
 801d37e:	69fb      	ldr	r3, [r7, #28]
 801d380:	2200      	movs	r2, #0
 801d382:	609a      	str	r2, [r3, #8]
 801d384:	697b      	ldr	r3, [r7, #20]
 801d386:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d388:	693b      	ldr	r3, [r7, #16]
 801d38a:	f383 8810 	msr	PRIMASK, r3
}
 801d38e:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 801d390:	2300      	movs	r3, #0
}
 801d392:	4618      	mov	r0, r3
 801d394:	3720      	adds	r7, #32
 801d396:	46bd      	mov	sp, r7
 801d398:	bd80      	pop	{r7, pc}
 801d39a:	bf00      	nop
 801d39c:	20079260 	.word	0x20079260

0801d3a0 <xTraceEventAddData>:

	return TRC_SUCCESS;
}

traceResult xTraceEventAddData(TraceEventHandle_t xEventHandle, const TraceUnsignedBaseType_t* const puxData, TraceUnsignedBaseType_t uxSize)
{
 801d3a0:	b480      	push	{r7}
 801d3a2:	b087      	sub	sp, #28
 801d3a4:	af00      	add	r7, sp, #0
 801d3a6:	60f8      	str	r0, [r7, #12]
 801d3a8:	60b9      	str	r1, [r7, #8]
 801d3aa:	607a      	str	r2, [r7, #4]
	TRC_ASSERT(puxData != (void*)0);

	/* This should never fail */
	TRC_ASSERT((((TraceEventData_t*)xEventHandle)->offset + (uint32_t)(uxSize * sizeof(TraceUnsignedBaseType_t))) <= ((TraceEventData_t*)xEventHandle)->size);

	for (i = 0u; i < uxSize; i++)
 801d3ac:	2300      	movs	r3, #0
 801d3ae:	617b      	str	r3, [r7, #20]
 801d3b0:	e014      	b.n	801d3dc <xTraceEventAddData+0x3c>
	{
		TRC_EVENT_ADD_UNSIGNED_BASE_TYPE(xEventHandle, puxData[i]); /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 801d3b2:	697b      	ldr	r3, [r7, #20]
 801d3b4:	009b      	lsls	r3, r3, #2
 801d3b6:	68ba      	ldr	r2, [r7, #8]
 801d3b8:	441a      	add	r2, r3
 801d3ba:	68fb      	ldr	r3, [r7, #12]
 801d3bc:	6819      	ldr	r1, [r3, #0]
 801d3be:	68fb      	ldr	r3, [r7, #12]
 801d3c0:	689b      	ldr	r3, [r3, #8]
 801d3c2:	f023 0303 	bic.w	r3, r3, #3
 801d3c6:	440b      	add	r3, r1
 801d3c8:	6812      	ldr	r2, [r2, #0]
 801d3ca:	601a      	str	r2, [r3, #0]
 801d3cc:	68fb      	ldr	r3, [r7, #12]
 801d3ce:	689b      	ldr	r3, [r3, #8]
 801d3d0:	1d1a      	adds	r2, r3, #4
 801d3d2:	68fb      	ldr	r3, [r7, #12]
 801d3d4:	609a      	str	r2, [r3, #8]
	for (i = 0u; i < uxSize; i++)
 801d3d6:	697b      	ldr	r3, [r7, #20]
 801d3d8:	3301      	adds	r3, #1
 801d3da:	617b      	str	r3, [r7, #20]
 801d3dc:	697a      	ldr	r2, [r7, #20]
 801d3de:	687b      	ldr	r3, [r7, #4]
 801d3e0:	429a      	cmp	r2, r3
 801d3e2:	d3e6      	bcc.n	801d3b2 <xTraceEventAddData+0x12>
	}

	return TRC_SUCCESS;
 801d3e4:	2300      	movs	r3, #0
}
 801d3e6:	4618      	mov	r0, r3
 801d3e8:	371c      	adds	r7, #28
 801d3ea:	46bd      	mov	sp, r7
 801d3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3f0:	4770      	bx	lr

0801d3f2 <xTraceHeapAlloc>:

	return xTraceObjectRegisterInternal(PSF_EVENT_HEAP_CREATE, (void*)0, szName, 3u, uxStates, TRC_ENTRY_OPTION_HEAP, (TraceObjectHandle_t*)pxHeapHandle);
}

traceResult xTraceHeapAlloc(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 801d3f2:	b580      	push	{r7, lr}
 801d3f4:	b086      	sub	sp, #24
 801d3f6:	af00      	add	r7, sp, #0
 801d3f8:	60f8      	str	r0, [r7, #12]
 801d3fa:	60b9      	str	r1, [r7, #8]
 801d3fc:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent, uxHighWaterMark;
	
	if (xHeapHandle == 0)
 801d3fe:	68fb      	ldr	r3, [r7, #12]
 801d400:	2b00      	cmp	r3, #0
 801d402:	d101      	bne.n	801d408 <xTraceHeapAlloc+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 801d404:	2301      	movs	r3, #1
 801d406:	e024      	b.n	801d452 <xTraceHeapAlloc+0x60>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 801d408:	68bb      	ldr	r3, [r7, #8]
 801d40a:	2b00      	cmp	r3, #0
 801d40c:	d015      	beq.n	801d43a <xTraceHeapAlloc+0x48>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	685b      	ldr	r3, [r3, #4]
 801d412:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, &uxHighWaterMark) == TRC_SUCCESS);
 801d414:	68fb      	ldr	r3, [r7, #12]
 801d416:	689b      	ldr	r3, [r3, #8]
 801d418:	613b      	str	r3, [r7, #16]

		uxCurrent += uxSize;
 801d41a:	697a      	ldr	r2, [r7, #20]
 801d41c:	687b      	ldr	r3, [r7, #4]
 801d41e:	4413      	add	r3, r2
 801d420:	617b      	str	r3, [r7, #20]

		if (uxCurrent > uxHighWaterMark)
 801d422:	697a      	ldr	r2, [r7, #20]
 801d424:	693b      	ldr	r3, [r7, #16]
 801d426:	429a      	cmp	r2, r3
 801d428:	d904      	bls.n	801d434 <xTraceHeapAlloc+0x42>
		{
			uxHighWaterMark = uxCurrent;
 801d42a:	697b      	ldr	r3, [r7, #20]
 801d42c:	613b      	str	r3, [r7, #16]
			/* This should never fail */
			TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, uxHighWaterMark) == TRC_SUCCESS);
 801d42e:	693a      	ldr	r2, [r7, #16]
 801d430:	68fb      	ldr	r3, [r7, #12]
 801d432:	609a      	str	r2, [r3, #8]
		}

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 801d434:	697a      	ldr	r2, [r7, #20]
 801d436:	68fb      	ldr	r3, [r7, #12]
 801d438:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_MALLOC : PSF_EVENT_MALLOC_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 801d43a:	68bb      	ldr	r3, [r7, #8]
 801d43c:	2b00      	cmp	r3, #0
 801d43e:	d001      	beq.n	801d444 <xTraceHeapAlloc+0x52>
 801d440:	2338      	movs	r3, #56	; 0x38
 801d442:	e000      	b.n	801d446 <xTraceHeapAlloc+0x54>
 801d444:	23e9      	movs	r3, #233	; 0xe9
 801d446:	68b9      	ldr	r1, [r7, #8]
 801d448:	687a      	ldr	r2, [r7, #4]
 801d44a:	4618      	mov	r0, r3
 801d44c:	f7ff fe22 	bl	801d094 <xTraceEventCreate2>

	return TRC_SUCCESS;
 801d450:	2300      	movs	r3, #0
}
 801d452:	4618      	mov	r0, r3
 801d454:	3718      	adds	r7, #24
 801d456:	46bd      	mov	sp, r7
 801d458:	bd80      	pop	{r7, pc}

0801d45a <xTraceHeapFree>:

traceResult xTraceHeapFree(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 801d45a:	b580      	push	{r7, lr}
 801d45c:	b086      	sub	sp, #24
 801d45e:	af00      	add	r7, sp, #0
 801d460:	60f8      	str	r0, [r7, #12]
 801d462:	60b9      	str	r1, [r7, #8]
 801d464:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent;

	if (xHeapHandle == 0)
 801d466:	68fb      	ldr	r3, [r7, #12]
 801d468:	2b00      	cmp	r3, #0
 801d46a:	d101      	bne.n	801d470 <xTraceHeapFree+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 801d46c:	2301      	movs	r3, #1
 801d46e:	e018      	b.n	801d4a2 <xTraceHeapFree+0x48>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 801d470:	68bb      	ldr	r3, [r7, #8]
 801d472:	2b00      	cmp	r3, #0
 801d474:	d009      	beq.n	801d48a <xTraceHeapFree+0x30>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 801d476:	68fb      	ldr	r3, [r7, #12]
 801d478:	685b      	ldr	r3, [r3, #4]
 801d47a:	617b      	str	r3, [r7, #20]

		uxCurrent -= uxSize;
 801d47c:	697a      	ldr	r2, [r7, #20]
 801d47e:	687b      	ldr	r3, [r7, #4]
 801d480:	1ad3      	subs	r3, r2, r3
 801d482:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 801d484:	697a      	ldr	r2, [r7, #20]
 801d486:	68fb      	ldr	r3, [r7, #12]
 801d488:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_FREE : PSF_EVENT_FREE_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 801d48a:	68bb      	ldr	r3, [r7, #8]
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	d001      	beq.n	801d494 <xTraceHeapFree+0x3a>
 801d490:	2339      	movs	r3, #57	; 0x39
 801d492:	e000      	b.n	801d496 <xTraceHeapFree+0x3c>
 801d494:	23ea      	movs	r3, #234	; 0xea
 801d496:	68b9      	ldr	r1, [r7, #8]
 801d498:	687a      	ldr	r2, [r7, #4]
 801d49a:	4618      	mov	r0, r3
 801d49c:	f7ff fdfa 	bl	801d094 <xTraceEventCreate2>

	return TRC_SUCCESS;
 801d4a0:	2300      	movs	r3, #0
}
 801d4a2:	4618      	mov	r0, r3
 801d4a4:	3718      	adds	r7, #24
 801d4a6:	46bd      	mov	sp, r7
 801d4a8:	bd80      	pop	{r7, pc}
	...

0801d4ac <xTraceKernelPortGetSystemHeapHandle>:
#endif

#endif

TraceHeapHandle_t xTraceKernelPortGetSystemHeapHandle(void)
{
 801d4ac:	b480      	push	{r7}
 801d4ae:	af00      	add	r7, sp, #0
	return pxKernelPortData->xSystemHeapHandle;
 801d4b0:	4b03      	ldr	r3, [pc, #12]	; (801d4c0 <xTraceKernelPortGetSystemHeapHandle+0x14>)
 801d4b2:	681b      	ldr	r3, [r3, #0]
 801d4b4:	681b      	ldr	r3, [r3, #0]
}
 801d4b6:	4618      	mov	r0, r3
 801d4b8:	46bd      	mov	sp, r7
 801d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4be:	4770      	bx	lr
 801d4c0:	20079268 	.word	0x20079268

0801d4c4 <xTraceObjectRegisterInternal>:

traceResult prvTraceObjectSendNameEvent(void* pvObject, const char* szName, uint32_t uiLength);

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterInternal(uint32_t uiEventCode, void* const pvObject, const char* szName, TraceUnsignedBaseType_t uxStateCount, const TraceUnsignedBaseType_t uxStates[], TraceUnsignedBaseType_t uxOptions, TraceObjectHandle_t* pxObjectHandle)
{
 801d4c4:	b580      	push	{r7, lr}
 801d4c6:	b08e      	sub	sp, #56	; 0x38
 801d4c8:	af00      	add	r7, sp, #0
 801d4ca:	60f8      	str	r0, [r7, #12]
 801d4cc:	60b9      	str	r1, [r7, #8]
 801d4ce:	607a      	str	r2, [r7, #4]
 801d4d0:	603b      	str	r3, [r7, #0]
	TraceEntryHandle_t xEntryHandle;
	TraceEventHandle_t xEventHandle = 0;
 801d4d2:	2300      	movs	r3, #0
 801d4d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d4d6:	f3ef 8310 	mrs	r3, PRIMASK
 801d4da:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 801d4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
	TRC_ASSERT(pxObjectHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(uxStateCount <= (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT));

	TRACE_ENTER_CRITICAL_SECTION();
 801d4de:	633b      	str	r3, [r7, #48]	; 0x30
 801d4e0:	2301      	movs	r3, #1
 801d4e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d4e6:	f383 8810 	msr	PRIMASK, r3
}
 801d4ea:	bf00      	nop

	if (pvObject != (void*)0)
 801d4ec:	68bb      	ldr	r3, [r7, #8]
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	d01a      	beq.n	801d528 <xTraceObjectRegisterInternal+0x64>
	{
		/* An address was supplied */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 801d4f2:	f107 0318 	add.w	r3, r7, #24
 801d4f6:	4618      	mov	r0, r3
 801d4f8:	f7ff fc8c 	bl	801ce14 <xTraceEntryCreate>
 801d4fc:	4603      	mov	r3, r0
 801d4fe:	2b00      	cmp	r3, #0
 801d500:	d104      	bne.n	801d50c <xTraceObjectRegisterInternal+0x48>
 801d502:	69bb      	ldr	r3, [r7, #24]
 801d504:	68ba      	ldr	r2, [r7, #8]
 801d506:	601a      	str	r2, [r3, #0]
 801d508:	2300      	movs	r3, #0
 801d50a:	e000      	b.n	801d50e <xTraceObjectRegisterInternal+0x4a>
 801d50c:	2301      	movs	r3, #1
 801d50e:	2b00      	cmp	r3, #0
 801d510:	d007      	beq.n	801d522 <xTraceObjectRegisterInternal+0x5e>
 801d512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d514:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d518:	f383 8810 	msr	PRIMASK, r3
}
 801d51c:	bf00      	nop
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 801d51e:	2301      	movs	r3, #1
 801d520:	e0cf      	b.n	801d6c2 <xTraceObjectRegisterInternal+0x1fe>
		}
		
		pvAddress = pvObject;
 801d522:	68bb      	ldr	r3, [r7, #8]
 801d524:	613b      	str	r3, [r7, #16]
 801d526:	e012      	b.n	801d54e <xTraceObjectRegisterInternal+0x8a>
	}
	else
	{
		/* No address was supplied */
		if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 801d528:	f107 0318 	add.w	r3, r7, #24
 801d52c:	4618      	mov	r0, r3
 801d52e:	f7ff fc71 	bl	801ce14 <xTraceEntryCreate>
 801d532:	4603      	mov	r3, r0
 801d534:	2b01      	cmp	r3, #1
 801d536:	d107      	bne.n	801d548 <xTraceObjectRegisterInternal+0x84>
 801d538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d53a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d53c:	6a3b      	ldr	r3, [r7, #32]
 801d53e:	f383 8810 	msr	PRIMASK, r3
}
 801d542:	bf00      	nop
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 801d544:	2301      	movs	r3, #1
 801d546:	e0bc      	b.n	801d6c2 <xTraceObjectRegisterInternal+0x1fe>
		}

		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress(xEntryHandle, &pvAddress) == TRC_SUCCESS);
 801d548:	69bb      	ldr	r3, [r7, #24]
 801d54a:	681b      	ldr	r3, [r3, #0]
 801d54c:	613b      	str	r3, [r7, #16]
	}

	for (i = 0u; i < uxStateCount; i++)
 801d54e:	2300      	movs	r3, #0
 801d550:	637b      	str	r3, [r7, #52]	; 0x34
 801d552:	e00c      	b.n	801d56e <xTraceObjectRegisterInternal+0xaa>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xEntryHandle, (uint32_t)i, uxStates[i]) == TRC_SUCCESS);
 801d554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d556:	009b      	lsls	r3, r3, #2
 801d558:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801d55a:	4413      	add	r3, r2
 801d55c:	69b9      	ldr	r1, [r7, #24]
 801d55e:	681a      	ldr	r2, [r3, #0]
 801d560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d562:	009b      	lsls	r3, r3, #2
 801d564:	440b      	add	r3, r1
 801d566:	605a      	str	r2, [r3, #4]
	for (i = 0u; i < uxStateCount; i++)
 801d568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d56a:	3301      	adds	r3, #1
 801d56c:	637b      	str	r3, [r7, #52]	; 0x34
 801d56e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801d570:	683b      	ldr	r3, [r7, #0]
 801d572:	429a      	cmp	r2, r3
 801d574:	d3ee      	bcc.n	801d554 <xTraceObjectRegisterInternal+0x90>
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetOptions(xEntryHandle, (uint32_t)uxOptions) == TRC_SUCCESS);
 801d576:	69bb      	ldr	r3, [r7, #24]
 801d578:	6919      	ldr	r1, [r3, #16]
 801d57a:	69bb      	ldr	r3, [r7, #24]
 801d57c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801d57e:	430a      	orrs	r2, r1
 801d580:	611a      	str	r2, [r3, #16]

	*pxObjectHandle = (TraceObjectHandle_t)xEntryHandle;
 801d582:	69ba      	ldr	r2, [r7, #24]
 801d584:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801d586:	601a      	str	r2, [r3, #0]
 801d588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d58a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d58c:	69fb      	ldr	r3, [r7, #28]
 801d58e:	f383 8810 	msr	PRIMASK, r3
}
 801d592:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	if ((szName != (void*)0) && (szName[0] != (char)0)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	2b00      	cmp	r3, #0
 801d598:	d008      	beq.n	801d5ac <xTraceObjectRegisterInternal+0xe8>
 801d59a:	687b      	ldr	r3, [r7, #4]
 801d59c:	781b      	ldrb	r3, [r3, #0]
 801d59e:	2b00      	cmp	r3, #0
 801d5a0:	d004      	beq.n	801d5ac <xTraceObjectRegisterInternal+0xe8>
	{
		/* Not a null or empty string */
		/* This will set the symbol and create an event for it */
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName) == TRC_SUCCESS);
 801d5a2:	69bb      	ldr	r3, [r7, #24]
 801d5a4:	6879      	ldr	r1, [r7, #4]
 801d5a6:	4618      	mov	r0, r3
 801d5a8:	f000 f8b2 	bl	801d710 <xTraceObjectSetName>
	}

	/* Send the create event, if possible */
	/*We need to check this */
	if (xTraceEventBegin(uiEventCode, sizeof(void*) + (uxStateCount * sizeof(TraceUnsignedBaseType_t)), &xEventHandle) == TRC_SUCCESS)
 801d5ac:	4b47      	ldr	r3, [pc, #284]	; (801d6cc <xTraceObjectRegisterInternal+0x208>)
 801d5ae:	681b      	ldr	r3, [r3, #0]
 801d5b0:	f003 0301 	and.w	r3, r3, #1
 801d5b4:	2b00      	cmp	r3, #0
 801d5b6:	d047      	beq.n	801d648 <xTraceObjectRegisterInternal+0x184>
 801d5b8:	4b45      	ldr	r3, [pc, #276]	; (801d6d0 <xTraceObjectRegisterInternal+0x20c>)
 801d5ba:	681b      	ldr	r3, [r3, #0]
 801d5bc:	685b      	ldr	r3, [r3, #4]
 801d5be:	2b00      	cmp	r3, #0
 801d5c0:	d042      	beq.n	801d648 <xTraceObjectRegisterInternal+0x184>
 801d5c2:	683b      	ldr	r3, [r7, #0]
 801d5c4:	3303      	adds	r3, #3
 801d5c6:	009b      	lsls	r3, r3, #2
 801d5c8:	f107 0214 	add.w	r2, r7, #20
 801d5cc:	4611      	mov	r1, r2
 801d5ce:	4618      	mov	r0, r3
 801d5d0:	f7ff fe58 	bl	801d284 <xTraceEventBeginRawOffline>
 801d5d4:	4603      	mov	r3, r0
 801d5d6:	2b00      	cmp	r3, #0
 801d5d8:	d134      	bne.n	801d644 <xTraceObjectRegisterInternal+0x180>
 801d5da:	68fb      	ldr	r3, [r7, #12]
 801d5dc:	b21a      	sxth	r2, r3
 801d5de:	697b      	ldr	r3, [r7, #20]
 801d5e0:	685b      	ldr	r3, [r3, #4]
 801d5e2:	3b08      	subs	r3, #8
 801d5e4:	089b      	lsrs	r3, r3, #2
 801d5e6:	b29b      	uxth	r3, r3
 801d5e8:	031b      	lsls	r3, r3, #12
 801d5ea:	b21b      	sxth	r3, r3
 801d5ec:	4313      	orrs	r3, r2
 801d5ee:	b21a      	sxth	r2, r3
 801d5f0:	697b      	ldr	r3, [r7, #20]
 801d5f2:	681b      	ldr	r3, [r3, #0]
 801d5f4:	b292      	uxth	r2, r2
 801d5f6:	801a      	strh	r2, [r3, #0]
 801d5f8:	4b36      	ldr	r3, [pc, #216]	; (801d6d4 <xTraceObjectRegisterInternal+0x210>)
 801d5fa:	681b      	ldr	r3, [r3, #0]
 801d5fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d5fe:	697b      	ldr	r3, [r7, #20]
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	b292      	uxth	r2, r2
 801d604:	805a      	strh	r2, [r3, #2]
 801d606:	4a34      	ldr	r2, [pc, #208]	; (801d6d8 <xTraceObjectRegisterInternal+0x214>)
 801d608:	697b      	ldr	r3, [r7, #20]
 801d60a:	681b      	ldr	r3, [r3, #0]
 801d60c:	6812      	ldr	r2, [r2, #0]
 801d60e:	605a      	str	r2, [r3, #4]
 801d610:	697b      	ldr	r3, [r7, #20]
 801d612:	681b      	ldr	r3, [r3, #0]
 801d614:	685a      	ldr	r2, [r3, #4]
 801d616:	4b31      	ldr	r3, [pc, #196]	; (801d6dc <xTraceObjectRegisterInternal+0x218>)
 801d618:	681b      	ldr	r3, [r3, #0]
 801d61a:	695b      	ldr	r3, [r3, #20]
 801d61c:	429a      	cmp	r2, r3
 801d61e:	d204      	bcs.n	801d62a <xTraceObjectRegisterInternal+0x166>
 801d620:	4b2e      	ldr	r3, [pc, #184]	; (801d6dc <xTraceObjectRegisterInternal+0x218>)
 801d622:	681b      	ldr	r3, [r3, #0]
 801d624:	68da      	ldr	r2, [r3, #12]
 801d626:	3201      	adds	r2, #1
 801d628:	60da      	str	r2, [r3, #12]
 801d62a:	697b      	ldr	r3, [r7, #20]
 801d62c:	681a      	ldr	r2, [r3, #0]
 801d62e:	4b2b      	ldr	r3, [pc, #172]	; (801d6dc <xTraceObjectRegisterInternal+0x218>)
 801d630:	681b      	ldr	r3, [r3, #0]
 801d632:	6852      	ldr	r2, [r2, #4]
 801d634:	615a      	str	r2, [r3, #20]
 801d636:	697b      	ldr	r3, [r7, #20]
 801d638:	689a      	ldr	r2, [r3, #8]
 801d63a:	697b      	ldr	r3, [r7, #20]
 801d63c:	3208      	adds	r2, #8
 801d63e:	609a      	str	r2, [r3, #8]
 801d640:	2301      	movs	r3, #1
 801d642:	e002      	b.n	801d64a <xTraceObjectRegisterInternal+0x186>
 801d644:	2300      	movs	r3, #0
 801d646:	e000      	b.n	801d64a <xTraceObjectRegisterInternal+0x186>
 801d648:	2300      	movs	r3, #0
 801d64a:	2b00      	cmp	r3, #0
 801d64c:	d038      	beq.n	801d6c0 <xTraceObjectRegisterInternal+0x1fc>
	{
		(void)xTraceEventAddPointer(xEventHandle, pvAddress);
 801d64e:	697b      	ldr	r3, [r7, #20]
 801d650:	681a      	ldr	r2, [r3, #0]
 801d652:	697b      	ldr	r3, [r7, #20]
 801d654:	689b      	ldr	r3, [r3, #8]
 801d656:	f023 0303 	bic.w	r3, r3, #3
 801d65a:	4413      	add	r3, r2
 801d65c:	693a      	ldr	r2, [r7, #16]
 801d65e:	601a      	str	r2, [r3, #0]
 801d660:	697b      	ldr	r3, [r7, #20]
 801d662:	689a      	ldr	r2, [r3, #8]
 801d664:	697b      	ldr	r3, [r7, #20]
 801d666:	3204      	adds	r2, #4
 801d668:	609a      	str	r2, [r3, #8]
		for (i = 0u; i < uxStateCount; i++)
 801d66a:	2300      	movs	r3, #0
 801d66c:	637b      	str	r3, [r7, #52]	; 0x34
 801d66e:	e014      	b.n	801d69a <xTraceObjectRegisterInternal+0x1d6>
		{
			(void)xTraceEventAddUnsignedBaseType(xEventHandle, uxStates[i]);
 801d670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d672:	009b      	lsls	r3, r3, #2
 801d674:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801d676:	441a      	add	r2, r3
 801d678:	697b      	ldr	r3, [r7, #20]
 801d67a:	6819      	ldr	r1, [r3, #0]
 801d67c:	697b      	ldr	r3, [r7, #20]
 801d67e:	689b      	ldr	r3, [r3, #8]
 801d680:	f023 0303 	bic.w	r3, r3, #3
 801d684:	440b      	add	r3, r1
 801d686:	6812      	ldr	r2, [r2, #0]
 801d688:	601a      	str	r2, [r3, #0]
 801d68a:	697b      	ldr	r3, [r7, #20]
 801d68c:	689a      	ldr	r2, [r3, #8]
 801d68e:	697b      	ldr	r3, [r7, #20]
 801d690:	3204      	adds	r2, #4
 801d692:	609a      	str	r2, [r3, #8]
		for (i = 0u; i < uxStateCount; i++)
 801d694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d696:	3301      	adds	r3, #1
 801d698:	637b      	str	r3, [r7, #52]	; 0x34
 801d69a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801d69c:	683b      	ldr	r3, [r7, #0]
 801d69e:	429a      	cmp	r2, r3
 801d6a0:	d3e6      	bcc.n	801d670 <xTraceObjectRegisterInternal+0x1ac>
		}
		(void)xTraceEventEnd(xEventHandle); /*cstat !MISRAC2012-Rule-17.7 Suppress ignored return value check (inside macro)*/
 801d6a2:	4b0a      	ldr	r3, [pc, #40]	; (801d6cc <xTraceObjectRegisterInternal+0x208>)
 801d6a4:	681b      	ldr	r3, [r3, #0]
 801d6a6:	f003 0301 	and.w	r3, r3, #1
 801d6aa:	2b00      	cmp	r3, #0
 801d6ac:	d008      	beq.n	801d6c0 <xTraceObjectRegisterInternal+0x1fc>
 801d6ae:	4b08      	ldr	r3, [pc, #32]	; (801d6d0 <xTraceObjectRegisterInternal+0x20c>)
 801d6b0:	681b      	ldr	r3, [r3, #0]
 801d6b2:	685b      	ldr	r3, [r3, #4]
 801d6b4:	2b00      	cmp	r3, #0
 801d6b6:	d003      	beq.n	801d6c0 <xTraceObjectRegisterInternal+0x1fc>
 801d6b8:	697b      	ldr	r3, [r7, #20]
 801d6ba:	4618      	mov	r0, r3
 801d6bc:	f7ff fe42 	bl	801d344 <xTraceEventEndOffline>
	}

	return TRC_SUCCESS;
 801d6c0:	2300      	movs	r3, #0
}
 801d6c2:	4618      	mov	r0, r3
 801d6c4:	3738      	adds	r7, #56	; 0x38
 801d6c6:	46bd      	mov	sp, r7
 801d6c8:	bd80      	pop	{r7, pc}
 801d6ca:	bf00      	nop
 801d6cc:	20079274 	.word	0x20079274
 801d6d0:	20079270 	.word	0x20079270
 801d6d4:	20079260 	.word	0x20079260
 801d6d8:	e0001004 	.word	0xe0001004
 801d6dc:	2007927c 	.word	0x2007927c

0801d6e0 <xTraceObjectRegister>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegister(uint32_t uiEventCode, void* const pvObject, const char* szName, TraceUnsignedBaseType_t uxState, TraceObjectHandle_t *pxObjectHandle)
{
 801d6e0:	b580      	push	{r7, lr}
 801d6e2:	b088      	sub	sp, #32
 801d6e4:	af04      	add	r7, sp, #16
 801d6e6:	60f8      	str	r0, [r7, #12]
 801d6e8:	60b9      	str	r1, [r7, #8]
 801d6ea:	607a      	str	r2, [r7, #4]
 801d6ec:	603b      	str	r3, [r7, #0]
	return xTraceObjectRegisterInternal(uiEventCode, pvObject, szName, 1u, &uxState, 0u, pxObjectHandle);
 801d6ee:	69bb      	ldr	r3, [r7, #24]
 801d6f0:	9302      	str	r3, [sp, #8]
 801d6f2:	2300      	movs	r3, #0
 801d6f4:	9301      	str	r3, [sp, #4]
 801d6f6:	463b      	mov	r3, r7
 801d6f8:	9300      	str	r3, [sp, #0]
 801d6fa:	2301      	movs	r3, #1
 801d6fc:	687a      	ldr	r2, [r7, #4]
 801d6fe:	68b9      	ldr	r1, [r7, #8]
 801d700:	68f8      	ldr	r0, [r7, #12]
 801d702:	f7ff fedf 	bl	801d4c4 <xTraceObjectRegisterInternal>
 801d706:	4603      	mov	r3, r0
}
 801d708:	4618      	mov	r0, r3
 801d70a:	3710      	adds	r7, #16
 801d70c:	46bd      	mov	sp, r7
 801d70e:	bd80      	pop	{r7, pc}

0801d710 <xTraceObjectSetName>:
	return xTraceEntryDelete(xObjectHandle);
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetName(TraceObjectHandle_t xObjectHandle, const char* szName)
{
 801d710:	b580      	push	{r7, lr}
 801d712:	b086      	sub	sp, #24
 801d714:	af00      	add	r7, sp, #0
 801d716:	6078      	str	r0, [r7, #4]
 801d718:	6039      	str	r1, [r7, #0]
	void* pvObject = (void*)0;
 801d71a:	2300      	movs	r3, #0
 801d71c:	60fb      	str	r3, [r7, #12]
	uint32_t i;

    /* If asserts are disabled this variable will not get used, this stops warnings. */
	(void)pvObject;

	if (szName == (void*)0)
 801d71e:	683b      	ldr	r3, [r7, #0]
 801d720:	2b00      	cmp	r3, #0
 801d722:	d101      	bne.n	801d728 <xTraceObjectSetName+0x18>
	{
		szName = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 801d724:	4b12      	ldr	r3, [pc, #72]	; (801d770 <xTraceObjectSetName+0x60>)
 801d726:	603b      	str	r3, [r7, #0]
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress((TraceEntryHandle_t)xObjectHandle, &pvObject) == TRC_SUCCESS);
 801d728:	687b      	ldr	r3, [r7, #4]
 801d72a:	681b      	ldr	r3, [r3, #0]
 801d72c:	60fb      	str	r3, [r7, #12]

	for (i = 0u; (szName[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 801d72e:	2300      	movs	r3, #0
 801d730:	617b      	str	r3, [r7, #20]
 801d732:	e002      	b.n	801d73a <xTraceObjectSetName+0x2a>
 801d734:	697b      	ldr	r3, [r7, #20]
 801d736:	3301      	adds	r3, #1
 801d738:	617b      	str	r3, [r7, #20]
 801d73a:	683a      	ldr	r2, [r7, #0]
 801d73c:	697b      	ldr	r3, [r7, #20]
 801d73e:	4413      	add	r3, r2
 801d740:	781b      	ldrb	r3, [r3, #0]
 801d742:	2b00      	cmp	r3, #0
 801d744:	d002      	beq.n	801d74c <xTraceObjectSetName+0x3c>
 801d746:	697b      	ldr	r3, [r7, #20]
 801d748:	2b7f      	cmp	r3, #127	; 0x7f
 801d74a:	d9f3      	bls.n	801d734 <xTraceObjectSetName+0x24>

	uiLength = i;
 801d74c:	697b      	ldr	r3, [r7, #20]
 801d74e:	613b      	str	r3, [r7, #16]

#if (TRC_SEND_NAME_ONLY_ON_DELETE == 0)
	/* Send name event now since we don't do it on delete events */
	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(prvTraceObjectSendNameEvent(pvObject, szName, uiLength) == TRC_SUCCESS);
 801d750:	68fb      	ldr	r3, [r7, #12]
 801d752:	693a      	ldr	r2, [r7, #16]
 801d754:	6839      	ldr	r1, [r7, #0]
 801d756:	4618      	mov	r0, r3
 801d758:	f000 f822 	bl	801d7a0 <prvTraceObjectSendNameEvent>
#endif /* (TRC_SEND_NAME_ONLY_ON_DELETE == 0) */

	return xTraceEntrySetSymbol((TraceEntryHandle_t)xObjectHandle, szName, uiLength);
 801d75c:	693a      	ldr	r2, [r7, #16]
 801d75e:	6839      	ldr	r1, [r7, #0]
 801d760:	6878      	ldr	r0, [r7, #4]
 801d762:	f7ff fbb7 	bl	801ced4 <xTraceEntrySetSymbol>
 801d766:	4603      	mov	r3, r0
}
 801d768:	4618      	mov	r0, r3
 801d76a:	3718      	adds	r7, #24
 801d76c:	46bd      	mov	sp, r7
 801d76e:	bd80      	pop	{r7, pc}
 801d770:	08024784 	.word	0x08024784

0801d774 <xTraceObjectRegisterWithoutHandle>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterWithoutHandle(uint32_t uiEventCode, void* pvObject, const char* szName, TraceUnsignedBaseType_t uxState)
{
 801d774:	b580      	push	{r7, lr}
 801d776:	b088      	sub	sp, #32
 801d778:	af02      	add	r7, sp, #8
 801d77a:	60f8      	str	r0, [r7, #12]
 801d77c:	60b9      	str	r1, [r7, #8]
 801d77e:	607a      	str	r2, [r7, #4]
 801d780:	603b      	str	r3, [r7, #0]
	TraceObjectHandle_t xObjectHandle;

	return xTraceObjectRegister(uiEventCode, pvObject, szName, uxState, &xObjectHandle);
 801d782:	f107 0314 	add.w	r3, r7, #20
 801d786:	9300      	str	r3, [sp, #0]
 801d788:	683b      	ldr	r3, [r7, #0]
 801d78a:	687a      	ldr	r2, [r7, #4]
 801d78c:	68b9      	ldr	r1, [r7, #8]
 801d78e:	68f8      	ldr	r0, [r7, #12]
 801d790:	f7ff ffa6 	bl	801d6e0 <xTraceObjectRegister>
 801d794:	4603      	mov	r3, r0
}
 801d796:	4618      	mov	r0, r3
 801d798:	3718      	adds	r7, #24
 801d79a:	46bd      	mov	sp, r7
 801d79c:	bd80      	pop	{r7, pc}
	...

0801d7a0 <prvTraceObjectSendNameEvent>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult prvTraceObjectSendNameEvent(void* const pvObject, const char* szName, uint32_t uiLength)
{
 801d7a0:	b580      	push	{r7, lr}
 801d7a2:	b086      	sub	sp, #24
 801d7a4:	af00      	add	r7, sp, #0
 801d7a6:	60f8      	str	r0, [r7, #12]
 801d7a8:	60b9      	str	r1, [r7, #8]
 801d7aa:	607a      	str	r2, [r7, #4]
	uint32_t uiValue = 0u;
 801d7ac:	2300      	movs	r3, #0
 801d7ae:	617b      	str	r3, [r7, #20]
	TraceEventHandle_t xEventHandle = 0;
 801d7b0:	2300      	movs	r3, #0
 801d7b2:	613b      	str	r3, [r7, #16]

	if (xTraceEventBegin(PSF_EVENT_OBJ_NAME, sizeof(void*) + uiLength, &xEventHandle) == TRC_SUCCESS)
 801d7b4:	4b46      	ldr	r3, [pc, #280]	; (801d8d0 <prvTraceObjectSendNameEvent+0x130>)
 801d7b6:	681b      	ldr	r3, [r3, #0]
 801d7b8:	f003 0301 	and.w	r3, r3, #1
 801d7bc:	2b00      	cmp	r3, #0
 801d7be:	d045      	beq.n	801d84c <prvTraceObjectSendNameEvent+0xac>
 801d7c0:	4b44      	ldr	r3, [pc, #272]	; (801d8d4 <prvTraceObjectSendNameEvent+0x134>)
 801d7c2:	681b      	ldr	r3, [r3, #0]
 801d7c4:	685b      	ldr	r3, [r3, #4]
 801d7c6:	2b00      	cmp	r3, #0
 801d7c8:	d040      	beq.n	801d84c <prvTraceObjectSendNameEvent+0xac>
 801d7ca:	687b      	ldr	r3, [r7, #4]
 801d7cc:	330c      	adds	r3, #12
 801d7ce:	f107 0210 	add.w	r2, r7, #16
 801d7d2:	4611      	mov	r1, r2
 801d7d4:	4618      	mov	r0, r3
 801d7d6:	f7ff fd55 	bl	801d284 <xTraceEventBeginRawOffline>
 801d7da:	4603      	mov	r3, r0
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d133      	bne.n	801d848 <prvTraceObjectSendNameEvent+0xa8>
 801d7e0:	693b      	ldr	r3, [r7, #16]
 801d7e2:	685b      	ldr	r3, [r3, #4]
 801d7e4:	3b08      	subs	r3, #8
 801d7e6:	089b      	lsrs	r3, r3, #2
 801d7e8:	b29b      	uxth	r3, r3
 801d7ea:	031b      	lsls	r3, r3, #12
 801d7ec:	b21b      	sxth	r3, r3
 801d7ee:	f043 0303 	orr.w	r3, r3, #3
 801d7f2:	b21a      	sxth	r2, r3
 801d7f4:	693b      	ldr	r3, [r7, #16]
 801d7f6:	681b      	ldr	r3, [r3, #0]
 801d7f8:	b292      	uxth	r2, r2
 801d7fa:	801a      	strh	r2, [r3, #0]
 801d7fc:	4b36      	ldr	r3, [pc, #216]	; (801d8d8 <prvTraceObjectSendNameEvent+0x138>)
 801d7fe:	681b      	ldr	r3, [r3, #0]
 801d800:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801d802:	693b      	ldr	r3, [r7, #16]
 801d804:	681b      	ldr	r3, [r3, #0]
 801d806:	b292      	uxth	r2, r2
 801d808:	805a      	strh	r2, [r3, #2]
 801d80a:	4a34      	ldr	r2, [pc, #208]	; (801d8dc <prvTraceObjectSendNameEvent+0x13c>)
 801d80c:	693b      	ldr	r3, [r7, #16]
 801d80e:	681b      	ldr	r3, [r3, #0]
 801d810:	6812      	ldr	r2, [r2, #0]
 801d812:	605a      	str	r2, [r3, #4]
 801d814:	693b      	ldr	r3, [r7, #16]
 801d816:	681b      	ldr	r3, [r3, #0]
 801d818:	685a      	ldr	r2, [r3, #4]
 801d81a:	4b31      	ldr	r3, [pc, #196]	; (801d8e0 <prvTraceObjectSendNameEvent+0x140>)
 801d81c:	681b      	ldr	r3, [r3, #0]
 801d81e:	695b      	ldr	r3, [r3, #20]
 801d820:	429a      	cmp	r2, r3
 801d822:	d204      	bcs.n	801d82e <prvTraceObjectSendNameEvent+0x8e>
 801d824:	4b2e      	ldr	r3, [pc, #184]	; (801d8e0 <prvTraceObjectSendNameEvent+0x140>)
 801d826:	681b      	ldr	r3, [r3, #0]
 801d828:	68da      	ldr	r2, [r3, #12]
 801d82a:	3201      	adds	r2, #1
 801d82c:	60da      	str	r2, [r3, #12]
 801d82e:	693b      	ldr	r3, [r7, #16]
 801d830:	681a      	ldr	r2, [r3, #0]
 801d832:	4b2b      	ldr	r3, [pc, #172]	; (801d8e0 <prvTraceObjectSendNameEvent+0x140>)
 801d834:	681b      	ldr	r3, [r3, #0]
 801d836:	6852      	ldr	r2, [r2, #4]
 801d838:	615a      	str	r2, [r3, #20]
 801d83a:	693b      	ldr	r3, [r7, #16]
 801d83c:	689a      	ldr	r2, [r3, #8]
 801d83e:	693b      	ldr	r3, [r7, #16]
 801d840:	3208      	adds	r2, #8
 801d842:	609a      	str	r2, [r3, #8]
 801d844:	2301      	movs	r3, #1
 801d846:	e002      	b.n	801d84e <prvTraceObjectSendNameEvent+0xae>
 801d848:	2300      	movs	r3, #0
 801d84a:	e000      	b.n	801d84e <prvTraceObjectSendNameEvent+0xae>
 801d84c:	2300      	movs	r3, #0
 801d84e:	2b00      	cmp	r3, #0
 801d850:	d039      	beq.n	801d8c6 <prvTraceObjectSendNameEvent+0x126>
	{
		(void)xTraceEventAddPointer(xEventHandle, pvObject);
 801d852:	693b      	ldr	r3, [r7, #16]
 801d854:	681a      	ldr	r2, [r3, #0]
 801d856:	693b      	ldr	r3, [r7, #16]
 801d858:	689b      	ldr	r3, [r3, #8]
 801d85a:	f023 0303 	bic.w	r3, r3, #3
 801d85e:	4413      	add	r3, r2
 801d860:	68fa      	ldr	r2, [r7, #12]
 801d862:	601a      	str	r2, [r3, #0]
 801d864:	693b      	ldr	r3, [r7, #16]
 801d866:	689a      	ldr	r2, [r3, #8]
 801d868:	693b      	ldr	r3, [r7, #16]
 801d86a:	3204      	adds	r2, #4
 801d86c:	609a      	str	r2, [r3, #8]
		(void)xTraceEventAddString(xEventHandle, szName, uiLength);
 801d86e:	6938      	ldr	r0, [r7, #16]
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	3303      	adds	r3, #3
 801d874:	089b      	lsrs	r3, r3, #2
 801d876:	461a      	mov	r2, r3
 801d878:	68b9      	ldr	r1, [r7, #8]
 801d87a:	f7ff fd91 	bl	801d3a0 <xTraceEventAddData>

		/* Check if we can truncate */
		(void)xTraceEventPayloadRemaining(xEventHandle, &uiValue);
 801d87e:	693b      	ldr	r3, [r7, #16]
 801d880:	685a      	ldr	r2, [r3, #4]
 801d882:	693b      	ldr	r3, [r7, #16]
 801d884:	689b      	ldr	r3, [r3, #8]
 801d886:	1ad3      	subs	r3, r2, r3
 801d888:	617b      	str	r3, [r7, #20]
		if (uiValue > 0u)
 801d88a:	697b      	ldr	r3, [r7, #20]
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	d00b      	beq.n	801d8a8 <prvTraceObjectSendNameEvent+0x108>
		{
			(void)xTraceEventAdd8(xEventHandle, 0u);
 801d890:	693b      	ldr	r3, [r7, #16]
 801d892:	681a      	ldr	r2, [r3, #0]
 801d894:	693b      	ldr	r3, [r7, #16]
 801d896:	689b      	ldr	r3, [r3, #8]
 801d898:	4413      	add	r3, r2
 801d89a:	2200      	movs	r2, #0
 801d89c:	701a      	strb	r2, [r3, #0]
 801d89e:	693b      	ldr	r3, [r7, #16]
 801d8a0:	689a      	ldr	r2, [r3, #8]
 801d8a2:	693b      	ldr	r3, [r7, #16]
 801d8a4:	3201      	adds	r2, #1
 801d8a6:	609a      	str	r2, [r3, #8]
		}

		(void)xTraceEventEnd(xEventHandle); /*cstat !MISRAC2012-Rule-17.7 Suppress ignored return value check (inside macro)*/
 801d8a8:	4b09      	ldr	r3, [pc, #36]	; (801d8d0 <prvTraceObjectSendNameEvent+0x130>)
 801d8aa:	681b      	ldr	r3, [r3, #0]
 801d8ac:	f003 0301 	and.w	r3, r3, #1
 801d8b0:	2b00      	cmp	r3, #0
 801d8b2:	d008      	beq.n	801d8c6 <prvTraceObjectSendNameEvent+0x126>
 801d8b4:	4b07      	ldr	r3, [pc, #28]	; (801d8d4 <prvTraceObjectSendNameEvent+0x134>)
 801d8b6:	681b      	ldr	r3, [r3, #0]
 801d8b8:	685b      	ldr	r3, [r3, #4]
 801d8ba:	2b00      	cmp	r3, #0
 801d8bc:	d003      	beq.n	801d8c6 <prvTraceObjectSendNameEvent+0x126>
 801d8be:	693b      	ldr	r3, [r7, #16]
 801d8c0:	4618      	mov	r0, r3
 801d8c2:	f7ff fd3f 	bl	801d344 <xTraceEventEndOffline>
	}

	return TRC_SUCCESS;
 801d8c6:	2300      	movs	r3, #0
}
 801d8c8:	4618      	mov	r0, r3
 801d8ca:	3718      	adds	r7, #24
 801d8cc:	46bd      	mov	sp, r7
 801d8ce:	bd80      	pop	{r7, pc}
 801d8d0:	20079274 	.word	0x20079274
 801d8d4:	20079270 	.word	0x20079270
 801d8d8:	20079260 	.word	0x20079260
 801d8dc:	e0001004 	.word	0xe0001004
 801d8e0:	2007927c 	.word	0x2007927c

0801d8e4 <prvTraceItmWrite>:
		ITM->PORT[TRC_CFG_STREAM_PORT_ITM_PORT].u32 = __data;							/* Write the data */ \
}

/* This is assumed to execute from within the recorder, with interrupts disabled */
traceResult prvTraceItmWrite(void* ptrData, uint32_t size, int32_t* ptrBytesWritten)
{
 801d8e4:	b480      	push	{r7}
 801d8e6:	b087      	sub	sp, #28
 801d8e8:	af00      	add	r7, sp, #0
 801d8ea:	60f8      	str	r0, [r7, #12]
 801d8ec:	60b9      	str	r1, [r7, #8]
 801d8ee:	607a      	str	r2, [r7, #4]
	uint32_t* ptr32 = (uint32_t*)ptrData;
 801d8f0:	68fb      	ldr	r3, [r7, #12]
 801d8f2:	617b      	str	r3, [r7, #20]

	TRC_ASSERT(size % 4 == 0);
	TRC_ASSERT(ptrBytesWritten != 0);

	*ptrBytesWritten = 0;
 801d8f4:	687b      	ldr	r3, [r7, #4]
 801d8f6:	2200      	movs	r2, #0
 801d8f8:	601a      	str	r2, [r3, #0]
	
	if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&					/* Trace enabled? */ \
 801d8fa:	4b1b      	ldr	r3, [pc, #108]	; (801d968 <prvTraceItmWrite+0x84>)
 801d8fc:	68db      	ldr	r3, [r3, #12]
 801d8fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801d902:	2b00      	cmp	r3, #0
 801d904:	d028      	beq.n	801d958 <prvTraceItmWrite+0x74>
		(ITM->TCR & ITM_TCR_ITMENA_Msk) &&									/* ITM enabled? */ \
 801d906:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801d90a:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 801d90e:	f003 0301 	and.w	r3, r3, #1
	if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&					/* Trace enabled? */ \
 801d912:	2b00      	cmp	r3, #0
 801d914:	d020      	beq.n	801d958 <prvTraceItmWrite+0x74>
		(ITM->TER & (1UL << (TRC_CFG_STREAM_PORT_ITM_PORT))))				/* ITM port enabled? */
 801d916:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801d91a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 801d91e:	f003 0302 	and.w	r3, r3, #2
		(ITM->TCR & ITM_TCR_ITMENA_Msk) &&									/* ITM enabled? */ \
 801d922:	2b00      	cmp	r3, #0
 801d924:	d018      	beq.n	801d958 <prvTraceItmWrite+0x74>
	{
		while (*ptrBytesWritten < (int32_t)size)
 801d926:	e012      	b.n	801d94e <prvTraceItmWrite+0x6a>
		{
			itm_write_32(*ptr32);
 801d928:	bf00      	nop
 801d92a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801d92e:	685b      	ldr	r3, [r3, #4]
 801d930:	2b00      	cmp	r3, #0
 801d932:	d0fa      	beq.n	801d92a <prvTraceItmWrite+0x46>
 801d934:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801d938:	697b      	ldr	r3, [r7, #20]
 801d93a:	681b      	ldr	r3, [r3, #0]
 801d93c:	6053      	str	r3, [r2, #4]
			ptr32++;
 801d93e:	697b      	ldr	r3, [r7, #20]
 801d940:	3304      	adds	r3, #4
 801d942:	617b      	str	r3, [r7, #20]
			*ptrBytesWritten += 4;
 801d944:	687b      	ldr	r3, [r7, #4]
 801d946:	681b      	ldr	r3, [r3, #0]
 801d948:	1d1a      	adds	r2, r3, #4
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	601a      	str	r2, [r3, #0]
		while (*ptrBytesWritten < (int32_t)size)
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	681a      	ldr	r2, [r3, #0]
 801d952:	68bb      	ldr	r3, [r7, #8]
 801d954:	429a      	cmp	r2, r3
 801d956:	dbe7      	blt.n	801d928 <prvTraceItmWrite+0x44>
		}
	}

	return TRC_SUCCESS;
 801d958:	2300      	movs	r3, #0
}
 801d95a:	4618      	mov	r0, r3
 801d95c:	371c      	adds	r7, #28
 801d95e:	46bd      	mov	sp, r7
 801d960:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d964:	4770      	bx	lr
 801d966:	bf00      	nop
 801d968:	e000edf0 	.word	0xe000edf0

0801d96c <xTraceTaskSwitch>:

	return TRC_SUCCESS;
}

traceResult xTraceTaskSwitch(void *pvTask, TraceUnsignedBaseType_t uxPriority)
{
 801d96c:	b580      	push	{r7, lr}
 801d96e:	b088      	sub	sp, #32
 801d970:	af00      	add	r7, sp, #0
 801d972:	6078      	str	r0, [r7, #4]
 801d974:	6039      	str	r1, [r7, #0]
	traceResult xResult = TRC_FAIL;
 801d976:	2301      	movs	r3, #1
 801d978:	61fb      	str	r3, [r7, #28]
	TRACE_ALLOC_CRITICAL_SECTION();
	
	(void)pvTask;
	(void)uxPriority;

	if (!xTraceIsRecorderInitialized())
 801d97a:	4b21      	ldr	r3, [pc, #132]	; (801da00 <xTraceTaskSwitch+0x94>)
 801d97c:	681b      	ldr	r3, [r3, #0]
 801d97e:	f003 0301 	and.w	r3, r3, #1
 801d982:	2b00      	cmp	r3, #0
 801d984:	d101      	bne.n	801d98a <xTraceTaskSwitch+0x1e>
	{
		return xResult;
 801d986:	69fb      	ldr	r3, [r7, #28]
 801d988:	e035      	b.n	801d9f6 <xTraceTaskSwitch+0x8a>
	}

	if (!xTraceIsRecorderEnabled())
 801d98a:	4b1d      	ldr	r3, [pc, #116]	; (801da00 <xTraceTaskSwitch+0x94>)
 801d98c:	681b      	ldr	r3, [r3, #0]
 801d98e:	f003 0301 	and.w	r3, r3, #1
 801d992:	2b00      	cmp	r3, #0
 801d994:	d004      	beq.n	801d9a0 <xTraceTaskSwitch+0x34>
 801d996:	4b1b      	ldr	r3, [pc, #108]	; (801da04 <xTraceTaskSwitch+0x98>)
 801d998:	681b      	ldr	r3, [r3, #0]
 801d99a:	685b      	ldr	r3, [r3, #4]
 801d99c:	2b00      	cmp	r3, #0
 801d99e:	d105      	bne.n	801d9ac <xTraceTaskSwitch+0x40>
	{
		/* Make sure we store the current task, even while recorder isn't enabled */
		xTraceTaskSetCurrent(pvTask);
 801d9a0:	4b19      	ldr	r3, [pc, #100]	; (801da08 <xTraceTaskSwitch+0x9c>)
 801d9a2:	681b      	ldr	r3, [r3, #0]
 801d9a4:	687a      	ldr	r2, [r7, #4]
 801d9a6:	601a      	str	r2, [r3, #0]

		return xResult;
 801d9a8:	69fb      	ldr	r3, [r7, #28]
 801d9aa:	e024      	b.n	801d9f6 <xTraceTaskSwitch+0x8a>
	}

	xTraceStateSet(TRC_STATE_IN_TASKSWITCH);
 801d9ac:	4b15      	ldr	r3, [pc, #84]	; (801da04 <xTraceTaskSwitch+0x98>)
 801d9ae:	681b      	ldr	r3, [r3, #0]
 801d9b0:	2201      	movs	r2, #1
 801d9b2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d9b4:	f3ef 8310 	mrs	r3, PRIMASK
 801d9b8:	60fb      	str	r3, [r7, #12]
  return(result);
 801d9ba:	68fb      	ldr	r3, [r7, #12]

	TRACE_ENTER_CRITICAL_SECTION();
 801d9bc:	61bb      	str	r3, [r7, #24]
 801d9be:	2301      	movs	r3, #1
 801d9c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d9c2:	693b      	ldr	r3, [r7, #16]
 801d9c4:	f383 8810 	msr	PRIMASK, r3
}
 801d9c8:	bf00      	nop
#if (TRC_KERNEL_PORT_KERNEL_CAN_SWITCH_TO_SAME_TASK == 1)
	xTraceTaskGetCurrent(&pvCurrent);
	if (pvCurrent != pvTask)
#endif
	{
		xTraceTaskSetCurrent(pvTask);
 801d9ca:	4b0f      	ldr	r3, [pc, #60]	; (801da08 <xTraceTaskSwitch+0x9c>)
 801d9cc:	681b      	ldr	r3, [r3, #0]
 801d9ce:	687a      	ldr	r2, [r7, #4]
 801d9d0:	601a      	str	r2, [r3, #0]

		xResult = xTraceEventCreate2(PSF_EVENT_TASK_ACTIVATE, (TraceUnsignedBaseType_t)pvTask, uxPriority);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 801d9d2:	687b      	ldr	r3, [r7, #4]
 801d9d4:	683a      	ldr	r2, [r7, #0]
 801d9d6:	4619      	mov	r1, r3
 801d9d8:	2037      	movs	r0, #55	; 0x37
 801d9da:	f7ff fb5b 	bl	801d094 <xTraceEventCreate2>
 801d9de:	61f8      	str	r0, [r7, #28]
	}

	xTraceStateSet(TRC_STATE_IN_APPLICATION);
 801d9e0:	4b08      	ldr	r3, [pc, #32]	; (801da04 <xTraceTaskSwitch+0x98>)
 801d9e2:	681b      	ldr	r3, [r3, #0]
 801d9e4:	2202      	movs	r2, #2
 801d9e6:	609a      	str	r2, [r3, #8]
 801d9e8:	69bb      	ldr	r3, [r7, #24]
 801d9ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d9ec:	697b      	ldr	r3, [r7, #20]
 801d9ee:	f383 8810 	msr	PRIMASK, r3
}
 801d9f2:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 801d9f4:	69fb      	ldr	r3, [r7, #28]
}
 801d9f6:	4618      	mov	r0, r3
 801d9f8:	3720      	adds	r7, #32
 801d9fa:	46bd      	mov	sp, r7
 801d9fc:	bd80      	pop	{r7, pc}
 801d9fe:	bf00      	nop
 801da00:	20079274 	.word	0x20079274
 801da04:	20079270 	.word	0x20079270
 801da08:	20079278 	.word	0x20079278

0801da0c <atoi>:
 801da0c:	220a      	movs	r2, #10
 801da0e:	2100      	movs	r1, #0
 801da10:	f001 b8e4 	b.w	801ebdc <strtol>

0801da14 <calloc>:
 801da14:	4b02      	ldr	r3, [pc, #8]	; (801da20 <calloc+0xc>)
 801da16:	460a      	mov	r2, r1
 801da18:	4601      	mov	r1, r0
 801da1a:	6818      	ldr	r0, [r3, #0]
 801da1c:	f000 b970 	b.w	801dd00 <_calloc_r>
 801da20:	20000328 	.word	0x20000328

0801da24 <std>:
 801da24:	2300      	movs	r3, #0
 801da26:	b510      	push	{r4, lr}
 801da28:	4604      	mov	r4, r0
 801da2a:	e9c0 3300 	strd	r3, r3, [r0]
 801da2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801da32:	6083      	str	r3, [r0, #8]
 801da34:	8181      	strh	r1, [r0, #12]
 801da36:	6643      	str	r3, [r0, #100]	; 0x64
 801da38:	81c2      	strh	r2, [r0, #14]
 801da3a:	6183      	str	r3, [r0, #24]
 801da3c:	4619      	mov	r1, r3
 801da3e:	2208      	movs	r2, #8
 801da40:	305c      	adds	r0, #92	; 0x5c
 801da42:	f000 f955 	bl	801dcf0 <memset>
 801da46:	4b05      	ldr	r3, [pc, #20]	; (801da5c <std+0x38>)
 801da48:	6263      	str	r3, [r4, #36]	; 0x24
 801da4a:	4b05      	ldr	r3, [pc, #20]	; (801da60 <std+0x3c>)
 801da4c:	62a3      	str	r3, [r4, #40]	; 0x28
 801da4e:	4b05      	ldr	r3, [pc, #20]	; (801da64 <std+0x40>)
 801da50:	62e3      	str	r3, [r4, #44]	; 0x2c
 801da52:	4b05      	ldr	r3, [pc, #20]	; (801da68 <std+0x44>)
 801da54:	6224      	str	r4, [r4, #32]
 801da56:	6323      	str	r3, [r4, #48]	; 0x30
 801da58:	bd10      	pop	{r4, pc}
 801da5a:	bf00      	nop
 801da5c:	0801e9cd 	.word	0x0801e9cd
 801da60:	0801e9ef 	.word	0x0801e9ef
 801da64:	0801ea27 	.word	0x0801ea27
 801da68:	0801ea4b 	.word	0x0801ea4b

0801da6c <_cleanup_r>:
 801da6c:	4901      	ldr	r1, [pc, #4]	; (801da74 <_cleanup_r+0x8>)
 801da6e:	f000 b8af 	b.w	801dbd0 <_fwalk_reent>
 801da72:	bf00      	nop
 801da74:	0801f97d 	.word	0x0801f97d

0801da78 <__sfmoreglue>:
 801da78:	b570      	push	{r4, r5, r6, lr}
 801da7a:	2268      	movs	r2, #104	; 0x68
 801da7c:	1e4d      	subs	r5, r1, #1
 801da7e:	4355      	muls	r5, r2
 801da80:	460e      	mov	r6, r1
 801da82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801da86:	f000 f9bd 	bl	801de04 <_malloc_r>
 801da8a:	4604      	mov	r4, r0
 801da8c:	b140      	cbz	r0, 801daa0 <__sfmoreglue+0x28>
 801da8e:	2100      	movs	r1, #0
 801da90:	e9c0 1600 	strd	r1, r6, [r0]
 801da94:	300c      	adds	r0, #12
 801da96:	60a0      	str	r0, [r4, #8]
 801da98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801da9c:	f000 f928 	bl	801dcf0 <memset>
 801daa0:	4620      	mov	r0, r4
 801daa2:	bd70      	pop	{r4, r5, r6, pc}

0801daa4 <__sfp_lock_acquire>:
 801daa4:	4801      	ldr	r0, [pc, #4]	; (801daac <__sfp_lock_acquire+0x8>)
 801daa6:	f000 b8d8 	b.w	801dc5a <__retarget_lock_acquire_recursive>
 801daaa:	bf00      	nop
 801daac:	20079281 	.word	0x20079281

0801dab0 <__sfp_lock_release>:
 801dab0:	4801      	ldr	r0, [pc, #4]	; (801dab8 <__sfp_lock_release+0x8>)
 801dab2:	f000 b8d3 	b.w	801dc5c <__retarget_lock_release_recursive>
 801dab6:	bf00      	nop
 801dab8:	20079281 	.word	0x20079281

0801dabc <__sinit_lock_acquire>:
 801dabc:	4801      	ldr	r0, [pc, #4]	; (801dac4 <__sinit_lock_acquire+0x8>)
 801dabe:	f000 b8cc 	b.w	801dc5a <__retarget_lock_acquire_recursive>
 801dac2:	bf00      	nop
 801dac4:	20079282 	.word	0x20079282

0801dac8 <__sinit_lock_release>:
 801dac8:	4801      	ldr	r0, [pc, #4]	; (801dad0 <__sinit_lock_release+0x8>)
 801daca:	f000 b8c7 	b.w	801dc5c <__retarget_lock_release_recursive>
 801dace:	bf00      	nop
 801dad0:	20079282 	.word	0x20079282

0801dad4 <__sinit>:
 801dad4:	b510      	push	{r4, lr}
 801dad6:	4604      	mov	r4, r0
 801dad8:	f7ff fff0 	bl	801dabc <__sinit_lock_acquire>
 801dadc:	69a3      	ldr	r3, [r4, #24]
 801dade:	b11b      	cbz	r3, 801dae8 <__sinit+0x14>
 801dae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dae4:	f7ff bff0 	b.w	801dac8 <__sinit_lock_release>
 801dae8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801daec:	6523      	str	r3, [r4, #80]	; 0x50
 801daee:	4b13      	ldr	r3, [pc, #76]	; (801db3c <__sinit+0x68>)
 801daf0:	4a13      	ldr	r2, [pc, #76]	; (801db40 <__sinit+0x6c>)
 801daf2:	681b      	ldr	r3, [r3, #0]
 801daf4:	62a2      	str	r2, [r4, #40]	; 0x28
 801daf6:	42a3      	cmp	r3, r4
 801daf8:	bf04      	itt	eq
 801dafa:	2301      	moveq	r3, #1
 801dafc:	61a3      	streq	r3, [r4, #24]
 801dafe:	4620      	mov	r0, r4
 801db00:	f000 f820 	bl	801db44 <__sfp>
 801db04:	6060      	str	r0, [r4, #4]
 801db06:	4620      	mov	r0, r4
 801db08:	f000 f81c 	bl	801db44 <__sfp>
 801db0c:	60a0      	str	r0, [r4, #8]
 801db0e:	4620      	mov	r0, r4
 801db10:	f000 f818 	bl	801db44 <__sfp>
 801db14:	2200      	movs	r2, #0
 801db16:	60e0      	str	r0, [r4, #12]
 801db18:	2104      	movs	r1, #4
 801db1a:	6860      	ldr	r0, [r4, #4]
 801db1c:	f7ff ff82 	bl	801da24 <std>
 801db20:	68a0      	ldr	r0, [r4, #8]
 801db22:	2201      	movs	r2, #1
 801db24:	2109      	movs	r1, #9
 801db26:	f7ff ff7d 	bl	801da24 <std>
 801db2a:	68e0      	ldr	r0, [r4, #12]
 801db2c:	2202      	movs	r2, #2
 801db2e:	2112      	movs	r1, #18
 801db30:	f7ff ff78 	bl	801da24 <std>
 801db34:	2301      	movs	r3, #1
 801db36:	61a3      	str	r3, [r4, #24]
 801db38:	e7d2      	b.n	801dae0 <__sinit+0xc>
 801db3a:	bf00      	nop
 801db3c:	08024a4c 	.word	0x08024a4c
 801db40:	0801da6d 	.word	0x0801da6d

0801db44 <__sfp>:
 801db44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db46:	4607      	mov	r7, r0
 801db48:	f7ff ffac 	bl	801daa4 <__sfp_lock_acquire>
 801db4c:	4b1e      	ldr	r3, [pc, #120]	; (801dbc8 <__sfp+0x84>)
 801db4e:	681e      	ldr	r6, [r3, #0]
 801db50:	69b3      	ldr	r3, [r6, #24]
 801db52:	b913      	cbnz	r3, 801db5a <__sfp+0x16>
 801db54:	4630      	mov	r0, r6
 801db56:	f7ff ffbd 	bl	801dad4 <__sinit>
 801db5a:	3648      	adds	r6, #72	; 0x48
 801db5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801db60:	3b01      	subs	r3, #1
 801db62:	d503      	bpl.n	801db6c <__sfp+0x28>
 801db64:	6833      	ldr	r3, [r6, #0]
 801db66:	b30b      	cbz	r3, 801dbac <__sfp+0x68>
 801db68:	6836      	ldr	r6, [r6, #0]
 801db6a:	e7f7      	b.n	801db5c <__sfp+0x18>
 801db6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801db70:	b9d5      	cbnz	r5, 801dba8 <__sfp+0x64>
 801db72:	4b16      	ldr	r3, [pc, #88]	; (801dbcc <__sfp+0x88>)
 801db74:	60e3      	str	r3, [r4, #12]
 801db76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801db7a:	6665      	str	r5, [r4, #100]	; 0x64
 801db7c:	f000 f86c 	bl	801dc58 <__retarget_lock_init_recursive>
 801db80:	f7ff ff96 	bl	801dab0 <__sfp_lock_release>
 801db84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801db88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801db8c:	6025      	str	r5, [r4, #0]
 801db8e:	61a5      	str	r5, [r4, #24]
 801db90:	2208      	movs	r2, #8
 801db92:	4629      	mov	r1, r5
 801db94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801db98:	f000 f8aa 	bl	801dcf0 <memset>
 801db9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801dba0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801dba4:	4620      	mov	r0, r4
 801dba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dba8:	3468      	adds	r4, #104	; 0x68
 801dbaa:	e7d9      	b.n	801db60 <__sfp+0x1c>
 801dbac:	2104      	movs	r1, #4
 801dbae:	4638      	mov	r0, r7
 801dbb0:	f7ff ff62 	bl	801da78 <__sfmoreglue>
 801dbb4:	4604      	mov	r4, r0
 801dbb6:	6030      	str	r0, [r6, #0]
 801dbb8:	2800      	cmp	r0, #0
 801dbba:	d1d5      	bne.n	801db68 <__sfp+0x24>
 801dbbc:	f7ff ff78 	bl	801dab0 <__sfp_lock_release>
 801dbc0:	230c      	movs	r3, #12
 801dbc2:	603b      	str	r3, [r7, #0]
 801dbc4:	e7ee      	b.n	801dba4 <__sfp+0x60>
 801dbc6:	bf00      	nop
 801dbc8:	08024a4c 	.word	0x08024a4c
 801dbcc:	ffff0001 	.word	0xffff0001

0801dbd0 <_fwalk_reent>:
 801dbd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dbd4:	4606      	mov	r6, r0
 801dbd6:	4688      	mov	r8, r1
 801dbd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801dbdc:	2700      	movs	r7, #0
 801dbde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801dbe2:	f1b9 0901 	subs.w	r9, r9, #1
 801dbe6:	d505      	bpl.n	801dbf4 <_fwalk_reent+0x24>
 801dbe8:	6824      	ldr	r4, [r4, #0]
 801dbea:	2c00      	cmp	r4, #0
 801dbec:	d1f7      	bne.n	801dbde <_fwalk_reent+0xe>
 801dbee:	4638      	mov	r0, r7
 801dbf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dbf4:	89ab      	ldrh	r3, [r5, #12]
 801dbf6:	2b01      	cmp	r3, #1
 801dbf8:	d907      	bls.n	801dc0a <_fwalk_reent+0x3a>
 801dbfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801dbfe:	3301      	adds	r3, #1
 801dc00:	d003      	beq.n	801dc0a <_fwalk_reent+0x3a>
 801dc02:	4629      	mov	r1, r5
 801dc04:	4630      	mov	r0, r6
 801dc06:	47c0      	blx	r8
 801dc08:	4307      	orrs	r7, r0
 801dc0a:	3568      	adds	r5, #104	; 0x68
 801dc0c:	e7e9      	b.n	801dbe2 <_fwalk_reent+0x12>
	...

0801dc10 <__libc_init_array>:
 801dc10:	b570      	push	{r4, r5, r6, lr}
 801dc12:	4d0d      	ldr	r5, [pc, #52]	; (801dc48 <__libc_init_array+0x38>)
 801dc14:	4c0d      	ldr	r4, [pc, #52]	; (801dc4c <__libc_init_array+0x3c>)
 801dc16:	1b64      	subs	r4, r4, r5
 801dc18:	10a4      	asrs	r4, r4, #2
 801dc1a:	2600      	movs	r6, #0
 801dc1c:	42a6      	cmp	r6, r4
 801dc1e:	d109      	bne.n	801dc34 <__libc_init_array+0x24>
 801dc20:	4d0b      	ldr	r5, [pc, #44]	; (801dc50 <__libc_init_array+0x40>)
 801dc22:	4c0c      	ldr	r4, [pc, #48]	; (801dc54 <__libc_init_array+0x44>)
 801dc24:	f002 ff4e 	bl	8020ac4 <_init>
 801dc28:	1b64      	subs	r4, r4, r5
 801dc2a:	10a4      	asrs	r4, r4, #2
 801dc2c:	2600      	movs	r6, #0
 801dc2e:	42a6      	cmp	r6, r4
 801dc30:	d105      	bne.n	801dc3e <__libc_init_array+0x2e>
 801dc32:	bd70      	pop	{r4, r5, r6, pc}
 801dc34:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc38:	4798      	blx	r3
 801dc3a:	3601      	adds	r6, #1
 801dc3c:	e7ee      	b.n	801dc1c <__libc_init_array+0xc>
 801dc3e:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc42:	4798      	blx	r3
 801dc44:	3601      	adds	r6, #1
 801dc46:	e7f2      	b.n	801dc2e <__libc_init_array+0x1e>
 801dc48:	08024d28 	.word	0x08024d28
 801dc4c:	08024d28 	.word	0x08024d28
 801dc50:	08024d28 	.word	0x08024d28
 801dc54:	08024d2c 	.word	0x08024d2c

0801dc58 <__retarget_lock_init_recursive>:
 801dc58:	4770      	bx	lr

0801dc5a <__retarget_lock_acquire_recursive>:
 801dc5a:	4770      	bx	lr

0801dc5c <__retarget_lock_release_recursive>:
 801dc5c:	4770      	bx	lr
	...

0801dc60 <malloc>:
 801dc60:	4b02      	ldr	r3, [pc, #8]	; (801dc6c <malloc+0xc>)
 801dc62:	4601      	mov	r1, r0
 801dc64:	6818      	ldr	r0, [r3, #0]
 801dc66:	f000 b8cd 	b.w	801de04 <_malloc_r>
 801dc6a:	bf00      	nop
 801dc6c:	20000328 	.word	0x20000328

0801dc70 <free>:
 801dc70:	4b02      	ldr	r3, [pc, #8]	; (801dc7c <free+0xc>)
 801dc72:	4601      	mov	r1, r0
 801dc74:	6818      	ldr	r0, [r3, #0]
 801dc76:	f000 b859 	b.w	801dd2c <_free_r>
 801dc7a:	bf00      	nop
 801dc7c:	20000328 	.word	0x20000328

0801dc80 <memcmp>:
 801dc80:	b510      	push	{r4, lr}
 801dc82:	3901      	subs	r1, #1
 801dc84:	4402      	add	r2, r0
 801dc86:	4290      	cmp	r0, r2
 801dc88:	d101      	bne.n	801dc8e <memcmp+0xe>
 801dc8a:	2000      	movs	r0, #0
 801dc8c:	e005      	b.n	801dc9a <memcmp+0x1a>
 801dc8e:	7803      	ldrb	r3, [r0, #0]
 801dc90:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801dc94:	42a3      	cmp	r3, r4
 801dc96:	d001      	beq.n	801dc9c <memcmp+0x1c>
 801dc98:	1b18      	subs	r0, r3, r4
 801dc9a:	bd10      	pop	{r4, pc}
 801dc9c:	3001      	adds	r0, #1
 801dc9e:	e7f2      	b.n	801dc86 <memcmp+0x6>

0801dca0 <memcpy>:
 801dca0:	440a      	add	r2, r1
 801dca2:	4291      	cmp	r1, r2
 801dca4:	f100 33ff 	add.w	r3, r0, #4294967295
 801dca8:	d100      	bne.n	801dcac <memcpy+0xc>
 801dcaa:	4770      	bx	lr
 801dcac:	b510      	push	{r4, lr}
 801dcae:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dcb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 801dcb6:	4291      	cmp	r1, r2
 801dcb8:	d1f9      	bne.n	801dcae <memcpy+0xe>
 801dcba:	bd10      	pop	{r4, pc}

0801dcbc <memmove>:
 801dcbc:	4288      	cmp	r0, r1
 801dcbe:	b510      	push	{r4, lr}
 801dcc0:	eb01 0402 	add.w	r4, r1, r2
 801dcc4:	d902      	bls.n	801dccc <memmove+0x10>
 801dcc6:	4284      	cmp	r4, r0
 801dcc8:	4623      	mov	r3, r4
 801dcca:	d807      	bhi.n	801dcdc <memmove+0x20>
 801dccc:	1e43      	subs	r3, r0, #1
 801dcce:	42a1      	cmp	r1, r4
 801dcd0:	d008      	beq.n	801dce4 <memmove+0x28>
 801dcd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dcd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 801dcda:	e7f8      	b.n	801dcce <memmove+0x12>
 801dcdc:	4402      	add	r2, r0
 801dcde:	4601      	mov	r1, r0
 801dce0:	428a      	cmp	r2, r1
 801dce2:	d100      	bne.n	801dce6 <memmove+0x2a>
 801dce4:	bd10      	pop	{r4, pc}
 801dce6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dcea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dcee:	e7f7      	b.n	801dce0 <memmove+0x24>

0801dcf0 <memset>:
 801dcf0:	4402      	add	r2, r0
 801dcf2:	4603      	mov	r3, r0
 801dcf4:	4293      	cmp	r3, r2
 801dcf6:	d100      	bne.n	801dcfa <memset+0xa>
 801dcf8:	4770      	bx	lr
 801dcfa:	f803 1b01 	strb.w	r1, [r3], #1
 801dcfe:	e7f9      	b.n	801dcf4 <memset+0x4>

0801dd00 <_calloc_r>:
 801dd00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801dd02:	fba1 2402 	umull	r2, r4, r1, r2
 801dd06:	b94c      	cbnz	r4, 801dd1c <_calloc_r+0x1c>
 801dd08:	4611      	mov	r1, r2
 801dd0a:	9201      	str	r2, [sp, #4]
 801dd0c:	f000 f87a 	bl	801de04 <_malloc_r>
 801dd10:	9a01      	ldr	r2, [sp, #4]
 801dd12:	4605      	mov	r5, r0
 801dd14:	b930      	cbnz	r0, 801dd24 <_calloc_r+0x24>
 801dd16:	4628      	mov	r0, r5
 801dd18:	b003      	add	sp, #12
 801dd1a:	bd30      	pop	{r4, r5, pc}
 801dd1c:	220c      	movs	r2, #12
 801dd1e:	6002      	str	r2, [r0, #0]
 801dd20:	2500      	movs	r5, #0
 801dd22:	e7f8      	b.n	801dd16 <_calloc_r+0x16>
 801dd24:	4621      	mov	r1, r4
 801dd26:	f7ff ffe3 	bl	801dcf0 <memset>
 801dd2a:	e7f4      	b.n	801dd16 <_calloc_r+0x16>

0801dd2c <_free_r>:
 801dd2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801dd2e:	2900      	cmp	r1, #0
 801dd30:	d044      	beq.n	801ddbc <_free_r+0x90>
 801dd32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dd36:	9001      	str	r0, [sp, #4]
 801dd38:	2b00      	cmp	r3, #0
 801dd3a:	f1a1 0404 	sub.w	r4, r1, #4
 801dd3e:	bfb8      	it	lt
 801dd40:	18e4      	addlt	r4, r4, r3
 801dd42:	f001 fe7f 	bl	801fa44 <__malloc_lock>
 801dd46:	4a1e      	ldr	r2, [pc, #120]	; (801ddc0 <_free_r+0x94>)
 801dd48:	9801      	ldr	r0, [sp, #4]
 801dd4a:	6813      	ldr	r3, [r2, #0]
 801dd4c:	b933      	cbnz	r3, 801dd5c <_free_r+0x30>
 801dd4e:	6063      	str	r3, [r4, #4]
 801dd50:	6014      	str	r4, [r2, #0]
 801dd52:	b003      	add	sp, #12
 801dd54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801dd58:	f001 be7a 	b.w	801fa50 <__malloc_unlock>
 801dd5c:	42a3      	cmp	r3, r4
 801dd5e:	d908      	bls.n	801dd72 <_free_r+0x46>
 801dd60:	6825      	ldr	r5, [r4, #0]
 801dd62:	1961      	adds	r1, r4, r5
 801dd64:	428b      	cmp	r3, r1
 801dd66:	bf01      	itttt	eq
 801dd68:	6819      	ldreq	r1, [r3, #0]
 801dd6a:	685b      	ldreq	r3, [r3, #4]
 801dd6c:	1949      	addeq	r1, r1, r5
 801dd6e:	6021      	streq	r1, [r4, #0]
 801dd70:	e7ed      	b.n	801dd4e <_free_r+0x22>
 801dd72:	461a      	mov	r2, r3
 801dd74:	685b      	ldr	r3, [r3, #4]
 801dd76:	b10b      	cbz	r3, 801dd7c <_free_r+0x50>
 801dd78:	42a3      	cmp	r3, r4
 801dd7a:	d9fa      	bls.n	801dd72 <_free_r+0x46>
 801dd7c:	6811      	ldr	r1, [r2, #0]
 801dd7e:	1855      	adds	r5, r2, r1
 801dd80:	42a5      	cmp	r5, r4
 801dd82:	d10b      	bne.n	801dd9c <_free_r+0x70>
 801dd84:	6824      	ldr	r4, [r4, #0]
 801dd86:	4421      	add	r1, r4
 801dd88:	1854      	adds	r4, r2, r1
 801dd8a:	42a3      	cmp	r3, r4
 801dd8c:	6011      	str	r1, [r2, #0]
 801dd8e:	d1e0      	bne.n	801dd52 <_free_r+0x26>
 801dd90:	681c      	ldr	r4, [r3, #0]
 801dd92:	685b      	ldr	r3, [r3, #4]
 801dd94:	6053      	str	r3, [r2, #4]
 801dd96:	4421      	add	r1, r4
 801dd98:	6011      	str	r1, [r2, #0]
 801dd9a:	e7da      	b.n	801dd52 <_free_r+0x26>
 801dd9c:	d902      	bls.n	801dda4 <_free_r+0x78>
 801dd9e:	230c      	movs	r3, #12
 801dda0:	6003      	str	r3, [r0, #0]
 801dda2:	e7d6      	b.n	801dd52 <_free_r+0x26>
 801dda4:	6825      	ldr	r5, [r4, #0]
 801dda6:	1961      	adds	r1, r4, r5
 801dda8:	428b      	cmp	r3, r1
 801ddaa:	bf04      	itt	eq
 801ddac:	6819      	ldreq	r1, [r3, #0]
 801ddae:	685b      	ldreq	r3, [r3, #4]
 801ddb0:	6063      	str	r3, [r4, #4]
 801ddb2:	bf04      	itt	eq
 801ddb4:	1949      	addeq	r1, r1, r5
 801ddb6:	6021      	streq	r1, [r4, #0]
 801ddb8:	6054      	str	r4, [r2, #4]
 801ddba:	e7ca      	b.n	801dd52 <_free_r+0x26>
 801ddbc:	b003      	add	sp, #12
 801ddbe:	bd30      	pop	{r4, r5, pc}
 801ddc0:	20079284 	.word	0x20079284

0801ddc4 <sbrk_aligned>:
 801ddc4:	b570      	push	{r4, r5, r6, lr}
 801ddc6:	4e0e      	ldr	r6, [pc, #56]	; (801de00 <sbrk_aligned+0x3c>)
 801ddc8:	460c      	mov	r4, r1
 801ddca:	6831      	ldr	r1, [r6, #0]
 801ddcc:	4605      	mov	r5, r0
 801ddce:	b911      	cbnz	r1, 801ddd6 <sbrk_aligned+0x12>
 801ddd0:	f000 fd98 	bl	801e904 <_sbrk_r>
 801ddd4:	6030      	str	r0, [r6, #0]
 801ddd6:	4621      	mov	r1, r4
 801ddd8:	4628      	mov	r0, r5
 801ddda:	f000 fd93 	bl	801e904 <_sbrk_r>
 801ddde:	1c43      	adds	r3, r0, #1
 801dde0:	d00a      	beq.n	801ddf8 <sbrk_aligned+0x34>
 801dde2:	1cc4      	adds	r4, r0, #3
 801dde4:	f024 0403 	bic.w	r4, r4, #3
 801dde8:	42a0      	cmp	r0, r4
 801ddea:	d007      	beq.n	801ddfc <sbrk_aligned+0x38>
 801ddec:	1a21      	subs	r1, r4, r0
 801ddee:	4628      	mov	r0, r5
 801ddf0:	f000 fd88 	bl	801e904 <_sbrk_r>
 801ddf4:	3001      	adds	r0, #1
 801ddf6:	d101      	bne.n	801ddfc <sbrk_aligned+0x38>
 801ddf8:	f04f 34ff 	mov.w	r4, #4294967295
 801ddfc:	4620      	mov	r0, r4
 801ddfe:	bd70      	pop	{r4, r5, r6, pc}
 801de00:	20079288 	.word	0x20079288

0801de04 <_malloc_r>:
 801de04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801de08:	1ccd      	adds	r5, r1, #3
 801de0a:	f025 0503 	bic.w	r5, r5, #3
 801de0e:	3508      	adds	r5, #8
 801de10:	2d0c      	cmp	r5, #12
 801de12:	bf38      	it	cc
 801de14:	250c      	movcc	r5, #12
 801de16:	2d00      	cmp	r5, #0
 801de18:	4607      	mov	r7, r0
 801de1a:	db01      	blt.n	801de20 <_malloc_r+0x1c>
 801de1c:	42a9      	cmp	r1, r5
 801de1e:	d905      	bls.n	801de2c <_malloc_r+0x28>
 801de20:	230c      	movs	r3, #12
 801de22:	603b      	str	r3, [r7, #0]
 801de24:	2600      	movs	r6, #0
 801de26:	4630      	mov	r0, r6
 801de28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de2c:	4e2e      	ldr	r6, [pc, #184]	; (801dee8 <_malloc_r+0xe4>)
 801de2e:	f001 fe09 	bl	801fa44 <__malloc_lock>
 801de32:	6833      	ldr	r3, [r6, #0]
 801de34:	461c      	mov	r4, r3
 801de36:	bb34      	cbnz	r4, 801de86 <_malloc_r+0x82>
 801de38:	4629      	mov	r1, r5
 801de3a:	4638      	mov	r0, r7
 801de3c:	f7ff ffc2 	bl	801ddc4 <sbrk_aligned>
 801de40:	1c43      	adds	r3, r0, #1
 801de42:	4604      	mov	r4, r0
 801de44:	d14d      	bne.n	801dee2 <_malloc_r+0xde>
 801de46:	6834      	ldr	r4, [r6, #0]
 801de48:	4626      	mov	r6, r4
 801de4a:	2e00      	cmp	r6, #0
 801de4c:	d140      	bne.n	801ded0 <_malloc_r+0xcc>
 801de4e:	6823      	ldr	r3, [r4, #0]
 801de50:	4631      	mov	r1, r6
 801de52:	4638      	mov	r0, r7
 801de54:	eb04 0803 	add.w	r8, r4, r3
 801de58:	f000 fd54 	bl	801e904 <_sbrk_r>
 801de5c:	4580      	cmp	r8, r0
 801de5e:	d13a      	bne.n	801ded6 <_malloc_r+0xd2>
 801de60:	6821      	ldr	r1, [r4, #0]
 801de62:	3503      	adds	r5, #3
 801de64:	1a6d      	subs	r5, r5, r1
 801de66:	f025 0503 	bic.w	r5, r5, #3
 801de6a:	3508      	adds	r5, #8
 801de6c:	2d0c      	cmp	r5, #12
 801de6e:	bf38      	it	cc
 801de70:	250c      	movcc	r5, #12
 801de72:	4629      	mov	r1, r5
 801de74:	4638      	mov	r0, r7
 801de76:	f7ff ffa5 	bl	801ddc4 <sbrk_aligned>
 801de7a:	3001      	adds	r0, #1
 801de7c:	d02b      	beq.n	801ded6 <_malloc_r+0xd2>
 801de7e:	6823      	ldr	r3, [r4, #0]
 801de80:	442b      	add	r3, r5
 801de82:	6023      	str	r3, [r4, #0]
 801de84:	e00e      	b.n	801dea4 <_malloc_r+0xa0>
 801de86:	6822      	ldr	r2, [r4, #0]
 801de88:	1b52      	subs	r2, r2, r5
 801de8a:	d41e      	bmi.n	801deca <_malloc_r+0xc6>
 801de8c:	2a0b      	cmp	r2, #11
 801de8e:	d916      	bls.n	801debe <_malloc_r+0xba>
 801de90:	1961      	adds	r1, r4, r5
 801de92:	42a3      	cmp	r3, r4
 801de94:	6025      	str	r5, [r4, #0]
 801de96:	bf18      	it	ne
 801de98:	6059      	strne	r1, [r3, #4]
 801de9a:	6863      	ldr	r3, [r4, #4]
 801de9c:	bf08      	it	eq
 801de9e:	6031      	streq	r1, [r6, #0]
 801dea0:	5162      	str	r2, [r4, r5]
 801dea2:	604b      	str	r3, [r1, #4]
 801dea4:	4638      	mov	r0, r7
 801dea6:	f104 060b 	add.w	r6, r4, #11
 801deaa:	f001 fdd1 	bl	801fa50 <__malloc_unlock>
 801deae:	f026 0607 	bic.w	r6, r6, #7
 801deb2:	1d23      	adds	r3, r4, #4
 801deb4:	1af2      	subs	r2, r6, r3
 801deb6:	d0b6      	beq.n	801de26 <_malloc_r+0x22>
 801deb8:	1b9b      	subs	r3, r3, r6
 801deba:	50a3      	str	r3, [r4, r2]
 801debc:	e7b3      	b.n	801de26 <_malloc_r+0x22>
 801debe:	6862      	ldr	r2, [r4, #4]
 801dec0:	42a3      	cmp	r3, r4
 801dec2:	bf0c      	ite	eq
 801dec4:	6032      	streq	r2, [r6, #0]
 801dec6:	605a      	strne	r2, [r3, #4]
 801dec8:	e7ec      	b.n	801dea4 <_malloc_r+0xa0>
 801deca:	4623      	mov	r3, r4
 801decc:	6864      	ldr	r4, [r4, #4]
 801dece:	e7b2      	b.n	801de36 <_malloc_r+0x32>
 801ded0:	4634      	mov	r4, r6
 801ded2:	6876      	ldr	r6, [r6, #4]
 801ded4:	e7b9      	b.n	801de4a <_malloc_r+0x46>
 801ded6:	230c      	movs	r3, #12
 801ded8:	603b      	str	r3, [r7, #0]
 801deda:	4638      	mov	r0, r7
 801dedc:	f001 fdb8 	bl	801fa50 <__malloc_unlock>
 801dee0:	e7a1      	b.n	801de26 <_malloc_r+0x22>
 801dee2:	6025      	str	r5, [r4, #0]
 801dee4:	e7de      	b.n	801dea4 <_malloc_r+0xa0>
 801dee6:	bf00      	nop
 801dee8:	20079284 	.word	0x20079284

0801deec <__cvt>:
 801deec:	b5f0      	push	{r4, r5, r6, r7, lr}
 801deee:	ed2d 8b02 	vpush	{d8}
 801def2:	eeb0 8b40 	vmov.f64	d8, d0
 801def6:	b085      	sub	sp, #20
 801def8:	4617      	mov	r7, r2
 801defa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801defc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801defe:	ee18 2a90 	vmov	r2, s17
 801df02:	f025 0520 	bic.w	r5, r5, #32
 801df06:	2a00      	cmp	r2, #0
 801df08:	bfb6      	itet	lt
 801df0a:	222d      	movlt	r2, #45	; 0x2d
 801df0c:	2200      	movge	r2, #0
 801df0e:	eeb1 8b40 	vneglt.f64	d8, d0
 801df12:	2d46      	cmp	r5, #70	; 0x46
 801df14:	460c      	mov	r4, r1
 801df16:	701a      	strb	r2, [r3, #0]
 801df18:	d004      	beq.n	801df24 <__cvt+0x38>
 801df1a:	2d45      	cmp	r5, #69	; 0x45
 801df1c:	d100      	bne.n	801df20 <__cvt+0x34>
 801df1e:	3401      	adds	r4, #1
 801df20:	2102      	movs	r1, #2
 801df22:	e000      	b.n	801df26 <__cvt+0x3a>
 801df24:	2103      	movs	r1, #3
 801df26:	ab03      	add	r3, sp, #12
 801df28:	9301      	str	r3, [sp, #4]
 801df2a:	ab02      	add	r3, sp, #8
 801df2c:	9300      	str	r3, [sp, #0]
 801df2e:	4622      	mov	r2, r4
 801df30:	4633      	mov	r3, r6
 801df32:	eeb0 0b48 	vmov.f64	d0, d8
 801df36:	f000 ff27 	bl	801ed88 <_dtoa_r>
 801df3a:	2d47      	cmp	r5, #71	; 0x47
 801df3c:	d101      	bne.n	801df42 <__cvt+0x56>
 801df3e:	07fb      	lsls	r3, r7, #31
 801df40:	d51a      	bpl.n	801df78 <__cvt+0x8c>
 801df42:	2d46      	cmp	r5, #70	; 0x46
 801df44:	eb00 0204 	add.w	r2, r0, r4
 801df48:	d10c      	bne.n	801df64 <__cvt+0x78>
 801df4a:	7803      	ldrb	r3, [r0, #0]
 801df4c:	2b30      	cmp	r3, #48	; 0x30
 801df4e:	d107      	bne.n	801df60 <__cvt+0x74>
 801df50:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801df54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df58:	bf1c      	itt	ne
 801df5a:	f1c4 0401 	rsbne	r4, r4, #1
 801df5e:	6034      	strne	r4, [r6, #0]
 801df60:	6833      	ldr	r3, [r6, #0]
 801df62:	441a      	add	r2, r3
 801df64:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801df68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df6c:	bf08      	it	eq
 801df6e:	9203      	streq	r2, [sp, #12]
 801df70:	2130      	movs	r1, #48	; 0x30
 801df72:	9b03      	ldr	r3, [sp, #12]
 801df74:	4293      	cmp	r3, r2
 801df76:	d307      	bcc.n	801df88 <__cvt+0x9c>
 801df78:	9b03      	ldr	r3, [sp, #12]
 801df7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801df7c:	1a1b      	subs	r3, r3, r0
 801df7e:	6013      	str	r3, [r2, #0]
 801df80:	b005      	add	sp, #20
 801df82:	ecbd 8b02 	vpop	{d8}
 801df86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801df88:	1c5c      	adds	r4, r3, #1
 801df8a:	9403      	str	r4, [sp, #12]
 801df8c:	7019      	strb	r1, [r3, #0]
 801df8e:	e7f0      	b.n	801df72 <__cvt+0x86>

0801df90 <__exponent>:
 801df90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801df92:	4603      	mov	r3, r0
 801df94:	2900      	cmp	r1, #0
 801df96:	bfb8      	it	lt
 801df98:	4249      	neglt	r1, r1
 801df9a:	f803 2b02 	strb.w	r2, [r3], #2
 801df9e:	bfb4      	ite	lt
 801dfa0:	222d      	movlt	r2, #45	; 0x2d
 801dfa2:	222b      	movge	r2, #43	; 0x2b
 801dfa4:	2909      	cmp	r1, #9
 801dfa6:	7042      	strb	r2, [r0, #1]
 801dfa8:	dd2a      	ble.n	801e000 <__exponent+0x70>
 801dfaa:	f10d 0407 	add.w	r4, sp, #7
 801dfae:	46a4      	mov	ip, r4
 801dfb0:	270a      	movs	r7, #10
 801dfb2:	46a6      	mov	lr, r4
 801dfb4:	460a      	mov	r2, r1
 801dfb6:	fb91 f6f7 	sdiv	r6, r1, r7
 801dfba:	fb07 1516 	mls	r5, r7, r6, r1
 801dfbe:	3530      	adds	r5, #48	; 0x30
 801dfc0:	2a63      	cmp	r2, #99	; 0x63
 801dfc2:	f104 34ff 	add.w	r4, r4, #4294967295
 801dfc6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801dfca:	4631      	mov	r1, r6
 801dfcc:	dcf1      	bgt.n	801dfb2 <__exponent+0x22>
 801dfce:	3130      	adds	r1, #48	; 0x30
 801dfd0:	f1ae 0502 	sub.w	r5, lr, #2
 801dfd4:	f804 1c01 	strb.w	r1, [r4, #-1]
 801dfd8:	1c44      	adds	r4, r0, #1
 801dfda:	4629      	mov	r1, r5
 801dfdc:	4561      	cmp	r1, ip
 801dfde:	d30a      	bcc.n	801dff6 <__exponent+0x66>
 801dfe0:	f10d 0209 	add.w	r2, sp, #9
 801dfe4:	eba2 020e 	sub.w	r2, r2, lr
 801dfe8:	4565      	cmp	r5, ip
 801dfea:	bf88      	it	hi
 801dfec:	2200      	movhi	r2, #0
 801dfee:	4413      	add	r3, r2
 801dff0:	1a18      	subs	r0, r3, r0
 801dff2:	b003      	add	sp, #12
 801dff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dff6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dffa:	f804 2f01 	strb.w	r2, [r4, #1]!
 801dffe:	e7ed      	b.n	801dfdc <__exponent+0x4c>
 801e000:	2330      	movs	r3, #48	; 0x30
 801e002:	3130      	adds	r1, #48	; 0x30
 801e004:	7083      	strb	r3, [r0, #2]
 801e006:	70c1      	strb	r1, [r0, #3]
 801e008:	1d03      	adds	r3, r0, #4
 801e00a:	e7f1      	b.n	801dff0 <__exponent+0x60>
 801e00c:	0000      	movs	r0, r0
	...

0801e010 <_printf_float>:
 801e010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e014:	b08b      	sub	sp, #44	; 0x2c
 801e016:	460c      	mov	r4, r1
 801e018:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801e01c:	4616      	mov	r6, r2
 801e01e:	461f      	mov	r7, r3
 801e020:	4605      	mov	r5, r0
 801e022:	f001 fcf9 	bl	801fa18 <_localeconv_r>
 801e026:	f8d0 b000 	ldr.w	fp, [r0]
 801e02a:	4658      	mov	r0, fp
 801e02c:	f7e2 f912 	bl	8000254 <strlen>
 801e030:	2300      	movs	r3, #0
 801e032:	9308      	str	r3, [sp, #32]
 801e034:	f8d8 3000 	ldr.w	r3, [r8]
 801e038:	f894 9018 	ldrb.w	r9, [r4, #24]
 801e03c:	6822      	ldr	r2, [r4, #0]
 801e03e:	3307      	adds	r3, #7
 801e040:	f023 0307 	bic.w	r3, r3, #7
 801e044:	f103 0108 	add.w	r1, r3, #8
 801e048:	f8c8 1000 	str.w	r1, [r8]
 801e04c:	4682      	mov	sl, r0
 801e04e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e052:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801e056:	ed9f 7b98 	vldr	d7, [pc, #608]	; 801e2b8 <_printf_float+0x2a8>
 801e05a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801e05e:	eeb0 6bc0 	vabs.f64	d6, d0
 801e062:	eeb4 6b47 	vcmp.f64	d6, d7
 801e066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e06a:	dd24      	ble.n	801e0b6 <_printf_float+0xa6>
 801e06c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801e070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e074:	d502      	bpl.n	801e07c <_printf_float+0x6c>
 801e076:	232d      	movs	r3, #45	; 0x2d
 801e078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e07c:	4b90      	ldr	r3, [pc, #576]	; (801e2c0 <_printf_float+0x2b0>)
 801e07e:	4891      	ldr	r0, [pc, #580]	; (801e2c4 <_printf_float+0x2b4>)
 801e080:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801e084:	bf94      	ite	ls
 801e086:	4698      	movls	r8, r3
 801e088:	4680      	movhi	r8, r0
 801e08a:	2303      	movs	r3, #3
 801e08c:	6123      	str	r3, [r4, #16]
 801e08e:	f022 0204 	bic.w	r2, r2, #4
 801e092:	2300      	movs	r3, #0
 801e094:	6022      	str	r2, [r4, #0]
 801e096:	9304      	str	r3, [sp, #16]
 801e098:	9700      	str	r7, [sp, #0]
 801e09a:	4633      	mov	r3, r6
 801e09c:	aa09      	add	r2, sp, #36	; 0x24
 801e09e:	4621      	mov	r1, r4
 801e0a0:	4628      	mov	r0, r5
 801e0a2:	f000 f9d3 	bl	801e44c <_printf_common>
 801e0a6:	3001      	adds	r0, #1
 801e0a8:	f040 808a 	bne.w	801e1c0 <_printf_float+0x1b0>
 801e0ac:	f04f 30ff 	mov.w	r0, #4294967295
 801e0b0:	b00b      	add	sp, #44	; 0x2c
 801e0b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e0b6:	eeb4 0b40 	vcmp.f64	d0, d0
 801e0ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0be:	d709      	bvc.n	801e0d4 <_printf_float+0xc4>
 801e0c0:	ee10 3a90 	vmov	r3, s1
 801e0c4:	2b00      	cmp	r3, #0
 801e0c6:	bfbc      	itt	lt
 801e0c8:	232d      	movlt	r3, #45	; 0x2d
 801e0ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801e0ce:	487e      	ldr	r0, [pc, #504]	; (801e2c8 <_printf_float+0x2b8>)
 801e0d0:	4b7e      	ldr	r3, [pc, #504]	; (801e2cc <_printf_float+0x2bc>)
 801e0d2:	e7d5      	b.n	801e080 <_printf_float+0x70>
 801e0d4:	6863      	ldr	r3, [r4, #4]
 801e0d6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801e0da:	9104      	str	r1, [sp, #16]
 801e0dc:	1c59      	adds	r1, r3, #1
 801e0de:	d13c      	bne.n	801e15a <_printf_float+0x14a>
 801e0e0:	2306      	movs	r3, #6
 801e0e2:	6063      	str	r3, [r4, #4]
 801e0e4:	2300      	movs	r3, #0
 801e0e6:	9303      	str	r3, [sp, #12]
 801e0e8:	ab08      	add	r3, sp, #32
 801e0ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801e0ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801e0f2:	ab07      	add	r3, sp, #28
 801e0f4:	6861      	ldr	r1, [r4, #4]
 801e0f6:	9300      	str	r3, [sp, #0]
 801e0f8:	6022      	str	r2, [r4, #0]
 801e0fa:	f10d 031b 	add.w	r3, sp, #27
 801e0fe:	4628      	mov	r0, r5
 801e100:	f7ff fef4 	bl	801deec <__cvt>
 801e104:	9b04      	ldr	r3, [sp, #16]
 801e106:	9907      	ldr	r1, [sp, #28]
 801e108:	2b47      	cmp	r3, #71	; 0x47
 801e10a:	4680      	mov	r8, r0
 801e10c:	d108      	bne.n	801e120 <_printf_float+0x110>
 801e10e:	1cc8      	adds	r0, r1, #3
 801e110:	db02      	blt.n	801e118 <_printf_float+0x108>
 801e112:	6863      	ldr	r3, [r4, #4]
 801e114:	4299      	cmp	r1, r3
 801e116:	dd41      	ble.n	801e19c <_printf_float+0x18c>
 801e118:	f1a9 0902 	sub.w	r9, r9, #2
 801e11c:	fa5f f989 	uxtb.w	r9, r9
 801e120:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801e124:	d820      	bhi.n	801e168 <_printf_float+0x158>
 801e126:	3901      	subs	r1, #1
 801e128:	464a      	mov	r2, r9
 801e12a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801e12e:	9107      	str	r1, [sp, #28]
 801e130:	f7ff ff2e 	bl	801df90 <__exponent>
 801e134:	9a08      	ldr	r2, [sp, #32]
 801e136:	9004      	str	r0, [sp, #16]
 801e138:	1813      	adds	r3, r2, r0
 801e13a:	2a01      	cmp	r2, #1
 801e13c:	6123      	str	r3, [r4, #16]
 801e13e:	dc02      	bgt.n	801e146 <_printf_float+0x136>
 801e140:	6822      	ldr	r2, [r4, #0]
 801e142:	07d2      	lsls	r2, r2, #31
 801e144:	d501      	bpl.n	801e14a <_printf_float+0x13a>
 801e146:	3301      	adds	r3, #1
 801e148:	6123      	str	r3, [r4, #16]
 801e14a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801e14e:	2b00      	cmp	r3, #0
 801e150:	d0a2      	beq.n	801e098 <_printf_float+0x88>
 801e152:	232d      	movs	r3, #45	; 0x2d
 801e154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e158:	e79e      	b.n	801e098 <_printf_float+0x88>
 801e15a:	9904      	ldr	r1, [sp, #16]
 801e15c:	2947      	cmp	r1, #71	; 0x47
 801e15e:	d1c1      	bne.n	801e0e4 <_printf_float+0xd4>
 801e160:	2b00      	cmp	r3, #0
 801e162:	d1bf      	bne.n	801e0e4 <_printf_float+0xd4>
 801e164:	2301      	movs	r3, #1
 801e166:	e7bc      	b.n	801e0e2 <_printf_float+0xd2>
 801e168:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801e16c:	d118      	bne.n	801e1a0 <_printf_float+0x190>
 801e16e:	2900      	cmp	r1, #0
 801e170:	6863      	ldr	r3, [r4, #4]
 801e172:	dd0b      	ble.n	801e18c <_printf_float+0x17c>
 801e174:	6121      	str	r1, [r4, #16]
 801e176:	b913      	cbnz	r3, 801e17e <_printf_float+0x16e>
 801e178:	6822      	ldr	r2, [r4, #0]
 801e17a:	07d0      	lsls	r0, r2, #31
 801e17c:	d502      	bpl.n	801e184 <_printf_float+0x174>
 801e17e:	3301      	adds	r3, #1
 801e180:	440b      	add	r3, r1
 801e182:	6123      	str	r3, [r4, #16]
 801e184:	2300      	movs	r3, #0
 801e186:	65a1      	str	r1, [r4, #88]	; 0x58
 801e188:	9304      	str	r3, [sp, #16]
 801e18a:	e7de      	b.n	801e14a <_printf_float+0x13a>
 801e18c:	b913      	cbnz	r3, 801e194 <_printf_float+0x184>
 801e18e:	6822      	ldr	r2, [r4, #0]
 801e190:	07d2      	lsls	r2, r2, #31
 801e192:	d501      	bpl.n	801e198 <_printf_float+0x188>
 801e194:	3302      	adds	r3, #2
 801e196:	e7f4      	b.n	801e182 <_printf_float+0x172>
 801e198:	2301      	movs	r3, #1
 801e19a:	e7f2      	b.n	801e182 <_printf_float+0x172>
 801e19c:	f04f 0967 	mov.w	r9, #103	; 0x67
 801e1a0:	9b08      	ldr	r3, [sp, #32]
 801e1a2:	4299      	cmp	r1, r3
 801e1a4:	db05      	blt.n	801e1b2 <_printf_float+0x1a2>
 801e1a6:	6823      	ldr	r3, [r4, #0]
 801e1a8:	6121      	str	r1, [r4, #16]
 801e1aa:	07d8      	lsls	r0, r3, #31
 801e1ac:	d5ea      	bpl.n	801e184 <_printf_float+0x174>
 801e1ae:	1c4b      	adds	r3, r1, #1
 801e1b0:	e7e7      	b.n	801e182 <_printf_float+0x172>
 801e1b2:	2900      	cmp	r1, #0
 801e1b4:	bfd4      	ite	le
 801e1b6:	f1c1 0202 	rsble	r2, r1, #2
 801e1ba:	2201      	movgt	r2, #1
 801e1bc:	4413      	add	r3, r2
 801e1be:	e7e0      	b.n	801e182 <_printf_float+0x172>
 801e1c0:	6823      	ldr	r3, [r4, #0]
 801e1c2:	055a      	lsls	r2, r3, #21
 801e1c4:	d407      	bmi.n	801e1d6 <_printf_float+0x1c6>
 801e1c6:	6923      	ldr	r3, [r4, #16]
 801e1c8:	4642      	mov	r2, r8
 801e1ca:	4631      	mov	r1, r6
 801e1cc:	4628      	mov	r0, r5
 801e1ce:	47b8      	blx	r7
 801e1d0:	3001      	adds	r0, #1
 801e1d2:	d12a      	bne.n	801e22a <_printf_float+0x21a>
 801e1d4:	e76a      	b.n	801e0ac <_printf_float+0x9c>
 801e1d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801e1da:	f240 80e2 	bls.w	801e3a2 <_printf_float+0x392>
 801e1de:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801e1e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1ea:	d133      	bne.n	801e254 <_printf_float+0x244>
 801e1ec:	4a38      	ldr	r2, [pc, #224]	; (801e2d0 <_printf_float+0x2c0>)
 801e1ee:	2301      	movs	r3, #1
 801e1f0:	4631      	mov	r1, r6
 801e1f2:	4628      	mov	r0, r5
 801e1f4:	47b8      	blx	r7
 801e1f6:	3001      	adds	r0, #1
 801e1f8:	f43f af58 	beq.w	801e0ac <_printf_float+0x9c>
 801e1fc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801e200:	429a      	cmp	r2, r3
 801e202:	db02      	blt.n	801e20a <_printf_float+0x1fa>
 801e204:	6823      	ldr	r3, [r4, #0]
 801e206:	07d8      	lsls	r0, r3, #31
 801e208:	d50f      	bpl.n	801e22a <_printf_float+0x21a>
 801e20a:	4653      	mov	r3, sl
 801e20c:	465a      	mov	r2, fp
 801e20e:	4631      	mov	r1, r6
 801e210:	4628      	mov	r0, r5
 801e212:	47b8      	blx	r7
 801e214:	3001      	adds	r0, #1
 801e216:	f43f af49 	beq.w	801e0ac <_printf_float+0x9c>
 801e21a:	f04f 0800 	mov.w	r8, #0
 801e21e:	f104 091a 	add.w	r9, r4, #26
 801e222:	9b08      	ldr	r3, [sp, #32]
 801e224:	3b01      	subs	r3, #1
 801e226:	4543      	cmp	r3, r8
 801e228:	dc09      	bgt.n	801e23e <_printf_float+0x22e>
 801e22a:	6823      	ldr	r3, [r4, #0]
 801e22c:	079b      	lsls	r3, r3, #30
 801e22e:	f100 8108 	bmi.w	801e442 <_printf_float+0x432>
 801e232:	68e0      	ldr	r0, [r4, #12]
 801e234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e236:	4298      	cmp	r0, r3
 801e238:	bfb8      	it	lt
 801e23a:	4618      	movlt	r0, r3
 801e23c:	e738      	b.n	801e0b0 <_printf_float+0xa0>
 801e23e:	2301      	movs	r3, #1
 801e240:	464a      	mov	r2, r9
 801e242:	4631      	mov	r1, r6
 801e244:	4628      	mov	r0, r5
 801e246:	47b8      	blx	r7
 801e248:	3001      	adds	r0, #1
 801e24a:	f43f af2f 	beq.w	801e0ac <_printf_float+0x9c>
 801e24e:	f108 0801 	add.w	r8, r8, #1
 801e252:	e7e6      	b.n	801e222 <_printf_float+0x212>
 801e254:	9b07      	ldr	r3, [sp, #28]
 801e256:	2b00      	cmp	r3, #0
 801e258:	dc3c      	bgt.n	801e2d4 <_printf_float+0x2c4>
 801e25a:	4a1d      	ldr	r2, [pc, #116]	; (801e2d0 <_printf_float+0x2c0>)
 801e25c:	2301      	movs	r3, #1
 801e25e:	4631      	mov	r1, r6
 801e260:	4628      	mov	r0, r5
 801e262:	47b8      	blx	r7
 801e264:	3001      	adds	r0, #1
 801e266:	f43f af21 	beq.w	801e0ac <_printf_float+0x9c>
 801e26a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801e26e:	4313      	orrs	r3, r2
 801e270:	d102      	bne.n	801e278 <_printf_float+0x268>
 801e272:	6823      	ldr	r3, [r4, #0]
 801e274:	07d9      	lsls	r1, r3, #31
 801e276:	d5d8      	bpl.n	801e22a <_printf_float+0x21a>
 801e278:	4653      	mov	r3, sl
 801e27a:	465a      	mov	r2, fp
 801e27c:	4631      	mov	r1, r6
 801e27e:	4628      	mov	r0, r5
 801e280:	47b8      	blx	r7
 801e282:	3001      	adds	r0, #1
 801e284:	f43f af12 	beq.w	801e0ac <_printf_float+0x9c>
 801e288:	f04f 0900 	mov.w	r9, #0
 801e28c:	f104 0a1a 	add.w	sl, r4, #26
 801e290:	9b07      	ldr	r3, [sp, #28]
 801e292:	425b      	negs	r3, r3
 801e294:	454b      	cmp	r3, r9
 801e296:	dc01      	bgt.n	801e29c <_printf_float+0x28c>
 801e298:	9b08      	ldr	r3, [sp, #32]
 801e29a:	e795      	b.n	801e1c8 <_printf_float+0x1b8>
 801e29c:	2301      	movs	r3, #1
 801e29e:	4652      	mov	r2, sl
 801e2a0:	4631      	mov	r1, r6
 801e2a2:	4628      	mov	r0, r5
 801e2a4:	47b8      	blx	r7
 801e2a6:	3001      	adds	r0, #1
 801e2a8:	f43f af00 	beq.w	801e0ac <_printf_float+0x9c>
 801e2ac:	f109 0901 	add.w	r9, r9, #1
 801e2b0:	e7ee      	b.n	801e290 <_printf_float+0x280>
 801e2b2:	bf00      	nop
 801e2b4:	f3af 8000 	nop.w
 801e2b8:	ffffffff 	.word	0xffffffff
 801e2bc:	7fefffff 	.word	0x7fefffff
 801e2c0:	08024a50 	.word	0x08024a50
 801e2c4:	08024a54 	.word	0x08024a54
 801e2c8:	08024a5c 	.word	0x08024a5c
 801e2cc:	08024a58 	.word	0x08024a58
 801e2d0:	08024a60 	.word	0x08024a60
 801e2d4:	9a08      	ldr	r2, [sp, #32]
 801e2d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801e2d8:	429a      	cmp	r2, r3
 801e2da:	bfa8      	it	ge
 801e2dc:	461a      	movge	r2, r3
 801e2de:	2a00      	cmp	r2, #0
 801e2e0:	4691      	mov	r9, r2
 801e2e2:	dc38      	bgt.n	801e356 <_printf_float+0x346>
 801e2e4:	2300      	movs	r3, #0
 801e2e6:	9305      	str	r3, [sp, #20]
 801e2e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e2ec:	f104 021a 	add.w	r2, r4, #26
 801e2f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801e2f2:	9905      	ldr	r1, [sp, #20]
 801e2f4:	9304      	str	r3, [sp, #16]
 801e2f6:	eba3 0309 	sub.w	r3, r3, r9
 801e2fa:	428b      	cmp	r3, r1
 801e2fc:	dc33      	bgt.n	801e366 <_printf_float+0x356>
 801e2fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801e302:	429a      	cmp	r2, r3
 801e304:	db3c      	blt.n	801e380 <_printf_float+0x370>
 801e306:	6823      	ldr	r3, [r4, #0]
 801e308:	07da      	lsls	r2, r3, #31
 801e30a:	d439      	bmi.n	801e380 <_printf_float+0x370>
 801e30c:	9b08      	ldr	r3, [sp, #32]
 801e30e:	9a04      	ldr	r2, [sp, #16]
 801e310:	9907      	ldr	r1, [sp, #28]
 801e312:	1a9a      	subs	r2, r3, r2
 801e314:	eba3 0901 	sub.w	r9, r3, r1
 801e318:	4591      	cmp	r9, r2
 801e31a:	bfa8      	it	ge
 801e31c:	4691      	movge	r9, r2
 801e31e:	f1b9 0f00 	cmp.w	r9, #0
 801e322:	dc35      	bgt.n	801e390 <_printf_float+0x380>
 801e324:	f04f 0800 	mov.w	r8, #0
 801e328:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e32c:	f104 0a1a 	add.w	sl, r4, #26
 801e330:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801e334:	1a9b      	subs	r3, r3, r2
 801e336:	eba3 0309 	sub.w	r3, r3, r9
 801e33a:	4543      	cmp	r3, r8
 801e33c:	f77f af75 	ble.w	801e22a <_printf_float+0x21a>
 801e340:	2301      	movs	r3, #1
 801e342:	4652      	mov	r2, sl
 801e344:	4631      	mov	r1, r6
 801e346:	4628      	mov	r0, r5
 801e348:	47b8      	blx	r7
 801e34a:	3001      	adds	r0, #1
 801e34c:	f43f aeae 	beq.w	801e0ac <_printf_float+0x9c>
 801e350:	f108 0801 	add.w	r8, r8, #1
 801e354:	e7ec      	b.n	801e330 <_printf_float+0x320>
 801e356:	4613      	mov	r3, r2
 801e358:	4631      	mov	r1, r6
 801e35a:	4642      	mov	r2, r8
 801e35c:	4628      	mov	r0, r5
 801e35e:	47b8      	blx	r7
 801e360:	3001      	adds	r0, #1
 801e362:	d1bf      	bne.n	801e2e4 <_printf_float+0x2d4>
 801e364:	e6a2      	b.n	801e0ac <_printf_float+0x9c>
 801e366:	2301      	movs	r3, #1
 801e368:	4631      	mov	r1, r6
 801e36a:	4628      	mov	r0, r5
 801e36c:	9204      	str	r2, [sp, #16]
 801e36e:	47b8      	blx	r7
 801e370:	3001      	adds	r0, #1
 801e372:	f43f ae9b 	beq.w	801e0ac <_printf_float+0x9c>
 801e376:	9b05      	ldr	r3, [sp, #20]
 801e378:	9a04      	ldr	r2, [sp, #16]
 801e37a:	3301      	adds	r3, #1
 801e37c:	9305      	str	r3, [sp, #20]
 801e37e:	e7b7      	b.n	801e2f0 <_printf_float+0x2e0>
 801e380:	4653      	mov	r3, sl
 801e382:	465a      	mov	r2, fp
 801e384:	4631      	mov	r1, r6
 801e386:	4628      	mov	r0, r5
 801e388:	47b8      	blx	r7
 801e38a:	3001      	adds	r0, #1
 801e38c:	d1be      	bne.n	801e30c <_printf_float+0x2fc>
 801e38e:	e68d      	b.n	801e0ac <_printf_float+0x9c>
 801e390:	9a04      	ldr	r2, [sp, #16]
 801e392:	464b      	mov	r3, r9
 801e394:	4442      	add	r2, r8
 801e396:	4631      	mov	r1, r6
 801e398:	4628      	mov	r0, r5
 801e39a:	47b8      	blx	r7
 801e39c:	3001      	adds	r0, #1
 801e39e:	d1c1      	bne.n	801e324 <_printf_float+0x314>
 801e3a0:	e684      	b.n	801e0ac <_printf_float+0x9c>
 801e3a2:	9a08      	ldr	r2, [sp, #32]
 801e3a4:	2a01      	cmp	r2, #1
 801e3a6:	dc01      	bgt.n	801e3ac <_printf_float+0x39c>
 801e3a8:	07db      	lsls	r3, r3, #31
 801e3aa:	d537      	bpl.n	801e41c <_printf_float+0x40c>
 801e3ac:	2301      	movs	r3, #1
 801e3ae:	4642      	mov	r2, r8
 801e3b0:	4631      	mov	r1, r6
 801e3b2:	4628      	mov	r0, r5
 801e3b4:	47b8      	blx	r7
 801e3b6:	3001      	adds	r0, #1
 801e3b8:	f43f ae78 	beq.w	801e0ac <_printf_float+0x9c>
 801e3bc:	4653      	mov	r3, sl
 801e3be:	465a      	mov	r2, fp
 801e3c0:	4631      	mov	r1, r6
 801e3c2:	4628      	mov	r0, r5
 801e3c4:	47b8      	blx	r7
 801e3c6:	3001      	adds	r0, #1
 801e3c8:	f43f ae70 	beq.w	801e0ac <_printf_float+0x9c>
 801e3cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801e3d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3d8:	d01b      	beq.n	801e412 <_printf_float+0x402>
 801e3da:	9b08      	ldr	r3, [sp, #32]
 801e3dc:	f108 0201 	add.w	r2, r8, #1
 801e3e0:	3b01      	subs	r3, #1
 801e3e2:	4631      	mov	r1, r6
 801e3e4:	4628      	mov	r0, r5
 801e3e6:	47b8      	blx	r7
 801e3e8:	3001      	adds	r0, #1
 801e3ea:	d10e      	bne.n	801e40a <_printf_float+0x3fa>
 801e3ec:	e65e      	b.n	801e0ac <_printf_float+0x9c>
 801e3ee:	2301      	movs	r3, #1
 801e3f0:	464a      	mov	r2, r9
 801e3f2:	4631      	mov	r1, r6
 801e3f4:	4628      	mov	r0, r5
 801e3f6:	47b8      	blx	r7
 801e3f8:	3001      	adds	r0, #1
 801e3fa:	f43f ae57 	beq.w	801e0ac <_printf_float+0x9c>
 801e3fe:	f108 0801 	add.w	r8, r8, #1
 801e402:	9b08      	ldr	r3, [sp, #32]
 801e404:	3b01      	subs	r3, #1
 801e406:	4543      	cmp	r3, r8
 801e408:	dcf1      	bgt.n	801e3ee <_printf_float+0x3de>
 801e40a:	9b04      	ldr	r3, [sp, #16]
 801e40c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801e410:	e6db      	b.n	801e1ca <_printf_float+0x1ba>
 801e412:	f04f 0800 	mov.w	r8, #0
 801e416:	f104 091a 	add.w	r9, r4, #26
 801e41a:	e7f2      	b.n	801e402 <_printf_float+0x3f2>
 801e41c:	2301      	movs	r3, #1
 801e41e:	4642      	mov	r2, r8
 801e420:	e7df      	b.n	801e3e2 <_printf_float+0x3d2>
 801e422:	2301      	movs	r3, #1
 801e424:	464a      	mov	r2, r9
 801e426:	4631      	mov	r1, r6
 801e428:	4628      	mov	r0, r5
 801e42a:	47b8      	blx	r7
 801e42c:	3001      	adds	r0, #1
 801e42e:	f43f ae3d 	beq.w	801e0ac <_printf_float+0x9c>
 801e432:	f108 0801 	add.w	r8, r8, #1
 801e436:	68e3      	ldr	r3, [r4, #12]
 801e438:	9909      	ldr	r1, [sp, #36]	; 0x24
 801e43a:	1a5b      	subs	r3, r3, r1
 801e43c:	4543      	cmp	r3, r8
 801e43e:	dcf0      	bgt.n	801e422 <_printf_float+0x412>
 801e440:	e6f7      	b.n	801e232 <_printf_float+0x222>
 801e442:	f04f 0800 	mov.w	r8, #0
 801e446:	f104 0919 	add.w	r9, r4, #25
 801e44a:	e7f4      	b.n	801e436 <_printf_float+0x426>

0801e44c <_printf_common>:
 801e44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e450:	4616      	mov	r6, r2
 801e452:	4699      	mov	r9, r3
 801e454:	688a      	ldr	r2, [r1, #8]
 801e456:	690b      	ldr	r3, [r1, #16]
 801e458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801e45c:	4293      	cmp	r3, r2
 801e45e:	bfb8      	it	lt
 801e460:	4613      	movlt	r3, r2
 801e462:	6033      	str	r3, [r6, #0]
 801e464:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801e468:	4607      	mov	r7, r0
 801e46a:	460c      	mov	r4, r1
 801e46c:	b10a      	cbz	r2, 801e472 <_printf_common+0x26>
 801e46e:	3301      	adds	r3, #1
 801e470:	6033      	str	r3, [r6, #0]
 801e472:	6823      	ldr	r3, [r4, #0]
 801e474:	0699      	lsls	r1, r3, #26
 801e476:	bf42      	ittt	mi
 801e478:	6833      	ldrmi	r3, [r6, #0]
 801e47a:	3302      	addmi	r3, #2
 801e47c:	6033      	strmi	r3, [r6, #0]
 801e47e:	6825      	ldr	r5, [r4, #0]
 801e480:	f015 0506 	ands.w	r5, r5, #6
 801e484:	d106      	bne.n	801e494 <_printf_common+0x48>
 801e486:	f104 0a19 	add.w	sl, r4, #25
 801e48a:	68e3      	ldr	r3, [r4, #12]
 801e48c:	6832      	ldr	r2, [r6, #0]
 801e48e:	1a9b      	subs	r3, r3, r2
 801e490:	42ab      	cmp	r3, r5
 801e492:	dc26      	bgt.n	801e4e2 <_printf_common+0x96>
 801e494:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801e498:	1e13      	subs	r3, r2, #0
 801e49a:	6822      	ldr	r2, [r4, #0]
 801e49c:	bf18      	it	ne
 801e49e:	2301      	movne	r3, #1
 801e4a0:	0692      	lsls	r2, r2, #26
 801e4a2:	d42b      	bmi.n	801e4fc <_printf_common+0xb0>
 801e4a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e4a8:	4649      	mov	r1, r9
 801e4aa:	4638      	mov	r0, r7
 801e4ac:	47c0      	blx	r8
 801e4ae:	3001      	adds	r0, #1
 801e4b0:	d01e      	beq.n	801e4f0 <_printf_common+0xa4>
 801e4b2:	6823      	ldr	r3, [r4, #0]
 801e4b4:	68e5      	ldr	r5, [r4, #12]
 801e4b6:	6832      	ldr	r2, [r6, #0]
 801e4b8:	f003 0306 	and.w	r3, r3, #6
 801e4bc:	2b04      	cmp	r3, #4
 801e4be:	bf08      	it	eq
 801e4c0:	1aad      	subeq	r5, r5, r2
 801e4c2:	68a3      	ldr	r3, [r4, #8]
 801e4c4:	6922      	ldr	r2, [r4, #16]
 801e4c6:	bf0c      	ite	eq
 801e4c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e4cc:	2500      	movne	r5, #0
 801e4ce:	4293      	cmp	r3, r2
 801e4d0:	bfc4      	itt	gt
 801e4d2:	1a9b      	subgt	r3, r3, r2
 801e4d4:	18ed      	addgt	r5, r5, r3
 801e4d6:	2600      	movs	r6, #0
 801e4d8:	341a      	adds	r4, #26
 801e4da:	42b5      	cmp	r5, r6
 801e4dc:	d11a      	bne.n	801e514 <_printf_common+0xc8>
 801e4de:	2000      	movs	r0, #0
 801e4e0:	e008      	b.n	801e4f4 <_printf_common+0xa8>
 801e4e2:	2301      	movs	r3, #1
 801e4e4:	4652      	mov	r2, sl
 801e4e6:	4649      	mov	r1, r9
 801e4e8:	4638      	mov	r0, r7
 801e4ea:	47c0      	blx	r8
 801e4ec:	3001      	adds	r0, #1
 801e4ee:	d103      	bne.n	801e4f8 <_printf_common+0xac>
 801e4f0:	f04f 30ff 	mov.w	r0, #4294967295
 801e4f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e4f8:	3501      	adds	r5, #1
 801e4fa:	e7c6      	b.n	801e48a <_printf_common+0x3e>
 801e4fc:	18e1      	adds	r1, r4, r3
 801e4fe:	1c5a      	adds	r2, r3, #1
 801e500:	2030      	movs	r0, #48	; 0x30
 801e502:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801e506:	4422      	add	r2, r4
 801e508:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801e50c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801e510:	3302      	adds	r3, #2
 801e512:	e7c7      	b.n	801e4a4 <_printf_common+0x58>
 801e514:	2301      	movs	r3, #1
 801e516:	4622      	mov	r2, r4
 801e518:	4649      	mov	r1, r9
 801e51a:	4638      	mov	r0, r7
 801e51c:	47c0      	blx	r8
 801e51e:	3001      	adds	r0, #1
 801e520:	d0e6      	beq.n	801e4f0 <_printf_common+0xa4>
 801e522:	3601      	adds	r6, #1
 801e524:	e7d9      	b.n	801e4da <_printf_common+0x8e>
	...

0801e528 <_printf_i>:
 801e528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e52c:	7e0f      	ldrb	r7, [r1, #24]
 801e52e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801e530:	2f78      	cmp	r7, #120	; 0x78
 801e532:	4691      	mov	r9, r2
 801e534:	4680      	mov	r8, r0
 801e536:	460c      	mov	r4, r1
 801e538:	469a      	mov	sl, r3
 801e53a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801e53e:	d807      	bhi.n	801e550 <_printf_i+0x28>
 801e540:	2f62      	cmp	r7, #98	; 0x62
 801e542:	d80a      	bhi.n	801e55a <_printf_i+0x32>
 801e544:	2f00      	cmp	r7, #0
 801e546:	f000 80d8 	beq.w	801e6fa <_printf_i+0x1d2>
 801e54a:	2f58      	cmp	r7, #88	; 0x58
 801e54c:	f000 80a3 	beq.w	801e696 <_printf_i+0x16e>
 801e550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801e554:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801e558:	e03a      	b.n	801e5d0 <_printf_i+0xa8>
 801e55a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801e55e:	2b15      	cmp	r3, #21
 801e560:	d8f6      	bhi.n	801e550 <_printf_i+0x28>
 801e562:	a101      	add	r1, pc, #4	; (adr r1, 801e568 <_printf_i+0x40>)
 801e564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e568:	0801e5c1 	.word	0x0801e5c1
 801e56c:	0801e5d5 	.word	0x0801e5d5
 801e570:	0801e551 	.word	0x0801e551
 801e574:	0801e551 	.word	0x0801e551
 801e578:	0801e551 	.word	0x0801e551
 801e57c:	0801e551 	.word	0x0801e551
 801e580:	0801e5d5 	.word	0x0801e5d5
 801e584:	0801e551 	.word	0x0801e551
 801e588:	0801e551 	.word	0x0801e551
 801e58c:	0801e551 	.word	0x0801e551
 801e590:	0801e551 	.word	0x0801e551
 801e594:	0801e6e1 	.word	0x0801e6e1
 801e598:	0801e605 	.word	0x0801e605
 801e59c:	0801e6c3 	.word	0x0801e6c3
 801e5a0:	0801e551 	.word	0x0801e551
 801e5a4:	0801e551 	.word	0x0801e551
 801e5a8:	0801e703 	.word	0x0801e703
 801e5ac:	0801e551 	.word	0x0801e551
 801e5b0:	0801e605 	.word	0x0801e605
 801e5b4:	0801e551 	.word	0x0801e551
 801e5b8:	0801e551 	.word	0x0801e551
 801e5bc:	0801e6cb 	.word	0x0801e6cb
 801e5c0:	682b      	ldr	r3, [r5, #0]
 801e5c2:	1d1a      	adds	r2, r3, #4
 801e5c4:	681b      	ldr	r3, [r3, #0]
 801e5c6:	602a      	str	r2, [r5, #0]
 801e5c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801e5cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801e5d0:	2301      	movs	r3, #1
 801e5d2:	e0a3      	b.n	801e71c <_printf_i+0x1f4>
 801e5d4:	6820      	ldr	r0, [r4, #0]
 801e5d6:	6829      	ldr	r1, [r5, #0]
 801e5d8:	0606      	lsls	r6, r0, #24
 801e5da:	f101 0304 	add.w	r3, r1, #4
 801e5de:	d50a      	bpl.n	801e5f6 <_printf_i+0xce>
 801e5e0:	680e      	ldr	r6, [r1, #0]
 801e5e2:	602b      	str	r3, [r5, #0]
 801e5e4:	2e00      	cmp	r6, #0
 801e5e6:	da03      	bge.n	801e5f0 <_printf_i+0xc8>
 801e5e8:	232d      	movs	r3, #45	; 0x2d
 801e5ea:	4276      	negs	r6, r6
 801e5ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e5f0:	485e      	ldr	r0, [pc, #376]	; (801e76c <_printf_i+0x244>)
 801e5f2:	230a      	movs	r3, #10
 801e5f4:	e019      	b.n	801e62a <_printf_i+0x102>
 801e5f6:	680e      	ldr	r6, [r1, #0]
 801e5f8:	602b      	str	r3, [r5, #0]
 801e5fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 801e5fe:	bf18      	it	ne
 801e600:	b236      	sxthne	r6, r6
 801e602:	e7ef      	b.n	801e5e4 <_printf_i+0xbc>
 801e604:	682b      	ldr	r3, [r5, #0]
 801e606:	6820      	ldr	r0, [r4, #0]
 801e608:	1d19      	adds	r1, r3, #4
 801e60a:	6029      	str	r1, [r5, #0]
 801e60c:	0601      	lsls	r1, r0, #24
 801e60e:	d501      	bpl.n	801e614 <_printf_i+0xec>
 801e610:	681e      	ldr	r6, [r3, #0]
 801e612:	e002      	b.n	801e61a <_printf_i+0xf2>
 801e614:	0646      	lsls	r6, r0, #25
 801e616:	d5fb      	bpl.n	801e610 <_printf_i+0xe8>
 801e618:	881e      	ldrh	r6, [r3, #0]
 801e61a:	4854      	ldr	r0, [pc, #336]	; (801e76c <_printf_i+0x244>)
 801e61c:	2f6f      	cmp	r7, #111	; 0x6f
 801e61e:	bf0c      	ite	eq
 801e620:	2308      	moveq	r3, #8
 801e622:	230a      	movne	r3, #10
 801e624:	2100      	movs	r1, #0
 801e626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801e62a:	6865      	ldr	r5, [r4, #4]
 801e62c:	60a5      	str	r5, [r4, #8]
 801e62e:	2d00      	cmp	r5, #0
 801e630:	bfa2      	ittt	ge
 801e632:	6821      	ldrge	r1, [r4, #0]
 801e634:	f021 0104 	bicge.w	r1, r1, #4
 801e638:	6021      	strge	r1, [r4, #0]
 801e63a:	b90e      	cbnz	r6, 801e640 <_printf_i+0x118>
 801e63c:	2d00      	cmp	r5, #0
 801e63e:	d04d      	beq.n	801e6dc <_printf_i+0x1b4>
 801e640:	4615      	mov	r5, r2
 801e642:	fbb6 f1f3 	udiv	r1, r6, r3
 801e646:	fb03 6711 	mls	r7, r3, r1, r6
 801e64a:	5dc7      	ldrb	r7, [r0, r7]
 801e64c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801e650:	4637      	mov	r7, r6
 801e652:	42bb      	cmp	r3, r7
 801e654:	460e      	mov	r6, r1
 801e656:	d9f4      	bls.n	801e642 <_printf_i+0x11a>
 801e658:	2b08      	cmp	r3, #8
 801e65a:	d10b      	bne.n	801e674 <_printf_i+0x14c>
 801e65c:	6823      	ldr	r3, [r4, #0]
 801e65e:	07de      	lsls	r6, r3, #31
 801e660:	d508      	bpl.n	801e674 <_printf_i+0x14c>
 801e662:	6923      	ldr	r3, [r4, #16]
 801e664:	6861      	ldr	r1, [r4, #4]
 801e666:	4299      	cmp	r1, r3
 801e668:	bfde      	ittt	le
 801e66a:	2330      	movle	r3, #48	; 0x30
 801e66c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801e670:	f105 35ff 	addle.w	r5, r5, #4294967295
 801e674:	1b52      	subs	r2, r2, r5
 801e676:	6122      	str	r2, [r4, #16]
 801e678:	f8cd a000 	str.w	sl, [sp]
 801e67c:	464b      	mov	r3, r9
 801e67e:	aa03      	add	r2, sp, #12
 801e680:	4621      	mov	r1, r4
 801e682:	4640      	mov	r0, r8
 801e684:	f7ff fee2 	bl	801e44c <_printf_common>
 801e688:	3001      	adds	r0, #1
 801e68a:	d14c      	bne.n	801e726 <_printf_i+0x1fe>
 801e68c:	f04f 30ff 	mov.w	r0, #4294967295
 801e690:	b004      	add	sp, #16
 801e692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e696:	4835      	ldr	r0, [pc, #212]	; (801e76c <_printf_i+0x244>)
 801e698:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801e69c:	6829      	ldr	r1, [r5, #0]
 801e69e:	6823      	ldr	r3, [r4, #0]
 801e6a0:	f851 6b04 	ldr.w	r6, [r1], #4
 801e6a4:	6029      	str	r1, [r5, #0]
 801e6a6:	061d      	lsls	r5, r3, #24
 801e6a8:	d514      	bpl.n	801e6d4 <_printf_i+0x1ac>
 801e6aa:	07df      	lsls	r7, r3, #31
 801e6ac:	bf44      	itt	mi
 801e6ae:	f043 0320 	orrmi.w	r3, r3, #32
 801e6b2:	6023      	strmi	r3, [r4, #0]
 801e6b4:	b91e      	cbnz	r6, 801e6be <_printf_i+0x196>
 801e6b6:	6823      	ldr	r3, [r4, #0]
 801e6b8:	f023 0320 	bic.w	r3, r3, #32
 801e6bc:	6023      	str	r3, [r4, #0]
 801e6be:	2310      	movs	r3, #16
 801e6c0:	e7b0      	b.n	801e624 <_printf_i+0xfc>
 801e6c2:	6823      	ldr	r3, [r4, #0]
 801e6c4:	f043 0320 	orr.w	r3, r3, #32
 801e6c8:	6023      	str	r3, [r4, #0]
 801e6ca:	2378      	movs	r3, #120	; 0x78
 801e6cc:	4828      	ldr	r0, [pc, #160]	; (801e770 <_printf_i+0x248>)
 801e6ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801e6d2:	e7e3      	b.n	801e69c <_printf_i+0x174>
 801e6d4:	0659      	lsls	r1, r3, #25
 801e6d6:	bf48      	it	mi
 801e6d8:	b2b6      	uxthmi	r6, r6
 801e6da:	e7e6      	b.n	801e6aa <_printf_i+0x182>
 801e6dc:	4615      	mov	r5, r2
 801e6de:	e7bb      	b.n	801e658 <_printf_i+0x130>
 801e6e0:	682b      	ldr	r3, [r5, #0]
 801e6e2:	6826      	ldr	r6, [r4, #0]
 801e6e4:	6961      	ldr	r1, [r4, #20]
 801e6e6:	1d18      	adds	r0, r3, #4
 801e6e8:	6028      	str	r0, [r5, #0]
 801e6ea:	0635      	lsls	r5, r6, #24
 801e6ec:	681b      	ldr	r3, [r3, #0]
 801e6ee:	d501      	bpl.n	801e6f4 <_printf_i+0x1cc>
 801e6f0:	6019      	str	r1, [r3, #0]
 801e6f2:	e002      	b.n	801e6fa <_printf_i+0x1d2>
 801e6f4:	0670      	lsls	r0, r6, #25
 801e6f6:	d5fb      	bpl.n	801e6f0 <_printf_i+0x1c8>
 801e6f8:	8019      	strh	r1, [r3, #0]
 801e6fa:	2300      	movs	r3, #0
 801e6fc:	6123      	str	r3, [r4, #16]
 801e6fe:	4615      	mov	r5, r2
 801e700:	e7ba      	b.n	801e678 <_printf_i+0x150>
 801e702:	682b      	ldr	r3, [r5, #0]
 801e704:	1d1a      	adds	r2, r3, #4
 801e706:	602a      	str	r2, [r5, #0]
 801e708:	681d      	ldr	r5, [r3, #0]
 801e70a:	6862      	ldr	r2, [r4, #4]
 801e70c:	2100      	movs	r1, #0
 801e70e:	4628      	mov	r0, r5
 801e710:	f7e1 fdae 	bl	8000270 <memchr>
 801e714:	b108      	cbz	r0, 801e71a <_printf_i+0x1f2>
 801e716:	1b40      	subs	r0, r0, r5
 801e718:	6060      	str	r0, [r4, #4]
 801e71a:	6863      	ldr	r3, [r4, #4]
 801e71c:	6123      	str	r3, [r4, #16]
 801e71e:	2300      	movs	r3, #0
 801e720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e724:	e7a8      	b.n	801e678 <_printf_i+0x150>
 801e726:	6923      	ldr	r3, [r4, #16]
 801e728:	462a      	mov	r2, r5
 801e72a:	4649      	mov	r1, r9
 801e72c:	4640      	mov	r0, r8
 801e72e:	47d0      	blx	sl
 801e730:	3001      	adds	r0, #1
 801e732:	d0ab      	beq.n	801e68c <_printf_i+0x164>
 801e734:	6823      	ldr	r3, [r4, #0]
 801e736:	079b      	lsls	r3, r3, #30
 801e738:	d413      	bmi.n	801e762 <_printf_i+0x23a>
 801e73a:	68e0      	ldr	r0, [r4, #12]
 801e73c:	9b03      	ldr	r3, [sp, #12]
 801e73e:	4298      	cmp	r0, r3
 801e740:	bfb8      	it	lt
 801e742:	4618      	movlt	r0, r3
 801e744:	e7a4      	b.n	801e690 <_printf_i+0x168>
 801e746:	2301      	movs	r3, #1
 801e748:	4632      	mov	r2, r6
 801e74a:	4649      	mov	r1, r9
 801e74c:	4640      	mov	r0, r8
 801e74e:	47d0      	blx	sl
 801e750:	3001      	adds	r0, #1
 801e752:	d09b      	beq.n	801e68c <_printf_i+0x164>
 801e754:	3501      	adds	r5, #1
 801e756:	68e3      	ldr	r3, [r4, #12]
 801e758:	9903      	ldr	r1, [sp, #12]
 801e75a:	1a5b      	subs	r3, r3, r1
 801e75c:	42ab      	cmp	r3, r5
 801e75e:	dcf2      	bgt.n	801e746 <_printf_i+0x21e>
 801e760:	e7eb      	b.n	801e73a <_printf_i+0x212>
 801e762:	2500      	movs	r5, #0
 801e764:	f104 0619 	add.w	r6, r4, #25
 801e768:	e7f5      	b.n	801e756 <_printf_i+0x22e>
 801e76a:	bf00      	nop
 801e76c:	08024a62 	.word	0x08024a62
 801e770:	08024a73 	.word	0x08024a73

0801e774 <iprintf>:
 801e774:	b40f      	push	{r0, r1, r2, r3}
 801e776:	4b0a      	ldr	r3, [pc, #40]	; (801e7a0 <iprintf+0x2c>)
 801e778:	b513      	push	{r0, r1, r4, lr}
 801e77a:	681c      	ldr	r4, [r3, #0]
 801e77c:	b124      	cbz	r4, 801e788 <iprintf+0x14>
 801e77e:	69a3      	ldr	r3, [r4, #24]
 801e780:	b913      	cbnz	r3, 801e788 <iprintf+0x14>
 801e782:	4620      	mov	r0, r4
 801e784:	f7ff f9a6 	bl	801dad4 <__sinit>
 801e788:	ab05      	add	r3, sp, #20
 801e78a:	9a04      	ldr	r2, [sp, #16]
 801e78c:	68a1      	ldr	r1, [r4, #8]
 801e78e:	9301      	str	r3, [sp, #4]
 801e790:	4620      	mov	r0, r4
 801e792:	f001 fe9b 	bl	80204cc <_vfiprintf_r>
 801e796:	b002      	add	sp, #8
 801e798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e79c:	b004      	add	sp, #16
 801e79e:	4770      	bx	lr
 801e7a0:	20000328 	.word	0x20000328

0801e7a4 <rand>:
 801e7a4:	4b16      	ldr	r3, [pc, #88]	; (801e800 <rand+0x5c>)
 801e7a6:	b510      	push	{r4, lr}
 801e7a8:	681c      	ldr	r4, [r3, #0]
 801e7aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801e7ac:	b9b3      	cbnz	r3, 801e7dc <rand+0x38>
 801e7ae:	2018      	movs	r0, #24
 801e7b0:	f7ff fa56 	bl	801dc60 <malloc>
 801e7b4:	63a0      	str	r0, [r4, #56]	; 0x38
 801e7b6:	b928      	cbnz	r0, 801e7c4 <rand+0x20>
 801e7b8:	4602      	mov	r2, r0
 801e7ba:	4b12      	ldr	r3, [pc, #72]	; (801e804 <rand+0x60>)
 801e7bc:	4812      	ldr	r0, [pc, #72]	; (801e808 <rand+0x64>)
 801e7be:	214e      	movs	r1, #78	; 0x4e
 801e7c0:	f000 fa28 	bl	801ec14 <__assert_func>
 801e7c4:	4a11      	ldr	r2, [pc, #68]	; (801e80c <rand+0x68>)
 801e7c6:	4b12      	ldr	r3, [pc, #72]	; (801e810 <rand+0x6c>)
 801e7c8:	e9c0 2300 	strd	r2, r3, [r0]
 801e7cc:	4b11      	ldr	r3, [pc, #68]	; (801e814 <rand+0x70>)
 801e7ce:	6083      	str	r3, [r0, #8]
 801e7d0:	230b      	movs	r3, #11
 801e7d2:	8183      	strh	r3, [r0, #12]
 801e7d4:	2201      	movs	r2, #1
 801e7d6:	2300      	movs	r3, #0
 801e7d8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801e7dc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 801e7de:	4a0e      	ldr	r2, [pc, #56]	; (801e818 <rand+0x74>)
 801e7e0:	6920      	ldr	r0, [r4, #16]
 801e7e2:	6963      	ldr	r3, [r4, #20]
 801e7e4:	490d      	ldr	r1, [pc, #52]	; (801e81c <rand+0x78>)
 801e7e6:	4342      	muls	r2, r0
 801e7e8:	fb01 2203 	mla	r2, r1, r3, r2
 801e7ec:	fba0 0101 	umull	r0, r1, r0, r1
 801e7f0:	1c43      	adds	r3, r0, #1
 801e7f2:	eb42 0001 	adc.w	r0, r2, r1
 801e7f6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 801e7fa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801e7fe:	bd10      	pop	{r4, pc}
 801e800:	20000328 	.word	0x20000328
 801e804:	08024a84 	.word	0x08024a84
 801e808:	08024a9b 	.word	0x08024a9b
 801e80c:	abcd330e 	.word	0xabcd330e
 801e810:	e66d1234 	.word	0xe66d1234
 801e814:	0005deec 	.word	0x0005deec
 801e818:	5851f42d 	.word	0x5851f42d
 801e81c:	4c957f2d 	.word	0x4c957f2d

0801e820 <realloc>:
 801e820:	4b02      	ldr	r3, [pc, #8]	; (801e82c <realloc+0xc>)
 801e822:	460a      	mov	r2, r1
 801e824:	4601      	mov	r1, r0
 801e826:	6818      	ldr	r0, [r3, #0]
 801e828:	f001 bc9c 	b.w	8020164 <_realloc_r>
 801e82c:	20000328 	.word	0x20000328

0801e830 <cleanup_glue>:
 801e830:	b538      	push	{r3, r4, r5, lr}
 801e832:	460c      	mov	r4, r1
 801e834:	6809      	ldr	r1, [r1, #0]
 801e836:	4605      	mov	r5, r0
 801e838:	b109      	cbz	r1, 801e83e <cleanup_glue+0xe>
 801e83a:	f7ff fff9 	bl	801e830 <cleanup_glue>
 801e83e:	4621      	mov	r1, r4
 801e840:	4628      	mov	r0, r5
 801e842:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e846:	f7ff ba71 	b.w	801dd2c <_free_r>
	...

0801e84c <_reclaim_reent>:
 801e84c:	4b2c      	ldr	r3, [pc, #176]	; (801e900 <_reclaim_reent+0xb4>)
 801e84e:	681b      	ldr	r3, [r3, #0]
 801e850:	4283      	cmp	r3, r0
 801e852:	b570      	push	{r4, r5, r6, lr}
 801e854:	4604      	mov	r4, r0
 801e856:	d051      	beq.n	801e8fc <_reclaim_reent+0xb0>
 801e858:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801e85a:	b143      	cbz	r3, 801e86e <_reclaim_reent+0x22>
 801e85c:	68db      	ldr	r3, [r3, #12]
 801e85e:	2b00      	cmp	r3, #0
 801e860:	d14a      	bne.n	801e8f8 <_reclaim_reent+0xac>
 801e862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e864:	6819      	ldr	r1, [r3, #0]
 801e866:	b111      	cbz	r1, 801e86e <_reclaim_reent+0x22>
 801e868:	4620      	mov	r0, r4
 801e86a:	f7ff fa5f 	bl	801dd2c <_free_r>
 801e86e:	6961      	ldr	r1, [r4, #20]
 801e870:	b111      	cbz	r1, 801e878 <_reclaim_reent+0x2c>
 801e872:	4620      	mov	r0, r4
 801e874:	f7ff fa5a 	bl	801dd2c <_free_r>
 801e878:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801e87a:	b111      	cbz	r1, 801e882 <_reclaim_reent+0x36>
 801e87c:	4620      	mov	r0, r4
 801e87e:	f7ff fa55 	bl	801dd2c <_free_r>
 801e882:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801e884:	b111      	cbz	r1, 801e88c <_reclaim_reent+0x40>
 801e886:	4620      	mov	r0, r4
 801e888:	f7ff fa50 	bl	801dd2c <_free_r>
 801e88c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801e88e:	b111      	cbz	r1, 801e896 <_reclaim_reent+0x4a>
 801e890:	4620      	mov	r0, r4
 801e892:	f7ff fa4b 	bl	801dd2c <_free_r>
 801e896:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801e898:	b111      	cbz	r1, 801e8a0 <_reclaim_reent+0x54>
 801e89a:	4620      	mov	r0, r4
 801e89c:	f7ff fa46 	bl	801dd2c <_free_r>
 801e8a0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801e8a2:	b111      	cbz	r1, 801e8aa <_reclaim_reent+0x5e>
 801e8a4:	4620      	mov	r0, r4
 801e8a6:	f7ff fa41 	bl	801dd2c <_free_r>
 801e8aa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801e8ac:	b111      	cbz	r1, 801e8b4 <_reclaim_reent+0x68>
 801e8ae:	4620      	mov	r0, r4
 801e8b0:	f7ff fa3c 	bl	801dd2c <_free_r>
 801e8b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e8b6:	b111      	cbz	r1, 801e8be <_reclaim_reent+0x72>
 801e8b8:	4620      	mov	r0, r4
 801e8ba:	f7ff fa37 	bl	801dd2c <_free_r>
 801e8be:	69a3      	ldr	r3, [r4, #24]
 801e8c0:	b1e3      	cbz	r3, 801e8fc <_reclaim_reent+0xb0>
 801e8c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801e8c4:	4620      	mov	r0, r4
 801e8c6:	4798      	blx	r3
 801e8c8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801e8ca:	b1b9      	cbz	r1, 801e8fc <_reclaim_reent+0xb0>
 801e8cc:	4620      	mov	r0, r4
 801e8ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e8d2:	f7ff bfad 	b.w	801e830 <cleanup_glue>
 801e8d6:	5949      	ldr	r1, [r1, r5]
 801e8d8:	b941      	cbnz	r1, 801e8ec <_reclaim_reent+0xa0>
 801e8da:	3504      	adds	r5, #4
 801e8dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e8de:	2d80      	cmp	r5, #128	; 0x80
 801e8e0:	68d9      	ldr	r1, [r3, #12]
 801e8e2:	d1f8      	bne.n	801e8d6 <_reclaim_reent+0x8a>
 801e8e4:	4620      	mov	r0, r4
 801e8e6:	f7ff fa21 	bl	801dd2c <_free_r>
 801e8ea:	e7ba      	b.n	801e862 <_reclaim_reent+0x16>
 801e8ec:	680e      	ldr	r6, [r1, #0]
 801e8ee:	4620      	mov	r0, r4
 801e8f0:	f7ff fa1c 	bl	801dd2c <_free_r>
 801e8f4:	4631      	mov	r1, r6
 801e8f6:	e7ef      	b.n	801e8d8 <_reclaim_reent+0x8c>
 801e8f8:	2500      	movs	r5, #0
 801e8fa:	e7ef      	b.n	801e8dc <_reclaim_reent+0x90>
 801e8fc:	bd70      	pop	{r4, r5, r6, pc}
 801e8fe:	bf00      	nop
 801e900:	20000328 	.word	0x20000328

0801e904 <_sbrk_r>:
 801e904:	b538      	push	{r3, r4, r5, lr}
 801e906:	4d06      	ldr	r5, [pc, #24]	; (801e920 <_sbrk_r+0x1c>)
 801e908:	2300      	movs	r3, #0
 801e90a:	4604      	mov	r4, r0
 801e90c:	4608      	mov	r0, r1
 801e90e:	602b      	str	r3, [r5, #0]
 801e910:	f7e5 fdac 	bl	800446c <_sbrk>
 801e914:	1c43      	adds	r3, r0, #1
 801e916:	d102      	bne.n	801e91e <_sbrk_r+0x1a>
 801e918:	682b      	ldr	r3, [r5, #0]
 801e91a:	b103      	cbz	r3, 801e91e <_sbrk_r+0x1a>
 801e91c:	6023      	str	r3, [r4, #0]
 801e91e:	bd38      	pop	{r3, r4, r5, pc}
 801e920:	2007928c 	.word	0x2007928c

0801e924 <sniprintf>:
 801e924:	b40c      	push	{r2, r3}
 801e926:	b530      	push	{r4, r5, lr}
 801e928:	4b17      	ldr	r3, [pc, #92]	; (801e988 <sniprintf+0x64>)
 801e92a:	1e0c      	subs	r4, r1, #0
 801e92c:	681d      	ldr	r5, [r3, #0]
 801e92e:	b09d      	sub	sp, #116	; 0x74
 801e930:	da08      	bge.n	801e944 <sniprintf+0x20>
 801e932:	238b      	movs	r3, #139	; 0x8b
 801e934:	602b      	str	r3, [r5, #0]
 801e936:	f04f 30ff 	mov.w	r0, #4294967295
 801e93a:	b01d      	add	sp, #116	; 0x74
 801e93c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801e940:	b002      	add	sp, #8
 801e942:	4770      	bx	lr
 801e944:	f44f 7302 	mov.w	r3, #520	; 0x208
 801e948:	f8ad 3014 	strh.w	r3, [sp, #20]
 801e94c:	bf14      	ite	ne
 801e94e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801e952:	4623      	moveq	r3, r4
 801e954:	9304      	str	r3, [sp, #16]
 801e956:	9307      	str	r3, [sp, #28]
 801e958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e95c:	9002      	str	r0, [sp, #8]
 801e95e:	9006      	str	r0, [sp, #24]
 801e960:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e964:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801e966:	ab21      	add	r3, sp, #132	; 0x84
 801e968:	a902      	add	r1, sp, #8
 801e96a:	4628      	mov	r0, r5
 801e96c:	9301      	str	r3, [sp, #4]
 801e96e:	f001 fc83 	bl	8020278 <_svfiprintf_r>
 801e972:	1c43      	adds	r3, r0, #1
 801e974:	bfbc      	itt	lt
 801e976:	238b      	movlt	r3, #139	; 0x8b
 801e978:	602b      	strlt	r3, [r5, #0]
 801e97a:	2c00      	cmp	r4, #0
 801e97c:	d0dd      	beq.n	801e93a <sniprintf+0x16>
 801e97e:	9b02      	ldr	r3, [sp, #8]
 801e980:	2200      	movs	r2, #0
 801e982:	701a      	strb	r2, [r3, #0]
 801e984:	e7d9      	b.n	801e93a <sniprintf+0x16>
 801e986:	bf00      	nop
 801e988:	20000328 	.word	0x20000328

0801e98c <siprintf>:
 801e98c:	b40e      	push	{r1, r2, r3}
 801e98e:	b500      	push	{lr}
 801e990:	b09c      	sub	sp, #112	; 0x70
 801e992:	ab1d      	add	r3, sp, #116	; 0x74
 801e994:	9002      	str	r0, [sp, #8]
 801e996:	9006      	str	r0, [sp, #24]
 801e998:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801e99c:	4809      	ldr	r0, [pc, #36]	; (801e9c4 <siprintf+0x38>)
 801e99e:	9107      	str	r1, [sp, #28]
 801e9a0:	9104      	str	r1, [sp, #16]
 801e9a2:	4909      	ldr	r1, [pc, #36]	; (801e9c8 <siprintf+0x3c>)
 801e9a4:	f853 2b04 	ldr.w	r2, [r3], #4
 801e9a8:	9105      	str	r1, [sp, #20]
 801e9aa:	6800      	ldr	r0, [r0, #0]
 801e9ac:	9301      	str	r3, [sp, #4]
 801e9ae:	a902      	add	r1, sp, #8
 801e9b0:	f001 fc62 	bl	8020278 <_svfiprintf_r>
 801e9b4:	9b02      	ldr	r3, [sp, #8]
 801e9b6:	2200      	movs	r2, #0
 801e9b8:	701a      	strb	r2, [r3, #0]
 801e9ba:	b01c      	add	sp, #112	; 0x70
 801e9bc:	f85d eb04 	ldr.w	lr, [sp], #4
 801e9c0:	b003      	add	sp, #12
 801e9c2:	4770      	bx	lr
 801e9c4:	20000328 	.word	0x20000328
 801e9c8:	ffff0208 	.word	0xffff0208

0801e9cc <__sread>:
 801e9cc:	b510      	push	{r4, lr}
 801e9ce:	460c      	mov	r4, r1
 801e9d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e9d4:	f001 feaa 	bl	802072c <_read_r>
 801e9d8:	2800      	cmp	r0, #0
 801e9da:	bfab      	itete	ge
 801e9dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801e9de:	89a3      	ldrhlt	r3, [r4, #12]
 801e9e0:	181b      	addge	r3, r3, r0
 801e9e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801e9e6:	bfac      	ite	ge
 801e9e8:	6563      	strge	r3, [r4, #84]	; 0x54
 801e9ea:	81a3      	strhlt	r3, [r4, #12]
 801e9ec:	bd10      	pop	{r4, pc}

0801e9ee <__swrite>:
 801e9ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e9f2:	461f      	mov	r7, r3
 801e9f4:	898b      	ldrh	r3, [r1, #12]
 801e9f6:	05db      	lsls	r3, r3, #23
 801e9f8:	4605      	mov	r5, r0
 801e9fa:	460c      	mov	r4, r1
 801e9fc:	4616      	mov	r6, r2
 801e9fe:	d505      	bpl.n	801ea0c <__swrite+0x1e>
 801ea00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea04:	2302      	movs	r3, #2
 801ea06:	2200      	movs	r2, #0
 801ea08:	f001 f80a 	bl	801fa20 <_lseek_r>
 801ea0c:	89a3      	ldrh	r3, [r4, #12]
 801ea0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ea12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ea16:	81a3      	strh	r3, [r4, #12]
 801ea18:	4632      	mov	r2, r6
 801ea1a:	463b      	mov	r3, r7
 801ea1c:	4628      	mov	r0, r5
 801ea1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ea22:	f000 b8e5 	b.w	801ebf0 <_write_r>

0801ea26 <__sseek>:
 801ea26:	b510      	push	{r4, lr}
 801ea28:	460c      	mov	r4, r1
 801ea2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea2e:	f000 fff7 	bl	801fa20 <_lseek_r>
 801ea32:	1c43      	adds	r3, r0, #1
 801ea34:	89a3      	ldrh	r3, [r4, #12]
 801ea36:	bf15      	itete	ne
 801ea38:	6560      	strne	r0, [r4, #84]	; 0x54
 801ea3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ea3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ea42:	81a3      	strheq	r3, [r4, #12]
 801ea44:	bf18      	it	ne
 801ea46:	81a3      	strhne	r3, [r4, #12]
 801ea48:	bd10      	pop	{r4, pc}

0801ea4a <__sclose>:
 801ea4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea4e:	f000 b8ff 	b.w	801ec50 <_close_r>

0801ea52 <strcat>:
 801ea52:	b510      	push	{r4, lr}
 801ea54:	4602      	mov	r2, r0
 801ea56:	7814      	ldrb	r4, [r2, #0]
 801ea58:	4613      	mov	r3, r2
 801ea5a:	3201      	adds	r2, #1
 801ea5c:	2c00      	cmp	r4, #0
 801ea5e:	d1fa      	bne.n	801ea56 <strcat+0x4>
 801ea60:	3b01      	subs	r3, #1
 801ea62:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ea66:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ea6a:	2a00      	cmp	r2, #0
 801ea6c:	d1f9      	bne.n	801ea62 <strcat+0x10>
 801ea6e:	bd10      	pop	{r4, pc}

0801ea70 <strcpy>:
 801ea70:	4603      	mov	r3, r0
 801ea72:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ea76:	f803 2b01 	strb.w	r2, [r3], #1
 801ea7a:	2a00      	cmp	r2, #0
 801ea7c:	d1f9      	bne.n	801ea72 <strcpy+0x2>
 801ea7e:	4770      	bx	lr

0801ea80 <__strtok_r>:
 801ea80:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ea82:	b908      	cbnz	r0, 801ea88 <__strtok_r+0x8>
 801ea84:	6810      	ldr	r0, [r2, #0]
 801ea86:	b188      	cbz	r0, 801eaac <__strtok_r+0x2c>
 801ea88:	4604      	mov	r4, r0
 801ea8a:	4620      	mov	r0, r4
 801ea8c:	f814 5b01 	ldrb.w	r5, [r4], #1
 801ea90:	460f      	mov	r7, r1
 801ea92:	f817 6b01 	ldrb.w	r6, [r7], #1
 801ea96:	b91e      	cbnz	r6, 801eaa0 <__strtok_r+0x20>
 801ea98:	b965      	cbnz	r5, 801eab4 <__strtok_r+0x34>
 801ea9a:	6015      	str	r5, [r2, #0]
 801ea9c:	4628      	mov	r0, r5
 801ea9e:	e005      	b.n	801eaac <__strtok_r+0x2c>
 801eaa0:	42b5      	cmp	r5, r6
 801eaa2:	d1f6      	bne.n	801ea92 <__strtok_r+0x12>
 801eaa4:	2b00      	cmp	r3, #0
 801eaa6:	d1f0      	bne.n	801ea8a <__strtok_r+0xa>
 801eaa8:	6014      	str	r4, [r2, #0]
 801eaaa:	7003      	strb	r3, [r0, #0]
 801eaac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801eaae:	461c      	mov	r4, r3
 801eab0:	e00c      	b.n	801eacc <__strtok_r+0x4c>
 801eab2:	b915      	cbnz	r5, 801eaba <__strtok_r+0x3a>
 801eab4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801eab8:	460e      	mov	r6, r1
 801eaba:	f816 5b01 	ldrb.w	r5, [r6], #1
 801eabe:	42ab      	cmp	r3, r5
 801eac0:	d1f7      	bne.n	801eab2 <__strtok_r+0x32>
 801eac2:	2b00      	cmp	r3, #0
 801eac4:	d0f3      	beq.n	801eaae <__strtok_r+0x2e>
 801eac6:	2300      	movs	r3, #0
 801eac8:	f804 3c01 	strb.w	r3, [r4, #-1]
 801eacc:	6014      	str	r4, [r2, #0]
 801eace:	e7ed      	b.n	801eaac <__strtok_r+0x2c>

0801ead0 <strtok_r>:
 801ead0:	2301      	movs	r3, #1
 801ead2:	f7ff bfd5 	b.w	801ea80 <__strtok_r>
	...

0801ead8 <_strtol_l.constprop.0>:
 801ead8:	2b01      	cmp	r3, #1
 801eada:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801eade:	d001      	beq.n	801eae4 <_strtol_l.constprop.0+0xc>
 801eae0:	2b24      	cmp	r3, #36	; 0x24
 801eae2:	d906      	bls.n	801eaf2 <_strtol_l.constprop.0+0x1a>
 801eae4:	f000 febe 	bl	801f864 <__errno>
 801eae8:	2316      	movs	r3, #22
 801eaea:	6003      	str	r3, [r0, #0]
 801eaec:	2000      	movs	r0, #0
 801eaee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eaf2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801ebd8 <_strtol_l.constprop.0+0x100>
 801eaf6:	460d      	mov	r5, r1
 801eaf8:	462e      	mov	r6, r5
 801eafa:	f815 4b01 	ldrb.w	r4, [r5], #1
 801eafe:	f814 700c 	ldrb.w	r7, [r4, ip]
 801eb02:	f017 0708 	ands.w	r7, r7, #8
 801eb06:	d1f7      	bne.n	801eaf8 <_strtol_l.constprop.0+0x20>
 801eb08:	2c2d      	cmp	r4, #45	; 0x2d
 801eb0a:	d132      	bne.n	801eb72 <_strtol_l.constprop.0+0x9a>
 801eb0c:	782c      	ldrb	r4, [r5, #0]
 801eb0e:	2701      	movs	r7, #1
 801eb10:	1cb5      	adds	r5, r6, #2
 801eb12:	2b00      	cmp	r3, #0
 801eb14:	d05b      	beq.n	801ebce <_strtol_l.constprop.0+0xf6>
 801eb16:	2b10      	cmp	r3, #16
 801eb18:	d109      	bne.n	801eb2e <_strtol_l.constprop.0+0x56>
 801eb1a:	2c30      	cmp	r4, #48	; 0x30
 801eb1c:	d107      	bne.n	801eb2e <_strtol_l.constprop.0+0x56>
 801eb1e:	782c      	ldrb	r4, [r5, #0]
 801eb20:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801eb24:	2c58      	cmp	r4, #88	; 0x58
 801eb26:	d14d      	bne.n	801ebc4 <_strtol_l.constprop.0+0xec>
 801eb28:	786c      	ldrb	r4, [r5, #1]
 801eb2a:	2310      	movs	r3, #16
 801eb2c:	3502      	adds	r5, #2
 801eb2e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801eb32:	f108 38ff 	add.w	r8, r8, #4294967295
 801eb36:	f04f 0c00 	mov.w	ip, #0
 801eb3a:	fbb8 f9f3 	udiv	r9, r8, r3
 801eb3e:	4666      	mov	r6, ip
 801eb40:	fb03 8a19 	mls	sl, r3, r9, r8
 801eb44:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 801eb48:	f1be 0f09 	cmp.w	lr, #9
 801eb4c:	d816      	bhi.n	801eb7c <_strtol_l.constprop.0+0xa4>
 801eb4e:	4674      	mov	r4, lr
 801eb50:	42a3      	cmp	r3, r4
 801eb52:	dd24      	ble.n	801eb9e <_strtol_l.constprop.0+0xc6>
 801eb54:	f1bc 0f00 	cmp.w	ip, #0
 801eb58:	db1e      	blt.n	801eb98 <_strtol_l.constprop.0+0xc0>
 801eb5a:	45b1      	cmp	r9, r6
 801eb5c:	d31c      	bcc.n	801eb98 <_strtol_l.constprop.0+0xc0>
 801eb5e:	d101      	bne.n	801eb64 <_strtol_l.constprop.0+0x8c>
 801eb60:	45a2      	cmp	sl, r4
 801eb62:	db19      	blt.n	801eb98 <_strtol_l.constprop.0+0xc0>
 801eb64:	fb06 4603 	mla	r6, r6, r3, r4
 801eb68:	f04f 0c01 	mov.w	ip, #1
 801eb6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801eb70:	e7e8      	b.n	801eb44 <_strtol_l.constprop.0+0x6c>
 801eb72:	2c2b      	cmp	r4, #43	; 0x2b
 801eb74:	bf04      	itt	eq
 801eb76:	782c      	ldrbeq	r4, [r5, #0]
 801eb78:	1cb5      	addeq	r5, r6, #2
 801eb7a:	e7ca      	b.n	801eb12 <_strtol_l.constprop.0+0x3a>
 801eb7c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801eb80:	f1be 0f19 	cmp.w	lr, #25
 801eb84:	d801      	bhi.n	801eb8a <_strtol_l.constprop.0+0xb2>
 801eb86:	3c37      	subs	r4, #55	; 0x37
 801eb88:	e7e2      	b.n	801eb50 <_strtol_l.constprop.0+0x78>
 801eb8a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801eb8e:	f1be 0f19 	cmp.w	lr, #25
 801eb92:	d804      	bhi.n	801eb9e <_strtol_l.constprop.0+0xc6>
 801eb94:	3c57      	subs	r4, #87	; 0x57
 801eb96:	e7db      	b.n	801eb50 <_strtol_l.constprop.0+0x78>
 801eb98:	f04f 3cff 	mov.w	ip, #4294967295
 801eb9c:	e7e6      	b.n	801eb6c <_strtol_l.constprop.0+0x94>
 801eb9e:	f1bc 0f00 	cmp.w	ip, #0
 801eba2:	da05      	bge.n	801ebb0 <_strtol_l.constprop.0+0xd8>
 801eba4:	2322      	movs	r3, #34	; 0x22
 801eba6:	6003      	str	r3, [r0, #0]
 801eba8:	4646      	mov	r6, r8
 801ebaa:	b942      	cbnz	r2, 801ebbe <_strtol_l.constprop.0+0xe6>
 801ebac:	4630      	mov	r0, r6
 801ebae:	e79e      	b.n	801eaee <_strtol_l.constprop.0+0x16>
 801ebb0:	b107      	cbz	r7, 801ebb4 <_strtol_l.constprop.0+0xdc>
 801ebb2:	4276      	negs	r6, r6
 801ebb4:	2a00      	cmp	r2, #0
 801ebb6:	d0f9      	beq.n	801ebac <_strtol_l.constprop.0+0xd4>
 801ebb8:	f1bc 0f00 	cmp.w	ip, #0
 801ebbc:	d000      	beq.n	801ebc0 <_strtol_l.constprop.0+0xe8>
 801ebbe:	1e69      	subs	r1, r5, #1
 801ebc0:	6011      	str	r1, [r2, #0]
 801ebc2:	e7f3      	b.n	801ebac <_strtol_l.constprop.0+0xd4>
 801ebc4:	2430      	movs	r4, #48	; 0x30
 801ebc6:	2b00      	cmp	r3, #0
 801ebc8:	d1b1      	bne.n	801eb2e <_strtol_l.constprop.0+0x56>
 801ebca:	2308      	movs	r3, #8
 801ebcc:	e7af      	b.n	801eb2e <_strtol_l.constprop.0+0x56>
 801ebce:	2c30      	cmp	r4, #48	; 0x30
 801ebd0:	d0a5      	beq.n	801eb1e <_strtol_l.constprop.0+0x46>
 801ebd2:	230a      	movs	r3, #10
 801ebd4:	e7ab      	b.n	801eb2e <_strtol_l.constprop.0+0x56>
 801ebd6:	bf00      	nop
 801ebd8:	080248e9 	.word	0x080248e9

0801ebdc <strtol>:
 801ebdc:	4613      	mov	r3, r2
 801ebde:	460a      	mov	r2, r1
 801ebe0:	4601      	mov	r1, r0
 801ebe2:	4802      	ldr	r0, [pc, #8]	; (801ebec <strtol+0x10>)
 801ebe4:	6800      	ldr	r0, [r0, #0]
 801ebe6:	f7ff bf77 	b.w	801ead8 <_strtol_l.constprop.0>
 801ebea:	bf00      	nop
 801ebec:	20000328 	.word	0x20000328

0801ebf0 <_write_r>:
 801ebf0:	b538      	push	{r3, r4, r5, lr}
 801ebf2:	4d07      	ldr	r5, [pc, #28]	; (801ec10 <_write_r+0x20>)
 801ebf4:	4604      	mov	r4, r0
 801ebf6:	4608      	mov	r0, r1
 801ebf8:	4611      	mov	r1, r2
 801ebfa:	2200      	movs	r2, #0
 801ebfc:	602a      	str	r2, [r5, #0]
 801ebfe:	461a      	mov	r2, r3
 801ec00:	f7e5 fbe3 	bl	80043ca <_write>
 801ec04:	1c43      	adds	r3, r0, #1
 801ec06:	d102      	bne.n	801ec0e <_write_r+0x1e>
 801ec08:	682b      	ldr	r3, [r5, #0]
 801ec0a:	b103      	cbz	r3, 801ec0e <_write_r+0x1e>
 801ec0c:	6023      	str	r3, [r4, #0]
 801ec0e:	bd38      	pop	{r3, r4, r5, pc}
 801ec10:	2007928c 	.word	0x2007928c

0801ec14 <__assert_func>:
 801ec14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ec16:	4614      	mov	r4, r2
 801ec18:	461a      	mov	r2, r3
 801ec1a:	4b09      	ldr	r3, [pc, #36]	; (801ec40 <__assert_func+0x2c>)
 801ec1c:	681b      	ldr	r3, [r3, #0]
 801ec1e:	4605      	mov	r5, r0
 801ec20:	68d8      	ldr	r0, [r3, #12]
 801ec22:	b14c      	cbz	r4, 801ec38 <__assert_func+0x24>
 801ec24:	4b07      	ldr	r3, [pc, #28]	; (801ec44 <__assert_func+0x30>)
 801ec26:	9100      	str	r1, [sp, #0]
 801ec28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ec2c:	4906      	ldr	r1, [pc, #24]	; (801ec48 <__assert_func+0x34>)
 801ec2e:	462b      	mov	r3, r5
 801ec30:	f000 fee0 	bl	801f9f4 <fiprintf>
 801ec34:	f001 fe4c 	bl	80208d0 <abort>
 801ec38:	4b04      	ldr	r3, [pc, #16]	; (801ec4c <__assert_func+0x38>)
 801ec3a:	461c      	mov	r4, r3
 801ec3c:	e7f3      	b.n	801ec26 <__assert_func+0x12>
 801ec3e:	bf00      	nop
 801ec40:	20000328 	.word	0x20000328
 801ec44:	08024af6 	.word	0x08024af6
 801ec48:	08024b03 	.word	0x08024b03
 801ec4c:	08024b31 	.word	0x08024b31

0801ec50 <_close_r>:
 801ec50:	b538      	push	{r3, r4, r5, lr}
 801ec52:	4d06      	ldr	r5, [pc, #24]	; (801ec6c <_close_r+0x1c>)
 801ec54:	2300      	movs	r3, #0
 801ec56:	4604      	mov	r4, r0
 801ec58:	4608      	mov	r0, r1
 801ec5a:	602b      	str	r3, [r5, #0]
 801ec5c:	f7e5 fbd1 	bl	8004402 <_close>
 801ec60:	1c43      	adds	r3, r0, #1
 801ec62:	d102      	bne.n	801ec6a <_close_r+0x1a>
 801ec64:	682b      	ldr	r3, [r5, #0]
 801ec66:	b103      	cbz	r3, 801ec6a <_close_r+0x1a>
 801ec68:	6023      	str	r3, [r4, #0]
 801ec6a:	bd38      	pop	{r3, r4, r5, pc}
 801ec6c:	2007928c 	.word	0x2007928c

0801ec70 <quorem>:
 801ec70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec74:	6903      	ldr	r3, [r0, #16]
 801ec76:	690c      	ldr	r4, [r1, #16]
 801ec78:	42a3      	cmp	r3, r4
 801ec7a:	4607      	mov	r7, r0
 801ec7c:	f2c0 8081 	blt.w	801ed82 <quorem+0x112>
 801ec80:	3c01      	subs	r4, #1
 801ec82:	f101 0814 	add.w	r8, r1, #20
 801ec86:	f100 0514 	add.w	r5, r0, #20
 801ec8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801ec8e:	9301      	str	r3, [sp, #4]
 801ec90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801ec94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ec98:	3301      	adds	r3, #1
 801ec9a:	429a      	cmp	r2, r3
 801ec9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801eca0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801eca4:	fbb2 f6f3 	udiv	r6, r2, r3
 801eca8:	d331      	bcc.n	801ed0e <quorem+0x9e>
 801ecaa:	f04f 0e00 	mov.w	lr, #0
 801ecae:	4640      	mov	r0, r8
 801ecb0:	46ac      	mov	ip, r5
 801ecb2:	46f2      	mov	sl, lr
 801ecb4:	f850 2b04 	ldr.w	r2, [r0], #4
 801ecb8:	b293      	uxth	r3, r2
 801ecba:	fb06 e303 	mla	r3, r6, r3, lr
 801ecbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801ecc2:	b29b      	uxth	r3, r3
 801ecc4:	ebaa 0303 	sub.w	r3, sl, r3
 801ecc8:	f8dc a000 	ldr.w	sl, [ip]
 801eccc:	0c12      	lsrs	r2, r2, #16
 801ecce:	fa13 f38a 	uxtah	r3, r3, sl
 801ecd2:	fb06 e202 	mla	r2, r6, r2, lr
 801ecd6:	9300      	str	r3, [sp, #0]
 801ecd8:	9b00      	ldr	r3, [sp, #0]
 801ecda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801ecde:	b292      	uxth	r2, r2
 801ece0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801ece4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801ece8:	f8bd 3000 	ldrh.w	r3, [sp]
 801ecec:	4581      	cmp	r9, r0
 801ecee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ecf2:	f84c 3b04 	str.w	r3, [ip], #4
 801ecf6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801ecfa:	d2db      	bcs.n	801ecb4 <quorem+0x44>
 801ecfc:	f855 300b 	ldr.w	r3, [r5, fp]
 801ed00:	b92b      	cbnz	r3, 801ed0e <quorem+0x9e>
 801ed02:	9b01      	ldr	r3, [sp, #4]
 801ed04:	3b04      	subs	r3, #4
 801ed06:	429d      	cmp	r5, r3
 801ed08:	461a      	mov	r2, r3
 801ed0a:	d32e      	bcc.n	801ed6a <quorem+0xfa>
 801ed0c:	613c      	str	r4, [r7, #16]
 801ed0e:	4638      	mov	r0, r7
 801ed10:	f001 f926 	bl	801ff60 <__mcmp>
 801ed14:	2800      	cmp	r0, #0
 801ed16:	db24      	blt.n	801ed62 <quorem+0xf2>
 801ed18:	3601      	adds	r6, #1
 801ed1a:	4628      	mov	r0, r5
 801ed1c:	f04f 0c00 	mov.w	ip, #0
 801ed20:	f858 2b04 	ldr.w	r2, [r8], #4
 801ed24:	f8d0 e000 	ldr.w	lr, [r0]
 801ed28:	b293      	uxth	r3, r2
 801ed2a:	ebac 0303 	sub.w	r3, ip, r3
 801ed2e:	0c12      	lsrs	r2, r2, #16
 801ed30:	fa13 f38e 	uxtah	r3, r3, lr
 801ed34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801ed38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801ed3c:	b29b      	uxth	r3, r3
 801ed3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ed42:	45c1      	cmp	r9, r8
 801ed44:	f840 3b04 	str.w	r3, [r0], #4
 801ed48:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801ed4c:	d2e8      	bcs.n	801ed20 <quorem+0xb0>
 801ed4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ed52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801ed56:	b922      	cbnz	r2, 801ed62 <quorem+0xf2>
 801ed58:	3b04      	subs	r3, #4
 801ed5a:	429d      	cmp	r5, r3
 801ed5c:	461a      	mov	r2, r3
 801ed5e:	d30a      	bcc.n	801ed76 <quorem+0x106>
 801ed60:	613c      	str	r4, [r7, #16]
 801ed62:	4630      	mov	r0, r6
 801ed64:	b003      	add	sp, #12
 801ed66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed6a:	6812      	ldr	r2, [r2, #0]
 801ed6c:	3b04      	subs	r3, #4
 801ed6e:	2a00      	cmp	r2, #0
 801ed70:	d1cc      	bne.n	801ed0c <quorem+0x9c>
 801ed72:	3c01      	subs	r4, #1
 801ed74:	e7c7      	b.n	801ed06 <quorem+0x96>
 801ed76:	6812      	ldr	r2, [r2, #0]
 801ed78:	3b04      	subs	r3, #4
 801ed7a:	2a00      	cmp	r2, #0
 801ed7c:	d1f0      	bne.n	801ed60 <quorem+0xf0>
 801ed7e:	3c01      	subs	r4, #1
 801ed80:	e7eb      	b.n	801ed5a <quorem+0xea>
 801ed82:	2000      	movs	r0, #0
 801ed84:	e7ee      	b.n	801ed64 <quorem+0xf4>
	...

0801ed88 <_dtoa_r>:
 801ed88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed8c:	ed2d 8b02 	vpush	{d8}
 801ed90:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801ed92:	b091      	sub	sp, #68	; 0x44
 801ed94:	ed8d 0b02 	vstr	d0, [sp, #8]
 801ed98:	ec59 8b10 	vmov	r8, r9, d0
 801ed9c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801ed9e:	9106      	str	r1, [sp, #24]
 801eda0:	4606      	mov	r6, r0
 801eda2:	9208      	str	r2, [sp, #32]
 801eda4:	930c      	str	r3, [sp, #48]	; 0x30
 801eda6:	b975      	cbnz	r5, 801edc6 <_dtoa_r+0x3e>
 801eda8:	2010      	movs	r0, #16
 801edaa:	f7fe ff59 	bl	801dc60 <malloc>
 801edae:	4602      	mov	r2, r0
 801edb0:	6270      	str	r0, [r6, #36]	; 0x24
 801edb2:	b920      	cbnz	r0, 801edbe <_dtoa_r+0x36>
 801edb4:	4baa      	ldr	r3, [pc, #680]	; (801f060 <_dtoa_r+0x2d8>)
 801edb6:	21ea      	movs	r1, #234	; 0xea
 801edb8:	48aa      	ldr	r0, [pc, #680]	; (801f064 <_dtoa_r+0x2dc>)
 801edba:	f7ff ff2b 	bl	801ec14 <__assert_func>
 801edbe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801edc2:	6005      	str	r5, [r0, #0]
 801edc4:	60c5      	str	r5, [r0, #12]
 801edc6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801edc8:	6819      	ldr	r1, [r3, #0]
 801edca:	b151      	cbz	r1, 801ede2 <_dtoa_r+0x5a>
 801edcc:	685a      	ldr	r2, [r3, #4]
 801edce:	604a      	str	r2, [r1, #4]
 801edd0:	2301      	movs	r3, #1
 801edd2:	4093      	lsls	r3, r2
 801edd4:	608b      	str	r3, [r1, #8]
 801edd6:	4630      	mov	r0, r6
 801edd8:	f000 fe80 	bl	801fadc <_Bfree>
 801eddc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801edde:	2200      	movs	r2, #0
 801ede0:	601a      	str	r2, [r3, #0]
 801ede2:	f1b9 0300 	subs.w	r3, r9, #0
 801ede6:	bfbb      	ittet	lt
 801ede8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801edec:	9303      	strlt	r3, [sp, #12]
 801edee:	2300      	movge	r3, #0
 801edf0:	2201      	movlt	r2, #1
 801edf2:	bfac      	ite	ge
 801edf4:	6023      	strge	r3, [r4, #0]
 801edf6:	6022      	strlt	r2, [r4, #0]
 801edf8:	4b9b      	ldr	r3, [pc, #620]	; (801f068 <_dtoa_r+0x2e0>)
 801edfa:	9c03      	ldr	r4, [sp, #12]
 801edfc:	43a3      	bics	r3, r4
 801edfe:	d11c      	bne.n	801ee3a <_dtoa_r+0xb2>
 801ee00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ee02:	f242 730f 	movw	r3, #9999	; 0x270f
 801ee06:	6013      	str	r3, [r2, #0]
 801ee08:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801ee0c:	ea53 0308 	orrs.w	r3, r3, r8
 801ee10:	f000 84fd 	beq.w	801f80e <_dtoa_r+0xa86>
 801ee14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ee16:	b963      	cbnz	r3, 801ee32 <_dtoa_r+0xaa>
 801ee18:	4b94      	ldr	r3, [pc, #592]	; (801f06c <_dtoa_r+0x2e4>)
 801ee1a:	e01f      	b.n	801ee5c <_dtoa_r+0xd4>
 801ee1c:	4b94      	ldr	r3, [pc, #592]	; (801f070 <_dtoa_r+0x2e8>)
 801ee1e:	9301      	str	r3, [sp, #4]
 801ee20:	3308      	adds	r3, #8
 801ee22:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801ee24:	6013      	str	r3, [r2, #0]
 801ee26:	9801      	ldr	r0, [sp, #4]
 801ee28:	b011      	add	sp, #68	; 0x44
 801ee2a:	ecbd 8b02 	vpop	{d8}
 801ee2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee32:	4b8e      	ldr	r3, [pc, #568]	; (801f06c <_dtoa_r+0x2e4>)
 801ee34:	9301      	str	r3, [sp, #4]
 801ee36:	3303      	adds	r3, #3
 801ee38:	e7f3      	b.n	801ee22 <_dtoa_r+0x9a>
 801ee3a:	ed9d 8b02 	vldr	d8, [sp, #8]
 801ee3e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ee42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ee46:	d10b      	bne.n	801ee60 <_dtoa_r+0xd8>
 801ee48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ee4a:	2301      	movs	r3, #1
 801ee4c:	6013      	str	r3, [r2, #0]
 801ee4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ee50:	2b00      	cmp	r3, #0
 801ee52:	f000 84d9 	beq.w	801f808 <_dtoa_r+0xa80>
 801ee56:	4887      	ldr	r0, [pc, #540]	; (801f074 <_dtoa_r+0x2ec>)
 801ee58:	6018      	str	r0, [r3, #0]
 801ee5a:	1e43      	subs	r3, r0, #1
 801ee5c:	9301      	str	r3, [sp, #4]
 801ee5e:	e7e2      	b.n	801ee26 <_dtoa_r+0x9e>
 801ee60:	a90f      	add	r1, sp, #60	; 0x3c
 801ee62:	aa0e      	add	r2, sp, #56	; 0x38
 801ee64:	4630      	mov	r0, r6
 801ee66:	eeb0 0b48 	vmov.f64	d0, d8
 801ee6a:	f001 f91f 	bl	80200ac <__d2b>
 801ee6e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 801ee72:	4605      	mov	r5, r0
 801ee74:	980e      	ldr	r0, [sp, #56]	; 0x38
 801ee76:	2900      	cmp	r1, #0
 801ee78:	d046      	beq.n	801ef08 <_dtoa_r+0x180>
 801ee7a:	ee18 4a90 	vmov	r4, s17
 801ee7e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801ee82:	ec53 2b18 	vmov	r2, r3, d8
 801ee86:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801ee8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801ee8e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801ee92:	2400      	movs	r4, #0
 801ee94:	ec43 2b16 	vmov	d6, r2, r3
 801ee98:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801ee9c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 801f048 <_dtoa_r+0x2c0>
 801eea0:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eea4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 801f050 <_dtoa_r+0x2c8>
 801eea8:	eea7 6b05 	vfma.f64	d6, d7, d5
 801eeac:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 801f058 <_dtoa_r+0x2d0>
 801eeb0:	ee07 1a90 	vmov	s15, r1
 801eeb4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801eeb8:	eeb0 7b46 	vmov.f64	d7, d6
 801eebc:	eea4 7b05 	vfma.f64	d7, d4, d5
 801eec0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801eec4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801eec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eecc:	ee16 ba90 	vmov	fp, s13
 801eed0:	940a      	str	r4, [sp, #40]	; 0x28
 801eed2:	d508      	bpl.n	801eee6 <_dtoa_r+0x15e>
 801eed4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801eed8:	eeb4 6b47 	vcmp.f64	d6, d7
 801eedc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eee0:	bf18      	it	ne
 801eee2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801eee6:	f1bb 0f16 	cmp.w	fp, #22
 801eeea:	d82f      	bhi.n	801ef4c <_dtoa_r+0x1c4>
 801eeec:	4b62      	ldr	r3, [pc, #392]	; (801f078 <_dtoa_r+0x2f0>)
 801eeee:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801eef2:	ed93 7b00 	vldr	d7, [r3]
 801eef6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801eefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eefe:	d501      	bpl.n	801ef04 <_dtoa_r+0x17c>
 801ef00:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ef04:	2300      	movs	r3, #0
 801ef06:	e022      	b.n	801ef4e <_dtoa_r+0x1c6>
 801ef08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801ef0a:	4401      	add	r1, r0
 801ef0c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 801ef10:	2b20      	cmp	r3, #32
 801ef12:	bfc1      	itttt	gt
 801ef14:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801ef18:	fa04 f303 	lslgt.w	r3, r4, r3
 801ef1c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 801ef20:	fa28 f804 	lsrgt.w	r8, r8, r4
 801ef24:	bfd6      	itet	le
 801ef26:	f1c3 0320 	rsble	r3, r3, #32
 801ef2a:	ea43 0808 	orrgt.w	r8, r3, r8
 801ef2e:	fa08 f803 	lslle.w	r8, r8, r3
 801ef32:	ee07 8a90 	vmov	s15, r8
 801ef36:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801ef3a:	3901      	subs	r1, #1
 801ef3c:	ee17 4a90 	vmov	r4, s15
 801ef40:	ec53 2b17 	vmov	r2, r3, d7
 801ef44:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 801ef48:	2401      	movs	r4, #1
 801ef4a:	e7a3      	b.n	801ee94 <_dtoa_r+0x10c>
 801ef4c:	2301      	movs	r3, #1
 801ef4e:	930b      	str	r3, [sp, #44]	; 0x2c
 801ef50:	1a43      	subs	r3, r0, r1
 801ef52:	1e5a      	subs	r2, r3, #1
 801ef54:	bf45      	ittet	mi
 801ef56:	f1c3 0301 	rsbmi	r3, r3, #1
 801ef5a:	9304      	strmi	r3, [sp, #16]
 801ef5c:	2300      	movpl	r3, #0
 801ef5e:	2300      	movmi	r3, #0
 801ef60:	9205      	str	r2, [sp, #20]
 801ef62:	bf54      	ite	pl
 801ef64:	9304      	strpl	r3, [sp, #16]
 801ef66:	9305      	strmi	r3, [sp, #20]
 801ef68:	f1bb 0f00 	cmp.w	fp, #0
 801ef6c:	db18      	blt.n	801efa0 <_dtoa_r+0x218>
 801ef6e:	9b05      	ldr	r3, [sp, #20]
 801ef70:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 801ef74:	445b      	add	r3, fp
 801ef76:	9305      	str	r3, [sp, #20]
 801ef78:	2300      	movs	r3, #0
 801ef7a:	9a06      	ldr	r2, [sp, #24]
 801ef7c:	2a09      	cmp	r2, #9
 801ef7e:	d849      	bhi.n	801f014 <_dtoa_r+0x28c>
 801ef80:	2a05      	cmp	r2, #5
 801ef82:	bfc4      	itt	gt
 801ef84:	3a04      	subgt	r2, #4
 801ef86:	9206      	strgt	r2, [sp, #24]
 801ef88:	9a06      	ldr	r2, [sp, #24]
 801ef8a:	f1a2 0202 	sub.w	r2, r2, #2
 801ef8e:	bfcc      	ite	gt
 801ef90:	2400      	movgt	r4, #0
 801ef92:	2401      	movle	r4, #1
 801ef94:	2a03      	cmp	r2, #3
 801ef96:	d848      	bhi.n	801f02a <_dtoa_r+0x2a2>
 801ef98:	e8df f002 	tbb	[pc, r2]
 801ef9c:	3a2c2e0b 	.word	0x3a2c2e0b
 801efa0:	9b04      	ldr	r3, [sp, #16]
 801efa2:	2200      	movs	r2, #0
 801efa4:	eba3 030b 	sub.w	r3, r3, fp
 801efa8:	9304      	str	r3, [sp, #16]
 801efaa:	9209      	str	r2, [sp, #36]	; 0x24
 801efac:	f1cb 0300 	rsb	r3, fp, #0
 801efb0:	e7e3      	b.n	801ef7a <_dtoa_r+0x1f2>
 801efb2:	2200      	movs	r2, #0
 801efb4:	9207      	str	r2, [sp, #28]
 801efb6:	9a08      	ldr	r2, [sp, #32]
 801efb8:	2a00      	cmp	r2, #0
 801efba:	dc39      	bgt.n	801f030 <_dtoa_r+0x2a8>
 801efbc:	f04f 0a01 	mov.w	sl, #1
 801efc0:	46d1      	mov	r9, sl
 801efc2:	4652      	mov	r2, sl
 801efc4:	f8cd a020 	str.w	sl, [sp, #32]
 801efc8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801efca:	2100      	movs	r1, #0
 801efcc:	6079      	str	r1, [r7, #4]
 801efce:	2004      	movs	r0, #4
 801efd0:	f100 0c14 	add.w	ip, r0, #20
 801efd4:	4594      	cmp	ip, r2
 801efd6:	6879      	ldr	r1, [r7, #4]
 801efd8:	d92f      	bls.n	801f03a <_dtoa_r+0x2b2>
 801efda:	4630      	mov	r0, r6
 801efdc:	930d      	str	r3, [sp, #52]	; 0x34
 801efde:	f000 fd3d 	bl	801fa5c <_Balloc>
 801efe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801efe4:	9001      	str	r0, [sp, #4]
 801efe6:	4602      	mov	r2, r0
 801efe8:	2800      	cmp	r0, #0
 801efea:	d149      	bne.n	801f080 <_dtoa_r+0x2f8>
 801efec:	4b23      	ldr	r3, [pc, #140]	; (801f07c <_dtoa_r+0x2f4>)
 801efee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801eff2:	e6e1      	b.n	801edb8 <_dtoa_r+0x30>
 801eff4:	2201      	movs	r2, #1
 801eff6:	e7dd      	b.n	801efb4 <_dtoa_r+0x22c>
 801eff8:	2200      	movs	r2, #0
 801effa:	9207      	str	r2, [sp, #28]
 801effc:	9a08      	ldr	r2, [sp, #32]
 801effe:	eb0b 0a02 	add.w	sl, fp, r2
 801f002:	f10a 0901 	add.w	r9, sl, #1
 801f006:	464a      	mov	r2, r9
 801f008:	2a01      	cmp	r2, #1
 801f00a:	bfb8      	it	lt
 801f00c:	2201      	movlt	r2, #1
 801f00e:	e7db      	b.n	801efc8 <_dtoa_r+0x240>
 801f010:	2201      	movs	r2, #1
 801f012:	e7f2      	b.n	801effa <_dtoa_r+0x272>
 801f014:	2401      	movs	r4, #1
 801f016:	2200      	movs	r2, #0
 801f018:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801f01c:	f04f 3aff 	mov.w	sl, #4294967295
 801f020:	2100      	movs	r1, #0
 801f022:	46d1      	mov	r9, sl
 801f024:	2212      	movs	r2, #18
 801f026:	9108      	str	r1, [sp, #32]
 801f028:	e7ce      	b.n	801efc8 <_dtoa_r+0x240>
 801f02a:	2201      	movs	r2, #1
 801f02c:	9207      	str	r2, [sp, #28]
 801f02e:	e7f5      	b.n	801f01c <_dtoa_r+0x294>
 801f030:	f8dd a020 	ldr.w	sl, [sp, #32]
 801f034:	46d1      	mov	r9, sl
 801f036:	4652      	mov	r2, sl
 801f038:	e7c6      	b.n	801efc8 <_dtoa_r+0x240>
 801f03a:	3101      	adds	r1, #1
 801f03c:	6079      	str	r1, [r7, #4]
 801f03e:	0040      	lsls	r0, r0, #1
 801f040:	e7c6      	b.n	801efd0 <_dtoa_r+0x248>
 801f042:	bf00      	nop
 801f044:	f3af 8000 	nop.w
 801f048:	636f4361 	.word	0x636f4361
 801f04c:	3fd287a7 	.word	0x3fd287a7
 801f050:	8b60c8b3 	.word	0x8b60c8b3
 801f054:	3fc68a28 	.word	0x3fc68a28
 801f058:	509f79fb 	.word	0x509f79fb
 801f05c:	3fd34413 	.word	0x3fd34413
 801f060:	08024a84 	.word	0x08024a84
 801f064:	08024b3f 	.word	0x08024b3f
 801f068:	7ff00000 	.word	0x7ff00000
 801f06c:	08024b3b 	.word	0x08024b3b
 801f070:	08024b32 	.word	0x08024b32
 801f074:	08024a61 	.word	0x08024a61
 801f078:	08024c30 	.word	0x08024c30
 801f07c:	08024b9a 	.word	0x08024b9a
 801f080:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801f082:	9901      	ldr	r1, [sp, #4]
 801f084:	6011      	str	r1, [r2, #0]
 801f086:	f1b9 0f0e 	cmp.w	r9, #14
 801f08a:	d86c      	bhi.n	801f166 <_dtoa_r+0x3de>
 801f08c:	2c00      	cmp	r4, #0
 801f08e:	d06a      	beq.n	801f166 <_dtoa_r+0x3de>
 801f090:	f1bb 0f00 	cmp.w	fp, #0
 801f094:	f340 80a0 	ble.w	801f1d8 <_dtoa_r+0x450>
 801f098:	49c1      	ldr	r1, [pc, #772]	; (801f3a0 <_dtoa_r+0x618>)
 801f09a:	f00b 020f 	and.w	r2, fp, #15
 801f09e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801f0a2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801f0a6:	ed92 7b00 	vldr	d7, [r2]
 801f0aa:	ea4f 112b 	mov.w	r1, fp, asr #4
 801f0ae:	f000 8087 	beq.w	801f1c0 <_dtoa_r+0x438>
 801f0b2:	4abc      	ldr	r2, [pc, #752]	; (801f3a4 <_dtoa_r+0x61c>)
 801f0b4:	ed92 6b08 	vldr	d6, [r2, #32]
 801f0b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801f0bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 801f0c0:	f001 010f 	and.w	r1, r1, #15
 801f0c4:	2203      	movs	r2, #3
 801f0c6:	48b7      	ldr	r0, [pc, #732]	; (801f3a4 <_dtoa_r+0x61c>)
 801f0c8:	2900      	cmp	r1, #0
 801f0ca:	d17b      	bne.n	801f1c4 <_dtoa_r+0x43c>
 801f0cc:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f0d0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801f0d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f0d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801f0da:	2900      	cmp	r1, #0
 801f0dc:	f000 80a2 	beq.w	801f224 <_dtoa_r+0x49c>
 801f0e0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801f0e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f0e8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f0f0:	f140 8098 	bpl.w	801f224 <_dtoa_r+0x49c>
 801f0f4:	f1b9 0f00 	cmp.w	r9, #0
 801f0f8:	f000 8094 	beq.w	801f224 <_dtoa_r+0x49c>
 801f0fc:	f1ba 0f00 	cmp.w	sl, #0
 801f100:	dd2f      	ble.n	801f162 <_dtoa_r+0x3da>
 801f102:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801f106:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f10a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f10e:	f10b 37ff 	add.w	r7, fp, #4294967295
 801f112:	3201      	adds	r2, #1
 801f114:	4650      	mov	r0, sl
 801f116:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f11a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801f11e:	ee07 2a90 	vmov	s15, r2
 801f122:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801f126:	eea7 5b06 	vfma.f64	d5, d7, d6
 801f12a:	ee15 4a90 	vmov	r4, s11
 801f12e:	ec52 1b15 	vmov	r1, r2, d5
 801f132:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 801f136:	2800      	cmp	r0, #0
 801f138:	d177      	bne.n	801f22a <_dtoa_r+0x4a2>
 801f13a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801f13e:	ee36 6b47 	vsub.f64	d6, d6, d7
 801f142:	ec42 1b17 	vmov	d7, r1, r2
 801f146:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f14e:	f300 8263 	bgt.w	801f618 <_dtoa_r+0x890>
 801f152:	eeb1 7b47 	vneg.f64	d7, d7
 801f156:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f15e:	f100 8258 	bmi.w	801f612 <_dtoa_r+0x88a>
 801f162:	ed8d 8b02 	vstr	d8, [sp, #8]
 801f166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801f168:	2a00      	cmp	r2, #0
 801f16a:	f2c0 811d 	blt.w	801f3a8 <_dtoa_r+0x620>
 801f16e:	f1bb 0f0e 	cmp.w	fp, #14
 801f172:	f300 8119 	bgt.w	801f3a8 <_dtoa_r+0x620>
 801f176:	4b8a      	ldr	r3, [pc, #552]	; (801f3a0 <_dtoa_r+0x618>)
 801f178:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801f17c:	ed93 6b00 	vldr	d6, [r3]
 801f180:	9b08      	ldr	r3, [sp, #32]
 801f182:	2b00      	cmp	r3, #0
 801f184:	f280 80b7 	bge.w	801f2f6 <_dtoa_r+0x56e>
 801f188:	f1b9 0f00 	cmp.w	r9, #0
 801f18c:	f300 80b3 	bgt.w	801f2f6 <_dtoa_r+0x56e>
 801f190:	f040 823f 	bne.w	801f612 <_dtoa_r+0x88a>
 801f194:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801f198:	ee26 6b07 	vmul.f64	d6, d6, d7
 801f19c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f1a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f1a8:	464c      	mov	r4, r9
 801f1aa:	464f      	mov	r7, r9
 801f1ac:	f280 8215 	bge.w	801f5da <_dtoa_r+0x852>
 801f1b0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f1b4:	2331      	movs	r3, #49	; 0x31
 801f1b6:	f808 3b01 	strb.w	r3, [r8], #1
 801f1ba:	f10b 0b01 	add.w	fp, fp, #1
 801f1be:	e211      	b.n	801f5e4 <_dtoa_r+0x85c>
 801f1c0:	2202      	movs	r2, #2
 801f1c2:	e780      	b.n	801f0c6 <_dtoa_r+0x33e>
 801f1c4:	07cc      	lsls	r4, r1, #31
 801f1c6:	d504      	bpl.n	801f1d2 <_dtoa_r+0x44a>
 801f1c8:	ed90 6b00 	vldr	d6, [r0]
 801f1cc:	3201      	adds	r2, #1
 801f1ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f1d2:	1049      	asrs	r1, r1, #1
 801f1d4:	3008      	adds	r0, #8
 801f1d6:	e777      	b.n	801f0c8 <_dtoa_r+0x340>
 801f1d8:	d022      	beq.n	801f220 <_dtoa_r+0x498>
 801f1da:	f1cb 0100 	rsb	r1, fp, #0
 801f1de:	4a70      	ldr	r2, [pc, #448]	; (801f3a0 <_dtoa_r+0x618>)
 801f1e0:	f001 000f 	and.w	r0, r1, #15
 801f1e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f1e8:	ed92 7b00 	vldr	d7, [r2]
 801f1ec:	ee28 7b07 	vmul.f64	d7, d8, d7
 801f1f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f1f4:	486b      	ldr	r0, [pc, #428]	; (801f3a4 <_dtoa_r+0x61c>)
 801f1f6:	1109      	asrs	r1, r1, #4
 801f1f8:	2400      	movs	r4, #0
 801f1fa:	2202      	movs	r2, #2
 801f1fc:	b929      	cbnz	r1, 801f20a <_dtoa_r+0x482>
 801f1fe:	2c00      	cmp	r4, #0
 801f200:	f43f af6a 	beq.w	801f0d8 <_dtoa_r+0x350>
 801f204:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f208:	e766      	b.n	801f0d8 <_dtoa_r+0x350>
 801f20a:	07cf      	lsls	r7, r1, #31
 801f20c:	d505      	bpl.n	801f21a <_dtoa_r+0x492>
 801f20e:	ed90 6b00 	vldr	d6, [r0]
 801f212:	3201      	adds	r2, #1
 801f214:	2401      	movs	r4, #1
 801f216:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f21a:	1049      	asrs	r1, r1, #1
 801f21c:	3008      	adds	r0, #8
 801f21e:	e7ed      	b.n	801f1fc <_dtoa_r+0x474>
 801f220:	2202      	movs	r2, #2
 801f222:	e759      	b.n	801f0d8 <_dtoa_r+0x350>
 801f224:	465f      	mov	r7, fp
 801f226:	4648      	mov	r0, r9
 801f228:	e775      	b.n	801f116 <_dtoa_r+0x38e>
 801f22a:	ec42 1b17 	vmov	d7, r1, r2
 801f22e:	4a5c      	ldr	r2, [pc, #368]	; (801f3a0 <_dtoa_r+0x618>)
 801f230:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f234:	ed12 4b02 	vldr	d4, [r2, #-8]
 801f238:	9a01      	ldr	r2, [sp, #4]
 801f23a:	1814      	adds	r4, r2, r0
 801f23c:	9a07      	ldr	r2, [sp, #28]
 801f23e:	b352      	cbz	r2, 801f296 <_dtoa_r+0x50e>
 801f240:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801f244:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801f248:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f24c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801f250:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801f254:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f258:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f25c:	ee14 2a90 	vmov	r2, s9
 801f260:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f264:	3230      	adds	r2, #48	; 0x30
 801f266:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f26a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f272:	f808 2b01 	strb.w	r2, [r8], #1
 801f276:	d439      	bmi.n	801f2ec <_dtoa_r+0x564>
 801f278:	ee32 5b46 	vsub.f64	d5, d2, d6
 801f27c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801f280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f284:	d472      	bmi.n	801f36c <_dtoa_r+0x5e4>
 801f286:	45a0      	cmp	r8, r4
 801f288:	f43f af6b 	beq.w	801f162 <_dtoa_r+0x3da>
 801f28c:	ee27 7b03 	vmul.f64	d7, d7, d3
 801f290:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f294:	e7e0      	b.n	801f258 <_dtoa_r+0x4d0>
 801f296:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f29a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f29e:	4621      	mov	r1, r4
 801f2a0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801f2a4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f2a8:	ee14 2a90 	vmov	r2, s9
 801f2ac:	3230      	adds	r2, #48	; 0x30
 801f2ae:	f808 2b01 	strb.w	r2, [r8], #1
 801f2b2:	45a0      	cmp	r8, r4
 801f2b4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f2b8:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f2bc:	d118      	bne.n	801f2f0 <_dtoa_r+0x568>
 801f2be:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801f2c2:	ee37 4b05 	vadd.f64	d4, d7, d5
 801f2c6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801f2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f2ce:	dc4d      	bgt.n	801f36c <_dtoa_r+0x5e4>
 801f2d0:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f2d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f2dc:	f57f af41 	bpl.w	801f162 <_dtoa_r+0x3da>
 801f2e0:	4688      	mov	r8, r1
 801f2e2:	3901      	subs	r1, #1
 801f2e4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801f2e8:	2b30      	cmp	r3, #48	; 0x30
 801f2ea:	d0f9      	beq.n	801f2e0 <_dtoa_r+0x558>
 801f2ec:	46bb      	mov	fp, r7
 801f2ee:	e02a      	b.n	801f346 <_dtoa_r+0x5be>
 801f2f0:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f2f4:	e7d6      	b.n	801f2a4 <_dtoa_r+0x51c>
 801f2f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f2fa:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801f2fe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f302:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801f306:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801f30a:	ee15 3a10 	vmov	r3, s10
 801f30e:	3330      	adds	r3, #48	; 0x30
 801f310:	f808 3b01 	strb.w	r3, [r8], #1
 801f314:	9b01      	ldr	r3, [sp, #4]
 801f316:	eba8 0303 	sub.w	r3, r8, r3
 801f31a:	4599      	cmp	r9, r3
 801f31c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801f320:	eea3 7b46 	vfms.f64	d7, d3, d6
 801f324:	d133      	bne.n	801f38e <_dtoa_r+0x606>
 801f326:	ee37 7b07 	vadd.f64	d7, d7, d7
 801f32a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f332:	dc1a      	bgt.n	801f36a <_dtoa_r+0x5e2>
 801f334:	eeb4 7b46 	vcmp.f64	d7, d6
 801f338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f33c:	d103      	bne.n	801f346 <_dtoa_r+0x5be>
 801f33e:	ee15 3a10 	vmov	r3, s10
 801f342:	07d9      	lsls	r1, r3, #31
 801f344:	d411      	bmi.n	801f36a <_dtoa_r+0x5e2>
 801f346:	4629      	mov	r1, r5
 801f348:	4630      	mov	r0, r6
 801f34a:	f000 fbc7 	bl	801fadc <_Bfree>
 801f34e:	2300      	movs	r3, #0
 801f350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801f352:	f888 3000 	strb.w	r3, [r8]
 801f356:	f10b 0301 	add.w	r3, fp, #1
 801f35a:	6013      	str	r3, [r2, #0]
 801f35c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801f35e:	2b00      	cmp	r3, #0
 801f360:	f43f ad61 	beq.w	801ee26 <_dtoa_r+0x9e>
 801f364:	f8c3 8000 	str.w	r8, [r3]
 801f368:	e55d      	b.n	801ee26 <_dtoa_r+0x9e>
 801f36a:	465f      	mov	r7, fp
 801f36c:	4643      	mov	r3, r8
 801f36e:	4698      	mov	r8, r3
 801f370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f374:	2a39      	cmp	r2, #57	; 0x39
 801f376:	d106      	bne.n	801f386 <_dtoa_r+0x5fe>
 801f378:	9a01      	ldr	r2, [sp, #4]
 801f37a:	429a      	cmp	r2, r3
 801f37c:	d1f7      	bne.n	801f36e <_dtoa_r+0x5e6>
 801f37e:	9901      	ldr	r1, [sp, #4]
 801f380:	2230      	movs	r2, #48	; 0x30
 801f382:	3701      	adds	r7, #1
 801f384:	700a      	strb	r2, [r1, #0]
 801f386:	781a      	ldrb	r2, [r3, #0]
 801f388:	3201      	adds	r2, #1
 801f38a:	701a      	strb	r2, [r3, #0]
 801f38c:	e7ae      	b.n	801f2ec <_dtoa_r+0x564>
 801f38e:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f392:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f39a:	d1b2      	bne.n	801f302 <_dtoa_r+0x57a>
 801f39c:	e7d3      	b.n	801f346 <_dtoa_r+0x5be>
 801f39e:	bf00      	nop
 801f3a0:	08024c30 	.word	0x08024c30
 801f3a4:	08024c08 	.word	0x08024c08
 801f3a8:	9907      	ldr	r1, [sp, #28]
 801f3aa:	2900      	cmp	r1, #0
 801f3ac:	f000 80d0 	beq.w	801f550 <_dtoa_r+0x7c8>
 801f3b0:	9906      	ldr	r1, [sp, #24]
 801f3b2:	2901      	cmp	r1, #1
 801f3b4:	f300 80b4 	bgt.w	801f520 <_dtoa_r+0x798>
 801f3b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 801f3ba:	2900      	cmp	r1, #0
 801f3bc:	f000 80ac 	beq.w	801f518 <_dtoa_r+0x790>
 801f3c0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801f3c4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801f3c8:	461c      	mov	r4, r3
 801f3ca:	930a      	str	r3, [sp, #40]	; 0x28
 801f3cc:	9b04      	ldr	r3, [sp, #16]
 801f3ce:	4413      	add	r3, r2
 801f3d0:	9304      	str	r3, [sp, #16]
 801f3d2:	9b05      	ldr	r3, [sp, #20]
 801f3d4:	2101      	movs	r1, #1
 801f3d6:	4413      	add	r3, r2
 801f3d8:	4630      	mov	r0, r6
 801f3da:	9305      	str	r3, [sp, #20]
 801f3dc:	f000 fc36 	bl	801fc4c <__i2b>
 801f3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f3e2:	4607      	mov	r7, r0
 801f3e4:	f1b8 0f00 	cmp.w	r8, #0
 801f3e8:	dd0d      	ble.n	801f406 <_dtoa_r+0x67e>
 801f3ea:	9a05      	ldr	r2, [sp, #20]
 801f3ec:	2a00      	cmp	r2, #0
 801f3ee:	dd0a      	ble.n	801f406 <_dtoa_r+0x67e>
 801f3f0:	4542      	cmp	r2, r8
 801f3f2:	9904      	ldr	r1, [sp, #16]
 801f3f4:	bfa8      	it	ge
 801f3f6:	4642      	movge	r2, r8
 801f3f8:	1a89      	subs	r1, r1, r2
 801f3fa:	9104      	str	r1, [sp, #16]
 801f3fc:	9905      	ldr	r1, [sp, #20]
 801f3fe:	eba8 0802 	sub.w	r8, r8, r2
 801f402:	1a8a      	subs	r2, r1, r2
 801f404:	9205      	str	r2, [sp, #20]
 801f406:	b303      	cbz	r3, 801f44a <_dtoa_r+0x6c2>
 801f408:	9a07      	ldr	r2, [sp, #28]
 801f40a:	2a00      	cmp	r2, #0
 801f40c:	f000 80a5 	beq.w	801f55a <_dtoa_r+0x7d2>
 801f410:	2c00      	cmp	r4, #0
 801f412:	dd13      	ble.n	801f43c <_dtoa_r+0x6b4>
 801f414:	4639      	mov	r1, r7
 801f416:	4622      	mov	r2, r4
 801f418:	4630      	mov	r0, r6
 801f41a:	930d      	str	r3, [sp, #52]	; 0x34
 801f41c:	f000 fcd6 	bl	801fdcc <__pow5mult>
 801f420:	462a      	mov	r2, r5
 801f422:	4601      	mov	r1, r0
 801f424:	4607      	mov	r7, r0
 801f426:	4630      	mov	r0, r6
 801f428:	f000 fc26 	bl	801fc78 <__multiply>
 801f42c:	4629      	mov	r1, r5
 801f42e:	900a      	str	r0, [sp, #40]	; 0x28
 801f430:	4630      	mov	r0, r6
 801f432:	f000 fb53 	bl	801fadc <_Bfree>
 801f436:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f438:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801f43a:	4615      	mov	r5, r2
 801f43c:	1b1a      	subs	r2, r3, r4
 801f43e:	d004      	beq.n	801f44a <_dtoa_r+0x6c2>
 801f440:	4629      	mov	r1, r5
 801f442:	4630      	mov	r0, r6
 801f444:	f000 fcc2 	bl	801fdcc <__pow5mult>
 801f448:	4605      	mov	r5, r0
 801f44a:	2101      	movs	r1, #1
 801f44c:	4630      	mov	r0, r6
 801f44e:	f000 fbfd 	bl	801fc4c <__i2b>
 801f452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f454:	2b00      	cmp	r3, #0
 801f456:	4604      	mov	r4, r0
 801f458:	f340 8081 	ble.w	801f55e <_dtoa_r+0x7d6>
 801f45c:	461a      	mov	r2, r3
 801f45e:	4601      	mov	r1, r0
 801f460:	4630      	mov	r0, r6
 801f462:	f000 fcb3 	bl	801fdcc <__pow5mult>
 801f466:	9b06      	ldr	r3, [sp, #24]
 801f468:	2b01      	cmp	r3, #1
 801f46a:	4604      	mov	r4, r0
 801f46c:	dd7a      	ble.n	801f564 <_dtoa_r+0x7dc>
 801f46e:	2300      	movs	r3, #0
 801f470:	930a      	str	r3, [sp, #40]	; 0x28
 801f472:	6922      	ldr	r2, [r4, #16]
 801f474:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f478:	6910      	ldr	r0, [r2, #16]
 801f47a:	f000 fb97 	bl	801fbac <__hi0bits>
 801f47e:	f1c0 0020 	rsb	r0, r0, #32
 801f482:	9b05      	ldr	r3, [sp, #20]
 801f484:	4418      	add	r0, r3
 801f486:	f010 001f 	ands.w	r0, r0, #31
 801f48a:	f000 808c 	beq.w	801f5a6 <_dtoa_r+0x81e>
 801f48e:	f1c0 0220 	rsb	r2, r0, #32
 801f492:	2a04      	cmp	r2, #4
 801f494:	f340 8085 	ble.w	801f5a2 <_dtoa_r+0x81a>
 801f498:	f1c0 001c 	rsb	r0, r0, #28
 801f49c:	9b04      	ldr	r3, [sp, #16]
 801f49e:	4403      	add	r3, r0
 801f4a0:	9304      	str	r3, [sp, #16]
 801f4a2:	9b05      	ldr	r3, [sp, #20]
 801f4a4:	4403      	add	r3, r0
 801f4a6:	4480      	add	r8, r0
 801f4a8:	9305      	str	r3, [sp, #20]
 801f4aa:	9b04      	ldr	r3, [sp, #16]
 801f4ac:	2b00      	cmp	r3, #0
 801f4ae:	dd05      	ble.n	801f4bc <_dtoa_r+0x734>
 801f4b0:	4629      	mov	r1, r5
 801f4b2:	461a      	mov	r2, r3
 801f4b4:	4630      	mov	r0, r6
 801f4b6:	f000 fce3 	bl	801fe80 <__lshift>
 801f4ba:	4605      	mov	r5, r0
 801f4bc:	9b05      	ldr	r3, [sp, #20]
 801f4be:	2b00      	cmp	r3, #0
 801f4c0:	dd05      	ble.n	801f4ce <_dtoa_r+0x746>
 801f4c2:	4621      	mov	r1, r4
 801f4c4:	461a      	mov	r2, r3
 801f4c6:	4630      	mov	r0, r6
 801f4c8:	f000 fcda 	bl	801fe80 <__lshift>
 801f4cc:	4604      	mov	r4, r0
 801f4ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f4d0:	2b00      	cmp	r3, #0
 801f4d2:	d06a      	beq.n	801f5aa <_dtoa_r+0x822>
 801f4d4:	4621      	mov	r1, r4
 801f4d6:	4628      	mov	r0, r5
 801f4d8:	f000 fd42 	bl	801ff60 <__mcmp>
 801f4dc:	2800      	cmp	r0, #0
 801f4de:	da64      	bge.n	801f5aa <_dtoa_r+0x822>
 801f4e0:	2300      	movs	r3, #0
 801f4e2:	4629      	mov	r1, r5
 801f4e4:	220a      	movs	r2, #10
 801f4e6:	4630      	mov	r0, r6
 801f4e8:	f000 fb1a 	bl	801fb20 <__multadd>
 801f4ec:	9b07      	ldr	r3, [sp, #28]
 801f4ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 801f4f2:	4605      	mov	r5, r0
 801f4f4:	2b00      	cmp	r3, #0
 801f4f6:	f000 8191 	beq.w	801f81c <_dtoa_r+0xa94>
 801f4fa:	4639      	mov	r1, r7
 801f4fc:	2300      	movs	r3, #0
 801f4fe:	220a      	movs	r2, #10
 801f500:	4630      	mov	r0, r6
 801f502:	f000 fb0d 	bl	801fb20 <__multadd>
 801f506:	f1ba 0f00 	cmp.w	sl, #0
 801f50a:	4607      	mov	r7, r0
 801f50c:	f300 808d 	bgt.w	801f62a <_dtoa_r+0x8a2>
 801f510:	9b06      	ldr	r3, [sp, #24]
 801f512:	2b02      	cmp	r3, #2
 801f514:	dc50      	bgt.n	801f5b8 <_dtoa_r+0x830>
 801f516:	e088      	b.n	801f62a <_dtoa_r+0x8a2>
 801f518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f51a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801f51e:	e751      	b.n	801f3c4 <_dtoa_r+0x63c>
 801f520:	f109 34ff 	add.w	r4, r9, #4294967295
 801f524:	42a3      	cmp	r3, r4
 801f526:	bfbf      	itttt	lt
 801f528:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 801f52a:	1ae3      	sublt	r3, r4, r3
 801f52c:	18d2      	addlt	r2, r2, r3
 801f52e:	9209      	strlt	r2, [sp, #36]	; 0x24
 801f530:	bfb6      	itet	lt
 801f532:	4623      	movlt	r3, r4
 801f534:	1b1c      	subge	r4, r3, r4
 801f536:	2400      	movlt	r4, #0
 801f538:	f1b9 0f00 	cmp.w	r9, #0
 801f53c:	bfb5      	itete	lt
 801f53e:	9a04      	ldrlt	r2, [sp, #16]
 801f540:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801f544:	eba2 0809 	sublt.w	r8, r2, r9
 801f548:	464a      	movge	r2, r9
 801f54a:	bfb8      	it	lt
 801f54c:	2200      	movlt	r2, #0
 801f54e:	e73c      	b.n	801f3ca <_dtoa_r+0x642>
 801f550:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801f554:	9f07      	ldr	r7, [sp, #28]
 801f556:	461c      	mov	r4, r3
 801f558:	e744      	b.n	801f3e4 <_dtoa_r+0x65c>
 801f55a:	461a      	mov	r2, r3
 801f55c:	e770      	b.n	801f440 <_dtoa_r+0x6b8>
 801f55e:	9b06      	ldr	r3, [sp, #24]
 801f560:	2b01      	cmp	r3, #1
 801f562:	dc18      	bgt.n	801f596 <_dtoa_r+0x80e>
 801f564:	9b02      	ldr	r3, [sp, #8]
 801f566:	b9b3      	cbnz	r3, 801f596 <_dtoa_r+0x80e>
 801f568:	9b03      	ldr	r3, [sp, #12]
 801f56a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801f56e:	b9a2      	cbnz	r2, 801f59a <_dtoa_r+0x812>
 801f570:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801f574:	0d12      	lsrs	r2, r2, #20
 801f576:	0512      	lsls	r2, r2, #20
 801f578:	b18a      	cbz	r2, 801f59e <_dtoa_r+0x816>
 801f57a:	9b04      	ldr	r3, [sp, #16]
 801f57c:	3301      	adds	r3, #1
 801f57e:	9304      	str	r3, [sp, #16]
 801f580:	9b05      	ldr	r3, [sp, #20]
 801f582:	3301      	adds	r3, #1
 801f584:	9305      	str	r3, [sp, #20]
 801f586:	2301      	movs	r3, #1
 801f588:	930a      	str	r3, [sp, #40]	; 0x28
 801f58a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f58c:	2b00      	cmp	r3, #0
 801f58e:	f47f af70 	bne.w	801f472 <_dtoa_r+0x6ea>
 801f592:	2001      	movs	r0, #1
 801f594:	e775      	b.n	801f482 <_dtoa_r+0x6fa>
 801f596:	2300      	movs	r3, #0
 801f598:	e7f6      	b.n	801f588 <_dtoa_r+0x800>
 801f59a:	9b02      	ldr	r3, [sp, #8]
 801f59c:	e7f4      	b.n	801f588 <_dtoa_r+0x800>
 801f59e:	920a      	str	r2, [sp, #40]	; 0x28
 801f5a0:	e7f3      	b.n	801f58a <_dtoa_r+0x802>
 801f5a2:	d082      	beq.n	801f4aa <_dtoa_r+0x722>
 801f5a4:	4610      	mov	r0, r2
 801f5a6:	301c      	adds	r0, #28
 801f5a8:	e778      	b.n	801f49c <_dtoa_r+0x714>
 801f5aa:	f1b9 0f00 	cmp.w	r9, #0
 801f5ae:	dc37      	bgt.n	801f620 <_dtoa_r+0x898>
 801f5b0:	9b06      	ldr	r3, [sp, #24]
 801f5b2:	2b02      	cmp	r3, #2
 801f5b4:	dd34      	ble.n	801f620 <_dtoa_r+0x898>
 801f5b6:	46ca      	mov	sl, r9
 801f5b8:	f1ba 0f00 	cmp.w	sl, #0
 801f5bc:	d10d      	bne.n	801f5da <_dtoa_r+0x852>
 801f5be:	4621      	mov	r1, r4
 801f5c0:	4653      	mov	r3, sl
 801f5c2:	2205      	movs	r2, #5
 801f5c4:	4630      	mov	r0, r6
 801f5c6:	f000 faab 	bl	801fb20 <__multadd>
 801f5ca:	4601      	mov	r1, r0
 801f5cc:	4604      	mov	r4, r0
 801f5ce:	4628      	mov	r0, r5
 801f5d0:	f000 fcc6 	bl	801ff60 <__mcmp>
 801f5d4:	2800      	cmp	r0, #0
 801f5d6:	f73f adeb 	bgt.w	801f1b0 <_dtoa_r+0x428>
 801f5da:	9b08      	ldr	r3, [sp, #32]
 801f5dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f5e0:	ea6f 0b03 	mvn.w	fp, r3
 801f5e4:	f04f 0900 	mov.w	r9, #0
 801f5e8:	4621      	mov	r1, r4
 801f5ea:	4630      	mov	r0, r6
 801f5ec:	f000 fa76 	bl	801fadc <_Bfree>
 801f5f0:	2f00      	cmp	r7, #0
 801f5f2:	f43f aea8 	beq.w	801f346 <_dtoa_r+0x5be>
 801f5f6:	f1b9 0f00 	cmp.w	r9, #0
 801f5fa:	d005      	beq.n	801f608 <_dtoa_r+0x880>
 801f5fc:	45b9      	cmp	r9, r7
 801f5fe:	d003      	beq.n	801f608 <_dtoa_r+0x880>
 801f600:	4649      	mov	r1, r9
 801f602:	4630      	mov	r0, r6
 801f604:	f000 fa6a 	bl	801fadc <_Bfree>
 801f608:	4639      	mov	r1, r7
 801f60a:	4630      	mov	r0, r6
 801f60c:	f000 fa66 	bl	801fadc <_Bfree>
 801f610:	e699      	b.n	801f346 <_dtoa_r+0x5be>
 801f612:	2400      	movs	r4, #0
 801f614:	4627      	mov	r7, r4
 801f616:	e7e0      	b.n	801f5da <_dtoa_r+0x852>
 801f618:	46bb      	mov	fp, r7
 801f61a:	4604      	mov	r4, r0
 801f61c:	4607      	mov	r7, r0
 801f61e:	e5c7      	b.n	801f1b0 <_dtoa_r+0x428>
 801f620:	9b07      	ldr	r3, [sp, #28]
 801f622:	46ca      	mov	sl, r9
 801f624:	2b00      	cmp	r3, #0
 801f626:	f000 8100 	beq.w	801f82a <_dtoa_r+0xaa2>
 801f62a:	f1b8 0f00 	cmp.w	r8, #0
 801f62e:	dd05      	ble.n	801f63c <_dtoa_r+0x8b4>
 801f630:	4639      	mov	r1, r7
 801f632:	4642      	mov	r2, r8
 801f634:	4630      	mov	r0, r6
 801f636:	f000 fc23 	bl	801fe80 <__lshift>
 801f63a:	4607      	mov	r7, r0
 801f63c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f63e:	2b00      	cmp	r3, #0
 801f640:	d05d      	beq.n	801f6fe <_dtoa_r+0x976>
 801f642:	6879      	ldr	r1, [r7, #4]
 801f644:	4630      	mov	r0, r6
 801f646:	f000 fa09 	bl	801fa5c <_Balloc>
 801f64a:	4680      	mov	r8, r0
 801f64c:	b928      	cbnz	r0, 801f65a <_dtoa_r+0x8d2>
 801f64e:	4b82      	ldr	r3, [pc, #520]	; (801f858 <_dtoa_r+0xad0>)
 801f650:	4602      	mov	r2, r0
 801f652:	f240 21ea 	movw	r1, #746	; 0x2ea
 801f656:	f7ff bbaf 	b.w	801edb8 <_dtoa_r+0x30>
 801f65a:	693a      	ldr	r2, [r7, #16]
 801f65c:	3202      	adds	r2, #2
 801f65e:	0092      	lsls	r2, r2, #2
 801f660:	f107 010c 	add.w	r1, r7, #12
 801f664:	300c      	adds	r0, #12
 801f666:	f7fe fb1b 	bl	801dca0 <memcpy>
 801f66a:	2201      	movs	r2, #1
 801f66c:	4641      	mov	r1, r8
 801f66e:	4630      	mov	r0, r6
 801f670:	f000 fc06 	bl	801fe80 <__lshift>
 801f674:	9b01      	ldr	r3, [sp, #4]
 801f676:	3301      	adds	r3, #1
 801f678:	9304      	str	r3, [sp, #16]
 801f67a:	9b01      	ldr	r3, [sp, #4]
 801f67c:	4453      	add	r3, sl
 801f67e:	9308      	str	r3, [sp, #32]
 801f680:	9b02      	ldr	r3, [sp, #8]
 801f682:	f003 0301 	and.w	r3, r3, #1
 801f686:	46b9      	mov	r9, r7
 801f688:	9307      	str	r3, [sp, #28]
 801f68a:	4607      	mov	r7, r0
 801f68c:	9b04      	ldr	r3, [sp, #16]
 801f68e:	4621      	mov	r1, r4
 801f690:	3b01      	subs	r3, #1
 801f692:	4628      	mov	r0, r5
 801f694:	9302      	str	r3, [sp, #8]
 801f696:	f7ff faeb 	bl	801ec70 <quorem>
 801f69a:	4603      	mov	r3, r0
 801f69c:	3330      	adds	r3, #48	; 0x30
 801f69e:	9005      	str	r0, [sp, #20]
 801f6a0:	4649      	mov	r1, r9
 801f6a2:	4628      	mov	r0, r5
 801f6a4:	9309      	str	r3, [sp, #36]	; 0x24
 801f6a6:	f000 fc5b 	bl	801ff60 <__mcmp>
 801f6aa:	463a      	mov	r2, r7
 801f6ac:	4682      	mov	sl, r0
 801f6ae:	4621      	mov	r1, r4
 801f6b0:	4630      	mov	r0, r6
 801f6b2:	f000 fc71 	bl	801ff98 <__mdiff>
 801f6b6:	68c2      	ldr	r2, [r0, #12]
 801f6b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f6ba:	4680      	mov	r8, r0
 801f6bc:	bb0a      	cbnz	r2, 801f702 <_dtoa_r+0x97a>
 801f6be:	4601      	mov	r1, r0
 801f6c0:	4628      	mov	r0, r5
 801f6c2:	f000 fc4d 	bl	801ff60 <__mcmp>
 801f6c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f6c8:	4602      	mov	r2, r0
 801f6ca:	4641      	mov	r1, r8
 801f6cc:	4630      	mov	r0, r6
 801f6ce:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801f6d2:	f000 fa03 	bl	801fadc <_Bfree>
 801f6d6:	9b06      	ldr	r3, [sp, #24]
 801f6d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f6da:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801f6de:	ea43 0102 	orr.w	r1, r3, r2
 801f6e2:	9b07      	ldr	r3, [sp, #28]
 801f6e4:	430b      	orrs	r3, r1
 801f6e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f6e8:	d10d      	bne.n	801f706 <_dtoa_r+0x97e>
 801f6ea:	2b39      	cmp	r3, #57	; 0x39
 801f6ec:	d029      	beq.n	801f742 <_dtoa_r+0x9ba>
 801f6ee:	f1ba 0f00 	cmp.w	sl, #0
 801f6f2:	dd01      	ble.n	801f6f8 <_dtoa_r+0x970>
 801f6f4:	9b05      	ldr	r3, [sp, #20]
 801f6f6:	3331      	adds	r3, #49	; 0x31
 801f6f8:	9a02      	ldr	r2, [sp, #8]
 801f6fa:	7013      	strb	r3, [r2, #0]
 801f6fc:	e774      	b.n	801f5e8 <_dtoa_r+0x860>
 801f6fe:	4638      	mov	r0, r7
 801f700:	e7b8      	b.n	801f674 <_dtoa_r+0x8ec>
 801f702:	2201      	movs	r2, #1
 801f704:	e7e1      	b.n	801f6ca <_dtoa_r+0x942>
 801f706:	f1ba 0f00 	cmp.w	sl, #0
 801f70a:	db06      	blt.n	801f71a <_dtoa_r+0x992>
 801f70c:	9906      	ldr	r1, [sp, #24]
 801f70e:	ea41 0a0a 	orr.w	sl, r1, sl
 801f712:	9907      	ldr	r1, [sp, #28]
 801f714:	ea5a 0101 	orrs.w	r1, sl, r1
 801f718:	d120      	bne.n	801f75c <_dtoa_r+0x9d4>
 801f71a:	2a00      	cmp	r2, #0
 801f71c:	ddec      	ble.n	801f6f8 <_dtoa_r+0x970>
 801f71e:	4629      	mov	r1, r5
 801f720:	2201      	movs	r2, #1
 801f722:	4630      	mov	r0, r6
 801f724:	9304      	str	r3, [sp, #16]
 801f726:	f000 fbab 	bl	801fe80 <__lshift>
 801f72a:	4621      	mov	r1, r4
 801f72c:	4605      	mov	r5, r0
 801f72e:	f000 fc17 	bl	801ff60 <__mcmp>
 801f732:	2800      	cmp	r0, #0
 801f734:	9b04      	ldr	r3, [sp, #16]
 801f736:	dc02      	bgt.n	801f73e <_dtoa_r+0x9b6>
 801f738:	d1de      	bne.n	801f6f8 <_dtoa_r+0x970>
 801f73a:	07da      	lsls	r2, r3, #31
 801f73c:	d5dc      	bpl.n	801f6f8 <_dtoa_r+0x970>
 801f73e:	2b39      	cmp	r3, #57	; 0x39
 801f740:	d1d8      	bne.n	801f6f4 <_dtoa_r+0x96c>
 801f742:	9a02      	ldr	r2, [sp, #8]
 801f744:	2339      	movs	r3, #57	; 0x39
 801f746:	7013      	strb	r3, [r2, #0]
 801f748:	4643      	mov	r3, r8
 801f74a:	4698      	mov	r8, r3
 801f74c:	3b01      	subs	r3, #1
 801f74e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801f752:	2a39      	cmp	r2, #57	; 0x39
 801f754:	d051      	beq.n	801f7fa <_dtoa_r+0xa72>
 801f756:	3201      	adds	r2, #1
 801f758:	701a      	strb	r2, [r3, #0]
 801f75a:	e745      	b.n	801f5e8 <_dtoa_r+0x860>
 801f75c:	2a00      	cmp	r2, #0
 801f75e:	dd03      	ble.n	801f768 <_dtoa_r+0x9e0>
 801f760:	2b39      	cmp	r3, #57	; 0x39
 801f762:	d0ee      	beq.n	801f742 <_dtoa_r+0x9ba>
 801f764:	3301      	adds	r3, #1
 801f766:	e7c7      	b.n	801f6f8 <_dtoa_r+0x970>
 801f768:	9a04      	ldr	r2, [sp, #16]
 801f76a:	9908      	ldr	r1, [sp, #32]
 801f76c:	f802 3c01 	strb.w	r3, [r2, #-1]
 801f770:	428a      	cmp	r2, r1
 801f772:	d02b      	beq.n	801f7cc <_dtoa_r+0xa44>
 801f774:	4629      	mov	r1, r5
 801f776:	2300      	movs	r3, #0
 801f778:	220a      	movs	r2, #10
 801f77a:	4630      	mov	r0, r6
 801f77c:	f000 f9d0 	bl	801fb20 <__multadd>
 801f780:	45b9      	cmp	r9, r7
 801f782:	4605      	mov	r5, r0
 801f784:	f04f 0300 	mov.w	r3, #0
 801f788:	f04f 020a 	mov.w	r2, #10
 801f78c:	4649      	mov	r1, r9
 801f78e:	4630      	mov	r0, r6
 801f790:	d107      	bne.n	801f7a2 <_dtoa_r+0xa1a>
 801f792:	f000 f9c5 	bl	801fb20 <__multadd>
 801f796:	4681      	mov	r9, r0
 801f798:	4607      	mov	r7, r0
 801f79a:	9b04      	ldr	r3, [sp, #16]
 801f79c:	3301      	adds	r3, #1
 801f79e:	9304      	str	r3, [sp, #16]
 801f7a0:	e774      	b.n	801f68c <_dtoa_r+0x904>
 801f7a2:	f000 f9bd 	bl	801fb20 <__multadd>
 801f7a6:	4639      	mov	r1, r7
 801f7a8:	4681      	mov	r9, r0
 801f7aa:	2300      	movs	r3, #0
 801f7ac:	220a      	movs	r2, #10
 801f7ae:	4630      	mov	r0, r6
 801f7b0:	f000 f9b6 	bl	801fb20 <__multadd>
 801f7b4:	4607      	mov	r7, r0
 801f7b6:	e7f0      	b.n	801f79a <_dtoa_r+0xa12>
 801f7b8:	f1ba 0f00 	cmp.w	sl, #0
 801f7bc:	9a01      	ldr	r2, [sp, #4]
 801f7be:	bfcc      	ite	gt
 801f7c0:	46d0      	movgt	r8, sl
 801f7c2:	f04f 0801 	movle.w	r8, #1
 801f7c6:	4490      	add	r8, r2
 801f7c8:	f04f 0900 	mov.w	r9, #0
 801f7cc:	4629      	mov	r1, r5
 801f7ce:	2201      	movs	r2, #1
 801f7d0:	4630      	mov	r0, r6
 801f7d2:	9302      	str	r3, [sp, #8]
 801f7d4:	f000 fb54 	bl	801fe80 <__lshift>
 801f7d8:	4621      	mov	r1, r4
 801f7da:	4605      	mov	r5, r0
 801f7dc:	f000 fbc0 	bl	801ff60 <__mcmp>
 801f7e0:	2800      	cmp	r0, #0
 801f7e2:	dcb1      	bgt.n	801f748 <_dtoa_r+0x9c0>
 801f7e4:	d102      	bne.n	801f7ec <_dtoa_r+0xa64>
 801f7e6:	9b02      	ldr	r3, [sp, #8]
 801f7e8:	07db      	lsls	r3, r3, #31
 801f7ea:	d4ad      	bmi.n	801f748 <_dtoa_r+0x9c0>
 801f7ec:	4643      	mov	r3, r8
 801f7ee:	4698      	mov	r8, r3
 801f7f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f7f4:	2a30      	cmp	r2, #48	; 0x30
 801f7f6:	d0fa      	beq.n	801f7ee <_dtoa_r+0xa66>
 801f7f8:	e6f6      	b.n	801f5e8 <_dtoa_r+0x860>
 801f7fa:	9a01      	ldr	r2, [sp, #4]
 801f7fc:	429a      	cmp	r2, r3
 801f7fe:	d1a4      	bne.n	801f74a <_dtoa_r+0x9c2>
 801f800:	f10b 0b01 	add.w	fp, fp, #1
 801f804:	2331      	movs	r3, #49	; 0x31
 801f806:	e778      	b.n	801f6fa <_dtoa_r+0x972>
 801f808:	4b14      	ldr	r3, [pc, #80]	; (801f85c <_dtoa_r+0xad4>)
 801f80a:	f7ff bb27 	b.w	801ee5c <_dtoa_r+0xd4>
 801f80e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801f810:	2b00      	cmp	r3, #0
 801f812:	f47f ab03 	bne.w	801ee1c <_dtoa_r+0x94>
 801f816:	4b12      	ldr	r3, [pc, #72]	; (801f860 <_dtoa_r+0xad8>)
 801f818:	f7ff bb20 	b.w	801ee5c <_dtoa_r+0xd4>
 801f81c:	f1ba 0f00 	cmp.w	sl, #0
 801f820:	dc03      	bgt.n	801f82a <_dtoa_r+0xaa2>
 801f822:	9b06      	ldr	r3, [sp, #24]
 801f824:	2b02      	cmp	r3, #2
 801f826:	f73f aec7 	bgt.w	801f5b8 <_dtoa_r+0x830>
 801f82a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f82e:	4621      	mov	r1, r4
 801f830:	4628      	mov	r0, r5
 801f832:	f7ff fa1d 	bl	801ec70 <quorem>
 801f836:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801f83a:	f808 3b01 	strb.w	r3, [r8], #1
 801f83e:	9a01      	ldr	r2, [sp, #4]
 801f840:	eba8 0202 	sub.w	r2, r8, r2
 801f844:	4592      	cmp	sl, r2
 801f846:	ddb7      	ble.n	801f7b8 <_dtoa_r+0xa30>
 801f848:	4629      	mov	r1, r5
 801f84a:	2300      	movs	r3, #0
 801f84c:	220a      	movs	r2, #10
 801f84e:	4630      	mov	r0, r6
 801f850:	f000 f966 	bl	801fb20 <__multadd>
 801f854:	4605      	mov	r5, r0
 801f856:	e7ea      	b.n	801f82e <_dtoa_r+0xaa6>
 801f858:	08024b9a 	.word	0x08024b9a
 801f85c:	08024a60 	.word	0x08024a60
 801f860:	08024b32 	.word	0x08024b32

0801f864 <__errno>:
 801f864:	4b01      	ldr	r3, [pc, #4]	; (801f86c <__errno+0x8>)
 801f866:	6818      	ldr	r0, [r3, #0]
 801f868:	4770      	bx	lr
 801f86a:	bf00      	nop
 801f86c:	20000328 	.word	0x20000328

0801f870 <__sflush_r>:
 801f870:	898a      	ldrh	r2, [r1, #12]
 801f872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f876:	4605      	mov	r5, r0
 801f878:	0710      	lsls	r0, r2, #28
 801f87a:	460c      	mov	r4, r1
 801f87c:	d458      	bmi.n	801f930 <__sflush_r+0xc0>
 801f87e:	684b      	ldr	r3, [r1, #4]
 801f880:	2b00      	cmp	r3, #0
 801f882:	dc05      	bgt.n	801f890 <__sflush_r+0x20>
 801f884:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801f886:	2b00      	cmp	r3, #0
 801f888:	dc02      	bgt.n	801f890 <__sflush_r+0x20>
 801f88a:	2000      	movs	r0, #0
 801f88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f890:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f892:	2e00      	cmp	r6, #0
 801f894:	d0f9      	beq.n	801f88a <__sflush_r+0x1a>
 801f896:	2300      	movs	r3, #0
 801f898:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801f89c:	682f      	ldr	r7, [r5, #0]
 801f89e:	602b      	str	r3, [r5, #0]
 801f8a0:	d032      	beq.n	801f908 <__sflush_r+0x98>
 801f8a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801f8a4:	89a3      	ldrh	r3, [r4, #12]
 801f8a6:	075a      	lsls	r2, r3, #29
 801f8a8:	d505      	bpl.n	801f8b6 <__sflush_r+0x46>
 801f8aa:	6863      	ldr	r3, [r4, #4]
 801f8ac:	1ac0      	subs	r0, r0, r3
 801f8ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801f8b0:	b10b      	cbz	r3, 801f8b6 <__sflush_r+0x46>
 801f8b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801f8b4:	1ac0      	subs	r0, r0, r3
 801f8b6:	2300      	movs	r3, #0
 801f8b8:	4602      	mov	r2, r0
 801f8ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f8bc:	6a21      	ldr	r1, [r4, #32]
 801f8be:	4628      	mov	r0, r5
 801f8c0:	47b0      	blx	r6
 801f8c2:	1c43      	adds	r3, r0, #1
 801f8c4:	89a3      	ldrh	r3, [r4, #12]
 801f8c6:	d106      	bne.n	801f8d6 <__sflush_r+0x66>
 801f8c8:	6829      	ldr	r1, [r5, #0]
 801f8ca:	291d      	cmp	r1, #29
 801f8cc:	d82c      	bhi.n	801f928 <__sflush_r+0xb8>
 801f8ce:	4a2a      	ldr	r2, [pc, #168]	; (801f978 <__sflush_r+0x108>)
 801f8d0:	40ca      	lsrs	r2, r1
 801f8d2:	07d6      	lsls	r6, r2, #31
 801f8d4:	d528      	bpl.n	801f928 <__sflush_r+0xb8>
 801f8d6:	2200      	movs	r2, #0
 801f8d8:	6062      	str	r2, [r4, #4]
 801f8da:	04d9      	lsls	r1, r3, #19
 801f8dc:	6922      	ldr	r2, [r4, #16]
 801f8de:	6022      	str	r2, [r4, #0]
 801f8e0:	d504      	bpl.n	801f8ec <__sflush_r+0x7c>
 801f8e2:	1c42      	adds	r2, r0, #1
 801f8e4:	d101      	bne.n	801f8ea <__sflush_r+0x7a>
 801f8e6:	682b      	ldr	r3, [r5, #0]
 801f8e8:	b903      	cbnz	r3, 801f8ec <__sflush_r+0x7c>
 801f8ea:	6560      	str	r0, [r4, #84]	; 0x54
 801f8ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801f8ee:	602f      	str	r7, [r5, #0]
 801f8f0:	2900      	cmp	r1, #0
 801f8f2:	d0ca      	beq.n	801f88a <__sflush_r+0x1a>
 801f8f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801f8f8:	4299      	cmp	r1, r3
 801f8fa:	d002      	beq.n	801f902 <__sflush_r+0x92>
 801f8fc:	4628      	mov	r0, r5
 801f8fe:	f7fe fa15 	bl	801dd2c <_free_r>
 801f902:	2000      	movs	r0, #0
 801f904:	6360      	str	r0, [r4, #52]	; 0x34
 801f906:	e7c1      	b.n	801f88c <__sflush_r+0x1c>
 801f908:	6a21      	ldr	r1, [r4, #32]
 801f90a:	2301      	movs	r3, #1
 801f90c:	4628      	mov	r0, r5
 801f90e:	47b0      	blx	r6
 801f910:	1c41      	adds	r1, r0, #1
 801f912:	d1c7      	bne.n	801f8a4 <__sflush_r+0x34>
 801f914:	682b      	ldr	r3, [r5, #0]
 801f916:	2b00      	cmp	r3, #0
 801f918:	d0c4      	beq.n	801f8a4 <__sflush_r+0x34>
 801f91a:	2b1d      	cmp	r3, #29
 801f91c:	d001      	beq.n	801f922 <__sflush_r+0xb2>
 801f91e:	2b16      	cmp	r3, #22
 801f920:	d101      	bne.n	801f926 <__sflush_r+0xb6>
 801f922:	602f      	str	r7, [r5, #0]
 801f924:	e7b1      	b.n	801f88a <__sflush_r+0x1a>
 801f926:	89a3      	ldrh	r3, [r4, #12]
 801f928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f92c:	81a3      	strh	r3, [r4, #12]
 801f92e:	e7ad      	b.n	801f88c <__sflush_r+0x1c>
 801f930:	690f      	ldr	r7, [r1, #16]
 801f932:	2f00      	cmp	r7, #0
 801f934:	d0a9      	beq.n	801f88a <__sflush_r+0x1a>
 801f936:	0793      	lsls	r3, r2, #30
 801f938:	680e      	ldr	r6, [r1, #0]
 801f93a:	bf08      	it	eq
 801f93c:	694b      	ldreq	r3, [r1, #20]
 801f93e:	600f      	str	r7, [r1, #0]
 801f940:	bf18      	it	ne
 801f942:	2300      	movne	r3, #0
 801f944:	eba6 0807 	sub.w	r8, r6, r7
 801f948:	608b      	str	r3, [r1, #8]
 801f94a:	f1b8 0f00 	cmp.w	r8, #0
 801f94e:	dd9c      	ble.n	801f88a <__sflush_r+0x1a>
 801f950:	6a21      	ldr	r1, [r4, #32]
 801f952:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801f954:	4643      	mov	r3, r8
 801f956:	463a      	mov	r2, r7
 801f958:	4628      	mov	r0, r5
 801f95a:	47b0      	blx	r6
 801f95c:	2800      	cmp	r0, #0
 801f95e:	dc06      	bgt.n	801f96e <__sflush_r+0xfe>
 801f960:	89a3      	ldrh	r3, [r4, #12]
 801f962:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f966:	81a3      	strh	r3, [r4, #12]
 801f968:	f04f 30ff 	mov.w	r0, #4294967295
 801f96c:	e78e      	b.n	801f88c <__sflush_r+0x1c>
 801f96e:	4407      	add	r7, r0
 801f970:	eba8 0800 	sub.w	r8, r8, r0
 801f974:	e7e9      	b.n	801f94a <__sflush_r+0xda>
 801f976:	bf00      	nop
 801f978:	20400001 	.word	0x20400001

0801f97c <_fflush_r>:
 801f97c:	b538      	push	{r3, r4, r5, lr}
 801f97e:	690b      	ldr	r3, [r1, #16]
 801f980:	4605      	mov	r5, r0
 801f982:	460c      	mov	r4, r1
 801f984:	b913      	cbnz	r3, 801f98c <_fflush_r+0x10>
 801f986:	2500      	movs	r5, #0
 801f988:	4628      	mov	r0, r5
 801f98a:	bd38      	pop	{r3, r4, r5, pc}
 801f98c:	b118      	cbz	r0, 801f996 <_fflush_r+0x1a>
 801f98e:	6983      	ldr	r3, [r0, #24]
 801f990:	b90b      	cbnz	r3, 801f996 <_fflush_r+0x1a>
 801f992:	f7fe f89f 	bl	801dad4 <__sinit>
 801f996:	4b14      	ldr	r3, [pc, #80]	; (801f9e8 <_fflush_r+0x6c>)
 801f998:	429c      	cmp	r4, r3
 801f99a:	d11b      	bne.n	801f9d4 <_fflush_r+0x58>
 801f99c:	686c      	ldr	r4, [r5, #4]
 801f99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f9a2:	2b00      	cmp	r3, #0
 801f9a4:	d0ef      	beq.n	801f986 <_fflush_r+0xa>
 801f9a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801f9a8:	07d0      	lsls	r0, r2, #31
 801f9aa:	d404      	bmi.n	801f9b6 <_fflush_r+0x3a>
 801f9ac:	0599      	lsls	r1, r3, #22
 801f9ae:	d402      	bmi.n	801f9b6 <_fflush_r+0x3a>
 801f9b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f9b2:	f7fe f952 	bl	801dc5a <__retarget_lock_acquire_recursive>
 801f9b6:	4628      	mov	r0, r5
 801f9b8:	4621      	mov	r1, r4
 801f9ba:	f7ff ff59 	bl	801f870 <__sflush_r>
 801f9be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f9c0:	07da      	lsls	r2, r3, #31
 801f9c2:	4605      	mov	r5, r0
 801f9c4:	d4e0      	bmi.n	801f988 <_fflush_r+0xc>
 801f9c6:	89a3      	ldrh	r3, [r4, #12]
 801f9c8:	059b      	lsls	r3, r3, #22
 801f9ca:	d4dd      	bmi.n	801f988 <_fflush_r+0xc>
 801f9cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f9ce:	f7fe f945 	bl	801dc5c <__retarget_lock_release_recursive>
 801f9d2:	e7d9      	b.n	801f988 <_fflush_r+0xc>
 801f9d4:	4b05      	ldr	r3, [pc, #20]	; (801f9ec <_fflush_r+0x70>)
 801f9d6:	429c      	cmp	r4, r3
 801f9d8:	d101      	bne.n	801f9de <_fflush_r+0x62>
 801f9da:	68ac      	ldr	r4, [r5, #8]
 801f9dc:	e7df      	b.n	801f99e <_fflush_r+0x22>
 801f9de:	4b04      	ldr	r3, [pc, #16]	; (801f9f0 <_fflush_r+0x74>)
 801f9e0:	429c      	cmp	r4, r3
 801f9e2:	bf08      	it	eq
 801f9e4:	68ec      	ldreq	r4, [r5, #12]
 801f9e6:	e7da      	b.n	801f99e <_fflush_r+0x22>
 801f9e8:	08024a0c 	.word	0x08024a0c
 801f9ec:	08024a2c 	.word	0x08024a2c
 801f9f0:	080249ec 	.word	0x080249ec

0801f9f4 <fiprintf>:
 801f9f4:	b40e      	push	{r1, r2, r3}
 801f9f6:	b503      	push	{r0, r1, lr}
 801f9f8:	4601      	mov	r1, r0
 801f9fa:	ab03      	add	r3, sp, #12
 801f9fc:	4805      	ldr	r0, [pc, #20]	; (801fa14 <fiprintf+0x20>)
 801f9fe:	f853 2b04 	ldr.w	r2, [r3], #4
 801fa02:	6800      	ldr	r0, [r0, #0]
 801fa04:	9301      	str	r3, [sp, #4]
 801fa06:	f000 fd61 	bl	80204cc <_vfiprintf_r>
 801fa0a:	b002      	add	sp, #8
 801fa0c:	f85d eb04 	ldr.w	lr, [sp], #4
 801fa10:	b003      	add	sp, #12
 801fa12:	4770      	bx	lr
 801fa14:	20000328 	.word	0x20000328

0801fa18 <_localeconv_r>:
 801fa18:	4800      	ldr	r0, [pc, #0]	; (801fa1c <_localeconv_r+0x4>)
 801fa1a:	4770      	bx	lr
 801fa1c:	2000047c 	.word	0x2000047c

0801fa20 <_lseek_r>:
 801fa20:	b538      	push	{r3, r4, r5, lr}
 801fa22:	4d07      	ldr	r5, [pc, #28]	; (801fa40 <_lseek_r+0x20>)
 801fa24:	4604      	mov	r4, r0
 801fa26:	4608      	mov	r0, r1
 801fa28:	4611      	mov	r1, r2
 801fa2a:	2200      	movs	r2, #0
 801fa2c:	602a      	str	r2, [r5, #0]
 801fa2e:	461a      	mov	r2, r3
 801fa30:	f7e4 fd0e 	bl	8004450 <_lseek>
 801fa34:	1c43      	adds	r3, r0, #1
 801fa36:	d102      	bne.n	801fa3e <_lseek_r+0x1e>
 801fa38:	682b      	ldr	r3, [r5, #0]
 801fa3a:	b103      	cbz	r3, 801fa3e <_lseek_r+0x1e>
 801fa3c:	6023      	str	r3, [r4, #0]
 801fa3e:	bd38      	pop	{r3, r4, r5, pc}
 801fa40:	2007928c 	.word	0x2007928c

0801fa44 <__malloc_lock>:
 801fa44:	4801      	ldr	r0, [pc, #4]	; (801fa4c <__malloc_lock+0x8>)
 801fa46:	f7fe b908 	b.w	801dc5a <__retarget_lock_acquire_recursive>
 801fa4a:	bf00      	nop
 801fa4c:	20079280 	.word	0x20079280

0801fa50 <__malloc_unlock>:
 801fa50:	4801      	ldr	r0, [pc, #4]	; (801fa58 <__malloc_unlock+0x8>)
 801fa52:	f7fe b903 	b.w	801dc5c <__retarget_lock_release_recursive>
 801fa56:	bf00      	nop
 801fa58:	20079280 	.word	0x20079280

0801fa5c <_Balloc>:
 801fa5c:	b570      	push	{r4, r5, r6, lr}
 801fa5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801fa60:	4604      	mov	r4, r0
 801fa62:	460d      	mov	r5, r1
 801fa64:	b976      	cbnz	r6, 801fa84 <_Balloc+0x28>
 801fa66:	2010      	movs	r0, #16
 801fa68:	f7fe f8fa 	bl	801dc60 <malloc>
 801fa6c:	4602      	mov	r2, r0
 801fa6e:	6260      	str	r0, [r4, #36]	; 0x24
 801fa70:	b920      	cbnz	r0, 801fa7c <_Balloc+0x20>
 801fa72:	4b18      	ldr	r3, [pc, #96]	; (801fad4 <_Balloc+0x78>)
 801fa74:	4818      	ldr	r0, [pc, #96]	; (801fad8 <_Balloc+0x7c>)
 801fa76:	2166      	movs	r1, #102	; 0x66
 801fa78:	f7ff f8cc 	bl	801ec14 <__assert_func>
 801fa7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fa80:	6006      	str	r6, [r0, #0]
 801fa82:	60c6      	str	r6, [r0, #12]
 801fa84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801fa86:	68f3      	ldr	r3, [r6, #12]
 801fa88:	b183      	cbz	r3, 801faac <_Balloc+0x50>
 801fa8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fa8c:	68db      	ldr	r3, [r3, #12]
 801fa8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801fa92:	b9b8      	cbnz	r0, 801fac4 <_Balloc+0x68>
 801fa94:	2101      	movs	r1, #1
 801fa96:	fa01 f605 	lsl.w	r6, r1, r5
 801fa9a:	1d72      	adds	r2, r6, #5
 801fa9c:	0092      	lsls	r2, r2, #2
 801fa9e:	4620      	mov	r0, r4
 801faa0:	f7fe f92e 	bl	801dd00 <_calloc_r>
 801faa4:	b160      	cbz	r0, 801fac0 <_Balloc+0x64>
 801faa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801faaa:	e00e      	b.n	801faca <_Balloc+0x6e>
 801faac:	2221      	movs	r2, #33	; 0x21
 801faae:	2104      	movs	r1, #4
 801fab0:	4620      	mov	r0, r4
 801fab2:	f7fe f925 	bl	801dd00 <_calloc_r>
 801fab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fab8:	60f0      	str	r0, [r6, #12]
 801faba:	68db      	ldr	r3, [r3, #12]
 801fabc:	2b00      	cmp	r3, #0
 801fabe:	d1e4      	bne.n	801fa8a <_Balloc+0x2e>
 801fac0:	2000      	movs	r0, #0
 801fac2:	bd70      	pop	{r4, r5, r6, pc}
 801fac4:	6802      	ldr	r2, [r0, #0]
 801fac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801faca:	2300      	movs	r3, #0
 801facc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801fad0:	e7f7      	b.n	801fac2 <_Balloc+0x66>
 801fad2:	bf00      	nop
 801fad4:	08024a84 	.word	0x08024a84
 801fad8:	08024bab 	.word	0x08024bab

0801fadc <_Bfree>:
 801fadc:	b570      	push	{r4, r5, r6, lr}
 801fade:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801fae0:	4605      	mov	r5, r0
 801fae2:	460c      	mov	r4, r1
 801fae4:	b976      	cbnz	r6, 801fb04 <_Bfree+0x28>
 801fae6:	2010      	movs	r0, #16
 801fae8:	f7fe f8ba 	bl	801dc60 <malloc>
 801faec:	4602      	mov	r2, r0
 801faee:	6268      	str	r0, [r5, #36]	; 0x24
 801faf0:	b920      	cbnz	r0, 801fafc <_Bfree+0x20>
 801faf2:	4b09      	ldr	r3, [pc, #36]	; (801fb18 <_Bfree+0x3c>)
 801faf4:	4809      	ldr	r0, [pc, #36]	; (801fb1c <_Bfree+0x40>)
 801faf6:	218a      	movs	r1, #138	; 0x8a
 801faf8:	f7ff f88c 	bl	801ec14 <__assert_func>
 801fafc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fb00:	6006      	str	r6, [r0, #0]
 801fb02:	60c6      	str	r6, [r0, #12]
 801fb04:	b13c      	cbz	r4, 801fb16 <_Bfree+0x3a>
 801fb06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801fb08:	6862      	ldr	r2, [r4, #4]
 801fb0a:	68db      	ldr	r3, [r3, #12]
 801fb0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801fb10:	6021      	str	r1, [r4, #0]
 801fb12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801fb16:	bd70      	pop	{r4, r5, r6, pc}
 801fb18:	08024a84 	.word	0x08024a84
 801fb1c:	08024bab 	.word	0x08024bab

0801fb20 <__multadd>:
 801fb20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fb24:	690d      	ldr	r5, [r1, #16]
 801fb26:	4607      	mov	r7, r0
 801fb28:	460c      	mov	r4, r1
 801fb2a:	461e      	mov	r6, r3
 801fb2c:	f101 0c14 	add.w	ip, r1, #20
 801fb30:	2000      	movs	r0, #0
 801fb32:	f8dc 3000 	ldr.w	r3, [ip]
 801fb36:	b299      	uxth	r1, r3
 801fb38:	fb02 6101 	mla	r1, r2, r1, r6
 801fb3c:	0c1e      	lsrs	r6, r3, #16
 801fb3e:	0c0b      	lsrs	r3, r1, #16
 801fb40:	fb02 3306 	mla	r3, r2, r6, r3
 801fb44:	b289      	uxth	r1, r1
 801fb46:	3001      	adds	r0, #1
 801fb48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801fb4c:	4285      	cmp	r5, r0
 801fb4e:	f84c 1b04 	str.w	r1, [ip], #4
 801fb52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801fb56:	dcec      	bgt.n	801fb32 <__multadd+0x12>
 801fb58:	b30e      	cbz	r6, 801fb9e <__multadd+0x7e>
 801fb5a:	68a3      	ldr	r3, [r4, #8]
 801fb5c:	42ab      	cmp	r3, r5
 801fb5e:	dc19      	bgt.n	801fb94 <__multadd+0x74>
 801fb60:	6861      	ldr	r1, [r4, #4]
 801fb62:	4638      	mov	r0, r7
 801fb64:	3101      	adds	r1, #1
 801fb66:	f7ff ff79 	bl	801fa5c <_Balloc>
 801fb6a:	4680      	mov	r8, r0
 801fb6c:	b928      	cbnz	r0, 801fb7a <__multadd+0x5a>
 801fb6e:	4602      	mov	r2, r0
 801fb70:	4b0c      	ldr	r3, [pc, #48]	; (801fba4 <__multadd+0x84>)
 801fb72:	480d      	ldr	r0, [pc, #52]	; (801fba8 <__multadd+0x88>)
 801fb74:	21b5      	movs	r1, #181	; 0xb5
 801fb76:	f7ff f84d 	bl	801ec14 <__assert_func>
 801fb7a:	6922      	ldr	r2, [r4, #16]
 801fb7c:	3202      	adds	r2, #2
 801fb7e:	f104 010c 	add.w	r1, r4, #12
 801fb82:	0092      	lsls	r2, r2, #2
 801fb84:	300c      	adds	r0, #12
 801fb86:	f7fe f88b 	bl	801dca0 <memcpy>
 801fb8a:	4621      	mov	r1, r4
 801fb8c:	4638      	mov	r0, r7
 801fb8e:	f7ff ffa5 	bl	801fadc <_Bfree>
 801fb92:	4644      	mov	r4, r8
 801fb94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801fb98:	3501      	adds	r5, #1
 801fb9a:	615e      	str	r6, [r3, #20]
 801fb9c:	6125      	str	r5, [r4, #16]
 801fb9e:	4620      	mov	r0, r4
 801fba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fba4:	08024b9a 	.word	0x08024b9a
 801fba8:	08024bab 	.word	0x08024bab

0801fbac <__hi0bits>:
 801fbac:	0c03      	lsrs	r3, r0, #16
 801fbae:	041b      	lsls	r3, r3, #16
 801fbb0:	b9d3      	cbnz	r3, 801fbe8 <__hi0bits+0x3c>
 801fbb2:	0400      	lsls	r0, r0, #16
 801fbb4:	2310      	movs	r3, #16
 801fbb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801fbba:	bf04      	itt	eq
 801fbbc:	0200      	lsleq	r0, r0, #8
 801fbbe:	3308      	addeq	r3, #8
 801fbc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801fbc4:	bf04      	itt	eq
 801fbc6:	0100      	lsleq	r0, r0, #4
 801fbc8:	3304      	addeq	r3, #4
 801fbca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801fbce:	bf04      	itt	eq
 801fbd0:	0080      	lsleq	r0, r0, #2
 801fbd2:	3302      	addeq	r3, #2
 801fbd4:	2800      	cmp	r0, #0
 801fbd6:	db05      	blt.n	801fbe4 <__hi0bits+0x38>
 801fbd8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801fbdc:	f103 0301 	add.w	r3, r3, #1
 801fbe0:	bf08      	it	eq
 801fbe2:	2320      	moveq	r3, #32
 801fbe4:	4618      	mov	r0, r3
 801fbe6:	4770      	bx	lr
 801fbe8:	2300      	movs	r3, #0
 801fbea:	e7e4      	b.n	801fbb6 <__hi0bits+0xa>

0801fbec <__lo0bits>:
 801fbec:	6803      	ldr	r3, [r0, #0]
 801fbee:	f013 0207 	ands.w	r2, r3, #7
 801fbf2:	4601      	mov	r1, r0
 801fbf4:	d00b      	beq.n	801fc0e <__lo0bits+0x22>
 801fbf6:	07da      	lsls	r2, r3, #31
 801fbf8:	d423      	bmi.n	801fc42 <__lo0bits+0x56>
 801fbfa:	0798      	lsls	r0, r3, #30
 801fbfc:	bf49      	itett	mi
 801fbfe:	085b      	lsrmi	r3, r3, #1
 801fc00:	089b      	lsrpl	r3, r3, #2
 801fc02:	2001      	movmi	r0, #1
 801fc04:	600b      	strmi	r3, [r1, #0]
 801fc06:	bf5c      	itt	pl
 801fc08:	600b      	strpl	r3, [r1, #0]
 801fc0a:	2002      	movpl	r0, #2
 801fc0c:	4770      	bx	lr
 801fc0e:	b298      	uxth	r0, r3
 801fc10:	b9a8      	cbnz	r0, 801fc3e <__lo0bits+0x52>
 801fc12:	0c1b      	lsrs	r3, r3, #16
 801fc14:	2010      	movs	r0, #16
 801fc16:	b2da      	uxtb	r2, r3
 801fc18:	b90a      	cbnz	r2, 801fc1e <__lo0bits+0x32>
 801fc1a:	3008      	adds	r0, #8
 801fc1c:	0a1b      	lsrs	r3, r3, #8
 801fc1e:	071a      	lsls	r2, r3, #28
 801fc20:	bf04      	itt	eq
 801fc22:	091b      	lsreq	r3, r3, #4
 801fc24:	3004      	addeq	r0, #4
 801fc26:	079a      	lsls	r2, r3, #30
 801fc28:	bf04      	itt	eq
 801fc2a:	089b      	lsreq	r3, r3, #2
 801fc2c:	3002      	addeq	r0, #2
 801fc2e:	07da      	lsls	r2, r3, #31
 801fc30:	d403      	bmi.n	801fc3a <__lo0bits+0x4e>
 801fc32:	085b      	lsrs	r3, r3, #1
 801fc34:	f100 0001 	add.w	r0, r0, #1
 801fc38:	d005      	beq.n	801fc46 <__lo0bits+0x5a>
 801fc3a:	600b      	str	r3, [r1, #0]
 801fc3c:	4770      	bx	lr
 801fc3e:	4610      	mov	r0, r2
 801fc40:	e7e9      	b.n	801fc16 <__lo0bits+0x2a>
 801fc42:	2000      	movs	r0, #0
 801fc44:	4770      	bx	lr
 801fc46:	2020      	movs	r0, #32
 801fc48:	4770      	bx	lr
	...

0801fc4c <__i2b>:
 801fc4c:	b510      	push	{r4, lr}
 801fc4e:	460c      	mov	r4, r1
 801fc50:	2101      	movs	r1, #1
 801fc52:	f7ff ff03 	bl	801fa5c <_Balloc>
 801fc56:	4602      	mov	r2, r0
 801fc58:	b928      	cbnz	r0, 801fc66 <__i2b+0x1a>
 801fc5a:	4b05      	ldr	r3, [pc, #20]	; (801fc70 <__i2b+0x24>)
 801fc5c:	4805      	ldr	r0, [pc, #20]	; (801fc74 <__i2b+0x28>)
 801fc5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801fc62:	f7fe ffd7 	bl	801ec14 <__assert_func>
 801fc66:	2301      	movs	r3, #1
 801fc68:	6144      	str	r4, [r0, #20]
 801fc6a:	6103      	str	r3, [r0, #16]
 801fc6c:	bd10      	pop	{r4, pc}
 801fc6e:	bf00      	nop
 801fc70:	08024b9a 	.word	0x08024b9a
 801fc74:	08024bab 	.word	0x08024bab

0801fc78 <__multiply>:
 801fc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc7c:	4691      	mov	r9, r2
 801fc7e:	690a      	ldr	r2, [r1, #16]
 801fc80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801fc84:	429a      	cmp	r2, r3
 801fc86:	bfb8      	it	lt
 801fc88:	460b      	movlt	r3, r1
 801fc8a:	460c      	mov	r4, r1
 801fc8c:	bfbc      	itt	lt
 801fc8e:	464c      	movlt	r4, r9
 801fc90:	4699      	movlt	r9, r3
 801fc92:	6927      	ldr	r7, [r4, #16]
 801fc94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801fc98:	68a3      	ldr	r3, [r4, #8]
 801fc9a:	6861      	ldr	r1, [r4, #4]
 801fc9c:	eb07 060a 	add.w	r6, r7, sl
 801fca0:	42b3      	cmp	r3, r6
 801fca2:	b085      	sub	sp, #20
 801fca4:	bfb8      	it	lt
 801fca6:	3101      	addlt	r1, #1
 801fca8:	f7ff fed8 	bl	801fa5c <_Balloc>
 801fcac:	b930      	cbnz	r0, 801fcbc <__multiply+0x44>
 801fcae:	4602      	mov	r2, r0
 801fcb0:	4b44      	ldr	r3, [pc, #272]	; (801fdc4 <__multiply+0x14c>)
 801fcb2:	4845      	ldr	r0, [pc, #276]	; (801fdc8 <__multiply+0x150>)
 801fcb4:	f240 115d 	movw	r1, #349	; 0x15d
 801fcb8:	f7fe ffac 	bl	801ec14 <__assert_func>
 801fcbc:	f100 0514 	add.w	r5, r0, #20
 801fcc0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801fcc4:	462b      	mov	r3, r5
 801fcc6:	2200      	movs	r2, #0
 801fcc8:	4543      	cmp	r3, r8
 801fcca:	d321      	bcc.n	801fd10 <__multiply+0x98>
 801fccc:	f104 0314 	add.w	r3, r4, #20
 801fcd0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801fcd4:	f109 0314 	add.w	r3, r9, #20
 801fcd8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801fcdc:	9202      	str	r2, [sp, #8]
 801fcde:	1b3a      	subs	r2, r7, r4
 801fce0:	3a15      	subs	r2, #21
 801fce2:	f022 0203 	bic.w	r2, r2, #3
 801fce6:	3204      	adds	r2, #4
 801fce8:	f104 0115 	add.w	r1, r4, #21
 801fcec:	428f      	cmp	r7, r1
 801fcee:	bf38      	it	cc
 801fcf0:	2204      	movcc	r2, #4
 801fcf2:	9201      	str	r2, [sp, #4]
 801fcf4:	9a02      	ldr	r2, [sp, #8]
 801fcf6:	9303      	str	r3, [sp, #12]
 801fcf8:	429a      	cmp	r2, r3
 801fcfa:	d80c      	bhi.n	801fd16 <__multiply+0x9e>
 801fcfc:	2e00      	cmp	r6, #0
 801fcfe:	dd03      	ble.n	801fd08 <__multiply+0x90>
 801fd00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801fd04:	2b00      	cmp	r3, #0
 801fd06:	d05a      	beq.n	801fdbe <__multiply+0x146>
 801fd08:	6106      	str	r6, [r0, #16]
 801fd0a:	b005      	add	sp, #20
 801fd0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fd10:	f843 2b04 	str.w	r2, [r3], #4
 801fd14:	e7d8      	b.n	801fcc8 <__multiply+0x50>
 801fd16:	f8b3 a000 	ldrh.w	sl, [r3]
 801fd1a:	f1ba 0f00 	cmp.w	sl, #0
 801fd1e:	d024      	beq.n	801fd6a <__multiply+0xf2>
 801fd20:	f104 0e14 	add.w	lr, r4, #20
 801fd24:	46a9      	mov	r9, r5
 801fd26:	f04f 0c00 	mov.w	ip, #0
 801fd2a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801fd2e:	f8d9 1000 	ldr.w	r1, [r9]
 801fd32:	fa1f fb82 	uxth.w	fp, r2
 801fd36:	b289      	uxth	r1, r1
 801fd38:	fb0a 110b 	mla	r1, sl, fp, r1
 801fd3c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801fd40:	f8d9 2000 	ldr.w	r2, [r9]
 801fd44:	4461      	add	r1, ip
 801fd46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801fd4a:	fb0a c20b 	mla	r2, sl, fp, ip
 801fd4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801fd52:	b289      	uxth	r1, r1
 801fd54:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801fd58:	4577      	cmp	r7, lr
 801fd5a:	f849 1b04 	str.w	r1, [r9], #4
 801fd5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801fd62:	d8e2      	bhi.n	801fd2a <__multiply+0xb2>
 801fd64:	9a01      	ldr	r2, [sp, #4]
 801fd66:	f845 c002 	str.w	ip, [r5, r2]
 801fd6a:	9a03      	ldr	r2, [sp, #12]
 801fd6c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801fd70:	3304      	adds	r3, #4
 801fd72:	f1b9 0f00 	cmp.w	r9, #0
 801fd76:	d020      	beq.n	801fdba <__multiply+0x142>
 801fd78:	6829      	ldr	r1, [r5, #0]
 801fd7a:	f104 0c14 	add.w	ip, r4, #20
 801fd7e:	46ae      	mov	lr, r5
 801fd80:	f04f 0a00 	mov.w	sl, #0
 801fd84:	f8bc b000 	ldrh.w	fp, [ip]
 801fd88:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801fd8c:	fb09 220b 	mla	r2, r9, fp, r2
 801fd90:	4492      	add	sl, r2
 801fd92:	b289      	uxth	r1, r1
 801fd94:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801fd98:	f84e 1b04 	str.w	r1, [lr], #4
 801fd9c:	f85c 2b04 	ldr.w	r2, [ip], #4
 801fda0:	f8be 1000 	ldrh.w	r1, [lr]
 801fda4:	0c12      	lsrs	r2, r2, #16
 801fda6:	fb09 1102 	mla	r1, r9, r2, r1
 801fdaa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801fdae:	4567      	cmp	r7, ip
 801fdb0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801fdb4:	d8e6      	bhi.n	801fd84 <__multiply+0x10c>
 801fdb6:	9a01      	ldr	r2, [sp, #4]
 801fdb8:	50a9      	str	r1, [r5, r2]
 801fdba:	3504      	adds	r5, #4
 801fdbc:	e79a      	b.n	801fcf4 <__multiply+0x7c>
 801fdbe:	3e01      	subs	r6, #1
 801fdc0:	e79c      	b.n	801fcfc <__multiply+0x84>
 801fdc2:	bf00      	nop
 801fdc4:	08024b9a 	.word	0x08024b9a
 801fdc8:	08024bab 	.word	0x08024bab

0801fdcc <__pow5mult>:
 801fdcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fdd0:	4615      	mov	r5, r2
 801fdd2:	f012 0203 	ands.w	r2, r2, #3
 801fdd6:	4606      	mov	r6, r0
 801fdd8:	460f      	mov	r7, r1
 801fdda:	d007      	beq.n	801fdec <__pow5mult+0x20>
 801fddc:	4c25      	ldr	r4, [pc, #148]	; (801fe74 <__pow5mult+0xa8>)
 801fdde:	3a01      	subs	r2, #1
 801fde0:	2300      	movs	r3, #0
 801fde2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801fde6:	f7ff fe9b 	bl	801fb20 <__multadd>
 801fdea:	4607      	mov	r7, r0
 801fdec:	10ad      	asrs	r5, r5, #2
 801fdee:	d03d      	beq.n	801fe6c <__pow5mult+0xa0>
 801fdf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801fdf2:	b97c      	cbnz	r4, 801fe14 <__pow5mult+0x48>
 801fdf4:	2010      	movs	r0, #16
 801fdf6:	f7fd ff33 	bl	801dc60 <malloc>
 801fdfa:	4602      	mov	r2, r0
 801fdfc:	6270      	str	r0, [r6, #36]	; 0x24
 801fdfe:	b928      	cbnz	r0, 801fe0c <__pow5mult+0x40>
 801fe00:	4b1d      	ldr	r3, [pc, #116]	; (801fe78 <__pow5mult+0xac>)
 801fe02:	481e      	ldr	r0, [pc, #120]	; (801fe7c <__pow5mult+0xb0>)
 801fe04:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801fe08:	f7fe ff04 	bl	801ec14 <__assert_func>
 801fe0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801fe10:	6004      	str	r4, [r0, #0]
 801fe12:	60c4      	str	r4, [r0, #12]
 801fe14:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801fe18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801fe1c:	b94c      	cbnz	r4, 801fe32 <__pow5mult+0x66>
 801fe1e:	f240 2171 	movw	r1, #625	; 0x271
 801fe22:	4630      	mov	r0, r6
 801fe24:	f7ff ff12 	bl	801fc4c <__i2b>
 801fe28:	2300      	movs	r3, #0
 801fe2a:	f8c8 0008 	str.w	r0, [r8, #8]
 801fe2e:	4604      	mov	r4, r0
 801fe30:	6003      	str	r3, [r0, #0]
 801fe32:	f04f 0900 	mov.w	r9, #0
 801fe36:	07eb      	lsls	r3, r5, #31
 801fe38:	d50a      	bpl.n	801fe50 <__pow5mult+0x84>
 801fe3a:	4639      	mov	r1, r7
 801fe3c:	4622      	mov	r2, r4
 801fe3e:	4630      	mov	r0, r6
 801fe40:	f7ff ff1a 	bl	801fc78 <__multiply>
 801fe44:	4639      	mov	r1, r7
 801fe46:	4680      	mov	r8, r0
 801fe48:	4630      	mov	r0, r6
 801fe4a:	f7ff fe47 	bl	801fadc <_Bfree>
 801fe4e:	4647      	mov	r7, r8
 801fe50:	106d      	asrs	r5, r5, #1
 801fe52:	d00b      	beq.n	801fe6c <__pow5mult+0xa0>
 801fe54:	6820      	ldr	r0, [r4, #0]
 801fe56:	b938      	cbnz	r0, 801fe68 <__pow5mult+0x9c>
 801fe58:	4622      	mov	r2, r4
 801fe5a:	4621      	mov	r1, r4
 801fe5c:	4630      	mov	r0, r6
 801fe5e:	f7ff ff0b 	bl	801fc78 <__multiply>
 801fe62:	6020      	str	r0, [r4, #0]
 801fe64:	f8c0 9000 	str.w	r9, [r0]
 801fe68:	4604      	mov	r4, r0
 801fe6a:	e7e4      	b.n	801fe36 <__pow5mult+0x6a>
 801fe6c:	4638      	mov	r0, r7
 801fe6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fe72:	bf00      	nop
 801fe74:	08024cf8 	.word	0x08024cf8
 801fe78:	08024a84 	.word	0x08024a84
 801fe7c:	08024bab 	.word	0x08024bab

0801fe80 <__lshift>:
 801fe80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fe84:	460c      	mov	r4, r1
 801fe86:	6849      	ldr	r1, [r1, #4]
 801fe88:	6923      	ldr	r3, [r4, #16]
 801fe8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801fe8e:	68a3      	ldr	r3, [r4, #8]
 801fe90:	4607      	mov	r7, r0
 801fe92:	4691      	mov	r9, r2
 801fe94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801fe98:	f108 0601 	add.w	r6, r8, #1
 801fe9c:	42b3      	cmp	r3, r6
 801fe9e:	db0b      	blt.n	801feb8 <__lshift+0x38>
 801fea0:	4638      	mov	r0, r7
 801fea2:	f7ff fddb 	bl	801fa5c <_Balloc>
 801fea6:	4605      	mov	r5, r0
 801fea8:	b948      	cbnz	r0, 801febe <__lshift+0x3e>
 801feaa:	4602      	mov	r2, r0
 801feac:	4b2a      	ldr	r3, [pc, #168]	; (801ff58 <__lshift+0xd8>)
 801feae:	482b      	ldr	r0, [pc, #172]	; (801ff5c <__lshift+0xdc>)
 801feb0:	f240 11d9 	movw	r1, #473	; 0x1d9
 801feb4:	f7fe feae 	bl	801ec14 <__assert_func>
 801feb8:	3101      	adds	r1, #1
 801feba:	005b      	lsls	r3, r3, #1
 801febc:	e7ee      	b.n	801fe9c <__lshift+0x1c>
 801febe:	2300      	movs	r3, #0
 801fec0:	f100 0114 	add.w	r1, r0, #20
 801fec4:	f100 0210 	add.w	r2, r0, #16
 801fec8:	4618      	mov	r0, r3
 801feca:	4553      	cmp	r3, sl
 801fecc:	db37      	blt.n	801ff3e <__lshift+0xbe>
 801fece:	6920      	ldr	r0, [r4, #16]
 801fed0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801fed4:	f104 0314 	add.w	r3, r4, #20
 801fed8:	f019 091f 	ands.w	r9, r9, #31
 801fedc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801fee0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801fee4:	d02f      	beq.n	801ff46 <__lshift+0xc6>
 801fee6:	f1c9 0e20 	rsb	lr, r9, #32
 801feea:	468a      	mov	sl, r1
 801feec:	f04f 0c00 	mov.w	ip, #0
 801fef0:	681a      	ldr	r2, [r3, #0]
 801fef2:	fa02 f209 	lsl.w	r2, r2, r9
 801fef6:	ea42 020c 	orr.w	r2, r2, ip
 801fefa:	f84a 2b04 	str.w	r2, [sl], #4
 801fefe:	f853 2b04 	ldr.w	r2, [r3], #4
 801ff02:	4298      	cmp	r0, r3
 801ff04:	fa22 fc0e 	lsr.w	ip, r2, lr
 801ff08:	d8f2      	bhi.n	801fef0 <__lshift+0x70>
 801ff0a:	1b03      	subs	r3, r0, r4
 801ff0c:	3b15      	subs	r3, #21
 801ff0e:	f023 0303 	bic.w	r3, r3, #3
 801ff12:	3304      	adds	r3, #4
 801ff14:	f104 0215 	add.w	r2, r4, #21
 801ff18:	4290      	cmp	r0, r2
 801ff1a:	bf38      	it	cc
 801ff1c:	2304      	movcc	r3, #4
 801ff1e:	f841 c003 	str.w	ip, [r1, r3]
 801ff22:	f1bc 0f00 	cmp.w	ip, #0
 801ff26:	d001      	beq.n	801ff2c <__lshift+0xac>
 801ff28:	f108 0602 	add.w	r6, r8, #2
 801ff2c:	3e01      	subs	r6, #1
 801ff2e:	4638      	mov	r0, r7
 801ff30:	612e      	str	r6, [r5, #16]
 801ff32:	4621      	mov	r1, r4
 801ff34:	f7ff fdd2 	bl	801fadc <_Bfree>
 801ff38:	4628      	mov	r0, r5
 801ff3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff3e:	f842 0f04 	str.w	r0, [r2, #4]!
 801ff42:	3301      	adds	r3, #1
 801ff44:	e7c1      	b.n	801feca <__lshift+0x4a>
 801ff46:	3904      	subs	r1, #4
 801ff48:	f853 2b04 	ldr.w	r2, [r3], #4
 801ff4c:	f841 2f04 	str.w	r2, [r1, #4]!
 801ff50:	4298      	cmp	r0, r3
 801ff52:	d8f9      	bhi.n	801ff48 <__lshift+0xc8>
 801ff54:	e7ea      	b.n	801ff2c <__lshift+0xac>
 801ff56:	bf00      	nop
 801ff58:	08024b9a 	.word	0x08024b9a
 801ff5c:	08024bab 	.word	0x08024bab

0801ff60 <__mcmp>:
 801ff60:	b530      	push	{r4, r5, lr}
 801ff62:	6902      	ldr	r2, [r0, #16]
 801ff64:	690c      	ldr	r4, [r1, #16]
 801ff66:	1b12      	subs	r2, r2, r4
 801ff68:	d10e      	bne.n	801ff88 <__mcmp+0x28>
 801ff6a:	f100 0314 	add.w	r3, r0, #20
 801ff6e:	3114      	adds	r1, #20
 801ff70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801ff74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801ff78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801ff7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801ff80:	42a5      	cmp	r5, r4
 801ff82:	d003      	beq.n	801ff8c <__mcmp+0x2c>
 801ff84:	d305      	bcc.n	801ff92 <__mcmp+0x32>
 801ff86:	2201      	movs	r2, #1
 801ff88:	4610      	mov	r0, r2
 801ff8a:	bd30      	pop	{r4, r5, pc}
 801ff8c:	4283      	cmp	r3, r0
 801ff8e:	d3f3      	bcc.n	801ff78 <__mcmp+0x18>
 801ff90:	e7fa      	b.n	801ff88 <__mcmp+0x28>
 801ff92:	f04f 32ff 	mov.w	r2, #4294967295
 801ff96:	e7f7      	b.n	801ff88 <__mcmp+0x28>

0801ff98 <__mdiff>:
 801ff98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff9c:	460c      	mov	r4, r1
 801ff9e:	4606      	mov	r6, r0
 801ffa0:	4611      	mov	r1, r2
 801ffa2:	4620      	mov	r0, r4
 801ffa4:	4690      	mov	r8, r2
 801ffa6:	f7ff ffdb 	bl	801ff60 <__mcmp>
 801ffaa:	1e05      	subs	r5, r0, #0
 801ffac:	d110      	bne.n	801ffd0 <__mdiff+0x38>
 801ffae:	4629      	mov	r1, r5
 801ffb0:	4630      	mov	r0, r6
 801ffb2:	f7ff fd53 	bl	801fa5c <_Balloc>
 801ffb6:	b930      	cbnz	r0, 801ffc6 <__mdiff+0x2e>
 801ffb8:	4b3a      	ldr	r3, [pc, #232]	; (80200a4 <__mdiff+0x10c>)
 801ffba:	4602      	mov	r2, r0
 801ffbc:	f240 2132 	movw	r1, #562	; 0x232
 801ffc0:	4839      	ldr	r0, [pc, #228]	; (80200a8 <__mdiff+0x110>)
 801ffc2:	f7fe fe27 	bl	801ec14 <__assert_func>
 801ffc6:	2301      	movs	r3, #1
 801ffc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ffcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ffd0:	bfa4      	itt	ge
 801ffd2:	4643      	movge	r3, r8
 801ffd4:	46a0      	movge	r8, r4
 801ffd6:	4630      	mov	r0, r6
 801ffd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ffdc:	bfa6      	itte	ge
 801ffde:	461c      	movge	r4, r3
 801ffe0:	2500      	movge	r5, #0
 801ffe2:	2501      	movlt	r5, #1
 801ffe4:	f7ff fd3a 	bl	801fa5c <_Balloc>
 801ffe8:	b920      	cbnz	r0, 801fff4 <__mdiff+0x5c>
 801ffea:	4b2e      	ldr	r3, [pc, #184]	; (80200a4 <__mdiff+0x10c>)
 801ffec:	4602      	mov	r2, r0
 801ffee:	f44f 7110 	mov.w	r1, #576	; 0x240
 801fff2:	e7e5      	b.n	801ffc0 <__mdiff+0x28>
 801fff4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801fff8:	6926      	ldr	r6, [r4, #16]
 801fffa:	60c5      	str	r5, [r0, #12]
 801fffc:	f104 0914 	add.w	r9, r4, #20
 8020000:	f108 0514 	add.w	r5, r8, #20
 8020004:	f100 0e14 	add.w	lr, r0, #20
 8020008:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 802000c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8020010:	f108 0210 	add.w	r2, r8, #16
 8020014:	46f2      	mov	sl, lr
 8020016:	2100      	movs	r1, #0
 8020018:	f859 3b04 	ldr.w	r3, [r9], #4
 802001c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8020020:	fa1f f883 	uxth.w	r8, r3
 8020024:	fa11 f18b 	uxtah	r1, r1, fp
 8020028:	0c1b      	lsrs	r3, r3, #16
 802002a:	eba1 0808 	sub.w	r8, r1, r8
 802002e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8020032:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8020036:	fa1f f888 	uxth.w	r8, r8
 802003a:	1419      	asrs	r1, r3, #16
 802003c:	454e      	cmp	r6, r9
 802003e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8020042:	f84a 3b04 	str.w	r3, [sl], #4
 8020046:	d8e7      	bhi.n	8020018 <__mdiff+0x80>
 8020048:	1b33      	subs	r3, r6, r4
 802004a:	3b15      	subs	r3, #21
 802004c:	f023 0303 	bic.w	r3, r3, #3
 8020050:	3304      	adds	r3, #4
 8020052:	3415      	adds	r4, #21
 8020054:	42a6      	cmp	r6, r4
 8020056:	bf38      	it	cc
 8020058:	2304      	movcc	r3, #4
 802005a:	441d      	add	r5, r3
 802005c:	4473      	add	r3, lr
 802005e:	469e      	mov	lr, r3
 8020060:	462e      	mov	r6, r5
 8020062:	4566      	cmp	r6, ip
 8020064:	d30e      	bcc.n	8020084 <__mdiff+0xec>
 8020066:	f10c 0203 	add.w	r2, ip, #3
 802006a:	1b52      	subs	r2, r2, r5
 802006c:	f022 0203 	bic.w	r2, r2, #3
 8020070:	3d03      	subs	r5, #3
 8020072:	45ac      	cmp	ip, r5
 8020074:	bf38      	it	cc
 8020076:	2200      	movcc	r2, #0
 8020078:	441a      	add	r2, r3
 802007a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 802007e:	b17b      	cbz	r3, 80200a0 <__mdiff+0x108>
 8020080:	6107      	str	r7, [r0, #16]
 8020082:	e7a3      	b.n	801ffcc <__mdiff+0x34>
 8020084:	f856 8b04 	ldr.w	r8, [r6], #4
 8020088:	fa11 f288 	uxtah	r2, r1, r8
 802008c:	1414      	asrs	r4, r2, #16
 802008e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8020092:	b292      	uxth	r2, r2
 8020094:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8020098:	f84e 2b04 	str.w	r2, [lr], #4
 802009c:	1421      	asrs	r1, r4, #16
 802009e:	e7e0      	b.n	8020062 <__mdiff+0xca>
 80200a0:	3f01      	subs	r7, #1
 80200a2:	e7ea      	b.n	802007a <__mdiff+0xe2>
 80200a4:	08024b9a 	.word	0x08024b9a
 80200a8:	08024bab 	.word	0x08024bab

080200ac <__d2b>:
 80200ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80200b0:	4689      	mov	r9, r1
 80200b2:	2101      	movs	r1, #1
 80200b4:	ec57 6b10 	vmov	r6, r7, d0
 80200b8:	4690      	mov	r8, r2
 80200ba:	f7ff fccf 	bl	801fa5c <_Balloc>
 80200be:	4604      	mov	r4, r0
 80200c0:	b930      	cbnz	r0, 80200d0 <__d2b+0x24>
 80200c2:	4602      	mov	r2, r0
 80200c4:	4b25      	ldr	r3, [pc, #148]	; (802015c <__d2b+0xb0>)
 80200c6:	4826      	ldr	r0, [pc, #152]	; (8020160 <__d2b+0xb4>)
 80200c8:	f240 310a 	movw	r1, #778	; 0x30a
 80200cc:	f7fe fda2 	bl	801ec14 <__assert_func>
 80200d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80200d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80200d8:	bb35      	cbnz	r5, 8020128 <__d2b+0x7c>
 80200da:	2e00      	cmp	r6, #0
 80200dc:	9301      	str	r3, [sp, #4]
 80200de:	d028      	beq.n	8020132 <__d2b+0x86>
 80200e0:	4668      	mov	r0, sp
 80200e2:	9600      	str	r6, [sp, #0]
 80200e4:	f7ff fd82 	bl	801fbec <__lo0bits>
 80200e8:	9900      	ldr	r1, [sp, #0]
 80200ea:	b300      	cbz	r0, 802012e <__d2b+0x82>
 80200ec:	9a01      	ldr	r2, [sp, #4]
 80200ee:	f1c0 0320 	rsb	r3, r0, #32
 80200f2:	fa02 f303 	lsl.w	r3, r2, r3
 80200f6:	430b      	orrs	r3, r1
 80200f8:	40c2      	lsrs	r2, r0
 80200fa:	6163      	str	r3, [r4, #20]
 80200fc:	9201      	str	r2, [sp, #4]
 80200fe:	9b01      	ldr	r3, [sp, #4]
 8020100:	61a3      	str	r3, [r4, #24]
 8020102:	2b00      	cmp	r3, #0
 8020104:	bf14      	ite	ne
 8020106:	2202      	movne	r2, #2
 8020108:	2201      	moveq	r2, #1
 802010a:	6122      	str	r2, [r4, #16]
 802010c:	b1d5      	cbz	r5, 8020144 <__d2b+0x98>
 802010e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8020112:	4405      	add	r5, r0
 8020114:	f8c9 5000 	str.w	r5, [r9]
 8020118:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802011c:	f8c8 0000 	str.w	r0, [r8]
 8020120:	4620      	mov	r0, r4
 8020122:	b003      	add	sp, #12
 8020124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020128:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802012c:	e7d5      	b.n	80200da <__d2b+0x2e>
 802012e:	6161      	str	r1, [r4, #20]
 8020130:	e7e5      	b.n	80200fe <__d2b+0x52>
 8020132:	a801      	add	r0, sp, #4
 8020134:	f7ff fd5a 	bl	801fbec <__lo0bits>
 8020138:	9b01      	ldr	r3, [sp, #4]
 802013a:	6163      	str	r3, [r4, #20]
 802013c:	2201      	movs	r2, #1
 802013e:	6122      	str	r2, [r4, #16]
 8020140:	3020      	adds	r0, #32
 8020142:	e7e3      	b.n	802010c <__d2b+0x60>
 8020144:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020148:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802014c:	f8c9 0000 	str.w	r0, [r9]
 8020150:	6918      	ldr	r0, [r3, #16]
 8020152:	f7ff fd2b 	bl	801fbac <__hi0bits>
 8020156:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802015a:	e7df      	b.n	802011c <__d2b+0x70>
 802015c:	08024b9a 	.word	0x08024b9a
 8020160:	08024bab 	.word	0x08024bab

08020164 <_realloc_r>:
 8020164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020168:	4680      	mov	r8, r0
 802016a:	4614      	mov	r4, r2
 802016c:	460e      	mov	r6, r1
 802016e:	b921      	cbnz	r1, 802017a <_realloc_r+0x16>
 8020170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020174:	4611      	mov	r1, r2
 8020176:	f7fd be45 	b.w	801de04 <_malloc_r>
 802017a:	b92a      	cbnz	r2, 8020188 <_realloc_r+0x24>
 802017c:	f7fd fdd6 	bl	801dd2c <_free_r>
 8020180:	4625      	mov	r5, r4
 8020182:	4628      	mov	r0, r5
 8020184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020188:	f000 fc20 	bl	80209cc <_malloc_usable_size_r>
 802018c:	4284      	cmp	r4, r0
 802018e:	4607      	mov	r7, r0
 8020190:	d802      	bhi.n	8020198 <_realloc_r+0x34>
 8020192:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020196:	d812      	bhi.n	80201be <_realloc_r+0x5a>
 8020198:	4621      	mov	r1, r4
 802019a:	4640      	mov	r0, r8
 802019c:	f7fd fe32 	bl	801de04 <_malloc_r>
 80201a0:	4605      	mov	r5, r0
 80201a2:	2800      	cmp	r0, #0
 80201a4:	d0ed      	beq.n	8020182 <_realloc_r+0x1e>
 80201a6:	42bc      	cmp	r4, r7
 80201a8:	4622      	mov	r2, r4
 80201aa:	4631      	mov	r1, r6
 80201ac:	bf28      	it	cs
 80201ae:	463a      	movcs	r2, r7
 80201b0:	f7fd fd76 	bl	801dca0 <memcpy>
 80201b4:	4631      	mov	r1, r6
 80201b6:	4640      	mov	r0, r8
 80201b8:	f7fd fdb8 	bl	801dd2c <_free_r>
 80201bc:	e7e1      	b.n	8020182 <_realloc_r+0x1e>
 80201be:	4635      	mov	r5, r6
 80201c0:	e7df      	b.n	8020182 <_realloc_r+0x1e>

080201c2 <__ssputs_r>:
 80201c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80201c6:	688e      	ldr	r6, [r1, #8]
 80201c8:	429e      	cmp	r6, r3
 80201ca:	4682      	mov	sl, r0
 80201cc:	460c      	mov	r4, r1
 80201ce:	4690      	mov	r8, r2
 80201d0:	461f      	mov	r7, r3
 80201d2:	d838      	bhi.n	8020246 <__ssputs_r+0x84>
 80201d4:	898a      	ldrh	r2, [r1, #12]
 80201d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80201da:	d032      	beq.n	8020242 <__ssputs_r+0x80>
 80201dc:	6825      	ldr	r5, [r4, #0]
 80201de:	6909      	ldr	r1, [r1, #16]
 80201e0:	eba5 0901 	sub.w	r9, r5, r1
 80201e4:	6965      	ldr	r5, [r4, #20]
 80201e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80201ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80201ee:	3301      	adds	r3, #1
 80201f0:	444b      	add	r3, r9
 80201f2:	106d      	asrs	r5, r5, #1
 80201f4:	429d      	cmp	r5, r3
 80201f6:	bf38      	it	cc
 80201f8:	461d      	movcc	r5, r3
 80201fa:	0553      	lsls	r3, r2, #21
 80201fc:	d531      	bpl.n	8020262 <__ssputs_r+0xa0>
 80201fe:	4629      	mov	r1, r5
 8020200:	f7fd fe00 	bl	801de04 <_malloc_r>
 8020204:	4606      	mov	r6, r0
 8020206:	b950      	cbnz	r0, 802021e <__ssputs_r+0x5c>
 8020208:	230c      	movs	r3, #12
 802020a:	f8ca 3000 	str.w	r3, [sl]
 802020e:	89a3      	ldrh	r3, [r4, #12]
 8020210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020214:	81a3      	strh	r3, [r4, #12]
 8020216:	f04f 30ff 	mov.w	r0, #4294967295
 802021a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802021e:	6921      	ldr	r1, [r4, #16]
 8020220:	464a      	mov	r2, r9
 8020222:	f7fd fd3d 	bl	801dca0 <memcpy>
 8020226:	89a3      	ldrh	r3, [r4, #12]
 8020228:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802022c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020230:	81a3      	strh	r3, [r4, #12]
 8020232:	6126      	str	r6, [r4, #16]
 8020234:	6165      	str	r5, [r4, #20]
 8020236:	444e      	add	r6, r9
 8020238:	eba5 0509 	sub.w	r5, r5, r9
 802023c:	6026      	str	r6, [r4, #0]
 802023e:	60a5      	str	r5, [r4, #8]
 8020240:	463e      	mov	r6, r7
 8020242:	42be      	cmp	r6, r7
 8020244:	d900      	bls.n	8020248 <__ssputs_r+0x86>
 8020246:	463e      	mov	r6, r7
 8020248:	6820      	ldr	r0, [r4, #0]
 802024a:	4632      	mov	r2, r6
 802024c:	4641      	mov	r1, r8
 802024e:	f7fd fd35 	bl	801dcbc <memmove>
 8020252:	68a3      	ldr	r3, [r4, #8]
 8020254:	1b9b      	subs	r3, r3, r6
 8020256:	60a3      	str	r3, [r4, #8]
 8020258:	6823      	ldr	r3, [r4, #0]
 802025a:	4433      	add	r3, r6
 802025c:	6023      	str	r3, [r4, #0]
 802025e:	2000      	movs	r0, #0
 8020260:	e7db      	b.n	802021a <__ssputs_r+0x58>
 8020262:	462a      	mov	r2, r5
 8020264:	f7ff ff7e 	bl	8020164 <_realloc_r>
 8020268:	4606      	mov	r6, r0
 802026a:	2800      	cmp	r0, #0
 802026c:	d1e1      	bne.n	8020232 <__ssputs_r+0x70>
 802026e:	6921      	ldr	r1, [r4, #16]
 8020270:	4650      	mov	r0, sl
 8020272:	f7fd fd5b 	bl	801dd2c <_free_r>
 8020276:	e7c7      	b.n	8020208 <__ssputs_r+0x46>

08020278 <_svfiprintf_r>:
 8020278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802027c:	4698      	mov	r8, r3
 802027e:	898b      	ldrh	r3, [r1, #12]
 8020280:	061b      	lsls	r3, r3, #24
 8020282:	b09d      	sub	sp, #116	; 0x74
 8020284:	4607      	mov	r7, r0
 8020286:	460d      	mov	r5, r1
 8020288:	4614      	mov	r4, r2
 802028a:	d50e      	bpl.n	80202aa <_svfiprintf_r+0x32>
 802028c:	690b      	ldr	r3, [r1, #16]
 802028e:	b963      	cbnz	r3, 80202aa <_svfiprintf_r+0x32>
 8020290:	2140      	movs	r1, #64	; 0x40
 8020292:	f7fd fdb7 	bl	801de04 <_malloc_r>
 8020296:	6028      	str	r0, [r5, #0]
 8020298:	6128      	str	r0, [r5, #16]
 802029a:	b920      	cbnz	r0, 80202a6 <_svfiprintf_r+0x2e>
 802029c:	230c      	movs	r3, #12
 802029e:	603b      	str	r3, [r7, #0]
 80202a0:	f04f 30ff 	mov.w	r0, #4294967295
 80202a4:	e0d1      	b.n	802044a <_svfiprintf_r+0x1d2>
 80202a6:	2340      	movs	r3, #64	; 0x40
 80202a8:	616b      	str	r3, [r5, #20]
 80202aa:	2300      	movs	r3, #0
 80202ac:	9309      	str	r3, [sp, #36]	; 0x24
 80202ae:	2320      	movs	r3, #32
 80202b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80202b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80202b8:	2330      	movs	r3, #48	; 0x30
 80202ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8020464 <_svfiprintf_r+0x1ec>
 80202be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80202c2:	f04f 0901 	mov.w	r9, #1
 80202c6:	4623      	mov	r3, r4
 80202c8:	469a      	mov	sl, r3
 80202ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80202ce:	b10a      	cbz	r2, 80202d4 <_svfiprintf_r+0x5c>
 80202d0:	2a25      	cmp	r2, #37	; 0x25
 80202d2:	d1f9      	bne.n	80202c8 <_svfiprintf_r+0x50>
 80202d4:	ebba 0b04 	subs.w	fp, sl, r4
 80202d8:	d00b      	beq.n	80202f2 <_svfiprintf_r+0x7a>
 80202da:	465b      	mov	r3, fp
 80202dc:	4622      	mov	r2, r4
 80202de:	4629      	mov	r1, r5
 80202e0:	4638      	mov	r0, r7
 80202e2:	f7ff ff6e 	bl	80201c2 <__ssputs_r>
 80202e6:	3001      	adds	r0, #1
 80202e8:	f000 80aa 	beq.w	8020440 <_svfiprintf_r+0x1c8>
 80202ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80202ee:	445a      	add	r2, fp
 80202f0:	9209      	str	r2, [sp, #36]	; 0x24
 80202f2:	f89a 3000 	ldrb.w	r3, [sl]
 80202f6:	2b00      	cmp	r3, #0
 80202f8:	f000 80a2 	beq.w	8020440 <_svfiprintf_r+0x1c8>
 80202fc:	2300      	movs	r3, #0
 80202fe:	f04f 32ff 	mov.w	r2, #4294967295
 8020302:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020306:	f10a 0a01 	add.w	sl, sl, #1
 802030a:	9304      	str	r3, [sp, #16]
 802030c:	9307      	str	r3, [sp, #28]
 802030e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8020312:	931a      	str	r3, [sp, #104]	; 0x68
 8020314:	4654      	mov	r4, sl
 8020316:	2205      	movs	r2, #5
 8020318:	f814 1b01 	ldrb.w	r1, [r4], #1
 802031c:	4851      	ldr	r0, [pc, #324]	; (8020464 <_svfiprintf_r+0x1ec>)
 802031e:	f7df ffa7 	bl	8000270 <memchr>
 8020322:	9a04      	ldr	r2, [sp, #16]
 8020324:	b9d8      	cbnz	r0, 802035e <_svfiprintf_r+0xe6>
 8020326:	06d0      	lsls	r0, r2, #27
 8020328:	bf44      	itt	mi
 802032a:	2320      	movmi	r3, #32
 802032c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020330:	0711      	lsls	r1, r2, #28
 8020332:	bf44      	itt	mi
 8020334:	232b      	movmi	r3, #43	; 0x2b
 8020336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802033a:	f89a 3000 	ldrb.w	r3, [sl]
 802033e:	2b2a      	cmp	r3, #42	; 0x2a
 8020340:	d015      	beq.n	802036e <_svfiprintf_r+0xf6>
 8020342:	9a07      	ldr	r2, [sp, #28]
 8020344:	4654      	mov	r4, sl
 8020346:	2000      	movs	r0, #0
 8020348:	f04f 0c0a 	mov.w	ip, #10
 802034c:	4621      	mov	r1, r4
 802034e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020352:	3b30      	subs	r3, #48	; 0x30
 8020354:	2b09      	cmp	r3, #9
 8020356:	d94e      	bls.n	80203f6 <_svfiprintf_r+0x17e>
 8020358:	b1b0      	cbz	r0, 8020388 <_svfiprintf_r+0x110>
 802035a:	9207      	str	r2, [sp, #28]
 802035c:	e014      	b.n	8020388 <_svfiprintf_r+0x110>
 802035e:	eba0 0308 	sub.w	r3, r0, r8
 8020362:	fa09 f303 	lsl.w	r3, r9, r3
 8020366:	4313      	orrs	r3, r2
 8020368:	9304      	str	r3, [sp, #16]
 802036a:	46a2      	mov	sl, r4
 802036c:	e7d2      	b.n	8020314 <_svfiprintf_r+0x9c>
 802036e:	9b03      	ldr	r3, [sp, #12]
 8020370:	1d19      	adds	r1, r3, #4
 8020372:	681b      	ldr	r3, [r3, #0]
 8020374:	9103      	str	r1, [sp, #12]
 8020376:	2b00      	cmp	r3, #0
 8020378:	bfbb      	ittet	lt
 802037a:	425b      	neglt	r3, r3
 802037c:	f042 0202 	orrlt.w	r2, r2, #2
 8020380:	9307      	strge	r3, [sp, #28]
 8020382:	9307      	strlt	r3, [sp, #28]
 8020384:	bfb8      	it	lt
 8020386:	9204      	strlt	r2, [sp, #16]
 8020388:	7823      	ldrb	r3, [r4, #0]
 802038a:	2b2e      	cmp	r3, #46	; 0x2e
 802038c:	d10c      	bne.n	80203a8 <_svfiprintf_r+0x130>
 802038e:	7863      	ldrb	r3, [r4, #1]
 8020390:	2b2a      	cmp	r3, #42	; 0x2a
 8020392:	d135      	bne.n	8020400 <_svfiprintf_r+0x188>
 8020394:	9b03      	ldr	r3, [sp, #12]
 8020396:	1d1a      	adds	r2, r3, #4
 8020398:	681b      	ldr	r3, [r3, #0]
 802039a:	9203      	str	r2, [sp, #12]
 802039c:	2b00      	cmp	r3, #0
 802039e:	bfb8      	it	lt
 80203a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80203a4:	3402      	adds	r4, #2
 80203a6:	9305      	str	r3, [sp, #20]
 80203a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8020474 <_svfiprintf_r+0x1fc>
 80203ac:	7821      	ldrb	r1, [r4, #0]
 80203ae:	2203      	movs	r2, #3
 80203b0:	4650      	mov	r0, sl
 80203b2:	f7df ff5d 	bl	8000270 <memchr>
 80203b6:	b140      	cbz	r0, 80203ca <_svfiprintf_r+0x152>
 80203b8:	2340      	movs	r3, #64	; 0x40
 80203ba:	eba0 000a 	sub.w	r0, r0, sl
 80203be:	fa03 f000 	lsl.w	r0, r3, r0
 80203c2:	9b04      	ldr	r3, [sp, #16]
 80203c4:	4303      	orrs	r3, r0
 80203c6:	3401      	adds	r4, #1
 80203c8:	9304      	str	r3, [sp, #16]
 80203ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80203ce:	4826      	ldr	r0, [pc, #152]	; (8020468 <_svfiprintf_r+0x1f0>)
 80203d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80203d4:	2206      	movs	r2, #6
 80203d6:	f7df ff4b 	bl	8000270 <memchr>
 80203da:	2800      	cmp	r0, #0
 80203dc:	d038      	beq.n	8020450 <_svfiprintf_r+0x1d8>
 80203de:	4b23      	ldr	r3, [pc, #140]	; (802046c <_svfiprintf_r+0x1f4>)
 80203e0:	bb1b      	cbnz	r3, 802042a <_svfiprintf_r+0x1b2>
 80203e2:	9b03      	ldr	r3, [sp, #12]
 80203e4:	3307      	adds	r3, #7
 80203e6:	f023 0307 	bic.w	r3, r3, #7
 80203ea:	3308      	adds	r3, #8
 80203ec:	9303      	str	r3, [sp, #12]
 80203ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80203f0:	4433      	add	r3, r6
 80203f2:	9309      	str	r3, [sp, #36]	; 0x24
 80203f4:	e767      	b.n	80202c6 <_svfiprintf_r+0x4e>
 80203f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80203fa:	460c      	mov	r4, r1
 80203fc:	2001      	movs	r0, #1
 80203fe:	e7a5      	b.n	802034c <_svfiprintf_r+0xd4>
 8020400:	2300      	movs	r3, #0
 8020402:	3401      	adds	r4, #1
 8020404:	9305      	str	r3, [sp, #20]
 8020406:	4619      	mov	r1, r3
 8020408:	f04f 0c0a 	mov.w	ip, #10
 802040c:	4620      	mov	r0, r4
 802040e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020412:	3a30      	subs	r2, #48	; 0x30
 8020414:	2a09      	cmp	r2, #9
 8020416:	d903      	bls.n	8020420 <_svfiprintf_r+0x1a8>
 8020418:	2b00      	cmp	r3, #0
 802041a:	d0c5      	beq.n	80203a8 <_svfiprintf_r+0x130>
 802041c:	9105      	str	r1, [sp, #20]
 802041e:	e7c3      	b.n	80203a8 <_svfiprintf_r+0x130>
 8020420:	fb0c 2101 	mla	r1, ip, r1, r2
 8020424:	4604      	mov	r4, r0
 8020426:	2301      	movs	r3, #1
 8020428:	e7f0      	b.n	802040c <_svfiprintf_r+0x194>
 802042a:	ab03      	add	r3, sp, #12
 802042c:	9300      	str	r3, [sp, #0]
 802042e:	462a      	mov	r2, r5
 8020430:	4b0f      	ldr	r3, [pc, #60]	; (8020470 <_svfiprintf_r+0x1f8>)
 8020432:	a904      	add	r1, sp, #16
 8020434:	4638      	mov	r0, r7
 8020436:	f7fd fdeb 	bl	801e010 <_printf_float>
 802043a:	1c42      	adds	r2, r0, #1
 802043c:	4606      	mov	r6, r0
 802043e:	d1d6      	bne.n	80203ee <_svfiprintf_r+0x176>
 8020440:	89ab      	ldrh	r3, [r5, #12]
 8020442:	065b      	lsls	r3, r3, #25
 8020444:	f53f af2c 	bmi.w	80202a0 <_svfiprintf_r+0x28>
 8020448:	9809      	ldr	r0, [sp, #36]	; 0x24
 802044a:	b01d      	add	sp, #116	; 0x74
 802044c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020450:	ab03      	add	r3, sp, #12
 8020452:	9300      	str	r3, [sp, #0]
 8020454:	462a      	mov	r2, r5
 8020456:	4b06      	ldr	r3, [pc, #24]	; (8020470 <_svfiprintf_r+0x1f8>)
 8020458:	a904      	add	r1, sp, #16
 802045a:	4638      	mov	r0, r7
 802045c:	f7fe f864 	bl	801e528 <_printf_i>
 8020460:	e7eb      	b.n	802043a <_svfiprintf_r+0x1c2>
 8020462:	bf00      	nop
 8020464:	08024d04 	.word	0x08024d04
 8020468:	08024d0e 	.word	0x08024d0e
 802046c:	0801e011 	.word	0x0801e011
 8020470:	080201c3 	.word	0x080201c3
 8020474:	08024d0a 	.word	0x08024d0a

08020478 <__sfputc_r>:
 8020478:	6893      	ldr	r3, [r2, #8]
 802047a:	3b01      	subs	r3, #1
 802047c:	2b00      	cmp	r3, #0
 802047e:	b410      	push	{r4}
 8020480:	6093      	str	r3, [r2, #8]
 8020482:	da08      	bge.n	8020496 <__sfputc_r+0x1e>
 8020484:	6994      	ldr	r4, [r2, #24]
 8020486:	42a3      	cmp	r3, r4
 8020488:	db01      	blt.n	802048e <__sfputc_r+0x16>
 802048a:	290a      	cmp	r1, #10
 802048c:	d103      	bne.n	8020496 <__sfputc_r+0x1e>
 802048e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020492:	f000 b95d 	b.w	8020750 <__swbuf_r>
 8020496:	6813      	ldr	r3, [r2, #0]
 8020498:	1c58      	adds	r0, r3, #1
 802049a:	6010      	str	r0, [r2, #0]
 802049c:	7019      	strb	r1, [r3, #0]
 802049e:	4608      	mov	r0, r1
 80204a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80204a4:	4770      	bx	lr

080204a6 <__sfputs_r>:
 80204a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80204a8:	4606      	mov	r6, r0
 80204aa:	460f      	mov	r7, r1
 80204ac:	4614      	mov	r4, r2
 80204ae:	18d5      	adds	r5, r2, r3
 80204b0:	42ac      	cmp	r4, r5
 80204b2:	d101      	bne.n	80204b8 <__sfputs_r+0x12>
 80204b4:	2000      	movs	r0, #0
 80204b6:	e007      	b.n	80204c8 <__sfputs_r+0x22>
 80204b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80204bc:	463a      	mov	r2, r7
 80204be:	4630      	mov	r0, r6
 80204c0:	f7ff ffda 	bl	8020478 <__sfputc_r>
 80204c4:	1c43      	adds	r3, r0, #1
 80204c6:	d1f3      	bne.n	80204b0 <__sfputs_r+0xa>
 80204c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080204cc <_vfiprintf_r>:
 80204cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80204d0:	460d      	mov	r5, r1
 80204d2:	b09d      	sub	sp, #116	; 0x74
 80204d4:	4614      	mov	r4, r2
 80204d6:	4698      	mov	r8, r3
 80204d8:	4606      	mov	r6, r0
 80204da:	b118      	cbz	r0, 80204e4 <_vfiprintf_r+0x18>
 80204dc:	6983      	ldr	r3, [r0, #24]
 80204de:	b90b      	cbnz	r3, 80204e4 <_vfiprintf_r+0x18>
 80204e0:	f7fd faf8 	bl	801dad4 <__sinit>
 80204e4:	4b89      	ldr	r3, [pc, #548]	; (802070c <_vfiprintf_r+0x240>)
 80204e6:	429d      	cmp	r5, r3
 80204e8:	d11b      	bne.n	8020522 <_vfiprintf_r+0x56>
 80204ea:	6875      	ldr	r5, [r6, #4]
 80204ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80204ee:	07d9      	lsls	r1, r3, #31
 80204f0:	d405      	bmi.n	80204fe <_vfiprintf_r+0x32>
 80204f2:	89ab      	ldrh	r3, [r5, #12]
 80204f4:	059a      	lsls	r2, r3, #22
 80204f6:	d402      	bmi.n	80204fe <_vfiprintf_r+0x32>
 80204f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80204fa:	f7fd fbae 	bl	801dc5a <__retarget_lock_acquire_recursive>
 80204fe:	89ab      	ldrh	r3, [r5, #12]
 8020500:	071b      	lsls	r3, r3, #28
 8020502:	d501      	bpl.n	8020508 <_vfiprintf_r+0x3c>
 8020504:	692b      	ldr	r3, [r5, #16]
 8020506:	b9eb      	cbnz	r3, 8020544 <_vfiprintf_r+0x78>
 8020508:	4629      	mov	r1, r5
 802050a:	4630      	mov	r0, r6
 802050c:	f000 f972 	bl	80207f4 <__swsetup_r>
 8020510:	b1c0      	cbz	r0, 8020544 <_vfiprintf_r+0x78>
 8020512:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020514:	07dc      	lsls	r4, r3, #31
 8020516:	d50e      	bpl.n	8020536 <_vfiprintf_r+0x6a>
 8020518:	f04f 30ff 	mov.w	r0, #4294967295
 802051c:	b01d      	add	sp, #116	; 0x74
 802051e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020522:	4b7b      	ldr	r3, [pc, #492]	; (8020710 <_vfiprintf_r+0x244>)
 8020524:	429d      	cmp	r5, r3
 8020526:	d101      	bne.n	802052c <_vfiprintf_r+0x60>
 8020528:	68b5      	ldr	r5, [r6, #8]
 802052a:	e7df      	b.n	80204ec <_vfiprintf_r+0x20>
 802052c:	4b79      	ldr	r3, [pc, #484]	; (8020714 <_vfiprintf_r+0x248>)
 802052e:	429d      	cmp	r5, r3
 8020530:	bf08      	it	eq
 8020532:	68f5      	ldreq	r5, [r6, #12]
 8020534:	e7da      	b.n	80204ec <_vfiprintf_r+0x20>
 8020536:	89ab      	ldrh	r3, [r5, #12]
 8020538:	0598      	lsls	r0, r3, #22
 802053a:	d4ed      	bmi.n	8020518 <_vfiprintf_r+0x4c>
 802053c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802053e:	f7fd fb8d 	bl	801dc5c <__retarget_lock_release_recursive>
 8020542:	e7e9      	b.n	8020518 <_vfiprintf_r+0x4c>
 8020544:	2300      	movs	r3, #0
 8020546:	9309      	str	r3, [sp, #36]	; 0x24
 8020548:	2320      	movs	r3, #32
 802054a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802054e:	f8cd 800c 	str.w	r8, [sp, #12]
 8020552:	2330      	movs	r3, #48	; 0x30
 8020554:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8020718 <_vfiprintf_r+0x24c>
 8020558:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802055c:	f04f 0901 	mov.w	r9, #1
 8020560:	4623      	mov	r3, r4
 8020562:	469a      	mov	sl, r3
 8020564:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020568:	b10a      	cbz	r2, 802056e <_vfiprintf_r+0xa2>
 802056a:	2a25      	cmp	r2, #37	; 0x25
 802056c:	d1f9      	bne.n	8020562 <_vfiprintf_r+0x96>
 802056e:	ebba 0b04 	subs.w	fp, sl, r4
 8020572:	d00b      	beq.n	802058c <_vfiprintf_r+0xc0>
 8020574:	465b      	mov	r3, fp
 8020576:	4622      	mov	r2, r4
 8020578:	4629      	mov	r1, r5
 802057a:	4630      	mov	r0, r6
 802057c:	f7ff ff93 	bl	80204a6 <__sfputs_r>
 8020580:	3001      	adds	r0, #1
 8020582:	f000 80aa 	beq.w	80206da <_vfiprintf_r+0x20e>
 8020586:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020588:	445a      	add	r2, fp
 802058a:	9209      	str	r2, [sp, #36]	; 0x24
 802058c:	f89a 3000 	ldrb.w	r3, [sl]
 8020590:	2b00      	cmp	r3, #0
 8020592:	f000 80a2 	beq.w	80206da <_vfiprintf_r+0x20e>
 8020596:	2300      	movs	r3, #0
 8020598:	f04f 32ff 	mov.w	r2, #4294967295
 802059c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80205a0:	f10a 0a01 	add.w	sl, sl, #1
 80205a4:	9304      	str	r3, [sp, #16]
 80205a6:	9307      	str	r3, [sp, #28]
 80205a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80205ac:	931a      	str	r3, [sp, #104]	; 0x68
 80205ae:	4654      	mov	r4, sl
 80205b0:	2205      	movs	r2, #5
 80205b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80205b6:	4858      	ldr	r0, [pc, #352]	; (8020718 <_vfiprintf_r+0x24c>)
 80205b8:	f7df fe5a 	bl	8000270 <memchr>
 80205bc:	9a04      	ldr	r2, [sp, #16]
 80205be:	b9d8      	cbnz	r0, 80205f8 <_vfiprintf_r+0x12c>
 80205c0:	06d1      	lsls	r1, r2, #27
 80205c2:	bf44      	itt	mi
 80205c4:	2320      	movmi	r3, #32
 80205c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80205ca:	0713      	lsls	r3, r2, #28
 80205cc:	bf44      	itt	mi
 80205ce:	232b      	movmi	r3, #43	; 0x2b
 80205d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80205d4:	f89a 3000 	ldrb.w	r3, [sl]
 80205d8:	2b2a      	cmp	r3, #42	; 0x2a
 80205da:	d015      	beq.n	8020608 <_vfiprintf_r+0x13c>
 80205dc:	9a07      	ldr	r2, [sp, #28]
 80205de:	4654      	mov	r4, sl
 80205e0:	2000      	movs	r0, #0
 80205e2:	f04f 0c0a 	mov.w	ip, #10
 80205e6:	4621      	mov	r1, r4
 80205e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80205ec:	3b30      	subs	r3, #48	; 0x30
 80205ee:	2b09      	cmp	r3, #9
 80205f0:	d94e      	bls.n	8020690 <_vfiprintf_r+0x1c4>
 80205f2:	b1b0      	cbz	r0, 8020622 <_vfiprintf_r+0x156>
 80205f4:	9207      	str	r2, [sp, #28]
 80205f6:	e014      	b.n	8020622 <_vfiprintf_r+0x156>
 80205f8:	eba0 0308 	sub.w	r3, r0, r8
 80205fc:	fa09 f303 	lsl.w	r3, r9, r3
 8020600:	4313      	orrs	r3, r2
 8020602:	9304      	str	r3, [sp, #16]
 8020604:	46a2      	mov	sl, r4
 8020606:	e7d2      	b.n	80205ae <_vfiprintf_r+0xe2>
 8020608:	9b03      	ldr	r3, [sp, #12]
 802060a:	1d19      	adds	r1, r3, #4
 802060c:	681b      	ldr	r3, [r3, #0]
 802060e:	9103      	str	r1, [sp, #12]
 8020610:	2b00      	cmp	r3, #0
 8020612:	bfbb      	ittet	lt
 8020614:	425b      	neglt	r3, r3
 8020616:	f042 0202 	orrlt.w	r2, r2, #2
 802061a:	9307      	strge	r3, [sp, #28]
 802061c:	9307      	strlt	r3, [sp, #28]
 802061e:	bfb8      	it	lt
 8020620:	9204      	strlt	r2, [sp, #16]
 8020622:	7823      	ldrb	r3, [r4, #0]
 8020624:	2b2e      	cmp	r3, #46	; 0x2e
 8020626:	d10c      	bne.n	8020642 <_vfiprintf_r+0x176>
 8020628:	7863      	ldrb	r3, [r4, #1]
 802062a:	2b2a      	cmp	r3, #42	; 0x2a
 802062c:	d135      	bne.n	802069a <_vfiprintf_r+0x1ce>
 802062e:	9b03      	ldr	r3, [sp, #12]
 8020630:	1d1a      	adds	r2, r3, #4
 8020632:	681b      	ldr	r3, [r3, #0]
 8020634:	9203      	str	r2, [sp, #12]
 8020636:	2b00      	cmp	r3, #0
 8020638:	bfb8      	it	lt
 802063a:	f04f 33ff 	movlt.w	r3, #4294967295
 802063e:	3402      	adds	r4, #2
 8020640:	9305      	str	r3, [sp, #20]
 8020642:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8020728 <_vfiprintf_r+0x25c>
 8020646:	7821      	ldrb	r1, [r4, #0]
 8020648:	2203      	movs	r2, #3
 802064a:	4650      	mov	r0, sl
 802064c:	f7df fe10 	bl	8000270 <memchr>
 8020650:	b140      	cbz	r0, 8020664 <_vfiprintf_r+0x198>
 8020652:	2340      	movs	r3, #64	; 0x40
 8020654:	eba0 000a 	sub.w	r0, r0, sl
 8020658:	fa03 f000 	lsl.w	r0, r3, r0
 802065c:	9b04      	ldr	r3, [sp, #16]
 802065e:	4303      	orrs	r3, r0
 8020660:	3401      	adds	r4, #1
 8020662:	9304      	str	r3, [sp, #16]
 8020664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020668:	482c      	ldr	r0, [pc, #176]	; (802071c <_vfiprintf_r+0x250>)
 802066a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802066e:	2206      	movs	r2, #6
 8020670:	f7df fdfe 	bl	8000270 <memchr>
 8020674:	2800      	cmp	r0, #0
 8020676:	d03f      	beq.n	80206f8 <_vfiprintf_r+0x22c>
 8020678:	4b29      	ldr	r3, [pc, #164]	; (8020720 <_vfiprintf_r+0x254>)
 802067a:	bb1b      	cbnz	r3, 80206c4 <_vfiprintf_r+0x1f8>
 802067c:	9b03      	ldr	r3, [sp, #12]
 802067e:	3307      	adds	r3, #7
 8020680:	f023 0307 	bic.w	r3, r3, #7
 8020684:	3308      	adds	r3, #8
 8020686:	9303      	str	r3, [sp, #12]
 8020688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802068a:	443b      	add	r3, r7
 802068c:	9309      	str	r3, [sp, #36]	; 0x24
 802068e:	e767      	b.n	8020560 <_vfiprintf_r+0x94>
 8020690:	fb0c 3202 	mla	r2, ip, r2, r3
 8020694:	460c      	mov	r4, r1
 8020696:	2001      	movs	r0, #1
 8020698:	e7a5      	b.n	80205e6 <_vfiprintf_r+0x11a>
 802069a:	2300      	movs	r3, #0
 802069c:	3401      	adds	r4, #1
 802069e:	9305      	str	r3, [sp, #20]
 80206a0:	4619      	mov	r1, r3
 80206a2:	f04f 0c0a 	mov.w	ip, #10
 80206a6:	4620      	mov	r0, r4
 80206a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80206ac:	3a30      	subs	r2, #48	; 0x30
 80206ae:	2a09      	cmp	r2, #9
 80206b0:	d903      	bls.n	80206ba <_vfiprintf_r+0x1ee>
 80206b2:	2b00      	cmp	r3, #0
 80206b4:	d0c5      	beq.n	8020642 <_vfiprintf_r+0x176>
 80206b6:	9105      	str	r1, [sp, #20]
 80206b8:	e7c3      	b.n	8020642 <_vfiprintf_r+0x176>
 80206ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80206be:	4604      	mov	r4, r0
 80206c0:	2301      	movs	r3, #1
 80206c2:	e7f0      	b.n	80206a6 <_vfiprintf_r+0x1da>
 80206c4:	ab03      	add	r3, sp, #12
 80206c6:	9300      	str	r3, [sp, #0]
 80206c8:	462a      	mov	r2, r5
 80206ca:	4b16      	ldr	r3, [pc, #88]	; (8020724 <_vfiprintf_r+0x258>)
 80206cc:	a904      	add	r1, sp, #16
 80206ce:	4630      	mov	r0, r6
 80206d0:	f7fd fc9e 	bl	801e010 <_printf_float>
 80206d4:	4607      	mov	r7, r0
 80206d6:	1c78      	adds	r0, r7, #1
 80206d8:	d1d6      	bne.n	8020688 <_vfiprintf_r+0x1bc>
 80206da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80206dc:	07d9      	lsls	r1, r3, #31
 80206de:	d405      	bmi.n	80206ec <_vfiprintf_r+0x220>
 80206e0:	89ab      	ldrh	r3, [r5, #12]
 80206e2:	059a      	lsls	r2, r3, #22
 80206e4:	d402      	bmi.n	80206ec <_vfiprintf_r+0x220>
 80206e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80206e8:	f7fd fab8 	bl	801dc5c <__retarget_lock_release_recursive>
 80206ec:	89ab      	ldrh	r3, [r5, #12]
 80206ee:	065b      	lsls	r3, r3, #25
 80206f0:	f53f af12 	bmi.w	8020518 <_vfiprintf_r+0x4c>
 80206f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80206f6:	e711      	b.n	802051c <_vfiprintf_r+0x50>
 80206f8:	ab03      	add	r3, sp, #12
 80206fa:	9300      	str	r3, [sp, #0]
 80206fc:	462a      	mov	r2, r5
 80206fe:	4b09      	ldr	r3, [pc, #36]	; (8020724 <_vfiprintf_r+0x258>)
 8020700:	a904      	add	r1, sp, #16
 8020702:	4630      	mov	r0, r6
 8020704:	f7fd ff10 	bl	801e528 <_printf_i>
 8020708:	e7e4      	b.n	80206d4 <_vfiprintf_r+0x208>
 802070a:	bf00      	nop
 802070c:	08024a0c 	.word	0x08024a0c
 8020710:	08024a2c 	.word	0x08024a2c
 8020714:	080249ec 	.word	0x080249ec
 8020718:	08024d04 	.word	0x08024d04
 802071c:	08024d0e 	.word	0x08024d0e
 8020720:	0801e011 	.word	0x0801e011
 8020724:	080204a7 	.word	0x080204a7
 8020728:	08024d0a 	.word	0x08024d0a

0802072c <_read_r>:
 802072c:	b538      	push	{r3, r4, r5, lr}
 802072e:	4d07      	ldr	r5, [pc, #28]	; (802074c <_read_r+0x20>)
 8020730:	4604      	mov	r4, r0
 8020732:	4608      	mov	r0, r1
 8020734:	4611      	mov	r1, r2
 8020736:	2200      	movs	r2, #0
 8020738:	602a      	str	r2, [r5, #0]
 802073a:	461a      	mov	r2, r3
 802073c:	f7e3 fe28 	bl	8004390 <_read>
 8020740:	1c43      	adds	r3, r0, #1
 8020742:	d102      	bne.n	802074a <_read_r+0x1e>
 8020744:	682b      	ldr	r3, [r5, #0]
 8020746:	b103      	cbz	r3, 802074a <_read_r+0x1e>
 8020748:	6023      	str	r3, [r4, #0]
 802074a:	bd38      	pop	{r3, r4, r5, pc}
 802074c:	2007928c 	.word	0x2007928c

08020750 <__swbuf_r>:
 8020750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020752:	460e      	mov	r6, r1
 8020754:	4614      	mov	r4, r2
 8020756:	4605      	mov	r5, r0
 8020758:	b118      	cbz	r0, 8020762 <__swbuf_r+0x12>
 802075a:	6983      	ldr	r3, [r0, #24]
 802075c:	b90b      	cbnz	r3, 8020762 <__swbuf_r+0x12>
 802075e:	f7fd f9b9 	bl	801dad4 <__sinit>
 8020762:	4b21      	ldr	r3, [pc, #132]	; (80207e8 <__swbuf_r+0x98>)
 8020764:	429c      	cmp	r4, r3
 8020766:	d12b      	bne.n	80207c0 <__swbuf_r+0x70>
 8020768:	686c      	ldr	r4, [r5, #4]
 802076a:	69a3      	ldr	r3, [r4, #24]
 802076c:	60a3      	str	r3, [r4, #8]
 802076e:	89a3      	ldrh	r3, [r4, #12]
 8020770:	071a      	lsls	r2, r3, #28
 8020772:	d52f      	bpl.n	80207d4 <__swbuf_r+0x84>
 8020774:	6923      	ldr	r3, [r4, #16]
 8020776:	b36b      	cbz	r3, 80207d4 <__swbuf_r+0x84>
 8020778:	6923      	ldr	r3, [r4, #16]
 802077a:	6820      	ldr	r0, [r4, #0]
 802077c:	1ac0      	subs	r0, r0, r3
 802077e:	6963      	ldr	r3, [r4, #20]
 8020780:	b2f6      	uxtb	r6, r6
 8020782:	4283      	cmp	r3, r0
 8020784:	4637      	mov	r7, r6
 8020786:	dc04      	bgt.n	8020792 <__swbuf_r+0x42>
 8020788:	4621      	mov	r1, r4
 802078a:	4628      	mov	r0, r5
 802078c:	f7ff f8f6 	bl	801f97c <_fflush_r>
 8020790:	bb30      	cbnz	r0, 80207e0 <__swbuf_r+0x90>
 8020792:	68a3      	ldr	r3, [r4, #8]
 8020794:	3b01      	subs	r3, #1
 8020796:	60a3      	str	r3, [r4, #8]
 8020798:	6823      	ldr	r3, [r4, #0]
 802079a:	1c5a      	adds	r2, r3, #1
 802079c:	6022      	str	r2, [r4, #0]
 802079e:	701e      	strb	r6, [r3, #0]
 80207a0:	6963      	ldr	r3, [r4, #20]
 80207a2:	3001      	adds	r0, #1
 80207a4:	4283      	cmp	r3, r0
 80207a6:	d004      	beq.n	80207b2 <__swbuf_r+0x62>
 80207a8:	89a3      	ldrh	r3, [r4, #12]
 80207aa:	07db      	lsls	r3, r3, #31
 80207ac:	d506      	bpl.n	80207bc <__swbuf_r+0x6c>
 80207ae:	2e0a      	cmp	r6, #10
 80207b0:	d104      	bne.n	80207bc <__swbuf_r+0x6c>
 80207b2:	4621      	mov	r1, r4
 80207b4:	4628      	mov	r0, r5
 80207b6:	f7ff f8e1 	bl	801f97c <_fflush_r>
 80207ba:	b988      	cbnz	r0, 80207e0 <__swbuf_r+0x90>
 80207bc:	4638      	mov	r0, r7
 80207be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80207c0:	4b0a      	ldr	r3, [pc, #40]	; (80207ec <__swbuf_r+0x9c>)
 80207c2:	429c      	cmp	r4, r3
 80207c4:	d101      	bne.n	80207ca <__swbuf_r+0x7a>
 80207c6:	68ac      	ldr	r4, [r5, #8]
 80207c8:	e7cf      	b.n	802076a <__swbuf_r+0x1a>
 80207ca:	4b09      	ldr	r3, [pc, #36]	; (80207f0 <__swbuf_r+0xa0>)
 80207cc:	429c      	cmp	r4, r3
 80207ce:	bf08      	it	eq
 80207d0:	68ec      	ldreq	r4, [r5, #12]
 80207d2:	e7ca      	b.n	802076a <__swbuf_r+0x1a>
 80207d4:	4621      	mov	r1, r4
 80207d6:	4628      	mov	r0, r5
 80207d8:	f000 f80c 	bl	80207f4 <__swsetup_r>
 80207dc:	2800      	cmp	r0, #0
 80207de:	d0cb      	beq.n	8020778 <__swbuf_r+0x28>
 80207e0:	f04f 37ff 	mov.w	r7, #4294967295
 80207e4:	e7ea      	b.n	80207bc <__swbuf_r+0x6c>
 80207e6:	bf00      	nop
 80207e8:	08024a0c 	.word	0x08024a0c
 80207ec:	08024a2c 	.word	0x08024a2c
 80207f0:	080249ec 	.word	0x080249ec

080207f4 <__swsetup_r>:
 80207f4:	4b32      	ldr	r3, [pc, #200]	; (80208c0 <__swsetup_r+0xcc>)
 80207f6:	b570      	push	{r4, r5, r6, lr}
 80207f8:	681d      	ldr	r5, [r3, #0]
 80207fa:	4606      	mov	r6, r0
 80207fc:	460c      	mov	r4, r1
 80207fe:	b125      	cbz	r5, 802080a <__swsetup_r+0x16>
 8020800:	69ab      	ldr	r3, [r5, #24]
 8020802:	b913      	cbnz	r3, 802080a <__swsetup_r+0x16>
 8020804:	4628      	mov	r0, r5
 8020806:	f7fd f965 	bl	801dad4 <__sinit>
 802080a:	4b2e      	ldr	r3, [pc, #184]	; (80208c4 <__swsetup_r+0xd0>)
 802080c:	429c      	cmp	r4, r3
 802080e:	d10f      	bne.n	8020830 <__swsetup_r+0x3c>
 8020810:	686c      	ldr	r4, [r5, #4]
 8020812:	89a3      	ldrh	r3, [r4, #12]
 8020814:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020818:	0719      	lsls	r1, r3, #28
 802081a:	d42c      	bmi.n	8020876 <__swsetup_r+0x82>
 802081c:	06dd      	lsls	r5, r3, #27
 802081e:	d411      	bmi.n	8020844 <__swsetup_r+0x50>
 8020820:	2309      	movs	r3, #9
 8020822:	6033      	str	r3, [r6, #0]
 8020824:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8020828:	81a3      	strh	r3, [r4, #12]
 802082a:	f04f 30ff 	mov.w	r0, #4294967295
 802082e:	e03e      	b.n	80208ae <__swsetup_r+0xba>
 8020830:	4b25      	ldr	r3, [pc, #148]	; (80208c8 <__swsetup_r+0xd4>)
 8020832:	429c      	cmp	r4, r3
 8020834:	d101      	bne.n	802083a <__swsetup_r+0x46>
 8020836:	68ac      	ldr	r4, [r5, #8]
 8020838:	e7eb      	b.n	8020812 <__swsetup_r+0x1e>
 802083a:	4b24      	ldr	r3, [pc, #144]	; (80208cc <__swsetup_r+0xd8>)
 802083c:	429c      	cmp	r4, r3
 802083e:	bf08      	it	eq
 8020840:	68ec      	ldreq	r4, [r5, #12]
 8020842:	e7e6      	b.n	8020812 <__swsetup_r+0x1e>
 8020844:	0758      	lsls	r0, r3, #29
 8020846:	d512      	bpl.n	802086e <__swsetup_r+0x7a>
 8020848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802084a:	b141      	cbz	r1, 802085e <__swsetup_r+0x6a>
 802084c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020850:	4299      	cmp	r1, r3
 8020852:	d002      	beq.n	802085a <__swsetup_r+0x66>
 8020854:	4630      	mov	r0, r6
 8020856:	f7fd fa69 	bl	801dd2c <_free_r>
 802085a:	2300      	movs	r3, #0
 802085c:	6363      	str	r3, [r4, #52]	; 0x34
 802085e:	89a3      	ldrh	r3, [r4, #12]
 8020860:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8020864:	81a3      	strh	r3, [r4, #12]
 8020866:	2300      	movs	r3, #0
 8020868:	6063      	str	r3, [r4, #4]
 802086a:	6923      	ldr	r3, [r4, #16]
 802086c:	6023      	str	r3, [r4, #0]
 802086e:	89a3      	ldrh	r3, [r4, #12]
 8020870:	f043 0308 	orr.w	r3, r3, #8
 8020874:	81a3      	strh	r3, [r4, #12]
 8020876:	6923      	ldr	r3, [r4, #16]
 8020878:	b94b      	cbnz	r3, 802088e <__swsetup_r+0x9a>
 802087a:	89a3      	ldrh	r3, [r4, #12]
 802087c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8020880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020884:	d003      	beq.n	802088e <__swsetup_r+0x9a>
 8020886:	4621      	mov	r1, r4
 8020888:	4630      	mov	r0, r6
 802088a:	f000 f84d 	bl	8020928 <__smakebuf_r>
 802088e:	89a0      	ldrh	r0, [r4, #12]
 8020890:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020894:	f010 0301 	ands.w	r3, r0, #1
 8020898:	d00a      	beq.n	80208b0 <__swsetup_r+0xbc>
 802089a:	2300      	movs	r3, #0
 802089c:	60a3      	str	r3, [r4, #8]
 802089e:	6963      	ldr	r3, [r4, #20]
 80208a0:	425b      	negs	r3, r3
 80208a2:	61a3      	str	r3, [r4, #24]
 80208a4:	6923      	ldr	r3, [r4, #16]
 80208a6:	b943      	cbnz	r3, 80208ba <__swsetup_r+0xc6>
 80208a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80208ac:	d1ba      	bne.n	8020824 <__swsetup_r+0x30>
 80208ae:	bd70      	pop	{r4, r5, r6, pc}
 80208b0:	0781      	lsls	r1, r0, #30
 80208b2:	bf58      	it	pl
 80208b4:	6963      	ldrpl	r3, [r4, #20]
 80208b6:	60a3      	str	r3, [r4, #8]
 80208b8:	e7f4      	b.n	80208a4 <__swsetup_r+0xb0>
 80208ba:	2000      	movs	r0, #0
 80208bc:	e7f7      	b.n	80208ae <__swsetup_r+0xba>
 80208be:	bf00      	nop
 80208c0:	20000328 	.word	0x20000328
 80208c4:	08024a0c 	.word	0x08024a0c
 80208c8:	08024a2c 	.word	0x08024a2c
 80208cc:	080249ec 	.word	0x080249ec

080208d0 <abort>:
 80208d0:	b508      	push	{r3, lr}
 80208d2:	2006      	movs	r0, #6
 80208d4:	f000 f8aa 	bl	8020a2c <raise>
 80208d8:	2001      	movs	r0, #1
 80208da:	f7e3 fd4f 	bl	800437c <_exit>

080208de <__swhatbuf_r>:
 80208de:	b570      	push	{r4, r5, r6, lr}
 80208e0:	460e      	mov	r6, r1
 80208e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80208e6:	2900      	cmp	r1, #0
 80208e8:	b096      	sub	sp, #88	; 0x58
 80208ea:	4614      	mov	r4, r2
 80208ec:	461d      	mov	r5, r3
 80208ee:	da08      	bge.n	8020902 <__swhatbuf_r+0x24>
 80208f0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80208f4:	2200      	movs	r2, #0
 80208f6:	602a      	str	r2, [r5, #0]
 80208f8:	061a      	lsls	r2, r3, #24
 80208fa:	d410      	bmi.n	802091e <__swhatbuf_r+0x40>
 80208fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020900:	e00e      	b.n	8020920 <__swhatbuf_r+0x42>
 8020902:	466a      	mov	r2, sp
 8020904:	f000 f8bc 	bl	8020a80 <_fstat_r>
 8020908:	2800      	cmp	r0, #0
 802090a:	dbf1      	blt.n	80208f0 <__swhatbuf_r+0x12>
 802090c:	9a01      	ldr	r2, [sp, #4]
 802090e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8020912:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8020916:	425a      	negs	r2, r3
 8020918:	415a      	adcs	r2, r3
 802091a:	602a      	str	r2, [r5, #0]
 802091c:	e7ee      	b.n	80208fc <__swhatbuf_r+0x1e>
 802091e:	2340      	movs	r3, #64	; 0x40
 8020920:	2000      	movs	r0, #0
 8020922:	6023      	str	r3, [r4, #0]
 8020924:	b016      	add	sp, #88	; 0x58
 8020926:	bd70      	pop	{r4, r5, r6, pc}

08020928 <__smakebuf_r>:
 8020928:	898b      	ldrh	r3, [r1, #12]
 802092a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802092c:	079d      	lsls	r5, r3, #30
 802092e:	4606      	mov	r6, r0
 8020930:	460c      	mov	r4, r1
 8020932:	d507      	bpl.n	8020944 <__smakebuf_r+0x1c>
 8020934:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8020938:	6023      	str	r3, [r4, #0]
 802093a:	6123      	str	r3, [r4, #16]
 802093c:	2301      	movs	r3, #1
 802093e:	6163      	str	r3, [r4, #20]
 8020940:	b002      	add	sp, #8
 8020942:	bd70      	pop	{r4, r5, r6, pc}
 8020944:	ab01      	add	r3, sp, #4
 8020946:	466a      	mov	r2, sp
 8020948:	f7ff ffc9 	bl	80208de <__swhatbuf_r>
 802094c:	9900      	ldr	r1, [sp, #0]
 802094e:	4605      	mov	r5, r0
 8020950:	4630      	mov	r0, r6
 8020952:	f7fd fa57 	bl	801de04 <_malloc_r>
 8020956:	b948      	cbnz	r0, 802096c <__smakebuf_r+0x44>
 8020958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802095c:	059a      	lsls	r2, r3, #22
 802095e:	d4ef      	bmi.n	8020940 <__smakebuf_r+0x18>
 8020960:	f023 0303 	bic.w	r3, r3, #3
 8020964:	f043 0302 	orr.w	r3, r3, #2
 8020968:	81a3      	strh	r3, [r4, #12]
 802096a:	e7e3      	b.n	8020934 <__smakebuf_r+0xc>
 802096c:	4b0d      	ldr	r3, [pc, #52]	; (80209a4 <__smakebuf_r+0x7c>)
 802096e:	62b3      	str	r3, [r6, #40]	; 0x28
 8020970:	89a3      	ldrh	r3, [r4, #12]
 8020972:	6020      	str	r0, [r4, #0]
 8020974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020978:	81a3      	strh	r3, [r4, #12]
 802097a:	9b00      	ldr	r3, [sp, #0]
 802097c:	6163      	str	r3, [r4, #20]
 802097e:	9b01      	ldr	r3, [sp, #4]
 8020980:	6120      	str	r0, [r4, #16]
 8020982:	b15b      	cbz	r3, 802099c <__smakebuf_r+0x74>
 8020984:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020988:	4630      	mov	r0, r6
 802098a:	f000 f88b 	bl	8020aa4 <_isatty_r>
 802098e:	b128      	cbz	r0, 802099c <__smakebuf_r+0x74>
 8020990:	89a3      	ldrh	r3, [r4, #12]
 8020992:	f023 0303 	bic.w	r3, r3, #3
 8020996:	f043 0301 	orr.w	r3, r3, #1
 802099a:	81a3      	strh	r3, [r4, #12]
 802099c:	89a0      	ldrh	r0, [r4, #12]
 802099e:	4305      	orrs	r5, r0
 80209a0:	81a5      	strh	r5, [r4, #12]
 80209a2:	e7cd      	b.n	8020940 <__smakebuf_r+0x18>
 80209a4:	0801da6d 	.word	0x0801da6d

080209a8 <__ascii_mbtowc>:
 80209a8:	b082      	sub	sp, #8
 80209aa:	b901      	cbnz	r1, 80209ae <__ascii_mbtowc+0x6>
 80209ac:	a901      	add	r1, sp, #4
 80209ae:	b142      	cbz	r2, 80209c2 <__ascii_mbtowc+0x1a>
 80209b0:	b14b      	cbz	r3, 80209c6 <__ascii_mbtowc+0x1e>
 80209b2:	7813      	ldrb	r3, [r2, #0]
 80209b4:	600b      	str	r3, [r1, #0]
 80209b6:	7812      	ldrb	r2, [r2, #0]
 80209b8:	1e10      	subs	r0, r2, #0
 80209ba:	bf18      	it	ne
 80209bc:	2001      	movne	r0, #1
 80209be:	b002      	add	sp, #8
 80209c0:	4770      	bx	lr
 80209c2:	4610      	mov	r0, r2
 80209c4:	e7fb      	b.n	80209be <__ascii_mbtowc+0x16>
 80209c6:	f06f 0001 	mvn.w	r0, #1
 80209ca:	e7f8      	b.n	80209be <__ascii_mbtowc+0x16>

080209cc <_malloc_usable_size_r>:
 80209cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80209d0:	1f18      	subs	r0, r3, #4
 80209d2:	2b00      	cmp	r3, #0
 80209d4:	bfbc      	itt	lt
 80209d6:	580b      	ldrlt	r3, [r1, r0]
 80209d8:	18c0      	addlt	r0, r0, r3
 80209da:	4770      	bx	lr

080209dc <_raise_r>:
 80209dc:	291f      	cmp	r1, #31
 80209de:	b538      	push	{r3, r4, r5, lr}
 80209e0:	4604      	mov	r4, r0
 80209e2:	460d      	mov	r5, r1
 80209e4:	d904      	bls.n	80209f0 <_raise_r+0x14>
 80209e6:	2316      	movs	r3, #22
 80209e8:	6003      	str	r3, [r0, #0]
 80209ea:	f04f 30ff 	mov.w	r0, #4294967295
 80209ee:	bd38      	pop	{r3, r4, r5, pc}
 80209f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80209f2:	b112      	cbz	r2, 80209fa <_raise_r+0x1e>
 80209f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80209f8:	b94b      	cbnz	r3, 8020a0e <_raise_r+0x32>
 80209fa:	4620      	mov	r0, r4
 80209fc:	f000 f830 	bl	8020a60 <_getpid_r>
 8020a00:	462a      	mov	r2, r5
 8020a02:	4601      	mov	r1, r0
 8020a04:	4620      	mov	r0, r4
 8020a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020a0a:	f000 b817 	b.w	8020a3c <_kill_r>
 8020a0e:	2b01      	cmp	r3, #1
 8020a10:	d00a      	beq.n	8020a28 <_raise_r+0x4c>
 8020a12:	1c59      	adds	r1, r3, #1
 8020a14:	d103      	bne.n	8020a1e <_raise_r+0x42>
 8020a16:	2316      	movs	r3, #22
 8020a18:	6003      	str	r3, [r0, #0]
 8020a1a:	2001      	movs	r0, #1
 8020a1c:	e7e7      	b.n	80209ee <_raise_r+0x12>
 8020a1e:	2400      	movs	r4, #0
 8020a20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8020a24:	4628      	mov	r0, r5
 8020a26:	4798      	blx	r3
 8020a28:	2000      	movs	r0, #0
 8020a2a:	e7e0      	b.n	80209ee <_raise_r+0x12>

08020a2c <raise>:
 8020a2c:	4b02      	ldr	r3, [pc, #8]	; (8020a38 <raise+0xc>)
 8020a2e:	4601      	mov	r1, r0
 8020a30:	6818      	ldr	r0, [r3, #0]
 8020a32:	f7ff bfd3 	b.w	80209dc <_raise_r>
 8020a36:	bf00      	nop
 8020a38:	20000328 	.word	0x20000328

08020a3c <_kill_r>:
 8020a3c:	b538      	push	{r3, r4, r5, lr}
 8020a3e:	4d07      	ldr	r5, [pc, #28]	; (8020a5c <_kill_r+0x20>)
 8020a40:	2300      	movs	r3, #0
 8020a42:	4604      	mov	r4, r0
 8020a44:	4608      	mov	r0, r1
 8020a46:	4611      	mov	r1, r2
 8020a48:	602b      	str	r3, [r5, #0]
 8020a4a:	f7e3 fc85 	bl	8004358 <_kill>
 8020a4e:	1c43      	adds	r3, r0, #1
 8020a50:	d102      	bne.n	8020a58 <_kill_r+0x1c>
 8020a52:	682b      	ldr	r3, [r5, #0]
 8020a54:	b103      	cbz	r3, 8020a58 <_kill_r+0x1c>
 8020a56:	6023      	str	r3, [r4, #0]
 8020a58:	bd38      	pop	{r3, r4, r5, pc}
 8020a5a:	bf00      	nop
 8020a5c:	2007928c 	.word	0x2007928c

08020a60 <_getpid_r>:
 8020a60:	f7e3 bc71 	b.w	8004346 <_getpid>

08020a64 <__ascii_wctomb>:
 8020a64:	b149      	cbz	r1, 8020a7a <__ascii_wctomb+0x16>
 8020a66:	2aff      	cmp	r2, #255	; 0xff
 8020a68:	bf85      	ittet	hi
 8020a6a:	238a      	movhi	r3, #138	; 0x8a
 8020a6c:	6003      	strhi	r3, [r0, #0]
 8020a6e:	700a      	strbls	r2, [r1, #0]
 8020a70:	f04f 30ff 	movhi.w	r0, #4294967295
 8020a74:	bf98      	it	ls
 8020a76:	2001      	movls	r0, #1
 8020a78:	4770      	bx	lr
 8020a7a:	4608      	mov	r0, r1
 8020a7c:	4770      	bx	lr
	...

08020a80 <_fstat_r>:
 8020a80:	b538      	push	{r3, r4, r5, lr}
 8020a82:	4d07      	ldr	r5, [pc, #28]	; (8020aa0 <_fstat_r+0x20>)
 8020a84:	2300      	movs	r3, #0
 8020a86:	4604      	mov	r4, r0
 8020a88:	4608      	mov	r0, r1
 8020a8a:	4611      	mov	r1, r2
 8020a8c:	602b      	str	r3, [r5, #0]
 8020a8e:	f7e3 fcc4 	bl	800441a <_fstat>
 8020a92:	1c43      	adds	r3, r0, #1
 8020a94:	d102      	bne.n	8020a9c <_fstat_r+0x1c>
 8020a96:	682b      	ldr	r3, [r5, #0]
 8020a98:	b103      	cbz	r3, 8020a9c <_fstat_r+0x1c>
 8020a9a:	6023      	str	r3, [r4, #0]
 8020a9c:	bd38      	pop	{r3, r4, r5, pc}
 8020a9e:	bf00      	nop
 8020aa0:	2007928c 	.word	0x2007928c

08020aa4 <_isatty_r>:
 8020aa4:	b538      	push	{r3, r4, r5, lr}
 8020aa6:	4d06      	ldr	r5, [pc, #24]	; (8020ac0 <_isatty_r+0x1c>)
 8020aa8:	2300      	movs	r3, #0
 8020aaa:	4604      	mov	r4, r0
 8020aac:	4608      	mov	r0, r1
 8020aae:	602b      	str	r3, [r5, #0]
 8020ab0:	f7e3 fcc3 	bl	800443a <_isatty>
 8020ab4:	1c43      	adds	r3, r0, #1
 8020ab6:	d102      	bne.n	8020abe <_isatty_r+0x1a>
 8020ab8:	682b      	ldr	r3, [r5, #0]
 8020aba:	b103      	cbz	r3, 8020abe <_isatty_r+0x1a>
 8020abc:	6023      	str	r3, [r4, #0]
 8020abe:	bd38      	pop	{r3, r4, r5, pc}
 8020ac0:	2007928c 	.word	0x2007928c

08020ac4 <_init>:
 8020ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020ac6:	bf00      	nop
 8020ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020aca:	bc08      	pop	{r3}
 8020acc:	469e      	mov	lr, r3
 8020ace:	4770      	bx	lr

08020ad0 <_fini>:
 8020ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020ad2:	bf00      	nop
 8020ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020ad6:	bc08      	pop	{r3}
 8020ad8:	469e      	mov	lr, r3
 8020ada:	4770      	bx	lr
