// Seed: 1270872678
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16 = 1'h0;
  final begin : LABEL_0
    disable id_17;
  end
  id_18(
      .id_0(id_6), .id_1(1), .id_2(id_2 ==? id_5), .id_3(id_12)
  );
  wire id_19;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7
);
  id_9 :
  assert property (@(posedge 1'b0) id_6 && 1 ==? 1'd0 + id_5)
  else $display(id_4);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_17 = 0;
endmodule
