#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000218dc6aafc0 .scope module, "Kogge_Stone_Adder_Testbnech" "Kogge_Stone_Adder_Testbnech" 2 3;
 .timescale 0 0;
v00000218dc9db900_0 .var "a", 31 0;
v00000218dc9dbe00_0 .var "b", 31 0;
v00000218dc9da500_0 .var "c_in", 0 0;
v00000218dc9dbd60_0 .net "c_out", 0 0, L_00000218dca0f270;  1 drivers
v00000218dc9dbea0_0 .var "check", 32 0;
v00000218dc9dbfe0_0 .var/i "i", 31 0;
v00000218dc9dc120_0 .var/i "j", 31 0;
v00000218dc9dc1c0_0 .var/i "k", 31 0;
v00000218dc9dc300_0 .var/i "num_correct", 31 0;
v00000218dc9dc3a0_0 .var/i "num_wrong", 31 0;
v00000218dc9dc4e0_0 .net "sum", 31 0, L_00000218dca0f810;  1 drivers
S_00000218dc6ab150 .scope module, "kogge_stone_adder" "Kogge_Stone_Adder" 2 15, 3 1 0, S_00000218dc6aafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "carry_in";
    .port_info 1 /INPUT 32 "input_A";
    .port_info 2 /INPUT 32 "input_B";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v00000218dc9dbf40_0 .net "c1", 0 0, L_00000218dc9ebcf0;  1 drivers
v00000218dc9dc760_0 .net "c2", 0 0, L_00000218dca05810;  1 drivers
v00000218dc9dab40_0 .net "c3", 0 0, L_00000218dca03f20;  1 drivers
v00000218dc9dbc20_0 .net "c4", 0 0, L_00000218dca18a80;  1 drivers
v00000218dc9dbcc0_0 .net "c5", 0 0, L_00000218dca1ced0;  1 drivers
v00000218dc9dc800_0 .net "c6", 0 0, L_00000218dca1e0c0;  1 drivers
v00000218dc9dc940_0 .net "carry_in", 0 0, v00000218dc9da500_0;  1 drivers
v00000218dc9dba40_0 .net "carry_out", 0 0, L_00000218dca0f270;  alias, 1 drivers
v00000218dc9dc580_0 .net "g1", 31 0, L_00000218dc9e0a40;  1 drivers
v00000218dc9db5e0_0 .net "g2", 31 0, L_00000218dc9e5180;  1 drivers
v00000218dc9db0e0_0 .net "g3", 31 0, L_00000218dc9e9500;  1 drivers
v00000218dc9db720_0 .net "g4", 31 0, L_00000218dca0bc10;  1 drivers
v00000218dc9db220_0 .net "g5", 31 0, L_00000218dca10cb0;  1 drivers
v00000218dc9db2c0_0 .net "g6", 31 0, L_00000218dca119d0;  1 drivers
v00000218dc9dabe0_0 .net "input_A", 31 0, v00000218dc9db900_0;  1 drivers
v00000218dc9db400_0 .net "input_B", 31 0, v00000218dc9dbe00_0;  1 drivers
v00000218dc9dc080_0 .net "p1", 31 0, L_00000218dc9de9c0;  1 drivers
v00000218dc9dac80_0 .net "p2", 30 0, L_00000218dc9e1b20;  1 drivers
v00000218dc9da1e0_0 .net "p3", 28 0, L_00000218dc9e8560;  1 drivers
v00000218dc9db540_0 .net "p4", 24 0, L_00000218dca0bad0;  1 drivers
v00000218dc9db680_0 .net "p5", 16 0, L_00000218dca10030;  1 drivers
v00000218dc9db7c0_0 .net "p6", 31 0, L_00000218dca1e130;  1 drivers
v00000218dc9db9a0_0 .net "ps1", 31 0, L_00000218dca04e70;  1 drivers
v00000218dc9db860_0 .net "ps2", 31 0, L_00000218dca039e0;  1 drivers
v00000218dc9da280_0 .net "ps3", 31 0, L_00000218dca190a0;  1 drivers
v00000218dc9da320_0 .net "ps4", 31 0, L_00000218dca1c610;  1 drivers
v00000218dc9da460_0 .net "sum", 31 0, L_00000218dca0f810;  alias, 1 drivers
S_00000218dc6ace70 .scope module, "s1" "kogge_stone_cell_1" 3 38, 3 282 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_pk_1";
    .port_info 4 /OUTPUT 32 "o_gk_1";
    .port_info 5 /OUTPUT 1 "o_c0_1";
L_00000218dc9ebcf0 .functor BUFZ 1, v00000218dc9da500_0, C4<0>, C4<0>, C4<0>;
v00000218dc97c2a0_0 .net "i_a", 31 0, v00000218dc9db900_0;  alias, 1 drivers
v00000218dc97c160_0 .net "i_b", 31 0, v00000218dc9dbe00_0;  alias, 1 drivers
v00000218dc97ab80_0 .net "i_c0", 0 0, v00000218dc9da500_0;  alias, 1 drivers
v00000218dc97b6c0_0 .net "o_c0_1", 0 0, L_00000218dc9ebcf0;  alias, 1 drivers
v00000218dc97b3a0_0 .net "o_gk_1", 31 0, L_00000218dc9e0a40;  alias, 1 drivers
v00000218dc97b580_0 .net "o_pk_1", 31 0, L_00000218dc9de9c0;  alias, 1 drivers
L_00000218dc9da640 .part v00000218dc9db900_0, 0, 1;
L_00000218dc9dd7a0 .part v00000218dc9dbe00_0, 0, 1;
L_00000218dc9deec0 .part v00000218dc9db900_0, 1, 1;
L_00000218dc9de920 .part v00000218dc9dbe00_0, 1, 1;
L_00000218dc9ddde0 .part v00000218dc9db900_0, 2, 1;
L_00000218dc9dce40 .part v00000218dc9dbe00_0, 2, 1;
L_00000218dc9ded80 .part v00000218dc9db900_0, 3, 1;
L_00000218dc9df0a0 .part v00000218dc9dbe00_0, 3, 1;
L_00000218dc9de420 .part v00000218dc9db900_0, 4, 1;
L_00000218dc9deb00 .part v00000218dc9dbe00_0, 4, 1;
L_00000218dc9dd660 .part v00000218dc9db900_0, 5, 1;
L_00000218dc9dcda0 .part v00000218dc9dbe00_0, 5, 1;
L_00000218dc9dca80 .part v00000218dc9db900_0, 6, 1;
L_00000218dc9dcee0 .part v00000218dc9dbe00_0, 6, 1;
L_00000218dc9dd160 .part v00000218dc9db900_0, 7, 1;
L_00000218dc9ddc00 .part v00000218dc9dbe00_0, 7, 1;
L_00000218dc9dcd00 .part v00000218dc9db900_0, 8, 1;
L_00000218dc9dd700 .part v00000218dc9dbe00_0, 8, 1;
L_00000218dc9dc9e0 .part v00000218dc9db900_0, 9, 1;
L_00000218dc9de6a0 .part v00000218dc9dbe00_0, 9, 1;
L_00000218dc9de600 .part v00000218dc9db900_0, 10, 1;
L_00000218dc9dd0c0 .part v00000218dc9dbe00_0, 10, 1;
L_00000218dc9deba0 .part v00000218dc9db900_0, 11, 1;
L_00000218dc9de100 .part v00000218dc9dbe00_0, 11, 1;
L_00000218dc9dd480 .part v00000218dc9db900_0, 12, 1;
L_00000218dc9dd980 .part v00000218dc9dbe00_0, 12, 1;
L_00000218dc9dcb20 .part v00000218dc9db900_0, 13, 1;
L_00000218dc9dea60 .part v00000218dc9dbe00_0, 13, 1;
L_00000218dc9dcf80 .part v00000218dc9db900_0, 14, 1;
L_00000218dc9dee20 .part v00000218dc9dbe00_0, 14, 1;
L_00000218dc9de740 .part v00000218dc9db900_0, 15, 1;
L_00000218dc9def60 .part v00000218dc9dbe00_0, 15, 1;
L_00000218dc9df140 .part v00000218dc9db900_0, 16, 1;
L_00000218dc9de4c0 .part v00000218dc9dbe00_0, 16, 1;
L_00000218dc9de380 .part v00000218dc9db900_0, 17, 1;
L_00000218dc9ddca0 .part v00000218dc9dbe00_0, 17, 1;
L_00000218dc9df000 .part v00000218dc9db900_0, 18, 1;
L_00000218dc9dd020 .part v00000218dc9dbe00_0, 18, 1;
L_00000218dc9de240 .part v00000218dc9db900_0, 19, 1;
L_00000218dc9dd200 .part v00000218dc9dbe00_0, 19, 1;
L_00000218dc9dd8e0 .part v00000218dc9db900_0, 20, 1;
L_00000218dc9dda20 .part v00000218dc9dbe00_0, 20, 1;
L_00000218dc9de560 .part v00000218dc9db900_0, 21, 1;
L_00000218dc9dd520 .part v00000218dc9dbe00_0, 21, 1;
L_00000218dc9dcbc0 .part v00000218dc9db900_0, 22, 1;
L_00000218dc9dcc60 .part v00000218dc9dbe00_0, 22, 1;
L_00000218dc9dd2a0 .part v00000218dc9db900_0, 23, 1;
L_00000218dc9de2e0 .part v00000218dc9dbe00_0, 23, 1;
L_00000218dc9dd340 .part v00000218dc9db900_0, 24, 1;
L_00000218dc9ddb60 .part v00000218dc9dbe00_0, 24, 1;
L_00000218dc9ddac0 .part v00000218dc9db900_0, 25, 1;
L_00000218dc9dd3e0 .part v00000218dc9dbe00_0, 25, 1;
L_00000218dc9dd840 .part v00000218dc9db900_0, 26, 1;
L_00000218dc9ddd40 .part v00000218dc9dbe00_0, 26, 1;
L_00000218dc9dd5c0 .part v00000218dc9db900_0, 27, 1;
L_00000218dc9dde80 .part v00000218dc9dbe00_0, 27, 1;
L_00000218dc9ddf20 .part v00000218dc9db900_0, 28, 1;
L_00000218dc9dec40 .part v00000218dc9dbe00_0, 28, 1;
L_00000218dc9ddfc0 .part v00000218dc9db900_0, 29, 1;
L_00000218dc9de7e0 .part v00000218dc9dbe00_0, 29, 1;
L_00000218dc9de060 .part v00000218dc9db900_0, 30, 1;
L_00000218dc9de1a0 .part v00000218dc9dbe00_0, 30, 1;
L_00000218dc9dece0 .part v00000218dc9db900_0, 31, 1;
L_00000218dc9de880 .part v00000218dc9dbe00_0, 31, 1;
LS_00000218dc9de9c0_0_0 .concat8 [ 1 1 1 1], L_00000218dc90ab90, L_00000218dc90a9d0, L_00000218dc90a5e0, L_00000218dc90a8f0;
LS_00000218dc9de9c0_0_4 .concat8 [ 1 1 1 1], L_00000218dc90ab20, L_00000218dc90a6c0, L_00000218dc9ea860, L_00000218dc9eb970;
LS_00000218dc9de9c0_0_8 .concat8 [ 1 1 1 1], L_00000218dc9eaef0, L_00000218dc9ea1d0, L_00000218dc9eb580, L_00000218dc9ebba0;
LS_00000218dc9de9c0_0_12 .concat8 [ 1 1 1 1], L_00000218dc9eac50, L_00000218dc9eb4a0, L_00000218dc9ea240, L_00000218dc9eb890;
LS_00000218dc9de9c0_0_16 .concat8 [ 1 1 1 1], L_00000218dc9eb040, L_00000218dc9eabe0, L_00000218dc9ea390, L_00000218dc9ea630;
LS_00000218dc9de9c0_0_20 .concat8 [ 1 1 1 1], L_00000218dc9eaf60, L_00000218dc9ebc10, L_00000218dc9eb350, L_00000218dc9ea550;
LS_00000218dc9de9c0_0_24 .concat8 [ 1 1 1 1], L_00000218dc9ea710, L_00000218dc9eb740, L_00000218dc9ea940, L_00000218dc9eaa20;
LS_00000218dc9de9c0_0_28 .concat8 [ 1 1 1 1], L_00000218dc9eae80, L_00000218dc9eb7b0, L_00000218dc9eb200, L_00000218dc9eaa90;
LS_00000218dc9de9c0_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9de9c0_0_0, LS_00000218dc9de9c0_0_4, LS_00000218dc9de9c0_0_8, LS_00000218dc9de9c0_0_12;
LS_00000218dc9de9c0_1_4 .concat8 [ 4 4 4 4], LS_00000218dc9de9c0_0_16, LS_00000218dc9de9c0_0_20, LS_00000218dc9de9c0_0_24, LS_00000218dc9de9c0_0_28;
L_00000218dc9de9c0 .concat8 [ 16 16 0 0], LS_00000218dc9de9c0_1_0, LS_00000218dc9de9c0_1_4;
LS_00000218dc9e0a40_0_0 .concat8 [ 1 1 1 1], L_00000218dc90a960, L_00000218dc90a650, L_00000218dc90ac70, L_00000218dc90a810;
LS_00000218dc9e0a40_0_4 .concat8 [ 1 1 1 1], L_00000218dc90a570, L_00000218dc90aa40, L_00000218dc9eacc0, L_00000218dc9eb0b0;
LS_00000218dc9e0a40_0_8 .concat8 [ 1 1 1 1], L_00000218dc9ead30, L_00000218dc9eb430, L_00000218dc9eada0, L_00000218dc9eab70;
LS_00000218dc9e0a40_0_12 .concat8 [ 1 1 1 1], L_00000218dc9eb190, L_00000218dc9eb270, L_00000218dc9ea2b0, L_00000218dc9eae10;
LS_00000218dc9e0a40_0_16 .concat8 [ 1 1 1 1], L_00000218dc9ea320, L_00000218dc9ebac0, L_00000218dc9eb9e0, L_00000218dc9eb510;
LS_00000218dc9e0a40_0_20 .concat8 [ 1 1 1 1], L_00000218dc9ebb30, L_00000218dc9eb2e0, L_00000218dc9eb3c0, L_00000218dc9eb5f0;
LS_00000218dc9e0a40_0_24 .concat8 [ 1 1 1 1], L_00000218dc9ea470, L_00000218dc9eb900, L_00000218dc9eb120, L_00000218dc9eb660;
LS_00000218dc9e0a40_0_28 .concat8 [ 1 1 1 1], L_00000218dc9eafd0, L_00000218dc9ea4e0, L_00000218dc9ea6a0, L_00000218dc9eb6d0;
LS_00000218dc9e0a40_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9e0a40_0_0, LS_00000218dc9e0a40_0_4, LS_00000218dc9e0a40_0_8, LS_00000218dc9e0a40_0_12;
LS_00000218dc9e0a40_1_4 .concat8 [ 4 4 4 4], LS_00000218dc9e0a40_0_16, LS_00000218dc9e0a40_0_20, LS_00000218dc9e0a40_0_24, LS_00000218dc9e0a40_0_28;
L_00000218dc9e0a40 .concat8 [ 16 16 0 0], LS_00000218dc9e0a40_1_0, LS_00000218dc9e0a40_1_4;
S_00000218dc6ad000 .scope generate, "genblk1[0]" "genblk1[0]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917df0 .param/l "i" 0 3 296, +C4<00>;
S_00000218dc6b2bd0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6ad000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90ab90 .functor XOR 1, L_00000218dc9da640, L_00000218dc9dd7a0, C4<0>, C4<0>;
L_00000218dc90a960 .functor AND 1, L_00000218dc9da640, L_00000218dc9dd7a0, C4<1>, C4<1>;
v00000218dc8cf0f0_0 .net "i_a", 0 0, L_00000218dc9da640;  1 drivers
v00000218dc8d1170_0 .net "i_b", 0 0, L_00000218dc9dd7a0;  1 drivers
v00000218dc8cf4b0_0 .net "o_g", 0 0, L_00000218dc90a960;  1 drivers
v00000218dc8d1cb0_0 .net "o_p", 0 0, L_00000218dc90ab90;  1 drivers
S_00000218dc6b2d60 .scope generate, "genblk1[1]" "genblk1[1]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917e30 .param/l "i" 0 3 296, +C4<01>;
S_00000218dc6bae60 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6b2d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90a9d0 .functor XOR 1, L_00000218dc9deec0, L_00000218dc9de920, C4<0>, C4<0>;
L_00000218dc90a650 .functor AND 1, L_00000218dc9deec0, L_00000218dc9de920, C4<1>, C4<1>;
v00000218dc8d1d50_0 .net "i_a", 0 0, L_00000218dc9deec0;  1 drivers
v00000218dc8cad70_0 .net "i_b", 0 0, L_00000218dc9de920;  1 drivers
v00000218dc8cab90_0 .net "o_g", 0 0, L_00000218dc90a650;  1 drivers
v00000218dc8cb810_0 .net "o_p", 0 0, L_00000218dc90a9d0;  1 drivers
S_00000218dc6baff0 .scope generate, "genblk1[2]" "genblk1[2]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9174f0 .param/l "i" 0 3 296, +C4<010>;
S_00000218dc6c0cf0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6baff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90a5e0 .functor XOR 1, L_00000218dc9ddde0, L_00000218dc9dce40, C4<0>, C4<0>;
L_00000218dc90ac70 .functor AND 1, L_00000218dc9ddde0, L_00000218dc9dce40, C4<1>, C4<1>;
v00000218dc8cca30_0 .net "i_a", 0 0, L_00000218dc9ddde0;  1 drivers
v00000218dc8cb950_0 .net "i_b", 0 0, L_00000218dc9dce40;  1 drivers
v00000218dc8ca550_0 .net "o_g", 0 0, L_00000218dc90ac70;  1 drivers
v00000218dc8cb9f0_0 .net "o_p", 0 0, L_00000218dc90a5e0;  1 drivers
S_00000218dc6c0e80 .scope generate, "genblk1[3]" "genblk1[3]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9171f0 .param/l "i" 0 3 296, +C4<011>;
S_00000218dc6c8780 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6c0e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90a8f0 .functor XOR 1, L_00000218dc9ded80, L_00000218dc9df0a0, C4<0>, C4<0>;
L_00000218dc90a810 .functor AND 1, L_00000218dc9ded80, L_00000218dc9df0a0, C4<1>, C4<1>;
v00000218dc8cbb30_0 .net "i_a", 0 0, L_00000218dc9ded80;  1 drivers
v00000218dc8cbd10_0 .net "i_b", 0 0, L_00000218dc9df0a0;  1 drivers
v00000218dc8cc030_0 .net "o_g", 0 0, L_00000218dc90a810;  1 drivers
v00000218dc8b3bc0_0 .net "o_p", 0 0, L_00000218dc90a8f0;  1 drivers
S_00000218dc6c8910 .scope generate, "genblk1[4]" "genblk1[4]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917530 .param/l "i" 0 3 296, +C4<0100>;
S_00000218dc6cefb0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6c8910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90ab20 .functor XOR 1, L_00000218dc9de420, L_00000218dc9deb00, C4<0>, C4<0>;
L_00000218dc90a570 .functor AND 1, L_00000218dc9de420, L_00000218dc9deb00, C4<1>, C4<1>;
v00000218dc8b2a40_0 .net "i_a", 0 0, L_00000218dc9de420;  1 drivers
v00000218dc8b4a20_0 .net "i_b", 0 0, L_00000218dc9deb00;  1 drivers
v00000218dc8b4e80_0 .net "o_g", 0 0, L_00000218dc90a570;  1 drivers
v00000218dc8b5920_0 .net "o_p", 0 0, L_00000218dc90ab20;  1 drivers
S_00000218dc6cf140 .scope generate, "genblk1[5]" "genblk1[5]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917e70 .param/l "i" 0 3 296, +C4<0101>;
S_00000218dc6d17c0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6cf140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc90a6c0 .functor XOR 1, L_00000218dc9dd660, L_00000218dc9dcda0, C4<0>, C4<0>;
L_00000218dc90aa40 .functor AND 1, L_00000218dc9dd660, L_00000218dc9dcda0, C4<1>, C4<1>;
v00000218dc8b48e0_0 .net "i_a", 0 0, L_00000218dc9dd660;  1 drivers
v00000218dc894110_0 .net "i_b", 0 0, L_00000218dc9dcda0;  1 drivers
v00000218dc892130_0 .net "o_g", 0 0, L_00000218dc90aa40;  1 drivers
v00000218dc892d10_0 .net "o_p", 0 0, L_00000218dc90a6c0;  1 drivers
S_00000218dc6d1950 .scope generate, "genblk1[6]" "genblk1[6]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917c30 .param/l "i" 0 3 296, +C4<0110>;
S_00000218dc786900 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc6d1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea860 .functor XOR 1, L_00000218dc9dca80, L_00000218dc9dcee0, C4<0>, C4<0>;
L_00000218dc9eacc0 .functor AND 1, L_00000218dc9dca80, L_00000218dc9dcee0, C4<1>, C4<1>;
v00000218dc894c50_0 .net "i_a", 0 0, L_00000218dc9dca80;  1 drivers
v00000218dc8557b0_0 .net "i_b", 0 0, L_00000218dc9dcee0;  1 drivers
v00000218dc857c90_0 .net "o_g", 0 0, L_00000218dc9eacc0;  1 drivers
v00000218dc824970_0 .net "o_p", 0 0, L_00000218dc9ea860;  1 drivers
S_00000218dc9765a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917430 .param/l "i" 0 3 296, +C4<0111>;
S_00000218dc976730 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9765a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb970 .functor XOR 1, L_00000218dc9dd160, L_00000218dc9ddc00, C4<0>, C4<0>;
L_00000218dc9eb0b0 .functor AND 1, L_00000218dc9dd160, L_00000218dc9ddc00, C4<1>, C4<1>;
v00000218dc84ea60_0 .net "i_a", 0 0, L_00000218dc9dd160;  1 drivers
v00000218dc978240_0 .net "i_b", 0 0, L_00000218dc9ddc00;  1 drivers
v00000218dc977980_0 .net "o_g", 0 0, L_00000218dc9eb0b0;  1 drivers
v00000218dc9787e0_0 .net "o_p", 0 0, L_00000218dc9eb970;  1 drivers
S_00000218dc9768c0 .scope generate, "genblk1[8]" "genblk1[8]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917570 .param/l "i" 0 3 296, +C4<01000>;
S_00000218dc976a50 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9768c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eaef0 .functor XOR 1, L_00000218dc9dcd00, L_00000218dc9dd700, C4<0>, C4<0>;
L_00000218dc9ead30 .functor AND 1, L_00000218dc9dcd00, L_00000218dc9dd700, C4<1>, C4<1>;
v00000218dc979280_0 .net "i_a", 0 0, L_00000218dc9dcd00;  1 drivers
v00000218dc978920_0 .net "i_b", 0 0, L_00000218dc9dd700;  1 drivers
v00000218dc978060_0 .net "o_g", 0 0, L_00000218dc9ead30;  1 drivers
v00000218dc979820_0 .net "o_p", 0 0, L_00000218dc9eaef0;  1 drivers
S_00000218dc976be0 .scope generate, "genblk1[9]" "genblk1[9]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917eb0 .param/l "i" 0 3 296, +C4<01001>;
S_00000218dc976d70 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc976be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea1d0 .functor XOR 1, L_00000218dc9dc9e0, L_00000218dc9de6a0, C4<0>, C4<0>;
L_00000218dc9eb430 .functor AND 1, L_00000218dc9dc9e0, L_00000218dc9de6a0, C4<1>, C4<1>;
v00000218dc977c00_0 .net "i_a", 0 0, L_00000218dc9dc9e0;  1 drivers
v00000218dc979c80_0 .net "i_b", 0 0, L_00000218dc9de6a0;  1 drivers
v00000218dc978560_0 .net "o_g", 0 0, L_00000218dc9eb430;  1 drivers
v00000218dc9782e0_0 .net "o_p", 0 0, L_00000218dc9ea1d0;  1 drivers
S_00000218dc9773b0 .scope generate, "genblk1[10]" "genblk1[10]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917ef0 .param/l "i" 0 3 296, +C4<01010>;
S_00000218dc976f00 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9773b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb580 .functor XOR 1, L_00000218dc9de600, L_00000218dc9dd0c0, C4<0>, C4<0>;
L_00000218dc9eada0 .functor AND 1, L_00000218dc9de600, L_00000218dc9dd0c0, C4<1>, C4<1>;
v00000218dc979640_0 .net "i_a", 0 0, L_00000218dc9de600;  1 drivers
v00000218dc977ac0_0 .net "i_b", 0 0, L_00000218dc9dd0c0;  1 drivers
v00000218dc979320_0 .net "o_g", 0 0, L_00000218dc9eada0;  1 drivers
v00000218dc977e80_0 .net "o_p", 0 0, L_00000218dc9eb580;  1 drivers
S_00000218dc977090 .scope generate, "genblk1[11]" "genblk1[11]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917bb0 .param/l "i" 0 3 296, +C4<01011>;
S_00000218dc977220 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc977090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ebba0 .functor XOR 1, L_00000218dc9deba0, L_00000218dc9de100, C4<0>, C4<0>;
L_00000218dc9eab70 .functor AND 1, L_00000218dc9deba0, L_00000218dc9de100, C4<1>, C4<1>;
v00000218dc978ce0_0 .net "i_a", 0 0, L_00000218dc9deba0;  1 drivers
v00000218dc9795a0_0 .net "i_b", 0 0, L_00000218dc9de100;  1 drivers
v00000218dc9796e0_0 .net "o_g", 0 0, L_00000218dc9eab70;  1 drivers
v00000218dc978b00_0 .net "o_p", 0 0, L_00000218dc9ebba0;  1 drivers
S_00000218dc988700 .scope generate, "genblk1[12]" "genblk1[12]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917b30 .param/l "i" 0 3 296, +C4<01100>;
S_00000218dc987f30 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc988700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eac50 .functor XOR 1, L_00000218dc9dd480, L_00000218dc9dd980, C4<0>, C4<0>;
L_00000218dc9eb190 .functor AND 1, L_00000218dc9dd480, L_00000218dc9dd980, C4<1>, C4<1>;
v00000218dc9781a0_0 .net "i_a", 0 0, L_00000218dc9dd480;  1 drivers
v00000218dc978c40_0 .net "i_b", 0 0, L_00000218dc9dd980;  1 drivers
v00000218dc977700_0 .net "o_g", 0 0, L_00000218dc9eb190;  1 drivers
v00000218dc977ca0_0 .net "o_p", 0 0, L_00000218dc9eac50;  1 drivers
S_00000218dc988a20 .scope generate, "genblk1[13]" "genblk1[13]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917fb0 .param/l "i" 0 3 296, +C4<01101>;
S_00000218dc988570 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc988a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb4a0 .functor XOR 1, L_00000218dc9dcb20, L_00000218dc9dea60, C4<0>, C4<0>;
L_00000218dc9eb270 .functor AND 1, L_00000218dc9dcb20, L_00000218dc9dea60, C4<1>, C4<1>;
v00000218dc978a60_0 .net "i_a", 0 0, L_00000218dc9dcb20;  1 drivers
v00000218dc978e20_0 .net "i_b", 0 0, L_00000218dc9dea60;  1 drivers
v00000218dc978ba0_0 .net "o_g", 0 0, L_00000218dc9eb270;  1 drivers
v00000218dc978d80_0 .net "o_p", 0 0, L_00000218dc9eb4a0;  1 drivers
S_00000218dc988bb0 .scope generate, "genblk1[14]" "genblk1[14]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9175b0 .param/l "i" 0 3 296, +C4<01110>;
S_00000218dc988250 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc988bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea240 .functor XOR 1, L_00000218dc9dcf80, L_00000218dc9dee20, C4<0>, C4<0>;
L_00000218dc9ea2b0 .functor AND 1, L_00000218dc9dcf80, L_00000218dc9dee20, C4<1>, C4<1>;
v00000218dc978740_0 .net "i_a", 0 0, L_00000218dc9dcf80;  1 drivers
v00000218dc979d20_0 .net "i_b", 0 0, L_00000218dc9dee20;  1 drivers
v00000218dc978380_0 .net "o_g", 0 0, L_00000218dc9ea2b0;  1 drivers
v00000218dc977840_0 .net "o_p", 0 0, L_00000218dc9ea240;  1 drivers
S_00000218dc9891f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917bf0 .param/l "i" 0 3 296, +C4<01111>;
S_00000218dc987760 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9891f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb890 .functor XOR 1, L_00000218dc9de740, L_00000218dc9def60, C4<0>, C4<0>;
L_00000218dc9eae10 .functor AND 1, L_00000218dc9de740, L_00000218dc9def60, C4<1>, C4<1>;
v00000218dc977a20_0 .net "i_a", 0 0, L_00000218dc9de740;  1 drivers
v00000218dc978880_0 .net "i_b", 0 0, L_00000218dc9def60;  1 drivers
v00000218dc977de0_0 .net "o_g", 0 0, L_00000218dc9eae10;  1 drivers
v00000218dc9789c0_0 .net "o_p", 0 0, L_00000218dc9eb890;  1 drivers
S_00000218dc9880c0 .scope generate, "genblk1[16]" "genblk1[16]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917370 .param/l "i" 0 3 296, +C4<010000>;
S_00000218dc9883e0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9880c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb040 .functor XOR 1, L_00000218dc9df140, L_00000218dc9de4c0, C4<0>, C4<0>;
L_00000218dc9ea320 .functor AND 1, L_00000218dc9df140, L_00000218dc9de4c0, C4<1>, C4<1>;
v00000218dc978ec0_0 .net "i_a", 0 0, L_00000218dc9df140;  1 drivers
v00000218dc9784c0_0 .net "i_b", 0 0, L_00000218dc9de4c0;  1 drivers
v00000218dc978f60_0 .net "o_g", 0 0, L_00000218dc9ea320;  1 drivers
v00000218dc9793c0_0 .net "o_p", 0 0, L_00000218dc9eb040;  1 drivers
S_00000218dc988d40 .scope generate, "genblk1[17]" "genblk1[17]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9175f0 .param/l "i" 0 3 296, +C4<010001>;
S_00000218dc987a80 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc988d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eabe0 .functor XOR 1, L_00000218dc9de380, L_00000218dc9ddca0, C4<0>, C4<0>;
L_00000218dc9ebac0 .functor AND 1, L_00000218dc9de380, L_00000218dc9ddca0, C4<1>, C4<1>;
v00000218dc978100_0 .net "i_a", 0 0, L_00000218dc9de380;  1 drivers
v00000218dc977b60_0 .net "i_b", 0 0, L_00000218dc9ddca0;  1 drivers
v00000218dc9775c0_0 .net "o_g", 0 0, L_00000218dc9ebac0;  1 drivers
v00000218dc9790a0_0 .net "o_p", 0 0, L_00000218dc9eabe0;  1 drivers
S_00000218dc989380 .scope generate, "genblk1[18]" "genblk1[18]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917ff0 .param/l "i" 0 3 296, +C4<010010>;
S_00000218dc988ed0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc989380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea390 .functor XOR 1, L_00000218dc9df000, L_00000218dc9dd020, C4<0>, C4<0>;
L_00000218dc9eb9e0 .functor AND 1, L_00000218dc9df000, L_00000218dc9dd020, C4<1>, C4<1>;
v00000218dc979460_0 .net "i_a", 0 0, L_00000218dc9df000;  1 drivers
v00000218dc979140_0 .net "i_b", 0 0, L_00000218dc9dd020;  1 drivers
v00000218dc977d40_0 .net "o_g", 0 0, L_00000218dc9eb9e0;  1 drivers
v00000218dc977f20_0 .net "o_p", 0 0, L_00000218dc9ea390;  1 drivers
S_00000218dc988890 .scope generate, "genblk1[19]" "genblk1[19]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9180b0 .param/l "i" 0 3 296, +C4<010011>;
S_00000218dc989060 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea630 .functor XOR 1, L_00000218dc9de240, L_00000218dc9dd200, C4<0>, C4<0>;
L_00000218dc9eb510 .functor AND 1, L_00000218dc9de240, L_00000218dc9dd200, C4<1>, C4<1>;
v00000218dc9778e0_0 .net "i_a", 0 0, L_00000218dc9de240;  1 drivers
v00000218dc979000_0 .net "i_b", 0 0, L_00000218dc9dd200;  1 drivers
v00000218dc979500_0 .net "o_g", 0 0, L_00000218dc9eb510;  1 drivers
v00000218dc977fc0_0 .net "o_p", 0 0, L_00000218dc9ea630;  1 drivers
S_00000218dc9875d0 .scope generate, "genblk1[20]" "genblk1[20]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9176b0 .param/l "i" 0 3 296, +C4<010100>;
S_00000218dc987c10 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9875d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eaf60 .functor XOR 1, L_00000218dc9dd8e0, L_00000218dc9dda20, C4<0>, C4<0>;
L_00000218dc9ebb30 .functor AND 1, L_00000218dc9dd8e0, L_00000218dc9dda20, C4<1>, C4<1>;
v00000218dc978600_0 .net "i_a", 0 0, L_00000218dc9dd8e0;  1 drivers
v00000218dc9791e0_0 .net "i_b", 0 0, L_00000218dc9dda20;  1 drivers
v00000218dc9786a0_0 .net "o_g", 0 0, L_00000218dc9ebb30;  1 drivers
v00000218dc979960_0 .net "o_p", 0 0, L_00000218dc9eaf60;  1 drivers
S_00000218dc9878f0 .scope generate, "genblk1[21]" "genblk1[21]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9179b0 .param/l "i" 0 3 296, +C4<010101>;
S_00000218dc987da0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc9878f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ebc10 .functor XOR 1, L_00000218dc9de560, L_00000218dc9dd520, C4<0>, C4<0>;
L_00000218dc9eb2e0 .functor AND 1, L_00000218dc9de560, L_00000218dc9dd520, C4<1>, C4<1>;
v00000218dc978420_0 .net "i_a", 0 0, L_00000218dc9de560;  1 drivers
v00000218dc979780_0 .net "i_b", 0 0, L_00000218dc9dd520;  1 drivers
v00000218dc9798c0_0 .net "o_g", 0 0, L_00000218dc9eb2e0;  1 drivers
v00000218dc977660_0 .net "o_p", 0 0, L_00000218dc9ebc10;  1 drivers
S_00000218dc98b070 .scope generate, "genblk1[22]" "genblk1[22]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc918030 .param/l "i" 0 3 296, +C4<010110>;
S_00000218dc98a3f0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98b070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb350 .functor XOR 1, L_00000218dc9dcbc0, L_00000218dc9dcc60, C4<0>, C4<0>;
L_00000218dc9eb3c0 .functor AND 1, L_00000218dc9dcbc0, L_00000218dc9dcc60, C4<1>, C4<1>;
v00000218dc979be0_0 .net "i_a", 0 0, L_00000218dc9dcbc0;  1 drivers
v00000218dc979a00_0 .net "i_b", 0 0, L_00000218dc9dcc60;  1 drivers
v00000218dc979aa0_0 .net "o_g", 0 0, L_00000218dc9eb3c0;  1 drivers
v00000218dc979b40_0 .net "o_p", 0 0, L_00000218dc9eb350;  1 drivers
S_00000218dc98aa30 .scope generate, "genblk1[23]" "genblk1[23]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917870 .param/l "i" 0 3 296, +C4<010111>;
S_00000218dc989900 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98aa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea550 .functor XOR 1, L_00000218dc9dd2a0, L_00000218dc9de2e0, C4<0>, C4<0>;
L_00000218dc9eb5f0 .functor AND 1, L_00000218dc9dd2a0, L_00000218dc9de2e0, C4<1>, C4<1>;
v00000218dc9777a0_0 .net "i_a", 0 0, L_00000218dc9dd2a0;  1 drivers
v00000218dc97a9a0_0 .net "i_b", 0 0, L_00000218dc9de2e0;  1 drivers
v00000218dc97a7c0_0 .net "o_g", 0 0, L_00000218dc9eb5f0;  1 drivers
v00000218dc97a0e0_0 .net "o_p", 0 0, L_00000218dc9ea550;  1 drivers
S_00000218dc98a8a0 .scope generate, "genblk1[24]" "genblk1[24]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9177b0 .param/l "i" 0 3 296, +C4<011000>;
S_00000218dc989db0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea710 .functor XOR 1, L_00000218dc9dd340, L_00000218dc9ddb60, C4<0>, C4<0>;
L_00000218dc9ea470 .functor AND 1, L_00000218dc9dd340, L_00000218dc9ddb60, C4<1>, C4<1>;
v00000218dc97b800_0 .net "i_a", 0 0, L_00000218dc9dd340;  1 drivers
v00000218dc97aea0_0 .net "i_b", 0 0, L_00000218dc9ddb60;  1 drivers
v00000218dc97c020_0 .net "o_g", 0 0, L_00000218dc9ea470;  1 drivers
v00000218dc97a360_0 .net "o_p", 0 0, L_00000218dc9ea710;  1 drivers
S_00000218dc989a90 .scope generate, "genblk1[25]" "genblk1[25]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc918070 .param/l "i" 0 3 296, +C4<011001>;
S_00000218dc989f40 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc989a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb740 .functor XOR 1, L_00000218dc9ddac0, L_00000218dc9dd3e0, C4<0>, C4<0>;
L_00000218dc9eb900 .functor AND 1, L_00000218dc9ddac0, L_00000218dc9dd3e0, C4<1>, C4<1>;
v00000218dc97b120_0 .net "i_a", 0 0, L_00000218dc9ddac0;  1 drivers
v00000218dc97a860_0 .net "i_b", 0 0, L_00000218dc9dd3e0;  1 drivers
v00000218dc97c0c0_0 .net "o_g", 0 0, L_00000218dc9eb900;  1 drivers
v00000218dc97bf80_0 .net "o_p", 0 0, L_00000218dc9eb740;  1 drivers
S_00000218dc98b200 .scope generate, "genblk1[26]" "genblk1[26]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9180f0 .param/l "i" 0 3 296, +C4<011010>;
S_00000218dc9895e0 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9ea940 .functor XOR 1, L_00000218dc9dd840, L_00000218dc9ddd40, C4<0>, C4<0>;
L_00000218dc9eb120 .functor AND 1, L_00000218dc9dd840, L_00000218dc9ddd40, C4<1>, C4<1>;
v00000218dc97a2c0_0 .net "i_a", 0 0, L_00000218dc9dd840;  1 drivers
v00000218dc97bb20_0 .net "i_b", 0 0, L_00000218dc9ddd40;  1 drivers
v00000218dc97a680_0 .net "o_g", 0 0, L_00000218dc9eb120;  1 drivers
v00000218dc97a4a0_0 .net "o_p", 0 0, L_00000218dc9ea940;  1 drivers
S_00000218dc98abc0 .scope generate, "genblk1[27]" "genblk1[27]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917830 .param/l "i" 0 3 296, +C4<011011>;
S_00000218dc98a580 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eaa20 .functor XOR 1, L_00000218dc9dd5c0, L_00000218dc9dde80, C4<0>, C4<0>;
L_00000218dc9eb660 .functor AND 1, L_00000218dc9dd5c0, L_00000218dc9dde80, C4<1>, C4<1>;
v00000218dc97bda0_0 .net "i_a", 0 0, L_00000218dc9dd5c0;  1 drivers
v00000218dc97be40_0 .net "i_b", 0 0, L_00000218dc9dde80;  1 drivers
v00000218dc97b300_0 .net "o_g", 0 0, L_00000218dc9eb660;  1 drivers
v00000218dc97b1c0_0 .net "o_p", 0 0, L_00000218dc9eaa20;  1 drivers
S_00000218dc98ad50 .scope generate, "genblk1[28]" "genblk1[28]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc918130 .param/l "i" 0 3 296, +C4<011100>;
S_00000218dc98a710 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eae80 .functor XOR 1, L_00000218dc9ddf20, L_00000218dc9dec40, C4<0>, C4<0>;
L_00000218dc9eafd0 .functor AND 1, L_00000218dc9ddf20, L_00000218dc9dec40, C4<1>, C4<1>;
v00000218dc97a180_0 .net "i_a", 0 0, L_00000218dc9ddf20;  1 drivers
v00000218dc97b260_0 .net "i_b", 0 0, L_00000218dc9dec40;  1 drivers
v00000218dc97bc60_0 .net "o_g", 0 0, L_00000218dc9eafd0;  1 drivers
v00000218dc97acc0_0 .net "o_p", 0 0, L_00000218dc9eae80;  1 drivers
S_00000218dc98aee0 .scope generate, "genblk1[29]" "genblk1[29]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9172b0 .param/l "i" 0 3 296, +C4<011101>;
S_00000218dc98b390 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98aee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb7b0 .functor XOR 1, L_00000218dc9ddfc0, L_00000218dc9de7e0, C4<0>, C4<0>;
L_00000218dc9ea4e0 .functor AND 1, L_00000218dc9ddfc0, L_00000218dc9de7e0, C4<1>, C4<1>;
v00000218dc97a720_0 .net "i_a", 0 0, L_00000218dc9ddfc0;  1 drivers
v00000218dc97a900_0 .net "i_b", 0 0, L_00000218dc9de7e0;  1 drivers
v00000218dc97b8a0_0 .net "o_g", 0 0, L_00000218dc9ea4e0;  1 drivers
v00000218dc97b9e0_0 .net "o_p", 0 0, L_00000218dc9eb7b0;  1 drivers
S_00000218dc989770 .scope generate, "genblk1[30]" "genblk1[30]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc9171b0 .param/l "i" 0 3 296, +C4<011110>;
S_00000218dc989c20 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc989770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eb200 .functor XOR 1, L_00000218dc9de060, L_00000218dc9de1a0, C4<0>, C4<0>;
L_00000218dc9ea6a0 .functor AND 1, L_00000218dc9de060, L_00000218dc9de1a0, C4<1>, C4<1>;
v00000218dc979dc0_0 .net "i_a", 0 0, L_00000218dc9de060;  1 drivers
v00000218dc97c3e0_0 .net "i_b", 0 0, L_00000218dc9de1a0;  1 drivers
v00000218dc97bd00_0 .net "o_g", 0 0, L_00000218dc9ea6a0;  1 drivers
v00000218dc97b940_0 .net "o_p", 0 0, L_00000218dc9eb200;  1 drivers
S_00000218dc98a0d0 .scope generate, "genblk1[31]" "genblk1[31]" 3 296, 3 296 0, S_00000218dc6ace70;
 .timescale 0 0;
P_00000218dc917c70 .param/l "i" 0 3 296, +C4<011111>;
S_00000218dc98a260 .scope module, "pg" "PG" 3 298, 3 310 0, S_00000218dc98a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /OUTPUT 1 "o_p";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dc9eaa90 .functor XOR 1, L_00000218dc9dece0, L_00000218dc9de880, C4<0>, C4<0>;
L_00000218dc9eb6d0 .functor AND 1, L_00000218dc9dece0, L_00000218dc9de880, C4<1>, C4<1>;
v00000218dc97af40_0 .net "i_a", 0 0, L_00000218dc9dece0;  1 drivers
v00000218dc97bee0_0 .net "i_b", 0 0, L_00000218dc9de880;  1 drivers
v00000218dc97aa40_0 .net "o_g", 0 0, L_00000218dc9eb6d0;  1 drivers
v00000218dc97aae0_0 .net "o_p", 0 0, L_00000218dc9eaa90;  1 drivers
S_00000218dc98c0e0 .scope module, "s2" "kogge_stone_cell_2" 3 39, 3 243 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 32 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /OUTPUT 1 "o_c0";
    .port_info 4 /OUTPUT 31 "o_pk";
    .port_info 5 /OUTPUT 32 "o_gk";
    .port_info 6 /OUTPUT 32 "o_p_save";
L_00000218dca05810 .functor BUFZ 1, L_00000218dc9ebcf0, C4<0>, C4<0>, C4<0>;
L_00000218dca04e70 .functor BUFZ 32, L_00000218dc9de9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218dca04e00 .functor BUFZ 1, L_00000218dc9ebcf0, C4<0>, C4<0>, C4<0>;
v00000218dc994990_0 .net *"_ivl_256", 0 0, L_00000218dca04e00;  1 drivers
v00000218dc996830_0 .net *"_ivl_261", 30 0, L_00000218dc9e1c60;  1 drivers
v00000218dc9968d0_0 .net "gkj", 31 0, L_00000218dc9e2a20;  1 drivers
v00000218dc996970_0 .net "i_c0", 0 0, L_00000218dc9ebcf0;  alias, 1 drivers
v00000218dc994b70_0 .net "i_gk", 31 0, L_00000218dc9e0a40;  alias, 1 drivers
v00000218dc9972d0_0 .net "i_pk", 31 0, L_00000218dc9de9c0;  alias, 1 drivers
v00000218dc998a90_0 .net "o_c0", 0 0, L_00000218dca05810;  alias, 1 drivers
v00000218dc997eb0_0 .net "o_gk", 31 0, L_00000218dc9e5180;  alias, 1 drivers
v00000218dc999710_0 .net "o_p_save", 31 0, L_00000218dca04e70;  alias, 1 drivers
v00000218dc998810_0 .net "o_pk", 30 0, L_00000218dc9e1b20;  alias, 1 drivers
v00000218dc9990d0_0 .net "pkj", 30 0, L_00000218dc9e5d60;  1 drivers
L_00000218dc9dfaa0 .part L_00000218dc9e5d60, 0, 1;
L_00000218dc9e0e00 .part L_00000218dc9e2a20, 1, 1;
L_00000218dc9df8c0 .part L_00000218dc9de9c0, 1, 1;
L_00000218dc9e11c0 .part L_00000218dc9e0a40, 1, 1;
L_00000218dc9e00e0 .part L_00000218dc9e5d60, 1, 1;
L_00000218dc9df500 .part L_00000218dc9e2a20, 2, 1;
L_00000218dc9e0720 .part L_00000218dc9de9c0, 2, 1;
L_00000218dc9e0f40 .part L_00000218dc9e0a40, 2, 1;
L_00000218dc9e0860 .part L_00000218dc9e5d60, 2, 1;
L_00000218dc9e0360 .part L_00000218dc9e2a20, 3, 1;
L_00000218dc9dffa0 .part L_00000218dc9de9c0, 3, 1;
L_00000218dc9dfd20 .part L_00000218dc9e0a40, 3, 1;
L_00000218dc9e0ae0 .part L_00000218dc9e5d60, 3, 1;
L_00000218dc9df780 .part L_00000218dc9e2a20, 4, 1;
L_00000218dc9df960 .part L_00000218dc9de9c0, 4, 1;
L_00000218dc9dfa00 .part L_00000218dc9e0a40, 4, 1;
L_00000218dc9e0400 .part L_00000218dc9e5d60, 4, 1;
L_00000218dc9e1080 .part L_00000218dc9e2a20, 5, 1;
L_00000218dc9e0220 .part L_00000218dc9de9c0, 5, 1;
L_00000218dc9df5a0 .part L_00000218dc9e0a40, 5, 1;
L_00000218dc9e13a0 .part L_00000218dc9e5d60, 5, 1;
L_00000218dc9df640 .part L_00000218dc9e2a20, 6, 1;
L_00000218dc9e14e0 .part L_00000218dc9de9c0, 6, 1;
L_00000218dc9dfb40 .part L_00000218dc9e0a40, 6, 1;
L_00000218dc9e1800 .part L_00000218dc9e5d60, 6, 1;
L_00000218dc9e0540 .part L_00000218dc9e2a20, 7, 1;
L_00000218dc9e0900 .part L_00000218dc9de9c0, 7, 1;
L_00000218dc9e0180 .part L_00000218dc9e0a40, 7, 1;
L_00000218dc9e09a0 .part L_00000218dc9e5d60, 7, 1;
L_00000218dc9dfbe0 .part L_00000218dc9e2a20, 8, 1;
L_00000218dc9df280 .part L_00000218dc9de9c0, 8, 1;
L_00000218dc9e1260 .part L_00000218dc9e0a40, 8, 1;
L_00000218dc9e0ea0 .part L_00000218dc9e5d60, 8, 1;
L_00000218dc9df6e0 .part L_00000218dc9e2a20, 9, 1;
L_00000218dc9e0680 .part L_00000218dc9de9c0, 9, 1;
L_00000218dc9e1580 .part L_00000218dc9e0a40, 9, 1;
L_00000218dc9e0d60 .part L_00000218dc9e5d60, 9, 1;
L_00000218dc9e02c0 .part L_00000218dc9e2a20, 10, 1;
L_00000218dc9dfc80 .part L_00000218dc9de9c0, 10, 1;
L_00000218dc9e1620 .part L_00000218dc9e0a40, 10, 1;
L_00000218dc9e16c0 .part L_00000218dc9e5d60, 10, 1;
L_00000218dc9df820 .part L_00000218dc9e2a20, 11, 1;
L_00000218dc9e04a0 .part L_00000218dc9de9c0, 11, 1;
L_00000218dc9df1e0 .part L_00000218dc9e0a40, 11, 1;
L_00000218dc9e05e0 .part L_00000218dc9e5d60, 11, 1;
L_00000218dc9e1300 .part L_00000218dc9e2a20, 12, 1;
L_00000218dc9e07c0 .part L_00000218dc9de9c0, 12, 1;
L_00000218dc9e1760 .part L_00000218dc9e0a40, 12, 1;
L_00000218dc9e0cc0 .part L_00000218dc9e5d60, 12, 1;
L_00000218dc9e0fe0 .part L_00000218dc9e2a20, 13, 1;
L_00000218dc9e1120 .part L_00000218dc9de9c0, 13, 1;
L_00000218dc9dfdc0 .part L_00000218dc9e0a40, 13, 1;
L_00000218dc9e0b80 .part L_00000218dc9e5d60, 13, 1;
L_00000218dc9e18a0 .part L_00000218dc9e2a20, 14, 1;
L_00000218dc9e1940 .part L_00000218dc9de9c0, 14, 1;
L_00000218dc9e0c20 .part L_00000218dc9e0a40, 14, 1;
L_00000218dc9dfe60 .part L_00000218dc9e5d60, 14, 1;
L_00000218dc9dff00 .part L_00000218dc9e2a20, 15, 1;
L_00000218dc9e0040 .part L_00000218dc9de9c0, 15, 1;
L_00000218dc9df320 .part L_00000218dc9e0a40, 15, 1;
L_00000218dc9df3c0 .part L_00000218dc9e5d60, 15, 1;
L_00000218dc9e1440 .part L_00000218dc9e2a20, 16, 1;
L_00000218dc9df460 .part L_00000218dc9de9c0, 16, 1;
L_00000218dc9e1ee0 .part L_00000218dc9e0a40, 16, 1;
L_00000218dc9e1da0 .part L_00000218dc9e5d60, 16, 1;
L_00000218dc9e2340 .part L_00000218dc9e2a20, 17, 1;
L_00000218dc9e2200 .part L_00000218dc9de9c0, 17, 1;
L_00000218dc9e3e20 .part L_00000218dc9e0a40, 17, 1;
L_00000218dc9e3380 .part L_00000218dc9e5d60, 17, 1;
L_00000218dc9e32e0 .part L_00000218dc9e2a20, 18, 1;
L_00000218dc9e2fc0 .part L_00000218dc9de9c0, 18, 1;
L_00000218dc9e28e0 .part L_00000218dc9e0a40, 18, 1;
L_00000218dc9e3ec0 .part L_00000218dc9e5d60, 18, 1;
L_00000218dc9e40a0 .part L_00000218dc9e2a20, 19, 1;
L_00000218dc9e3240 .part L_00000218dc9de9c0, 19, 1;
L_00000218dc9e2160 .part L_00000218dc9e0a40, 19, 1;
L_00000218dc9e2020 .part L_00000218dc9e5d60, 19, 1;
L_00000218dc9e2de0 .part L_00000218dc9e2a20, 20, 1;
L_00000218dc9e27a0 .part L_00000218dc9de9c0, 20, 1;
L_00000218dc9e2ca0 .part L_00000218dc9e0a40, 20, 1;
L_00000218dc9e31a0 .part L_00000218dc9e5d60, 20, 1;
L_00000218dc9e3420 .part L_00000218dc9e2a20, 21, 1;
L_00000218dc9e2e80 .part L_00000218dc9de9c0, 21, 1;
L_00000218dc9e4140 .part L_00000218dc9e0a40, 21, 1;
L_00000218dc9e3600 .part L_00000218dc9e5d60, 21, 1;
L_00000218dc9e20c0 .part L_00000218dc9e2a20, 22, 1;
L_00000218dc9e1bc0 .part L_00000218dc9de9c0, 22, 1;
L_00000218dc9e1f80 .part L_00000218dc9e0a40, 22, 1;
L_00000218dc9e25c0 .part L_00000218dc9e5d60, 22, 1;
L_00000218dc9e3060 .part L_00000218dc9e2a20, 23, 1;
L_00000218dc9e3100 .part L_00000218dc9de9c0, 23, 1;
L_00000218dc9e36a0 .part L_00000218dc9e0a40, 23, 1;
L_00000218dc9e2b60 .part L_00000218dc9e5d60, 23, 1;
L_00000218dc9e3d80 .part L_00000218dc9e2a20, 24, 1;
L_00000218dc9e1d00 .part L_00000218dc9de9c0, 24, 1;
L_00000218dc9e2660 .part L_00000218dc9e0a40, 24, 1;
L_00000218dc9e2ac0 .part L_00000218dc9e5d60, 24, 1;
L_00000218dc9e4000 .part L_00000218dc9e2a20, 25, 1;
L_00000218dc9e2d40 .part L_00000218dc9de9c0, 25, 1;
L_00000218dc9e3b00 .part L_00000218dc9e0a40, 25, 1;
L_00000218dc9e37e0 .part L_00000218dc9e5d60, 25, 1;
L_00000218dc9e34c0 .part L_00000218dc9e2a20, 26, 1;
L_00000218dc9e3a60 .part L_00000218dc9de9c0, 26, 1;
L_00000218dc9e22a0 .part L_00000218dc9e0a40, 26, 1;
L_00000218dc9e3f60 .part L_00000218dc9e5d60, 26, 1;
L_00000218dc9e2f20 .part L_00000218dc9e2a20, 27, 1;
L_00000218dc9e3740 .part L_00000218dc9de9c0, 27, 1;
L_00000218dc9e2c00 .part L_00000218dc9e0a40, 27, 1;
L_00000218dc9e23e0 .part L_00000218dc9e5d60, 27, 1;
L_00000218dc9e3560 .part L_00000218dc9e2a20, 28, 1;
L_00000218dc9e3880 .part L_00000218dc9de9c0, 28, 1;
L_00000218dc9e1e40 .part L_00000218dc9e0a40, 28, 1;
L_00000218dc9e3920 .part L_00000218dc9e5d60, 28, 1;
L_00000218dc9e3ba0 .part L_00000218dc9e2a20, 29, 1;
L_00000218dc9e19e0 .part L_00000218dc9de9c0, 29, 1;
L_00000218dc9e2480 .part L_00000218dc9e0a40, 29, 1;
L_00000218dc9e2520 .part L_00000218dc9e5d60, 29, 1;
L_00000218dc9e2700 .part L_00000218dc9e2a20, 30, 1;
L_00000218dc9e2980 .part L_00000218dc9de9c0, 30, 1;
L_00000218dc9e2840 .part L_00000218dc9e0a40, 30, 1;
L_00000218dc9e39c0 .part L_00000218dc9e5d60, 30, 1;
L_00000218dc9e3c40 .part L_00000218dc9e2a20, 31, 1;
L_00000218dc9e3ce0 .part L_00000218dc9de9c0, 31, 1;
L_00000218dc9e1a80 .part L_00000218dc9e0a40, 31, 1;
LS_00000218dc9e1b20_0_0 .concat8 [ 1 1 1 1], L_00000218dc9eba50, L_00000218dc9ebc80, L_00000218dc9ea400, L_00000218dc9ec150;
LS_00000218dc9e1b20_0_4 .concat8 [ 1 1 1 1], L_00000218dc9ec770, L_00000218dc9ed960, L_00000218dc9ebf20, L_00000218dc9ed0a0;
LS_00000218dc9e1b20_0_8 .concat8 [ 1 1 1 1], L_00000218dc9ed6c0, L_00000218dc9ec620, L_00000218dc9ed570, L_00000218dc9ec460;
LS_00000218dc9e1b20_0_12 .concat8 [ 1 1 1 1], L_00000218dc9ecd90, L_00000218dc9ecb60, L_00000218dc9ec3f0, L_00000218dc9ecfc0;
LS_00000218dc9e1b20_0_16 .concat8 [ 1 1 1 1], L_00000218dc9eca80, L_00000218dc9ecf50, L_00000218dc9ed110, L_00000218dc9ec700;
LS_00000218dc9e1b20_0_20 .concat8 [ 1 1 1 1], L_00000218dc9ec5b0, L_00000218dc9ed2d0, L_00000218dc9ec070, L_00000218dc9ec2a0;
LS_00000218dc9e1b20_0_24 .concat8 [ 1 1 1 1], L_00000218dc9ed9d0, L_00000218dc9edc00, L_00000218dc9edb90, L_00000218dc9edd50;
LS_00000218dc9e1b20_0_28 .concat8 [ 1 1 1 0], L_00000218dc9edab0, L_00000218dc9ee0d0, L_00000218dc90aab0;
LS_00000218dc9e1b20_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9e1b20_0_0, LS_00000218dc9e1b20_0_4, LS_00000218dc9e1b20_0_8, LS_00000218dc9e1b20_0_12;
LS_00000218dc9e1b20_1_4 .concat8 [ 4 4 4 3], LS_00000218dc9e1b20_0_16, LS_00000218dc9e1b20_0_20, LS_00000218dc9e1b20_0_24, LS_00000218dc9e1b20_0_28;
L_00000218dc9e1b20 .concat8 [ 16 15 0 0], LS_00000218dc9e1b20_1_0, LS_00000218dc9e1b20_1_4;
L_00000218dc9e2a20 .concat8 [ 1 31 0 0], L_00000218dca04e00, L_00000218dc9e1c60;
L_00000218dc9e1c60 .part L_00000218dc9e0a40, 0, 31;
L_00000218dc9e5d60 .part L_00000218dc9de9c0, 0, 31;
L_00000218dc9e54a0 .part L_00000218dc9e2a20, 0, 1;
L_00000218dc9e4d20 .part L_00000218dc9de9c0, 0, 1;
L_00000218dc9e5540 .part L_00000218dc9e0a40, 0, 1;
LS_00000218dc9e5180_0_0 .concat8 [ 1 1 1 1], L_00000218dca05030, L_00000218dc9ea780, L_00000218dc9ea5c0, L_00000218dc9ea7f0;
LS_00000218dc9e5180_0_4 .concat8 [ 1 1 1 1], L_00000218dc9ed490, L_00000218dc9eccb0, L_00000218dc9ebeb0, L_00000218dc9ed180;
LS_00000218dc9e5180_0_8 .concat8 [ 1 1 1 1], L_00000218dc9ecd20, L_00000218dc9eca10, L_00000218dc9ec690, L_00000218dc9ebe40;
LS_00000218dc9e5180_0_12 .concat8 [ 1 1 1 1], L_00000218dc9ed650, L_00000218dc9ed500, L_00000218dc9ed5e0, L_00000218dc9ed7a0;
LS_00000218dc9e5180_0_16 .concat8 [ 1 1 1 1], L_00000218dc9ed810, L_00000218dc9ebdd0, L_00000218dc9ed880, L_00000218dc9ed030;
LS_00000218dc9e5180_0_20 .concat8 [ 1 1 1 1], L_00000218dc9ec8c0, L_00000218dc9ec000, L_00000218dc9ed260, L_00000218dc9ebf90;
LS_00000218dc9e5180_0_24 .concat8 [ 1 1 1 1], L_00000218dc9ec230, L_00000218dc9ec4d0, L_00000218dc9ede30, L_00000218dc9edea0;
LS_00000218dc9e5180_0_28 .concat8 [ 1 1 1 1], L_00000218dc9edf10, L_00000218dc9ee060, L_00000218dc9edf80, L_00000218dc9ea8d0;
LS_00000218dc9e5180_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9e5180_0_0, LS_00000218dc9e5180_0_4, LS_00000218dc9e5180_0_8, LS_00000218dc9e5180_0_12;
LS_00000218dc9e5180_1_4 .concat8 [ 4 4 4 4], LS_00000218dc9e5180_0_16, LS_00000218dc9e5180_0_20, LS_00000218dc9e5180_0_24, LS_00000218dc9e5180_0_28;
L_00000218dc9e5180 .concat8 [ 16 16 0 0], LS_00000218dc9e5180_1_0, LS_00000218dc9e5180_1_4;
S_00000218dc98c590 .scope module, "gc_0" "Grey_Cell" 3 263, 3 336 0, S_00000218dc98c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca064c0 .functor AND 1, L_00000218dc9e54a0, L_00000218dc9e4d20, C4<1>, C4<1>;
L_00000218dca05030 .functor OR 1, L_00000218dc9e5540, L_00000218dca064c0, C4<0>, C4<0>;
v00000218dc97ac20_0 .net *"_ivl_0", 0 0, L_00000218dca064c0;  1 drivers
v00000218dc97b760_0 .net "i_gj", 0 0, L_00000218dc9e54a0;  1 drivers
v00000218dc97a220_0 .net "i_gk", 0 0, L_00000218dc9e5540;  1 drivers
v00000218dc97b440_0 .net "i_pk", 0 0, L_00000218dc9e4d20;  1 drivers
v00000218dc97b4e0_0 .net "o_g", 0 0, L_00000218dca05030;  1 drivers
S_00000218dc98d080 .scope generate, "genblk1[0]" "genblk1[0]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917f70 .param/l "i" 0 3 266, +C4<00>;
S_00000218dc98bc30 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9eb820 .functor AND 1, L_00000218dc9e0e00, L_00000218dc9df8c0, C4<1>, C4<1>;
L_00000218dc9ea780 .functor OR 1, L_00000218dc9e11c0, L_00000218dc9eb820, C4<0>, C4<0>;
L_00000218dc9eba50 .functor AND 1, L_00000218dc9df8c0, L_00000218dc9dfaa0, C4<1>, C4<1>;
v00000218dc97b620_0 .net *"_ivl_0", 0 0, L_00000218dc9eb820;  1 drivers
v00000218dc97ad60_0 .net "i_gj", 0 0, L_00000218dc9e0e00;  1 drivers
v00000218dc97ae00_0 .net "i_gk", 0 0, L_00000218dc9e11c0;  1 drivers
v00000218dc97a540_0 .net "i_pj", 0 0, L_00000218dc9dfaa0;  1 drivers
v00000218dc97ba80_0 .net "i_pk", 0 0, L_00000218dc9df8c0;  1 drivers
v00000218dc979f00_0 .net "o_g", 0 0, L_00000218dc9ea780;  1 drivers
v00000218dc97c200_0 .net "o_p", 0 0, L_00000218dc9eba50;  1 drivers
S_00000218dc98c720 .scope generate, "genblk1[1]" "genblk1[1]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9173b0 .param/l "i" 0 3 266, +C4<01>;
S_00000218dc98c8b0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ea9b0 .functor AND 1, L_00000218dc9df500, L_00000218dc9e0720, C4<1>, C4<1>;
L_00000218dc9ea5c0 .functor OR 1, L_00000218dc9e0f40, L_00000218dc9ea9b0, C4<0>, C4<0>;
L_00000218dc9ebc80 .functor AND 1, L_00000218dc9e0720, L_00000218dc9e00e0, C4<1>, C4<1>;
v00000218dc97afe0_0 .net *"_ivl_0", 0 0, L_00000218dc9ea9b0;  1 drivers
v00000218dc97bbc0_0 .net "i_gj", 0 0, L_00000218dc9df500;  1 drivers
v00000218dc97c340_0 .net "i_gk", 0 0, L_00000218dc9e0f40;  1 drivers
v00000218dc97c480_0 .net "i_pj", 0 0, L_00000218dc9e00e0;  1 drivers
v00000218dc97c520_0 .net "i_pk", 0 0, L_00000218dc9e0720;  1 drivers
v00000218dc97a400_0 .net "o_g", 0 0, L_00000218dc9ea5c0;  1 drivers
v00000218dc97b080_0 .net "o_p", 0 0, L_00000218dc9ebc80;  1 drivers
S_00000218dc98c400 .scope generate, "genblk1[2]" "genblk1[2]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917630 .param/l "i" 0 3 266, +C4<010>;
S_00000218dc98cef0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ebd60 .functor AND 1, L_00000218dc9e0360, L_00000218dc9dffa0, C4<1>, C4<1>;
L_00000218dc9ea7f0 .functor OR 1, L_00000218dc9dfd20, L_00000218dc9ebd60, C4<0>, C4<0>;
L_00000218dc9ea400 .functor AND 1, L_00000218dc9dffa0, L_00000218dc9e0860, C4<1>, C4<1>;
v00000218dc97a5e0_0 .net *"_ivl_0", 0 0, L_00000218dc9ebd60;  1 drivers
v00000218dc979e60_0 .net "i_gj", 0 0, L_00000218dc9e0360;  1 drivers
v00000218dc979fa0_0 .net "i_gk", 0 0, L_00000218dc9dfd20;  1 drivers
v00000218dc97a040_0 .net "i_pj", 0 0, L_00000218dc9e0860;  1 drivers
v00000218dc97d740_0 .net "i_pk", 0 0, L_00000218dc9dffa0;  1 drivers
v00000218dc97e140_0 .net "o_g", 0 0, L_00000218dc9ea7f0;  1 drivers
v00000218dc97d560_0 .net "o_p", 0 0, L_00000218dc9ea400;  1 drivers
S_00000218dc98c270 .scope generate, "genblk1[3]" "genblk1[3]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917670 .param/l "i" 0 3 266, +C4<011>;
S_00000218dc98d210 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9eab00 .functor AND 1, L_00000218dc9df780, L_00000218dc9df960, C4<1>, C4<1>;
L_00000218dc9ed490 .functor OR 1, L_00000218dc9dfa00, L_00000218dc9eab00, C4<0>, C4<0>;
L_00000218dc9ec150 .functor AND 1, L_00000218dc9df960, L_00000218dc9e0ae0, C4<1>, C4<1>;
v00000218dc97d7e0_0 .net *"_ivl_0", 0 0, L_00000218dc9eab00;  1 drivers
v00000218dc97df60_0 .net "i_gj", 0 0, L_00000218dc9df780;  1 drivers
v00000218dc97c840_0 .net "i_gk", 0 0, L_00000218dc9dfa00;  1 drivers
v00000218dc97e000_0 .net "i_pj", 0 0, L_00000218dc9e0ae0;  1 drivers
v00000218dc97dd80_0 .net "i_pk", 0 0, L_00000218dc9df960;  1 drivers
v00000218dc97e280_0 .net "o_g", 0 0, L_00000218dc9ed490;  1 drivers
v00000218dc97d100_0 .net "o_p", 0 0, L_00000218dc9ec150;  1 drivers
S_00000218dc98d3a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917a30 .param/l "i" 0 3 266, +C4<0100>;
S_00000218dc98bdc0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ecbd0 .functor AND 1, L_00000218dc9e1080, L_00000218dc9e0220, C4<1>, C4<1>;
L_00000218dc9eccb0 .functor OR 1, L_00000218dc9df5a0, L_00000218dc9ecbd0, C4<0>, C4<0>;
L_00000218dc9ec770 .functor AND 1, L_00000218dc9e0220, L_00000218dc9e0400, C4<1>, C4<1>;
v00000218dc97d920_0 .net *"_ivl_0", 0 0, L_00000218dc9ecbd0;  1 drivers
v00000218dc97d4c0_0 .net "i_gj", 0 0, L_00000218dc9e1080;  1 drivers
v00000218dc97db00_0 .net "i_gk", 0 0, L_00000218dc9df5a0;  1 drivers
v00000218dc97d880_0 .net "i_pj", 0 0, L_00000218dc9e0400;  1 drivers
v00000218dc97d9c0_0 .net "i_pk", 0 0, L_00000218dc9e0220;  1 drivers
v00000218dc97e960_0 .net "o_g", 0 0, L_00000218dc9eccb0;  1 drivers
v00000218dc97e3c0_0 .net "o_p", 0 0, L_00000218dc9ec770;  1 drivers
S_00000218dc98baa0 .scope generate, "genblk1[5]" "genblk1[5]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917730 .param/l "i" 0 3 266, +C4<0101>;
S_00000218dc98b780 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec540 .functor AND 1, L_00000218dc9df640, L_00000218dc9e14e0, C4<1>, C4<1>;
L_00000218dc9ebeb0 .functor OR 1, L_00000218dc9dfb40, L_00000218dc9ec540, C4<0>, C4<0>;
L_00000218dc9ed960 .functor AND 1, L_00000218dc9e14e0, L_00000218dc9e13a0, C4<1>, C4<1>;
v00000218dc97cd40_0 .net *"_ivl_0", 0 0, L_00000218dc9ec540;  1 drivers
v00000218dc97d380_0 .net "i_gj", 0 0, L_00000218dc9df640;  1 drivers
v00000218dc97e780_0 .net "i_gk", 0 0, L_00000218dc9dfb40;  1 drivers
v00000218dc97e500_0 .net "i_pj", 0 0, L_00000218dc9e13a0;  1 drivers
v00000218dc97ea00_0 .net "i_pk", 0 0, L_00000218dc9e14e0;  1 drivers
v00000218dc97c7a0_0 .net "o_g", 0 0, L_00000218dc9ebeb0;  1 drivers
v00000218dc97dce0_0 .net "o_p", 0 0, L_00000218dc9ed960;  1 drivers
S_00000218dc98ca40 .scope generate, "genblk1[6]" "genblk1[6]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917a70 .param/l "i" 0 3 266, +C4<0110>;
S_00000218dc98cbd0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec9a0 .functor AND 1, L_00000218dc9e0540, L_00000218dc9e0900, C4<1>, C4<1>;
L_00000218dc9ed180 .functor OR 1, L_00000218dc9e0180, L_00000218dc9ec9a0, C4<0>, C4<0>;
L_00000218dc9ebf20 .functor AND 1, L_00000218dc9e0900, L_00000218dc9e1800, C4<1>, C4<1>;
v00000218dc97d6a0_0 .net *"_ivl_0", 0 0, L_00000218dc9ec9a0;  1 drivers
v00000218dc97da60_0 .net "i_gj", 0 0, L_00000218dc9e0540;  1 drivers
v00000218dc97d600_0 .net "i_gk", 0 0, L_00000218dc9e0180;  1 drivers
v00000218dc97de20_0 .net "i_pj", 0 0, L_00000218dc9e1800;  1 drivers
v00000218dc97e640_0 .net "i_pk", 0 0, L_00000218dc9e0900;  1 drivers
v00000218dc97dba0_0 .net "o_g", 0 0, L_00000218dc9ed180;  1 drivers
v00000218dc97e320_0 .net "o_p", 0 0, L_00000218dc9ebf20;  1 drivers
S_00000218dc98cd60 .scope generate, "genblk1[7]" "genblk1[7]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc917cb0 .param/l "i" 0 3 266, +C4<0111>;
S_00000218dc98b910 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed420 .functor AND 1, L_00000218dc9dfbe0, L_00000218dc9df280, C4<1>, C4<1>;
L_00000218dc9ecd20 .functor OR 1, L_00000218dc9e1260, L_00000218dc9ed420, C4<0>, C4<0>;
L_00000218dc9ed0a0 .functor AND 1, L_00000218dc9df280, L_00000218dc9e09a0, C4<1>, C4<1>;
v00000218dc97dc40_0 .net *"_ivl_0", 0 0, L_00000218dc9ed420;  1 drivers
v00000218dc97dec0_0 .net "i_gj", 0 0, L_00000218dc9dfbe0;  1 drivers
v00000218dc97e0a0_0 .net "i_gk", 0 0, L_00000218dc9e1260;  1 drivers
v00000218dc97d1a0_0 .net "i_pj", 0 0, L_00000218dc9e09a0;  1 drivers
v00000218dc97e1e0_0 .net "i_pk", 0 0, L_00000218dc9df280;  1 drivers
v00000218dc97e460_0 .net "o_g", 0 0, L_00000218dc9ecd20;  1 drivers
v00000218dc97e5a0_0 .net "o_p", 0 0, L_00000218dc9ed0a0;  1 drivers
S_00000218dc98b5f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918630 .param/l "i" 0 3 266, +C4<01000>;
S_00000218dc98bf50 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc98b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec7e0 .functor AND 1, L_00000218dc9df6e0, L_00000218dc9e0680, C4<1>, C4<1>;
L_00000218dc9eca10 .functor OR 1, L_00000218dc9e1580, L_00000218dc9ec7e0, C4<0>, C4<0>;
L_00000218dc9ed6c0 .functor AND 1, L_00000218dc9e0680, L_00000218dc9e0ea0, C4<1>, C4<1>;
v00000218dc97cc00_0 .net *"_ivl_0", 0 0, L_00000218dc9ec7e0;  1 drivers
v00000218dc97eaa0_0 .net "i_gj", 0 0, L_00000218dc9df6e0;  1 drivers
v00000218dc97e6e0_0 .net "i_gk", 0 0, L_00000218dc9e1580;  1 drivers
v00000218dc97e820_0 .net "i_pj", 0 0, L_00000218dc9e0ea0;  1 drivers
v00000218dc97c8e0_0 .net "i_pk", 0 0, L_00000218dc9e0680;  1 drivers
v00000218dc97e8c0_0 .net "o_g", 0 0, L_00000218dc9eca10;  1 drivers
v00000218dc97eb40_0 .net "o_p", 0 0, L_00000218dc9ed6c0;  1 drivers
S_00000218dc990ee0 .scope generate, "genblk1[9]" "genblk1[9]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918870 .param/l "i" 0 3 266, +C4<01001>;
S_00000218dc990bc0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc990ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed1f0 .functor AND 1, L_00000218dc9e02c0, L_00000218dc9dfc80, C4<1>, C4<1>;
L_00000218dc9ec690 .functor OR 1, L_00000218dc9e1620, L_00000218dc9ed1f0, C4<0>, C4<0>;
L_00000218dc9ec620 .functor AND 1, L_00000218dc9dfc80, L_00000218dc9e0d60, C4<1>, C4<1>;
v00000218dc97d060_0 .net *"_ivl_0", 0 0, L_00000218dc9ed1f0;  1 drivers
v00000218dc97ebe0_0 .net "i_gj", 0 0, L_00000218dc9e02c0;  1 drivers
v00000218dc97ec80_0 .net "i_gk", 0 0, L_00000218dc9e1620;  1 drivers
v00000218dc97c5c0_0 .net "i_pj", 0 0, L_00000218dc9e0d60;  1 drivers
v00000218dc97cf20_0 .net "i_pk", 0 0, L_00000218dc9dfc80;  1 drivers
v00000218dc97ed20_0 .net "o_g", 0 0, L_00000218dc9ec690;  1 drivers
v00000218dc97c980_0 .net "o_p", 0 0, L_00000218dc9ec620;  1 drivers
S_00000218dc9900d0 .scope generate, "genblk1[10]" "genblk1[10]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918cb0 .param/l "i" 0 3 266, +C4<01010>;
S_00000218dc990d50 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc9900d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed8f0 .functor AND 1, L_00000218dc9df820, L_00000218dc9e04a0, C4<1>, C4<1>;
L_00000218dc9ebe40 .functor OR 1, L_00000218dc9df1e0, L_00000218dc9ed8f0, C4<0>, C4<0>;
L_00000218dc9ed570 .functor AND 1, L_00000218dc9e04a0, L_00000218dc9e16c0, C4<1>, C4<1>;
v00000218dc97c660_0 .net *"_ivl_0", 0 0, L_00000218dc9ed8f0;  1 drivers
v00000218dc97cde0_0 .net "i_gj", 0 0, L_00000218dc9df820;  1 drivers
v00000218dc97c700_0 .net "i_gk", 0 0, L_00000218dc9df1e0;  1 drivers
v00000218dc97ca20_0 .net "i_pj", 0 0, L_00000218dc9e16c0;  1 drivers
v00000218dc97cac0_0 .net "i_pk", 0 0, L_00000218dc9e04a0;  1 drivers
v00000218dc97cb60_0 .net "o_g", 0 0, L_00000218dc9ebe40;  1 drivers
v00000218dc97cca0_0 .net "o_p", 0 0, L_00000218dc9ed570;  1 drivers
S_00000218dc990a30 .scope generate, "genblk1[11]" "genblk1[11]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918a30 .param/l "i" 0 3 266, +C4<01011>;
S_00000218dc991520 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc990a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed730 .functor AND 1, L_00000218dc9e1300, L_00000218dc9e07c0, C4<1>, C4<1>;
L_00000218dc9ed650 .functor OR 1, L_00000218dc9e1760, L_00000218dc9ed730, C4<0>, C4<0>;
L_00000218dc9ec460 .functor AND 1, L_00000218dc9e07c0, L_00000218dc9e05e0, C4<1>, C4<1>;
v00000218dc97d240_0 .net *"_ivl_0", 0 0, L_00000218dc9ed730;  1 drivers
v00000218dc97ce80_0 .net "i_gj", 0 0, L_00000218dc9e1300;  1 drivers
v00000218dc97cfc0_0 .net "i_gk", 0 0, L_00000218dc9e1760;  1 drivers
v00000218dc97d2e0_0 .net "i_pj", 0 0, L_00000218dc9e05e0;  1 drivers
v00000218dc97d420_0 .net "i_pk", 0 0, L_00000218dc9e07c0;  1 drivers
v00000218dc97ee60_0 .net "o_g", 0 0, L_00000218dc9ed650;  1 drivers
v00000218dc97f2c0_0 .net "o_p", 0 0, L_00000218dc9ec460;  1 drivers
S_00000218dc991200 .scope generate, "genblk1[12]" "genblk1[12]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9185b0 .param/l "i" 0 3 266, +C4<01100>;
S_00000218dc991390 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc991200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ece70 .functor AND 1, L_00000218dc9e0fe0, L_00000218dc9e1120, C4<1>, C4<1>;
L_00000218dc9ed500 .functor OR 1, L_00000218dc9dfdc0, L_00000218dc9ece70, C4<0>, C4<0>;
L_00000218dc9ecd90 .functor AND 1, L_00000218dc9e1120, L_00000218dc9e0cc0, C4<1>, C4<1>;
v00000218dc97f360_0 .net *"_ivl_0", 0 0, L_00000218dc9ece70;  1 drivers
v00000218dc97f220_0 .net "i_gj", 0 0, L_00000218dc9e0fe0;  1 drivers
v00000218dc97edc0_0 .net "i_gk", 0 0, L_00000218dc9dfdc0;  1 drivers
v00000218dc97f180_0 .net "i_pj", 0 0, L_00000218dc9e0cc0;  1 drivers
v00000218dc97ef00_0 .net "i_pk", 0 0, L_00000218dc9e1120;  1 drivers
v00000218dc97f400_0 .net "o_g", 0 0, L_00000218dc9ed500;  1 drivers
v00000218dc97f040_0 .net "o_p", 0 0, L_00000218dc9ecd90;  1 drivers
S_00000218dc991e80 .scope generate, "genblk1[13]" "genblk1[13]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9184f0 .param/l "i" 0 3 266, +C4<01101>;
S_00000218dc990260 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc991e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ece00 .functor AND 1, L_00000218dc9e18a0, L_00000218dc9e1940, C4<1>, C4<1>;
L_00000218dc9ed5e0 .functor OR 1, L_00000218dc9e0c20, L_00000218dc9ece00, C4<0>, C4<0>;
L_00000218dc9ecb60 .functor AND 1, L_00000218dc9e1940, L_00000218dc9e0b80, C4<1>, C4<1>;
v00000218dc97f4a0_0 .net *"_ivl_0", 0 0, L_00000218dc9ece00;  1 drivers
v00000218dc97efa0_0 .net "i_gj", 0 0, L_00000218dc9e18a0;  1 drivers
v00000218dc97f0e0_0 .net "i_gk", 0 0, L_00000218dc9e0c20;  1 drivers
v00000218dc993d10_0 .net "i_pj", 0 0, L_00000218dc9e0b80;  1 drivers
v00000218dc9927d0_0 .net "i_pk", 0 0, L_00000218dc9e1940;  1 drivers
v00000218dc992690_0 .net "o_g", 0 0, L_00000218dc9ed5e0;  1 drivers
v00000218dc993a90_0 .net "o_p", 0 0, L_00000218dc9ecb60;  1 drivers
S_00000218dc9916b0 .scope generate, "genblk1[14]" "genblk1[14]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918770 .param/l "i" 0 3 266, +C4<01110>;
S_00000218dc990580 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc9916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed3b0 .functor AND 1, L_00000218dc9dff00, L_00000218dc9e0040, C4<1>, C4<1>;
L_00000218dc9ed7a0 .functor OR 1, L_00000218dc9df320, L_00000218dc9ed3b0, C4<0>, C4<0>;
L_00000218dc9ec3f0 .functor AND 1, L_00000218dc9e0040, L_00000218dc9dfe60, C4<1>, C4<1>;
v00000218dc992c30_0 .net *"_ivl_0", 0 0, L_00000218dc9ed3b0;  1 drivers
v00000218dc992870_0 .net "i_gj", 0 0, L_00000218dc9dff00;  1 drivers
v00000218dc993810_0 .net "i_gk", 0 0, L_00000218dc9df320;  1 drivers
v00000218dc993950_0 .net "i_pj", 0 0, L_00000218dc9dfe60;  1 drivers
v00000218dc994350_0 .net "i_pk", 0 0, L_00000218dc9e0040;  1 drivers
v00000218dc993b30_0 .net "o_g", 0 0, L_00000218dc9ed7a0;  1 drivers
v00000218dc9922d0_0 .net "o_p", 0 0, L_00000218dc9ec3f0;  1 drivers
S_00000218dc991070 .scope generate, "genblk1[15]" "genblk1[15]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9187b0 .param/l "i" 0 3 266, +C4<01111>;
S_00000218dc9903f0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc991070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec850 .functor AND 1, L_00000218dc9e1440, L_00000218dc9df460, C4<1>, C4<1>;
L_00000218dc9ed810 .functor OR 1, L_00000218dc9e1ee0, L_00000218dc9ec850, C4<0>, C4<0>;
L_00000218dc9ecfc0 .functor AND 1, L_00000218dc9df460, L_00000218dc9df3c0, C4<1>, C4<1>;
v00000218dc9931d0_0 .net *"_ivl_0", 0 0, L_00000218dc9ec850;  1 drivers
v00000218dc9943f0_0 .net "i_gj", 0 0, L_00000218dc9e1440;  1 drivers
v00000218dc994530_0 .net "i_gk", 0 0, L_00000218dc9e1ee0;  1 drivers
v00000218dc9929b0_0 .net "i_pj", 0 0, L_00000218dc9df3c0;  1 drivers
v00000218dc992d70_0 .net "i_pk", 0 0, L_00000218dc9df460;  1 drivers
v00000218dc992550_0 .net "o_g", 0 0, L_00000218dc9ed810;  1 drivers
v00000218dc993590_0 .net "o_p", 0 0, L_00000218dc9ecfc0;  1 drivers
S_00000218dc991840 .scope generate, "genblk1[16]" "genblk1[16]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918fb0 .param/l "i" 0 3 266, +C4<010000>;
S_00000218dc990710 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc991840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ecee0 .functor AND 1, L_00000218dc9e2340, L_00000218dc9e2200, C4<1>, C4<1>;
L_00000218dc9ebdd0 .functor OR 1, L_00000218dc9e3e20, L_00000218dc9ecee0, C4<0>, C4<0>;
L_00000218dc9eca80 .functor AND 1, L_00000218dc9e2200, L_00000218dc9e1da0, C4<1>, C4<1>;
v00000218dc9920f0_0 .net *"_ivl_0", 0 0, L_00000218dc9ecee0;  1 drivers
v00000218dc992e10_0 .net "i_gj", 0 0, L_00000218dc9e2340;  1 drivers
v00000218dc992370_0 .net "i_gk", 0 0, L_00000218dc9e3e20;  1 drivers
v00000218dc992910_0 .net "i_pj", 0 0, L_00000218dc9e1da0;  1 drivers
v00000218dc994490_0 .net "i_pk", 0 0, L_00000218dc9e2200;  1 drivers
v00000218dc992ff0_0 .net "o_g", 0 0, L_00000218dc9ebdd0;  1 drivers
v00000218dc9939f0_0 .net "o_p", 0 0, L_00000218dc9eca80;  1 drivers
S_00000218dc9919d0 .scope generate, "genblk1[17]" "genblk1[17]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918930 .param/l "i" 0 3 266, +C4<010001>;
S_00000218dc9908a0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc9919d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ecaf0 .functor AND 1, L_00000218dc9e32e0, L_00000218dc9e2fc0, C4<1>, C4<1>;
L_00000218dc9ed880 .functor OR 1, L_00000218dc9e28e0, L_00000218dc9ecaf0, C4<0>, C4<0>;
L_00000218dc9ecf50 .functor AND 1, L_00000218dc9e2fc0, L_00000218dc9e3380, C4<1>, C4<1>;
v00000218dc994210_0 .net *"_ivl_0", 0 0, L_00000218dc9ecaf0;  1 drivers
v00000218dc993090_0 .net "i_gj", 0 0, L_00000218dc9e32e0;  1 drivers
v00000218dc9934f0_0 .net "i_gk", 0 0, L_00000218dc9e28e0;  1 drivers
v00000218dc9945d0_0 .net "i_pj", 0 0, L_00000218dc9e3380;  1 drivers
v00000218dc993130_0 .net "i_pk", 0 0, L_00000218dc9e2fc0;  1 drivers
v00000218dc993bd0_0 .net "o_g", 0 0, L_00000218dc9ed880;  1 drivers
v00000218dc993c70_0 .net "o_p", 0 0, L_00000218dc9ecf50;  1 drivers
S_00000218dc991b60 .scope generate, "genblk1[18]" "genblk1[18]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9181f0 .param/l "i" 0 3 266, +C4<010010>;
S_00000218dc991cf0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc991b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ecc40 .functor AND 1, L_00000218dc9e40a0, L_00000218dc9e3240, C4<1>, C4<1>;
L_00000218dc9ed030 .functor OR 1, L_00000218dc9e2160, L_00000218dc9ecc40, C4<0>, C4<0>;
L_00000218dc9ed110 .functor AND 1, L_00000218dc9e3240, L_00000218dc9e3ec0, C4<1>, C4<1>;
v00000218dc993f90_0 .net *"_ivl_0", 0 0, L_00000218dc9ecc40;  1 drivers
v00000218dc993db0_0 .net "i_gj", 0 0, L_00000218dc9e40a0;  1 drivers
v00000218dc993e50_0 .net "i_gk", 0 0, L_00000218dc9e2160;  1 drivers
v00000218dc993ef0_0 .net "i_pj", 0 0, L_00000218dc9e3ec0;  1 drivers
v00000218dc993630_0 .net "i_pk", 0 0, L_00000218dc9e3240;  1 drivers
v00000218dc993270_0 .net "o_g", 0 0, L_00000218dc9ed030;  1 drivers
v00000218dc994670_0 .net "o_p", 0 0, L_00000218dc9ed110;  1 drivers
S_00000218dc99a5a0 .scope generate, "genblk1[19]" "genblk1[19]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918970 .param/l "i" 0 3 266, +C4<010011>;
S_00000218dc99a410 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec380 .functor AND 1, L_00000218dc9e2de0, L_00000218dc9e27a0, C4<1>, C4<1>;
L_00000218dc9ec8c0 .functor OR 1, L_00000218dc9e2ca0, L_00000218dc9ec380, C4<0>, C4<0>;
L_00000218dc9ec700 .functor AND 1, L_00000218dc9e27a0, L_00000218dc9e2020, C4<1>, C4<1>;
v00000218dc993450_0 .net *"_ivl_0", 0 0, L_00000218dc9ec380;  1 drivers
v00000218dc993310_0 .net "i_gj", 0 0, L_00000218dc9e2de0;  1 drivers
v00000218dc992eb0_0 .net "i_gk", 0 0, L_00000218dc9e2ca0;  1 drivers
v00000218dc992a50_0 .net "i_pj", 0 0, L_00000218dc9e2020;  1 drivers
v00000218dc994030_0 .net "i_pk", 0 0, L_00000218dc9e27a0;  1 drivers
v00000218dc994710_0 .net "o_g", 0 0, L_00000218dc9ec8c0;  1 drivers
v00000218dc9942b0_0 .net "o_p", 0 0, L_00000218dc9ec700;  1 drivers
S_00000218dc99b9f0 .scope generate, "genblk1[20]" "genblk1[20]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9183b0 .param/l "i" 0 3 266, +C4<010100>;
S_00000218dc99a730 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec1c0 .functor AND 1, L_00000218dc9e3420, L_00000218dc9e2e80, C4<1>, C4<1>;
L_00000218dc9ec000 .functor OR 1, L_00000218dc9e4140, L_00000218dc9ec1c0, C4<0>, C4<0>;
L_00000218dc9ec5b0 .functor AND 1, L_00000218dc9e2e80, L_00000218dc9e31a0, C4<1>, C4<1>;
v00000218dc9940d0_0 .net *"_ivl_0", 0 0, L_00000218dc9ec1c0;  1 drivers
v00000218dc992410_0 .net "i_gj", 0 0, L_00000218dc9e3420;  1 drivers
v00000218dc994170_0 .net "i_gk", 0 0, L_00000218dc9e4140;  1 drivers
v00000218dc9933b0_0 .net "i_pj", 0 0, L_00000218dc9e31a0;  1 drivers
v00000218dc9947b0_0 .net "i_pk", 0 0, L_00000218dc9e2e80;  1 drivers
v00000218dc994850_0 .net "o_g", 0 0, L_00000218dc9ec000;  1 drivers
v00000218dc9936d0_0 .net "o_p", 0 0, L_00000218dc9ec5b0;  1 drivers
S_00000218dc99b540 .scope generate, "genblk1[21]" "genblk1[21]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918470 .param/l "i" 0 3 266, +C4<010101>;
S_00000218dc99af00 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec930 .functor AND 1, L_00000218dc9e20c0, L_00000218dc9e1bc0, C4<1>, C4<1>;
L_00000218dc9ed260 .functor OR 1, L_00000218dc9e1f80, L_00000218dc9ec930, C4<0>, C4<0>;
L_00000218dc9ed2d0 .functor AND 1, L_00000218dc9e1bc0, L_00000218dc9e3600, C4<1>, C4<1>;
v00000218dc992730_0 .net *"_ivl_0", 0 0, L_00000218dc9ec930;  1 drivers
v00000218dc992af0_0 .net "i_gj", 0 0, L_00000218dc9e20c0;  1 drivers
v00000218dc9924b0_0 .net "i_gk", 0 0, L_00000218dc9e1f80;  1 drivers
v00000218dc993770_0 .net "i_pj", 0 0, L_00000218dc9e3600;  1 drivers
v00000218dc992b90_0 .net "i_pk", 0 0, L_00000218dc9e1bc0;  1 drivers
v00000218dc992190_0 .net "o_g", 0 0, L_00000218dc9ed260;  1 drivers
v00000218dc992230_0 .net "o_p", 0 0, L_00000218dc9ed2d0;  1 drivers
S_00000218dc99a0f0 .scope generate, "genblk1[22]" "genblk1[22]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918ab0 .param/l "i" 0 3 266, +C4<010110>;
S_00000218dc99b860 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ed340 .functor AND 1, L_00000218dc9e3060, L_00000218dc9e3100, C4<1>, C4<1>;
L_00000218dc9ebf90 .functor OR 1, L_00000218dc9e36a0, L_00000218dc9ed340, C4<0>, C4<0>;
L_00000218dc9ec070 .functor AND 1, L_00000218dc9e3100, L_00000218dc9e25c0, C4<1>, C4<1>;
v00000218dc992cd0_0 .net *"_ivl_0", 0 0, L_00000218dc9ed340;  1 drivers
v00000218dc992f50_0 .net "i_gj", 0 0, L_00000218dc9e3060;  1 drivers
v00000218dc9938b0_0 .net "i_gk", 0 0, L_00000218dc9e36a0;  1 drivers
v00000218dc9925f0_0 .net "i_pj", 0 0, L_00000218dc9e25c0;  1 drivers
v00000218dc9959d0_0 .net "i_pk", 0 0, L_00000218dc9e3100;  1 drivers
v00000218dc995430_0 .net "o_g", 0 0, L_00000218dc9ebf90;  1 drivers
v00000218dc996a10_0 .net "o_p", 0 0, L_00000218dc9ec070;  1 drivers
S_00000218dc99b090 .scope generate, "genblk1[23]" "genblk1[23]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918d30 .param/l "i" 0 3 266, +C4<010111>;
S_00000218dc99bb80 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec0e0 .functor AND 1, L_00000218dc9e3d80, L_00000218dc9e1d00, C4<1>, C4<1>;
L_00000218dc9ec230 .functor OR 1, L_00000218dc9e2660, L_00000218dc9ec0e0, C4<0>, C4<0>;
L_00000218dc9ec2a0 .functor AND 1, L_00000218dc9e1d00, L_00000218dc9e2b60, C4<1>, C4<1>;
v00000218dc996150_0 .net *"_ivl_0", 0 0, L_00000218dc9ec0e0;  1 drivers
v00000218dc995610_0 .net "i_gj", 0 0, L_00000218dc9e3d80;  1 drivers
v00000218dc994ad0_0 .net "i_gk", 0 0, L_00000218dc9e2660;  1 drivers
v00000218dc9956b0_0 .net "i_pj", 0 0, L_00000218dc9e2b60;  1 drivers
v00000218dc995f70_0 .net "i_pk", 0 0, L_00000218dc9e1d00;  1 drivers
v00000218dc994a30_0 .net "o_g", 0 0, L_00000218dc9ec230;  1 drivers
v00000218dc996790_0 .net "o_p", 0 0, L_00000218dc9ec2a0;  1 drivers
S_00000218dc99b220 .scope generate, "genblk1[24]" "genblk1[24]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918af0 .param/l "i" 0 3 266, +C4<011000>;
S_00000218dc99bd10 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9ec310 .functor AND 1, L_00000218dc9e4000, L_00000218dc9e2d40, C4<1>, C4<1>;
L_00000218dc9ec4d0 .functor OR 1, L_00000218dc9e3b00, L_00000218dc9ec310, C4<0>, C4<0>;
L_00000218dc9ed9d0 .functor AND 1, L_00000218dc9e2d40, L_00000218dc9e2ac0, C4<1>, C4<1>;
v00000218dc9963d0_0 .net *"_ivl_0", 0 0, L_00000218dc9ec310;  1 drivers
v00000218dc995cf0_0 .net "i_gj", 0 0, L_00000218dc9e4000;  1 drivers
v00000218dc995b10_0 .net "i_gk", 0 0, L_00000218dc9e3b00;  1 drivers
v00000218dc995a70_0 .net "i_pj", 0 0, L_00000218dc9e2ac0;  1 drivers
v00000218dc996fb0_0 .net "i_pk", 0 0, L_00000218dc9e2d40;  1 drivers
v00000218dc996470_0 .net "o_g", 0 0, L_00000218dc9ec4d0;  1 drivers
v00000218dc995930_0 .net "o_p", 0 0, L_00000218dc9ed9d0;  1 drivers
S_00000218dc99b6d0 .scope generate, "genblk1[25]" "genblk1[25]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918170 .param/l "i" 0 3 266, +C4<011001>;
S_00000218dc99abe0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9edce0 .functor AND 1, L_00000218dc9e34c0, L_00000218dc9e3a60, C4<1>, C4<1>;
L_00000218dc9ede30 .functor OR 1, L_00000218dc9e22a0, L_00000218dc9edce0, C4<0>, C4<0>;
L_00000218dc9edc00 .functor AND 1, L_00000218dc9e3a60, L_00000218dc9e37e0, C4<1>, C4<1>;
v00000218dc996510_0 .net *"_ivl_0", 0 0, L_00000218dc9edce0;  1 drivers
v00000218dc996f10_0 .net "i_gj", 0 0, L_00000218dc9e34c0;  1 drivers
v00000218dc9948f0_0 .net "i_gk", 0 0, L_00000218dc9e22a0;  1 drivers
v00000218dc9965b0_0 .net "i_pj", 0 0, L_00000218dc9e37e0;  1 drivers
v00000218dc994c10_0 .net "i_pk", 0 0, L_00000218dc9e3a60;  1 drivers
v00000218dc994e90_0 .net "o_g", 0 0, L_00000218dc9ede30;  1 drivers
v00000218dc994cb0_0 .net "o_p", 0 0, L_00000218dc9edc00;  1 drivers
S_00000218dc99b3b0 .scope generate, "genblk1[26]" "genblk1[26]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918eb0 .param/l "i" 0 3 266, +C4<011010>;
S_00000218dc99ad70 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9eda40 .functor AND 1, L_00000218dc9e2f20, L_00000218dc9e3740, C4<1>, C4<1>;
L_00000218dc9edea0 .functor OR 1, L_00000218dc9e2c00, L_00000218dc9eda40, C4<0>, C4<0>;
L_00000218dc9edb90 .functor AND 1, L_00000218dc9e3740, L_00000218dc9e3f60, C4<1>, C4<1>;
v00000218dc9961f0_0 .net *"_ivl_0", 0 0, L_00000218dc9eda40;  1 drivers
v00000218dc996c90_0 .net "i_gj", 0 0, L_00000218dc9e2f20;  1 drivers
v00000218dc9954d0_0 .net "i_gk", 0 0, L_00000218dc9e2c00;  1 drivers
v00000218dc995ed0_0 .net "i_pj", 0 0, L_00000218dc9e3f60;  1 drivers
v00000218dc996330_0 .net "i_pk", 0 0, L_00000218dc9e3740;  1 drivers
v00000218dc995bb0_0 .net "o_g", 0 0, L_00000218dc9edea0;  1 drivers
v00000218dc996650_0 .net "o_p", 0 0, L_00000218dc9edb90;  1 drivers
S_00000218dc99bea0 .scope generate, "genblk1[27]" "genblk1[27]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918db0 .param/l "i" 0 3 266, +C4<011011>;
S_00000218dc99a280 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9edc70 .functor AND 1, L_00000218dc9e3560, L_00000218dc9e3880, C4<1>, C4<1>;
L_00000218dc9edf10 .functor OR 1, L_00000218dc9e1e40, L_00000218dc9edc70, C4<0>, C4<0>;
L_00000218dc9edd50 .functor AND 1, L_00000218dc9e3880, L_00000218dc9e23e0, C4<1>, C4<1>;
v00000218dc994df0_0 .net *"_ivl_0", 0 0, L_00000218dc9edc70;  1 drivers
v00000218dc994d50_0 .net "i_gj", 0 0, L_00000218dc9e3560;  1 drivers
v00000218dc996ab0_0 .net "i_gk", 0 0, L_00000218dc9e1e40;  1 drivers
v00000218dc995c50_0 .net "i_pj", 0 0, L_00000218dc9e23e0;  1 drivers
v00000218dc994fd0_0 .net "i_pk", 0 0, L_00000218dc9e3880;  1 drivers
v00000218dc997050_0 .net "o_g", 0 0, L_00000218dc9edf10;  1 drivers
v00000218dc9957f0_0 .net "o_p", 0 0, L_00000218dc9edd50;  1 drivers
S_00000218dc99a8c0 .scope generate, "genblk1[28]" "genblk1[28]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918bf0 .param/l "i" 0 3 266, +C4<011100>;
S_00000218dc99aa50 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9eddc0 .functor AND 1, L_00000218dc9e3ba0, L_00000218dc9e19e0, C4<1>, C4<1>;
L_00000218dc9ee060 .functor OR 1, L_00000218dc9e2480, L_00000218dc9eddc0, C4<0>, C4<0>;
L_00000218dc9edab0 .functor AND 1, L_00000218dc9e19e0, L_00000218dc9e3920, C4<1>, C4<1>;
v00000218dc995890_0 .net *"_ivl_0", 0 0, L_00000218dc9eddc0;  1 drivers
v00000218dc994f30_0 .net "i_gj", 0 0, L_00000218dc9e3ba0;  1 drivers
v00000218dc9966f0_0 .net "i_gk", 0 0, L_00000218dc9e2480;  1 drivers
v00000218dc995070_0 .net "i_pj", 0 0, L_00000218dc9e3920;  1 drivers
v00000218dc996bf0_0 .net "i_pk", 0 0, L_00000218dc9e19e0;  1 drivers
v00000218dc996d30_0 .net "o_g", 0 0, L_00000218dc9ee060;  1 drivers
v00000218dc996290_0 .net "o_p", 0 0, L_00000218dc9edab0;  1 drivers
S_00000218dc99dd20 .scope generate, "genblk1[29]" "genblk1[29]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc918d70 .param/l "i" 0 3 266, +C4<011101>;
S_00000218dc99c5b0 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9edff0 .functor AND 1, L_00000218dc9e2700, L_00000218dc9e2980, C4<1>, C4<1>;
L_00000218dc9edf80 .functor OR 1, L_00000218dc9e2840, L_00000218dc9edff0, C4<0>, C4<0>;
L_00000218dc9ee0d0 .functor AND 1, L_00000218dc9e2980, L_00000218dc9e2520, C4<1>, C4<1>;
v00000218dc996e70_0 .net *"_ivl_0", 0 0, L_00000218dc9edff0;  1 drivers
v00000218dc995110_0 .net "i_gj", 0 0, L_00000218dc9e2700;  1 drivers
v00000218dc995570_0 .net "i_gk", 0 0, L_00000218dc9e2840;  1 drivers
v00000218dc9951b0_0 .net "i_pj", 0 0, L_00000218dc9e2520;  1 drivers
v00000218dc995d90_0 .net "i_pk", 0 0, L_00000218dc9e2980;  1 drivers
v00000218dc995390_0 .net "o_g", 0 0, L_00000218dc9edf80;  1 drivers
v00000218dc995e30_0 .net "o_p", 0 0, L_00000218dc9ee0d0;  1 drivers
S_00000218dc99d550 .scope generate, "genblk1[30]" "genblk1[30]" 3 266, 3 266 0, S_00000218dc98c0e0;
 .timescale 0 0;
P_00000218dc9184b0 .param/l "i" 0 3 266, +C4<011110>;
S_00000218dc99cf10 .scope module, "bc" "Black_Cell" 3 268, 3 321 0, S_00000218dc99d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dc9edb20 .functor AND 1, L_00000218dc9e3c40, L_00000218dc9e3ce0, C4<1>, C4<1>;
L_00000218dc9ea8d0 .functor OR 1, L_00000218dc9e1a80, L_00000218dc9edb20, C4<0>, C4<0>;
L_00000218dc90aab0 .functor AND 1, L_00000218dc9e3ce0, L_00000218dc9e39c0, C4<1>, C4<1>;
v00000218dc995250_0 .net *"_ivl_0", 0 0, L_00000218dc9edb20;  1 drivers
v00000218dc9952f0_0 .net "i_gj", 0 0, L_00000218dc9e3c40;  1 drivers
v00000218dc995750_0 .net "i_gk", 0 0, L_00000218dc9e1a80;  1 drivers
v00000218dc996010_0 .net "i_pj", 0 0, L_00000218dc9e39c0;  1 drivers
v00000218dc9960b0_0 .net "i_pk", 0 0, L_00000218dc9e3ce0;  1 drivers
v00000218dc996b50_0 .net "o_g", 0 0, L_00000218dc9ea8d0;  1 drivers
v00000218dc996dd0_0 .net "o_p", 0 0, L_00000218dc90aab0;  1 drivers
S_00000218dc99c740 .scope module, "s3" "kogge_stone_cell_3" 3 40, 3 201 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 31 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /INPUT 32 "i_p_save";
    .port_info 4 /OUTPUT 1 "o_c0";
    .port_info 5 /OUTPUT 29 "o_pk";
    .port_info 6 /OUTPUT 32 "o_gk";
    .port_info 7 /OUTPUT 32 "o_p_save";
L_00000218dca03f20 .functor BUFZ 1, L_00000218dca05810, C4<0>, C4<0>, C4<0>;
L_00000218dca039e0 .functor BUFZ 32, L_00000218dca04e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218dca04770 .functor BUFZ 1, L_00000218dca05810, C4<0>, C4<0>, C4<0>;
v00000218dc9a0450_0 .net *"_ivl_240", 0 0, L_00000218dca04770;  1 drivers
v00000218dc9a1710_0 .net *"_ivl_245", 29 0, L_00000218dc9e87e0;  1 drivers
v00000218dc9a0bd0_0 .net *"_ivl_251", 0 0, L_00000218dc9e8880;  1 drivers
v00000218dc9a1670_0 .net "gkj", 30 0, L_00000218dc9e86a0;  1 drivers
v00000218dc9a0d10_0 .net "i_c0", 0 0, L_00000218dca05810;  alias, 1 drivers
v00000218dc9a0ef0_0 .net "i_gk", 31 0, L_00000218dc9e5180;  alias, 1 drivers
v00000218dc9a0770_0 .net "i_p_save", 31 0, L_00000218dca04e70;  alias, 1 drivers
v00000218dc9a1350_0 .net "i_pk", 30 0, L_00000218dc9e1b20;  alias, 1 drivers
v00000218dc9a1fd0_0 .net "o_c0", 0 0, L_00000218dca03f20;  alias, 1 drivers
v00000218dc9a1170_0 .net "o_gk", 31 0, L_00000218dc9e9500;  alias, 1 drivers
v00000218dc9a1490_0 .net "o_p_save", 31 0, L_00000218dca039e0;  alias, 1 drivers
v00000218dc9a0c70_0 .net "o_pk", 28 0, L_00000218dc9e8560;  alias, 1 drivers
v00000218dc9a0630_0 .net "pkj", 28 0, L_00000218dc9e6c60;  1 drivers
L_00000218dc9e5e00 .part L_00000218dc9e6c60, 0, 1;
L_00000218dc9e68a0 .part L_00000218dc9e86a0, 2, 1;
L_00000218dc9e4640 .part L_00000218dc9e1b20, 2, 1;
L_00000218dc9e4c80 .part L_00000218dc9e5180, 3, 1;
L_00000218dc9e46e0 .part L_00000218dc9e6c60, 1, 1;
L_00000218dc9e41e0 .part L_00000218dc9e86a0, 3, 1;
L_00000218dc9e52c0 .part L_00000218dc9e1b20, 3, 1;
L_00000218dc9e5360 .part L_00000218dc9e5180, 4, 1;
L_00000218dc9e59a0 .part L_00000218dc9e6c60, 2, 1;
L_00000218dc9e63a0 .part L_00000218dc9e86a0, 4, 1;
L_00000218dc9e5400 .part L_00000218dc9e1b20, 4, 1;
L_00000218dc9e6580 .part L_00000218dc9e5180, 5, 1;
L_00000218dc9e5b80 .part L_00000218dc9e6c60, 3, 1;
L_00000218dc9e55e0 .part L_00000218dc9e86a0, 5, 1;
L_00000218dc9e6940 .part L_00000218dc9e1b20, 5, 1;
L_00000218dc9e5a40 .part L_00000218dc9e5180, 6, 1;
L_00000218dc9e4820 .part L_00000218dc9e6c60, 4, 1;
L_00000218dc9e5680 .part L_00000218dc9e86a0, 6, 1;
L_00000218dc9e6080 .part L_00000218dc9e1b20, 6, 1;
L_00000218dc9e5cc0 .part L_00000218dc9e5180, 7, 1;
L_00000218dc9e5220 .part L_00000218dc9e6c60, 5, 1;
L_00000218dc9e5720 .part L_00000218dc9e86a0, 7, 1;
L_00000218dc9e6620 .part L_00000218dc9e1b20, 7, 1;
L_00000218dc9e5ea0 .part L_00000218dc9e5180, 8, 1;
L_00000218dc9e4780 .part L_00000218dc9e6c60, 6, 1;
L_00000218dc9e57c0 .part L_00000218dc9e86a0, 8, 1;
L_00000218dc9e5860 .part L_00000218dc9e1b20, 8, 1;
L_00000218dc9e4dc0 .part L_00000218dc9e5180, 9, 1;
L_00000218dc9e5900 .part L_00000218dc9e6c60, 7, 1;
L_00000218dc9e5ae0 .part L_00000218dc9e86a0, 9, 1;
L_00000218dc9e5f40 .part L_00000218dc9e1b20, 9, 1;
L_00000218dc9e4500 .part L_00000218dc9e5180, 10, 1;
L_00000218dc9e4fa0 .part L_00000218dc9e6c60, 8, 1;
L_00000218dc9e5fe0 .part L_00000218dc9e86a0, 10, 1;
L_00000218dc9e4e60 .part L_00000218dc9e1b20, 10, 1;
L_00000218dc9e5c20 .part L_00000218dc9e5180, 11, 1;
L_00000218dc9e6120 .part L_00000218dc9e6c60, 9, 1;
L_00000218dc9e48c0 .part L_00000218dc9e86a0, 11, 1;
L_00000218dc9e61c0 .part L_00000218dc9e1b20, 11, 1;
L_00000218dc9e6260 .part L_00000218dc9e5180, 12, 1;
L_00000218dc9e6300 .part L_00000218dc9e6c60, 10, 1;
L_00000218dc9e6440 .part L_00000218dc9e86a0, 12, 1;
L_00000218dc9e64e0 .part L_00000218dc9e1b20, 12, 1;
L_00000218dc9e66c0 .part L_00000218dc9e5180, 13, 1;
L_00000218dc9e6760 .part L_00000218dc9e6c60, 11, 1;
L_00000218dc9e4280 .part L_00000218dc9e86a0, 13, 1;
L_00000218dc9e5040 .part L_00000218dc9e1b20, 13, 1;
L_00000218dc9e6800 .part L_00000218dc9e5180, 14, 1;
L_00000218dc9e4320 .part L_00000218dc9e6c60, 12, 1;
L_00000218dc9e4960 .part L_00000218dc9e86a0, 14, 1;
L_00000218dc9e43c0 .part L_00000218dc9e1b20, 14, 1;
L_00000218dc9e4460 .part L_00000218dc9e5180, 15, 1;
L_00000218dc9e45a0 .part L_00000218dc9e6c60, 13, 1;
L_00000218dc9e4a00 .part L_00000218dc9e86a0, 15, 1;
L_00000218dc9e4be0 .part L_00000218dc9e1b20, 15, 1;
L_00000218dc9e4aa0 .part L_00000218dc9e5180, 16, 1;
L_00000218dc9e50e0 .part L_00000218dc9e6c60, 14, 1;
L_00000218dc9e4b40 .part L_00000218dc9e86a0, 16, 1;
L_00000218dc9e4f00 .part L_00000218dc9e1b20, 16, 1;
L_00000218dc9e7520 .part L_00000218dc9e5180, 17, 1;
L_00000218dc9e7160 .part L_00000218dc9e6c60, 15, 1;
L_00000218dc9e72a0 .part L_00000218dc9e86a0, 17, 1;
L_00000218dc9e6da0 .part L_00000218dc9e1b20, 17, 1;
L_00000218dc9e7480 .part L_00000218dc9e5180, 18, 1;
L_00000218dc9e78e0 .part L_00000218dc9e6c60, 16, 1;
L_00000218dc9e8d80 .part L_00000218dc9e86a0, 18, 1;
L_00000218dc9e8ec0 .part L_00000218dc9e1b20, 18, 1;
L_00000218dc9e8420 .part L_00000218dc9e5180, 19, 1;
L_00000218dc9e75c0 .part L_00000218dc9e6c60, 17, 1;
L_00000218dc9e7660 .part L_00000218dc9e86a0, 19, 1;
L_00000218dc9e6ee0 .part L_00000218dc9e1b20, 19, 1;
L_00000218dc9e90a0 .part L_00000218dc9e5180, 20, 1;
L_00000218dc9e9000 .part L_00000218dc9e6c60, 18, 1;
L_00000218dc9e8ba0 .part L_00000218dc9e86a0, 20, 1;
L_00000218dc9e77a0 .part L_00000218dc9e1b20, 20, 1;
L_00000218dc9e8ce0 .part L_00000218dc9e5180, 21, 1;
L_00000218dc9e6e40 .part L_00000218dc9e6c60, 19, 1;
L_00000218dc9e7340 .part L_00000218dc9e86a0, 21, 1;
L_00000218dc9e7200 .part L_00000218dc9e1b20, 21, 1;
L_00000218dc9e8e20 .part L_00000218dc9e5180, 22, 1;
L_00000218dc9e8380 .part L_00000218dc9e6c60, 20, 1;
L_00000218dc9e82e0 .part L_00000218dc9e86a0, 22, 1;
L_00000218dc9e7fc0 .part L_00000218dc9e1b20, 22, 1;
L_00000218dc9e7980 .part L_00000218dc9e5180, 23, 1;
L_00000218dc9e8f60 .part L_00000218dc9e6c60, 21, 1;
L_00000218dc9e9140 .part L_00000218dc9e86a0, 23, 1;
L_00000218dc9e8240 .part L_00000218dc9e1b20, 23, 1;
L_00000218dc9e73e0 .part L_00000218dc9e5180, 24, 1;
L_00000218dc9e7020 .part L_00000218dc9e6c60, 22, 1;
L_00000218dc9e7de0 .part L_00000218dc9e86a0, 24, 1;
L_00000218dc9e7840 .part L_00000218dc9e1b20, 24, 1;
L_00000218dc9e7ca0 .part L_00000218dc9e5180, 25, 1;
L_00000218dc9e81a0 .part L_00000218dc9e6c60, 23, 1;
L_00000218dc9e84c0 .part L_00000218dc9e86a0, 25, 1;
L_00000218dc9e7e80 .part L_00000218dc9e1b20, 25, 1;
L_00000218dc9e69e0 .part L_00000218dc9e5180, 26, 1;
L_00000218dc9e8600 .part L_00000218dc9e6c60, 24, 1;
L_00000218dc9e70c0 .part L_00000218dc9e86a0, 26, 1;
L_00000218dc9e6bc0 .part L_00000218dc9e1b20, 26, 1;
L_00000218dc9e6f80 .part L_00000218dc9e5180, 27, 1;
L_00000218dc9e7f20 .part L_00000218dc9e6c60, 25, 1;
L_00000218dc9e8740 .part L_00000218dc9e86a0, 27, 1;
L_00000218dc9e7700 .part L_00000218dc9e1b20, 27, 1;
L_00000218dc9e7a20 .part L_00000218dc9e5180, 28, 1;
L_00000218dc9e6d00 .part L_00000218dc9e6c60, 26, 1;
L_00000218dc9e6a80 .part L_00000218dc9e86a0, 28, 1;
L_00000218dc9e7ac0 .part L_00000218dc9e1b20, 28, 1;
L_00000218dc9e7b60 .part L_00000218dc9e5180, 29, 1;
L_00000218dc9e7d40 .part L_00000218dc9e6c60, 27, 1;
L_00000218dc9e8100 .part L_00000218dc9e86a0, 29, 1;
L_00000218dc9e7c00 .part L_00000218dc9e1b20, 29, 1;
L_00000218dc9e89c0 .part L_00000218dc9e5180, 30, 1;
L_00000218dc9e8a60 .part L_00000218dc9e6c60, 28, 1;
L_00000218dc9e8060 .part L_00000218dc9e86a0, 30, 1;
L_00000218dc9e6b20 .part L_00000218dc9e1b20, 30, 1;
L_00000218dc9e8b00 .part L_00000218dc9e5180, 31, 1;
LS_00000218dc9e8560_0_0 .concat8 [ 1 1 1 1], L_00000218dca05b20, L_00000218dca05ff0, L_00000218dca05110, L_00000218dca056c0;
LS_00000218dc9e8560_0_4 .concat8 [ 1 1 1 1], L_00000218dca06370, L_00000218dca05dc0, L_00000218dca04f50, L_00000218dca05ea0;
LS_00000218dc9e8560_0_8 .concat8 [ 1 1 1 1], L_00000218dca06450, L_00000218dca057a0, L_00000218dca06140, L_00000218dca05570;
LS_00000218dc9e8560_0_12 .concat8 [ 1 1 1 1], L_00000218dca04b60, L_00000218dca058f0, L_00000218dca053b0, L_00000218dca059d0;
LS_00000218dc9e8560_0_16 .concat8 [ 1 1 1 1], L_00000218dca05c70, L_00000218dca05420, L_00000218dca05d50, L_00000218dca06920;
LS_00000218dc9e8560_0_20 .concat8 [ 1 1 1 1], L_00000218dca06a70, L_00000218dca06b50, L_00000218dca06d10, L_00000218dca067d0;
LS_00000218dc9e8560_0_24 .concat8 [ 1 1 1 1], L_00000218dca06680, L_00000218dca04460, L_00000218dca044d0, L_00000218dca041c0;
LS_00000218dc9e8560_0_28 .concat8 [ 1 0 0 0], L_00000218dca04230;
LS_00000218dc9e8560_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9e8560_0_0, LS_00000218dc9e8560_0_4, LS_00000218dc9e8560_0_8, LS_00000218dc9e8560_0_12;
LS_00000218dc9e8560_1_4 .concat8 [ 4 4 4 1], LS_00000218dc9e8560_0_16, LS_00000218dc9e8560_0_20, LS_00000218dc9e8560_0_24, LS_00000218dc9e8560_0_28;
L_00000218dc9e8560 .concat8 [ 16 13 0 0], LS_00000218dc9e8560_1_0, LS_00000218dc9e8560_1_4;
L_00000218dc9e86a0 .concat8 [ 1 30 0 0], L_00000218dca04770, L_00000218dc9e87e0;
L_00000218dc9e87e0 .part L_00000218dc9e5180, 0, 30;
L_00000218dc9e6c60 .part L_00000218dc9e1b20, 0, 29;
L_00000218dc9e8880 .part L_00000218dc9e5180, 0, 1;
L_00000218dc9e8920 .part L_00000218dc9e86a0, 0, 1;
L_00000218dc9e8c40 .part L_00000218dc9e1b20, 0, 1;
L_00000218dc9e9e60 .part L_00000218dc9e5180, 1, 1;
L_00000218dc9e9f00 .part L_00000218dc9e86a0, 1, 1;
L_00000218dc9e93c0 .part L_00000218dc9e1b20, 1, 1;
L_00000218dc9e9320 .part L_00000218dc9e5180, 2, 1;
LS_00000218dc9e9500_0_0 .concat8 [ 1 1 1 1], L_00000218dc9e8880, L_00000218dca02e10, L_00000218dca04700, L_00000218dca05880;
LS_00000218dc9e9500_0_4 .concat8 [ 1 1 1 1], L_00000218dca04a10, L_00000218dca06060, L_00000218dca05650, L_00000218dca05490;
LS_00000218dc9e9500_0_8 .concat8 [ 1 1 1 1], L_00000218dca04a80, L_00000218dca052d0, L_00000218dca04af0, L_00000218dca05340;
LS_00000218dc9e9500_0_12 .concat8 [ 1 1 1 1], L_00000218dca060d0, L_00000218dca04cb0, L_00000218dca06530, L_00000218dca061b0;
LS_00000218dc9e9500_0_16 .concat8 [ 1 1 1 1], L_00000218dca04d20, L_00000218dca06220, L_00000218dca05180, L_00000218dca050a0;
LS_00000218dc9e9500_0_20 .concat8 [ 1 1 1 1], L_00000218dca04bd0, L_00000218dca04d90, L_00000218dca05f10, L_00000218dca06ca0;
LS_00000218dc9e9500_0_24 .concat8 [ 1 1 1 1], L_00000218dca06ae0, L_00000218dca068b0, L_00000218dca06bc0, L_00000218dca06610;
LS_00000218dc9e9500_0_28 .concat8 [ 1 1 1 1], L_00000218dca035f0, L_00000218dca03e40, L_00000218dca032e0, L_00000218dca042a0;
LS_00000218dc9e9500_1_0 .concat8 [ 4 4 4 4], LS_00000218dc9e9500_0_0, LS_00000218dc9e9500_0_4, LS_00000218dc9e9500_0_8, LS_00000218dc9e9500_0_12;
LS_00000218dc9e9500_1_4 .concat8 [ 4 4 4 4], LS_00000218dc9e9500_0_16, LS_00000218dc9e9500_0_20, LS_00000218dc9e9500_0_24, LS_00000218dc9e9500_0_28;
L_00000218dc9e9500 .concat8 [ 16 16 0 0], LS_00000218dc9e9500_1_0, LS_00000218dc9e9500_1_4;
S_00000218dc99d6e0 .scope generate, "blk_cells[0]" "blk_cells[0]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc917330 .param/l "i" 0 3 228, +C4<00>;
S_00000218dc99c290 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05e30 .functor AND 1, L_00000218dc9e68a0, L_00000218dc9e4640, C4<1>, C4<1>;
L_00000218dca05880 .functor OR 1, L_00000218dc9e4c80, L_00000218dca05e30, C4<0>, C4<0>;
L_00000218dca05b20 .functor AND 1, L_00000218dc9e4640, L_00000218dc9e5e00, C4<1>, C4<1>;
v00000218dc998770_0 .net *"_ivl_0", 0 0, L_00000218dca05e30;  1 drivers
v00000218dc998270_0 .net "i_gj", 0 0, L_00000218dc9e68a0;  1 drivers
v00000218dc998130_0 .net "i_gk", 0 0, L_00000218dc9e4c80;  1 drivers
v00000218dc999490_0 .net "i_pj", 0 0, L_00000218dc9e5e00;  1 drivers
v00000218dc9995d0_0 .net "i_pk", 0 0, L_00000218dc9e4640;  1 drivers
v00000218dc999030_0 .net "o_g", 0 0, L_00000218dca05880;  1 drivers
v00000218dc9981d0_0 .net "o_p", 0 0, L_00000218dca05b20;  1 drivers
S_00000218dc99d870 .scope generate, "blk_cells[1]" "blk_cells[1]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc918e30 .param/l "i" 0 3 228, +C4<01>;
S_00000218dc99d0a0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05f80 .functor AND 1, L_00000218dc9e41e0, L_00000218dc9e52c0, C4<1>, C4<1>;
L_00000218dca04a10 .functor OR 1, L_00000218dc9e5360, L_00000218dca05f80, C4<0>, C4<0>;
L_00000218dca05ff0 .functor AND 1, L_00000218dc9e52c0, L_00000218dc9e46e0, C4<1>, C4<1>;
v00000218dc998b30_0 .net *"_ivl_0", 0 0, L_00000218dca05f80;  1 drivers
v00000218dc998310_0 .net "i_gj", 0 0, L_00000218dc9e41e0;  1 drivers
v00000218dc999530_0 .net "i_gk", 0 0, L_00000218dc9e5360;  1 drivers
v00000218dc998f90_0 .net "i_pj", 0 0, L_00000218dc9e46e0;  1 drivers
v00000218dc997730_0 .net "i_pk", 0 0, L_00000218dc9e52c0;  1 drivers
v00000218dc997190_0 .net "o_g", 0 0, L_00000218dca04a10;  1 drivers
v00000218dc9997b0_0 .net "o_p", 0 0, L_00000218dca05ff0;  1 drivers
S_00000218dc99c8d0 .scope generate, "blk_cells[2]" "blk_cells[2]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9181b0 .param/l "i" 0 3 228, +C4<010>;
S_00000218dc99ca60 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05b90 .functor AND 1, L_00000218dc9e63a0, L_00000218dc9e5400, C4<1>, C4<1>;
L_00000218dca06060 .functor OR 1, L_00000218dc9e6580, L_00000218dca05b90, C4<0>, C4<0>;
L_00000218dca05110 .functor AND 1, L_00000218dc9e5400, L_00000218dc9e59a0, C4<1>, C4<1>;
v00000218dc998bd0_0 .net *"_ivl_0", 0 0, L_00000218dca05b90;  1 drivers
v00000218dc999850_0 .net "i_gj", 0 0, L_00000218dc9e63a0;  1 drivers
v00000218dc9970f0_0 .net "i_gk", 0 0, L_00000218dc9e6580;  1 drivers
v00000218dc998c70_0 .net "i_pj", 0 0, L_00000218dc9e59a0;  1 drivers
v00000218dc997410_0 .net "i_pk", 0 0, L_00000218dc9e5400;  1 drivers
v00000218dc997690_0 .net "o_g", 0 0, L_00000218dca06060;  1 drivers
v00000218dc9974b0_0 .net "o_p", 0 0, L_00000218dca05110;  1 drivers
S_00000218dc99d230 .scope generate, "blk_cells[3]" "blk_cells[3]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9190f0 .param/l "i" 0 3 228, +C4<011>;
S_00000218dc99cbf0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca051f0 .functor AND 1, L_00000218dc9e55e0, L_00000218dc9e6940, C4<1>, C4<1>;
L_00000218dca05650 .functor OR 1, L_00000218dc9e5a40, L_00000218dca051f0, C4<0>, C4<0>;
L_00000218dca056c0 .functor AND 1, L_00000218dc9e6940, L_00000218dc9e5b80, C4<1>, C4<1>;
v00000218dc998950_0 .net *"_ivl_0", 0 0, L_00000218dca051f0;  1 drivers
v00000218dc999670_0 .net "i_gj", 0 0, L_00000218dc9e55e0;  1 drivers
v00000218dc997c30_0 .net "i_gk", 0 0, L_00000218dc9e5a40;  1 drivers
v00000218dc9986d0_0 .net "i_pj", 0 0, L_00000218dc9e5b80;  1 drivers
v00000218dc998d10_0 .net "i_pk", 0 0, L_00000218dc9e6940;  1 drivers
v00000218dc9983b0_0 .net "o_g", 0 0, L_00000218dca05650;  1 drivers
v00000218dc998e50_0 .net "o_p", 0 0, L_00000218dca056c0;  1 drivers
S_00000218dc99cd80 .scope generate, "blk_cells[4]" "blk_cells[4]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919130 .param/l "i" 0 3 228, +C4<0100>;
S_00000218dc99c420 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca04fc0 .functor AND 1, L_00000218dc9e5680, L_00000218dc9e6080, C4<1>, C4<1>;
L_00000218dca05490 .functor OR 1, L_00000218dc9e5cc0, L_00000218dca04fc0, C4<0>, C4<0>;
L_00000218dca06370 .functor AND 1, L_00000218dc9e6080, L_00000218dc9e4820, C4<1>, C4<1>;
v00000218dc9989f0_0 .net *"_ivl_0", 0 0, L_00000218dca04fc0;  1 drivers
v00000218dc997b90_0 .net "i_gj", 0 0, L_00000218dc9e5680;  1 drivers
v00000218dc999350_0 .net "i_gk", 0 0, L_00000218dc9e5cc0;  1 drivers
v00000218dc9992b0_0 .net "i_pj", 0 0, L_00000218dc9e4820;  1 drivers
v00000218dc997230_0 .net "i_pk", 0 0, L_00000218dc9e6080;  1 drivers
v00000218dc998db0_0 .net "o_g", 0 0, L_00000218dca05490;  1 drivers
v00000218dc9977d0_0 .net "o_p", 0 0, L_00000218dca06370;  1 drivers
S_00000218dc99d3c0 .scope generate, "blk_cells[5]" "blk_cells[5]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc918270 .param/l "i" 0 3 228, +C4<0101>;
S_00000218dc99da00 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06300 .functor AND 1, L_00000218dc9e5720, L_00000218dc9e6620, C4<1>, C4<1>;
L_00000218dca04a80 .functor OR 1, L_00000218dc9e5ea0, L_00000218dca06300, C4<0>, C4<0>;
L_00000218dca05dc0 .functor AND 1, L_00000218dc9e6620, L_00000218dc9e5220, C4<1>, C4<1>;
v00000218dc997370_0 .net *"_ivl_0", 0 0, L_00000218dca06300;  1 drivers
v00000218dc999210_0 .net "i_gj", 0 0, L_00000218dc9e5720;  1 drivers
v00000218dc998ef0_0 .net "i_gk", 0 0, L_00000218dc9e5ea0;  1 drivers
v00000218dc997550_0 .net "i_pj", 0 0, L_00000218dc9e5220;  1 drivers
v00000218dc9975f0_0 .net "i_pk", 0 0, L_00000218dc9e6620;  1 drivers
v00000218dc997870_0 .net "o_g", 0 0, L_00000218dca04a80;  1 drivers
v00000218dc999170_0 .net "o_p", 0 0, L_00000218dca05dc0;  1 drivers
S_00000218dc99db90 .scope generate, "blk_cells[6]" "blk_cells[6]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9182f0 .param/l "i" 0 3 228, +C4<0110>;
S_00000218dc99deb0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99db90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05260 .functor AND 1, L_00000218dc9e57c0, L_00000218dc9e5860, C4<1>, C4<1>;
L_00000218dca052d0 .functor OR 1, L_00000218dc9e4dc0, L_00000218dca05260, C4<0>, C4<0>;
L_00000218dca04f50 .functor AND 1, L_00000218dc9e5860, L_00000218dc9e4780, C4<1>, C4<1>;
v00000218dc997f50_0 .net *"_ivl_0", 0 0, L_00000218dca05260;  1 drivers
v00000218dc997cd0_0 .net "i_gj", 0 0, L_00000218dc9e57c0;  1 drivers
v00000218dc9988b0_0 .net "i_gk", 0 0, L_00000218dc9e4dc0;  1 drivers
v00000218dc9993f0_0 .net "i_pj", 0 0, L_00000218dc9e4780;  1 drivers
v00000218dc997910_0 .net "i_pk", 0 0, L_00000218dc9e5860;  1 drivers
v00000218dc998450_0 .net "o_g", 0 0, L_00000218dca052d0;  1 drivers
v00000218dc997d70_0 .net "o_p", 0 0, L_00000218dca04f50;  1 drivers
S_00000218dc99c100 .scope generate, "blk_cells[7]" "blk_cells[7]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9183f0 .param/l "i" 0 3 228, +C4<0111>;
S_00000218dc99e110 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca063e0 .functor AND 1, L_00000218dc9e5ae0, L_00000218dc9e5f40, C4<1>, C4<1>;
L_00000218dca04af0 .functor OR 1, L_00000218dc9e4500, L_00000218dca063e0, C4<0>, C4<0>;
L_00000218dca05ea0 .functor AND 1, L_00000218dc9e5f40, L_00000218dc9e5900, C4<1>, C4<1>;
v00000218dc9979b0_0 .net *"_ivl_0", 0 0, L_00000218dca063e0;  1 drivers
v00000218dc9984f0_0 .net "i_gj", 0 0, L_00000218dc9e5ae0;  1 drivers
v00000218dc998590_0 .net "i_gk", 0 0, L_00000218dc9e4500;  1 drivers
v00000218dc997a50_0 .net "i_pj", 0 0, L_00000218dc9e5900;  1 drivers
v00000218dc997af0_0 .net "i_pk", 0 0, L_00000218dc9e5f40;  1 drivers
v00000218dc997e10_0 .net "o_g", 0 0, L_00000218dca04af0;  1 drivers
v00000218dc998630_0 .net "o_p", 0 0, L_00000218dca05ea0;  1 drivers
S_00000218dc99f6f0 .scope generate, "blk_cells[8]" "blk_cells[8]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc918530 .param/l "i" 0 3 228, +C4<01000>;
S_00000218dc99f240 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06290 .functor AND 1, L_00000218dc9e5fe0, L_00000218dc9e4e60, C4<1>, C4<1>;
L_00000218dca05340 .functor OR 1, L_00000218dc9e5c20, L_00000218dca06290, C4<0>, C4<0>;
L_00000218dca06450 .functor AND 1, L_00000218dc9e4e60, L_00000218dc9e4fa0, C4<1>, C4<1>;
v00000218dc997ff0_0 .net *"_ivl_0", 0 0, L_00000218dca06290;  1 drivers
v00000218dc998090_0 .net "i_gj", 0 0, L_00000218dc9e5fe0;  1 drivers
v00000218dc999cb0_0 .net "i_gk", 0 0, L_00000218dc9e5c20;  1 drivers
v00000218dc999990_0 .net "i_pj", 0 0, L_00000218dc9e4fa0;  1 drivers
v00000218dc999df0_0 .net "i_pk", 0 0, L_00000218dc9e4e60;  1 drivers
v00000218dc999d50_0 .net "o_g", 0 0, L_00000218dca05340;  1 drivers
v00000218dc999e90_0 .net "o_p", 0 0, L_00000218dca06450;  1 drivers
S_00000218dc99f0b0 .scope generate, "blk_cells[9]" "blk_cells[9]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919df0 .param/l "i" 0 3 228, +C4<01001>;
S_00000218dc99e750 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05a40 .functor AND 1, L_00000218dc9e48c0, L_00000218dc9e61c0, C4<1>, C4<1>;
L_00000218dca060d0 .functor OR 1, L_00000218dc9e6260, L_00000218dca05a40, C4<0>, C4<0>;
L_00000218dca057a0 .functor AND 1, L_00000218dc9e61c0, L_00000218dc9e6120, C4<1>, C4<1>;
v00000218dc999f30_0 .net *"_ivl_0", 0 0, L_00000218dca05a40;  1 drivers
v00000218dc999a30_0 .net "i_gj", 0 0, L_00000218dc9e48c0;  1 drivers
v00000218dc999fd0_0 .net "i_gk", 0 0, L_00000218dc9e6260;  1 drivers
v00000218dc999b70_0 .net "i_pj", 0 0, L_00000218dc9e6120;  1 drivers
v00000218dc999ad0_0 .net "i_pk", 0 0, L_00000218dc9e61c0;  1 drivers
v00000218dc9998f0_0 .net "o_g", 0 0, L_00000218dca060d0;  1 drivers
v00000218dc999c10_0 .net "o_p", 0 0, L_00000218dca057a0;  1 drivers
S_00000218dc99fa10 .scope generate, "blk_cells[10]" "blk_cells[10]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919cf0 .param/l "i" 0 3 228, +C4<01010>;
S_00000218dc99f3d0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99fa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05500 .functor AND 1, L_00000218dc9e6440, L_00000218dc9e64e0, C4<1>, C4<1>;
L_00000218dca04cb0 .functor OR 1, L_00000218dc9e66c0, L_00000218dca05500, C4<0>, C4<0>;
L_00000218dca06140 .functor AND 1, L_00000218dc9e64e0, L_00000218dc9e6300, C4<1>, C4<1>;
v00000218dc9a4910_0 .net *"_ivl_0", 0 0, L_00000218dca05500;  1 drivers
v00000218dc9a3470_0 .net "i_gj", 0 0, L_00000218dc9e6440;  1 drivers
v00000218dc9a3010_0 .net "i_gk", 0 0, L_00000218dc9e66c0;  1 drivers
v00000218dc9a2ed0_0 .net "i_pj", 0 0, L_00000218dc9e6300;  1 drivers
v00000218dc9a42d0_0 .net "i_pk", 0 0, L_00000218dc9e64e0;  1 drivers
v00000218dc9a3a10_0 .net "o_g", 0 0, L_00000218dca04cb0;  1 drivers
v00000218dc9a4f50_0 .net "o_p", 0 0, L_00000218dca06140;  1 drivers
S_00000218dc99e430 .scope generate, "blk_cells[11]" "blk_cells[11]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9198f0 .param/l "i" 0 3 228, +C4<01011>;
S_00000218dc99f560 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca04c40 .functor AND 1, L_00000218dc9e4280, L_00000218dc9e5040, C4<1>, C4<1>;
L_00000218dca06530 .functor OR 1, L_00000218dc9e6800, L_00000218dca04c40, C4<0>, C4<0>;
L_00000218dca05570 .functor AND 1, L_00000218dc9e5040, L_00000218dc9e6760, C4<1>, C4<1>;
v00000218dc9a4050_0 .net *"_ivl_0", 0 0, L_00000218dca04c40;  1 drivers
v00000218dc9a29d0_0 .net "i_gj", 0 0, L_00000218dc9e4280;  1 drivers
v00000218dc9a30b0_0 .net "i_gk", 0 0, L_00000218dc9e6800;  1 drivers
v00000218dc9a2a70_0 .net "i_pj", 0 0, L_00000218dc9e6760;  1 drivers
v00000218dc9a2b10_0 .net "i_pk", 0 0, L_00000218dc9e5040;  1 drivers
v00000218dc9a3fb0_0 .net "o_g", 0 0, L_00000218dca06530;  1 drivers
v00000218dc9a3c90_0 .net "o_p", 0 0, L_00000218dca05570;  1 drivers
S_00000218dc99fba0 .scope generate, "blk_cells[12]" "blk_cells[12]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9199f0 .param/l "i" 0 3 228, +C4<01100>;
S_00000218dc99e5c0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca055e0 .functor AND 1, L_00000218dc9e4960, L_00000218dc9e43c0, C4<1>, C4<1>;
L_00000218dca061b0 .functor OR 1, L_00000218dc9e4460, L_00000218dca055e0, C4<0>, C4<0>;
L_00000218dca04b60 .functor AND 1, L_00000218dc9e43c0, L_00000218dc9e4320, C4<1>, C4<1>;
v00000218dc9a4550_0 .net *"_ivl_0", 0 0, L_00000218dca055e0;  1 drivers
v00000218dc9a31f0_0 .net "i_gj", 0 0, L_00000218dc9e4960;  1 drivers
v00000218dc9a3d30_0 .net "i_gk", 0 0, L_00000218dc9e4460;  1 drivers
v00000218dc9a3b50_0 .net "i_pj", 0 0, L_00000218dc9e4320;  1 drivers
v00000218dc9a4eb0_0 .net "i_pk", 0 0, L_00000218dc9e43c0;  1 drivers
v00000218dc9a4ff0_0 .net "o_g", 0 0, L_00000218dca061b0;  1 drivers
v00000218dc9a3790_0 .net "o_p", 0 0, L_00000218dca04b60;  1 drivers
S_00000218dc99fd30 .scope generate, "blk_cells[13]" "blk_cells[13]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919bb0 .param/l "i" 0 3 228, +C4<01101>;
S_00000218dc99e2a0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05730 .functor AND 1, L_00000218dc9e4a00, L_00000218dc9e4be0, C4<1>, C4<1>;
L_00000218dca04d20 .functor OR 1, L_00000218dc9e4aa0, L_00000218dca05730, C4<0>, C4<0>;
L_00000218dca058f0 .functor AND 1, L_00000218dc9e4be0, L_00000218dc9e45a0, C4<1>, C4<1>;
v00000218dc9a4870_0 .net *"_ivl_0", 0 0, L_00000218dca05730;  1 drivers
v00000218dc9a3150_0 .net "i_gj", 0 0, L_00000218dc9e4a00;  1 drivers
v00000218dc9a5090_0 .net "i_gk", 0 0, L_00000218dc9e4aa0;  1 drivers
v00000218dc9a2930_0 .net "i_pj", 0 0, L_00000218dc9e45a0;  1 drivers
v00000218dc9a4cd0_0 .net "i_pk", 0 0, L_00000218dc9e4be0;  1 drivers
v00000218dc9a2c50_0 .net "o_g", 0 0, L_00000218dca04d20;  1 drivers
v00000218dc9a35b0_0 .net "o_p", 0 0, L_00000218dca058f0;  1 drivers
S_00000218dc99ef20 .scope generate, "blk_cells[14]" "blk_cells[14]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9198b0 .param/l "i" 0 3 228, +C4<01110>;
S_00000218dc99fec0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05960 .functor AND 1, L_00000218dc9e4b40, L_00000218dc9e4f00, C4<1>, C4<1>;
L_00000218dca06220 .functor OR 1, L_00000218dc9e7520, L_00000218dca05960, C4<0>, C4<0>;
L_00000218dca053b0 .functor AND 1, L_00000218dc9e4f00, L_00000218dc9e50e0, C4<1>, C4<1>;
v00000218dc9a4e10_0 .net *"_ivl_0", 0 0, L_00000218dca05960;  1 drivers
v00000218dc9a4c30_0 .net "i_gj", 0 0, L_00000218dc9e4b40;  1 drivers
v00000218dc9a4d70_0 .net "i_gk", 0 0, L_00000218dc9e7520;  1 drivers
v00000218dc9a3510_0 .net "i_pj", 0 0, L_00000218dc9e50e0;  1 drivers
v00000218dc9a2bb0_0 .net "i_pk", 0 0, L_00000218dc9e4f00;  1 drivers
v00000218dc9a4370_0 .net "o_g", 0 0, L_00000218dca06220;  1 drivers
v00000218dc9a40f0_0 .net "o_p", 0 0, L_00000218dca053b0;  1 drivers
S_00000218dc99ed90 .scope generate, "blk_cells[15]" "blk_cells[15]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9197b0 .param/l "i" 0 3 228, +C4<01111>;
S_00000218dc99f880 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05ab0 .functor AND 1, L_00000218dc9e72a0, L_00000218dc9e6da0, C4<1>, C4<1>;
L_00000218dca05180 .functor OR 1, L_00000218dc9e7480, L_00000218dca05ab0, C4<0>, C4<0>;
L_00000218dca059d0 .functor AND 1, L_00000218dc9e6da0, L_00000218dc9e7160, C4<1>, C4<1>;
v00000218dc9a2f70_0 .net *"_ivl_0", 0 0, L_00000218dca05ab0;  1 drivers
v00000218dc9a38d0_0 .net "i_gj", 0 0, L_00000218dc9e72a0;  1 drivers
v00000218dc9a3330_0 .net "i_gk", 0 0, L_00000218dc9e7480;  1 drivers
v00000218dc9a2cf0_0 .net "i_pj", 0 0, L_00000218dc9e7160;  1 drivers
v00000218dc9a3650_0 .net "i_pk", 0 0, L_00000218dc9e6da0;  1 drivers
v00000218dc9a3290_0 .net "o_g", 0 0, L_00000218dca05180;  1 drivers
v00000218dc9a4410_0 .net "o_p", 0 0, L_00000218dca059d0;  1 drivers
S_00000218dc99e8e0 .scope generate, "blk_cells[16]" "blk_cells[16]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919230 .param/l "i" 0 3 228, +C4<010000>;
S_00000218dc99ea70 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05c00 .functor AND 1, L_00000218dc9e8d80, L_00000218dc9e8ec0, C4<1>, C4<1>;
L_00000218dca050a0 .functor OR 1, L_00000218dc9e8420, L_00000218dca05c00, C4<0>, C4<0>;
L_00000218dca05c70 .functor AND 1, L_00000218dc9e8ec0, L_00000218dc9e78e0, C4<1>, C4<1>;
v00000218dc9a36f0_0 .net *"_ivl_0", 0 0, L_00000218dca05c00;  1 drivers
v00000218dc9a45f0_0 .net "i_gj", 0 0, L_00000218dc9e8d80;  1 drivers
v00000218dc9a2d90_0 .net "i_gk", 0 0, L_00000218dc9e8420;  1 drivers
v00000218dc9a2e30_0 .net "i_pj", 0 0, L_00000218dc9e78e0;  1 drivers
v00000218dc9a4690_0 .net "i_pk", 0 0, L_00000218dc9e8ec0;  1 drivers
v00000218dc9a44b0_0 .net "o_g", 0 0, L_00000218dca050a0;  1 drivers
v00000218dc9a3830_0 .net "o_p", 0 0, L_00000218dca05c70;  1 drivers
S_00000218dc99ec00 .scope generate, "blk_cells[17]" "blk_cells[17]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919a30 .param/l "i" 0 3 228, +C4<010001>;
S_00000218dc9a8c20 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc99ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca065a0 .functor AND 1, L_00000218dc9e7660, L_00000218dc9e6ee0, C4<1>, C4<1>;
L_00000218dca04bd0 .functor OR 1, L_00000218dc9e90a0, L_00000218dca065a0, C4<0>, C4<0>;
L_00000218dca05420 .functor AND 1, L_00000218dc9e6ee0, L_00000218dc9e75c0, C4<1>, C4<1>;
v00000218dc9a4730_0 .net *"_ivl_0", 0 0, L_00000218dca065a0;  1 drivers
v00000218dc9a49b0_0 .net "i_gj", 0 0, L_00000218dc9e7660;  1 drivers
v00000218dc9a33d0_0 .net "i_gk", 0 0, L_00000218dc9e90a0;  1 drivers
v00000218dc9a3970_0 .net "i_pj", 0 0, L_00000218dc9e75c0;  1 drivers
v00000218dc9a3ab0_0 .net "i_pk", 0 0, L_00000218dc9e6ee0;  1 drivers
v00000218dc9a3dd0_0 .net "o_g", 0 0, L_00000218dca04bd0;  1 drivers
v00000218dc9a3bf0_0 .net "o_p", 0 0, L_00000218dca05420;  1 drivers
S_00000218dc9a9580 .scope generate, "blk_cells[18]" "blk_cells[18]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919d30 .param/l "i" 0 3 228, +C4<010010>;
S_00000218dc9a90d0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a9580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca05ce0 .functor AND 1, L_00000218dc9e8ba0, L_00000218dc9e77a0, C4<1>, C4<1>;
L_00000218dca04d90 .functor OR 1, L_00000218dc9e8ce0, L_00000218dca05ce0, C4<0>, C4<0>;
L_00000218dca05d50 .functor AND 1, L_00000218dc9e77a0, L_00000218dc9e9000, C4<1>, C4<1>;
v00000218dc9a3e70_0 .net *"_ivl_0", 0 0, L_00000218dca05ce0;  1 drivers
v00000218dc9a3f10_0 .net "i_gj", 0 0, L_00000218dc9e8ba0;  1 drivers
v00000218dc9a4190_0 .net "i_gk", 0 0, L_00000218dc9e8ce0;  1 drivers
v00000218dc9a4230_0 .net "i_pj", 0 0, L_00000218dc9e9000;  1 drivers
v00000218dc9a47d0_0 .net "i_pk", 0 0, L_00000218dc9e77a0;  1 drivers
v00000218dc9a4a50_0 .net "o_g", 0 0, L_00000218dca04d90;  1 drivers
v00000218dc9a4af0_0 .net "o_p", 0 0, L_00000218dca05d50;  1 drivers
S_00000218dc9a85e0 .scope generate, "blk_cells[19]" "blk_cells[19]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9191b0 .param/l "i" 0 3 228, +C4<010011>;
S_00000218dc9a9ee0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a85e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca04ee0 .functor AND 1, L_00000218dc9e7340, L_00000218dc9e7200, C4<1>, C4<1>;
L_00000218dca05f10 .functor OR 1, L_00000218dc9e8e20, L_00000218dca04ee0, C4<0>, C4<0>;
L_00000218dca06920 .functor AND 1, L_00000218dc9e7200, L_00000218dc9e6e40, C4<1>, C4<1>;
v00000218dc9a4b90_0 .net *"_ivl_0", 0 0, L_00000218dca04ee0;  1 drivers
v00000218dc9a74d0_0 .net "i_gj", 0 0, L_00000218dc9e7340;  1 drivers
v00000218dc9a6030_0 .net "i_gk", 0 0, L_00000218dc9e8e20;  1 drivers
v00000218dc9a7570_0 .net "i_pj", 0 0, L_00000218dc9e6e40;  1 drivers
v00000218dc9a6210_0 .net "i_pk", 0 0, L_00000218dc9e7200;  1 drivers
v00000218dc9a5db0_0 .net "o_g", 0 0, L_00000218dca05f10;  1 drivers
v00000218dc9a6cb0_0 .net "o_p", 0 0, L_00000218dca06920;  1 drivers
S_00000218dc9a8900 .scope generate, "blk_cells[20]" "blk_cells[20]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919570 .param/l "i" 0 3 228, +C4<010100>;
S_00000218dc9a8a90 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06990 .functor AND 1, L_00000218dc9e82e0, L_00000218dc9e7fc0, C4<1>, C4<1>;
L_00000218dca06ca0 .functor OR 1, L_00000218dc9e7980, L_00000218dca06990, C4<0>, C4<0>;
L_00000218dca06a70 .functor AND 1, L_00000218dc9e7fc0, L_00000218dc9e8380, C4<1>, C4<1>;
v00000218dc9a5630_0 .net *"_ivl_0", 0 0, L_00000218dca06990;  1 drivers
v00000218dc9a60d0_0 .net "i_gj", 0 0, L_00000218dc9e82e0;  1 drivers
v00000218dc9a6ad0_0 .net "i_gk", 0 0, L_00000218dc9e7980;  1 drivers
v00000218dc9a53b0_0 .net "i_pj", 0 0, L_00000218dc9e8380;  1 drivers
v00000218dc9a6170_0 .net "i_pk", 0 0, L_00000218dc9e7fc0;  1 drivers
v00000218dc9a68f0_0 .net "o_g", 0 0, L_00000218dca06ca0;  1 drivers
v00000218dc9a7610_0 .net "o_p", 0 0, L_00000218dca06a70;  1 drivers
S_00000218dc9a8db0 .scope generate, "blk_cells[21]" "blk_cells[21]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc91a070 .param/l "i" 0 3 228, +C4<010101>;
S_00000218dc9a82c0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a8db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06a00 .functor AND 1, L_00000218dc9e9140, L_00000218dc9e8240, C4<1>, C4<1>;
L_00000218dca06ae0 .functor OR 1, L_00000218dc9e73e0, L_00000218dca06a00, C4<0>, C4<0>;
L_00000218dca06b50 .functor AND 1, L_00000218dc9e8240, L_00000218dc9e8f60, C4<1>, C4<1>;
v00000218dc9a6df0_0 .net *"_ivl_0", 0 0, L_00000218dca06a00;  1 drivers
v00000218dc9a6530_0 .net "i_gj", 0 0, L_00000218dc9e9140;  1 drivers
v00000218dc9a62b0_0 .net "i_gk", 0 0, L_00000218dc9e73e0;  1 drivers
v00000218dc9a6670_0 .net "i_pj", 0 0, L_00000218dc9e8f60;  1 drivers
v00000218dc9a72f0_0 .net "i_pk", 0 0, L_00000218dc9e8240;  1 drivers
v00000218dc9a5ef0_0 .net "o_g", 0 0, L_00000218dca06ae0;  1 drivers
v00000218dc9a5590_0 .net "o_p", 0 0, L_00000218dca06b50;  1 drivers
S_00000218dc9a98a0 .scope generate, "blk_cells[22]" "blk_cells[22]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919ab0 .param/l "i" 0 3 228, +C4<010110>;
S_00000218dc9a8130 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a98a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06760 .functor AND 1, L_00000218dc9e7de0, L_00000218dc9e7840, C4<1>, C4<1>;
L_00000218dca068b0 .functor OR 1, L_00000218dc9e7ca0, L_00000218dca06760, C4<0>, C4<0>;
L_00000218dca06d10 .functor AND 1, L_00000218dc9e7840, L_00000218dc9e7020, C4<1>, C4<1>;
v00000218dc9a54f0_0 .net *"_ivl_0", 0 0, L_00000218dca06760;  1 drivers
v00000218dc9a5270_0 .net "i_gj", 0 0, L_00000218dc9e7de0;  1 drivers
v00000218dc9a5770_0 .net "i_gk", 0 0, L_00000218dc9e7ca0;  1 drivers
v00000218dc9a56d0_0 .net "i_pj", 0 0, L_00000218dc9e7020;  1 drivers
v00000218dc9a71b0_0 .net "i_pk", 0 0, L_00000218dc9e7840;  1 drivers
v00000218dc9a6710_0 .net "o_g", 0 0, L_00000218dca068b0;  1 drivers
v00000218dc9a6e90_0 .net "o_p", 0 0, L_00000218dca06d10;  1 drivers
S_00000218dc9a93f0 .scope generate, "blk_cells[23]" "blk_cells[23]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919b30 .param/l "i" 0 3 228, +C4<010111>;
S_00000218dc9a8770 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a93f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca066f0 .functor AND 1, L_00000218dc9e84c0, L_00000218dc9e7e80, C4<1>, C4<1>;
L_00000218dca06bc0 .functor OR 1, L_00000218dc9e69e0, L_00000218dca066f0, C4<0>, C4<0>;
L_00000218dca067d0 .functor AND 1, L_00000218dc9e7e80, L_00000218dc9e81a0, C4<1>, C4<1>;
v00000218dc9a5810_0 .net *"_ivl_0", 0 0, L_00000218dca066f0;  1 drivers
v00000218dc9a6d50_0 .net "i_gj", 0 0, L_00000218dc9e84c0;  1 drivers
v00000218dc9a5bd0_0 .net "i_gk", 0 0, L_00000218dc9e69e0;  1 drivers
v00000218dc9a6350_0 .net "i_pj", 0 0, L_00000218dc9e81a0;  1 drivers
v00000218dc9a6fd0_0 .net "i_pk", 0 0, L_00000218dc9e7e80;  1 drivers
v00000218dc9a6b70_0 .net "o_g", 0 0, L_00000218dca06bc0;  1 drivers
v00000218dc9a51d0_0 .net "o_p", 0 0, L_00000218dca067d0;  1 drivers
S_00000218dc9a9260 .scope generate, "blk_cells[24]" "blk_cells[24]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919970 .param/l "i" 0 3 228, +C4<011000>;
S_00000218dc9a8f40 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a9260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06c30 .functor AND 1, L_00000218dc9e70c0, L_00000218dc9e6bc0, C4<1>, C4<1>;
L_00000218dca06610 .functor OR 1, L_00000218dc9e6f80, L_00000218dca06c30, C4<0>, C4<0>;
L_00000218dca06680 .functor AND 1, L_00000218dc9e6bc0, L_00000218dc9e8600, C4<1>, C4<1>;
v00000218dc9a63f0_0 .net *"_ivl_0", 0 0, L_00000218dca06c30;  1 drivers
v00000218dc9a58b0_0 .net "i_gj", 0 0, L_00000218dc9e70c0;  1 drivers
v00000218dc9a6490_0 .net "i_gk", 0 0, L_00000218dc9e6f80;  1 drivers
v00000218dc9a6f30_0 .net "i_pj", 0 0, L_00000218dc9e8600;  1 drivers
v00000218dc9a5950_0 .net "i_pk", 0 0, L_00000218dc9e6bc0;  1 drivers
v00000218dc9a65d0_0 .net "o_g", 0 0, L_00000218dca06610;  1 drivers
v00000218dc9a5b30_0 .net "o_p", 0 0, L_00000218dca06680;  1 drivers
S_00000218dc9a9710 .scope generate, "blk_cells[25]" "blk_cells[25]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9199b0 .param/l "i" 0 3 228, +C4<011001>;
S_00000218dc9a9a30 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a9710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca06840 .functor AND 1, L_00000218dc9e8740, L_00000218dc9e7700, C4<1>, C4<1>;
L_00000218dca035f0 .functor OR 1, L_00000218dc9e7a20, L_00000218dca06840, C4<0>, C4<0>;
L_00000218dca04460 .functor AND 1, L_00000218dc9e7700, L_00000218dc9e7f20, C4<1>, C4<1>;
v00000218dc9a67b0_0 .net *"_ivl_0", 0 0, L_00000218dca06840;  1 drivers
v00000218dc9a6850_0 .net "i_gj", 0 0, L_00000218dc9e8740;  1 drivers
v00000218dc9a6990_0 .net "i_gk", 0 0, L_00000218dc9e7a20;  1 drivers
v00000218dc9a5e50_0 .net "i_pj", 0 0, L_00000218dc9e7f20;  1 drivers
v00000218dc9a59f0_0 .net "i_pk", 0 0, L_00000218dc9e7700;  1 drivers
v00000218dc9a6a30_0 .net "o_g", 0 0, L_00000218dca035f0;  1 drivers
v00000218dc9a76b0_0 .net "o_p", 0 0, L_00000218dca04460;  1 drivers
S_00000218dc9a9bc0 .scope generate, "blk_cells[26]" "blk_cells[26]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919af0 .param/l "i" 0 3 228, +C4<011010>;
S_00000218dc9a9d50 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a9bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca04540 .functor AND 1, L_00000218dc9e6a80, L_00000218dc9e7ac0, C4<1>, C4<1>;
L_00000218dca03e40 .functor OR 1, L_00000218dc9e7b60, L_00000218dca04540, C4<0>, C4<0>;
L_00000218dca044d0 .functor AND 1, L_00000218dc9e7ac0, L_00000218dc9e6d00, C4<1>, C4<1>;
v00000218dc9a5a90_0 .net *"_ivl_0", 0 0, L_00000218dca04540;  1 drivers
v00000218dc9a5f90_0 .net "i_gj", 0 0, L_00000218dc9e6a80;  1 drivers
v00000218dc9a5c70_0 .net "i_gk", 0 0, L_00000218dc9e7b60;  1 drivers
v00000218dc9a6c10_0 .net "i_pj", 0 0, L_00000218dc9e6d00;  1 drivers
v00000218dc9a7070_0 .net "i_pk", 0 0, L_00000218dc9e7ac0;  1 drivers
v00000218dc9a5310_0 .net "o_g", 0 0, L_00000218dca03e40;  1 drivers
v00000218dc9a5d10_0 .net "o_p", 0 0, L_00000218dca044d0;  1 drivers
S_00000218dc9a8450 .scope generate, "blk_cells[27]" "blk_cells[27]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc9194b0 .param/l "i" 0 3 228, +C4<011011>;
S_00000218dc9b49f0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9a8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03660 .functor AND 1, L_00000218dc9e8100, L_00000218dc9e7c00, C4<1>, C4<1>;
L_00000218dca032e0 .functor OR 1, L_00000218dc9e89c0, L_00000218dca03660, C4<0>, C4<0>;
L_00000218dca041c0 .functor AND 1, L_00000218dc9e7c00, L_00000218dc9e7d40, C4<1>, C4<1>;
v00000218dc9a7110_0 .net *"_ivl_0", 0 0, L_00000218dca03660;  1 drivers
v00000218dc9a5130_0 .net "i_gj", 0 0, L_00000218dc9e8100;  1 drivers
v00000218dc9a7250_0 .net "i_gk", 0 0, L_00000218dc9e89c0;  1 drivers
v00000218dc9a7390_0 .net "i_pj", 0 0, L_00000218dc9e7d40;  1 drivers
v00000218dc9a7430_0 .net "i_pk", 0 0, L_00000218dc9e7c00;  1 drivers
v00000218dc9a7750_0 .net "o_g", 0 0, L_00000218dca032e0;  1 drivers
v00000218dc9a77f0_0 .net "o_p", 0 0, L_00000218dca041c0;  1 drivers
S_00000218dc9b4d10 .scope generate, "blk_cells[28]" "blk_cells[28]" 3 228, 3 228 0, S_00000218dc99c740;
 .timescale 0 0;
P_00000218dc919cb0 .param/l "i" 0 3 228, +C4<011100>;
S_00000218dc9b54e0 .scope module, "bc" "Black_Cell" 3 229, 3 321 0, S_00000218dc9b4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03040 .functor AND 1, L_00000218dc9e8060, L_00000218dc9e6b20, C4<1>, C4<1>;
L_00000218dca042a0 .functor OR 1, L_00000218dc9e8b00, L_00000218dca03040, C4<0>, C4<0>;
L_00000218dca04230 .functor AND 1, L_00000218dc9e6b20, L_00000218dc9e8a60, C4<1>, C4<1>;
v00000218dc9a7890_0 .net *"_ivl_0", 0 0, L_00000218dca03040;  1 drivers
v00000218dc9a5450_0 .net "i_gj", 0 0, L_00000218dc9e8060;  1 drivers
v00000218dc9a7e30_0 .net "i_gk", 0 0, L_00000218dc9e8b00;  1 drivers
v00000218dc9a7d90_0 .net "i_pj", 0 0, L_00000218dc9e8a60;  1 drivers
v00000218dc9a7ed0_0 .net "i_pk", 0 0, L_00000218dc9e6b20;  1 drivers
v00000218dc9a7c50_0 .net "o_g", 0 0, L_00000218dca042a0;  1 drivers
v00000218dc9a79d0_0 .net "o_p", 0 0, L_00000218dca04230;  1 drivers
S_00000218dc9b5990 .scope module, "gc_0" "Grey_Cell" 3 223, 3 336 0, S_00000218dc99c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca04380 .functor AND 1, L_00000218dc9e8920, L_00000218dc9e8c40, C4<1>, C4<1>;
L_00000218dca02e10 .functor OR 1, L_00000218dc9e9e60, L_00000218dca04380, C4<0>, C4<0>;
v00000218dc9a7b10_0 .net *"_ivl_0", 0 0, L_00000218dca04380;  1 drivers
v00000218dc9a7bb0_0 .net "i_gj", 0 0, L_00000218dc9e8920;  1 drivers
v00000218dc9a8010_0 .net "i_gk", 0 0, L_00000218dc9e9e60;  1 drivers
v00000218dc9a7f70_0 .net "i_pk", 0 0, L_00000218dc9e8c40;  1 drivers
v00000218dc9a7cf0_0 .net "o_g", 0 0, L_00000218dca02e10;  1 drivers
S_00000218dc9b4220 .scope module, "gc_1" "Grey_Cell" 3 224, 3 336 0, S_00000218dc99c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca03ba0 .functor AND 1, L_00000218dc9e9f00, L_00000218dc9e93c0, C4<1>, C4<1>;
L_00000218dca04700 .functor OR 1, L_00000218dc9e9320, L_00000218dca03ba0, C4<0>, C4<0>;
v00000218dc9a7930_0 .net *"_ivl_0", 0 0, L_00000218dca03ba0;  1 drivers
v00000218dc9a7a70_0 .net "i_gj", 0 0, L_00000218dc9e9f00;  1 drivers
v00000218dc9a0db0_0 .net "i_gk", 0 0, L_00000218dc9e9320;  1 drivers
v00000218dc9a0f90_0 .net "i_pk", 0 0, L_00000218dc9e93c0;  1 drivers
v00000218dc9a10d0_0 .net "o_g", 0 0, L_00000218dca04700;  1 drivers
S_00000218dc9b5e40 .scope module, "s4" "kogge_stone_cell_4" 3 41, 3 149 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 29 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /INPUT 32 "i_p_save";
    .port_info 4 /OUTPUT 1 "o_c0";
    .port_info 5 /OUTPUT 25 "o_pk";
    .port_info 6 /OUTPUT 32 "o_gk";
    .port_info 7 /OUTPUT 32 "o_p_save";
L_00000218dca18a80 .functor BUFZ 1, L_00000218dca03f20, C4<0>, C4<0>, C4<0>;
L_00000218dca190a0 .functor BUFZ 32, L_00000218dca039e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218dca19500 .functor BUFZ 1, L_00000218dca03f20, C4<0>, C4<0>, C4<0>;
v00000218dc9c6580_0 .net *"_ivl_228", 0 0, L_00000218dca19500;  1 drivers
v00000218dc9c5ea0_0 .net *"_ivl_233", 27 0, L_00000218dca0bb70;  1 drivers
v00000218dc9c70c0_0 .net *"_ivl_240", 2 0, L_00000218dca0c570;  1 drivers
v00000218dc9c7840_0 .net "gkj", 28 0, L_00000218dca0a9f0;  1 drivers
v00000218dc9c69e0_0 .net "i_c0", 0 0, L_00000218dca03f20;  alias, 1 drivers
v00000218dc9c6d00_0 .net "i_gk", 31 0, L_00000218dc9e9500;  alias, 1 drivers
v00000218dc9c64e0_0 .net "i_p_save", 31 0, L_00000218dca039e0;  alias, 1 drivers
v00000218dc9c5f40_0 .net "i_pk", 28 0, L_00000218dc9e8560;  alias, 1 drivers
v00000218dc9c59a0_0 .net "o_c0", 0 0, L_00000218dca18a80;  alias, 1 drivers
v00000218dc9c5ae0_0 .net "o_gk", 31 0, L_00000218dca0bc10;  alias, 1 drivers
v00000218dc9c7480_0 .net "o_p_save", 31 0, L_00000218dca190a0;  alias, 1 drivers
v00000218dc9c8100_0 .net "o_pk", 24 0, L_00000218dca0bad0;  alias, 1 drivers
v00000218dc9c5a40_0 .net "pkj", 24 0, L_00000218dca0a810;  1 drivers
L_00000218dc9e98c0 .part L_00000218dca0a9f0, 0, 1;
L_00000218dc9ea040 .part L_00000218dc9e8560, 0, 1;
L_00000218dc9e9fa0 .part L_00000218dc9e9500, 3, 1;
L_00000218dc9e91e0 .part L_00000218dca0a9f0, 1, 1;
L_00000218dc9e95a0 .part L_00000218dc9e8560, 1, 1;
L_00000218dc9e9780 .part L_00000218dc9e9500, 4, 1;
L_00000218dc9e9640 .part L_00000218dca0a9f0, 2, 1;
L_00000218dc9e96e0 .part L_00000218dc9e8560, 2, 1;
L_00000218dc9e9b40 .part L_00000218dc9e9500, 5, 1;
L_00000218dc9e9280 .part L_00000218dca0a9f0, 3, 1;
L_00000218dc9e9820 .part L_00000218dc9e8560, 3, 1;
L_00000218dc9e9be0 .part L_00000218dc9e9500, 6, 1;
L_00000218dc9e9460 .part L_00000218dca0a810, 0, 1;
L_00000218dc9e9c80 .part L_00000218dca0a9f0, 4, 1;
L_00000218dc9e9960 .part L_00000218dc9e8560, 4, 1;
L_00000218dc9e9a00 .part L_00000218dc9e9500, 7, 1;
L_00000218dc9e9aa0 .part L_00000218dca0a810, 1, 1;
L_00000218dc9e9d20 .part L_00000218dca0a9f0, 5, 1;
L_00000218dca08470 .part L_00000218dc9e8560, 5, 1;
L_00000218dca09550 .part L_00000218dc9e9500, 8, 1;
L_00000218dca08290 .part L_00000218dca0a810, 2, 1;
L_00000218dca08c90 .part L_00000218dca0a9f0, 6, 1;
L_00000218dca08510 .part L_00000218dc9e8560, 6, 1;
L_00000218dca09b90 .part L_00000218dc9e9500, 9, 1;
L_00000218dca08970 .part L_00000218dca0a810, 3, 1;
L_00000218dca09230 .part L_00000218dca0a9f0, 7, 1;
L_00000218dca092d0 .part L_00000218dc9e8560, 7, 1;
L_00000218dca09190 .part L_00000218dc9e9500, 10, 1;
L_00000218dca08330 .part L_00000218dca0a810, 4, 1;
L_00000218dca08dd0 .part L_00000218dca0a9f0, 8, 1;
L_00000218dca07e30 .part L_00000218dc9e8560, 8, 1;
L_00000218dca085b0 .part L_00000218dc9e9500, 11, 1;
L_00000218dca08010 .part L_00000218dca0a810, 5, 1;
L_00000218dca08d30 .part L_00000218dca0a9f0, 9, 1;
L_00000218dca08e70 .part L_00000218dc9e8560, 9, 1;
L_00000218dca08650 .part L_00000218dc9e9500, 12, 1;
L_00000218dca08a10 .part L_00000218dca0a810, 6, 1;
L_00000218dca083d0 .part L_00000218dca0a9f0, 10, 1;
L_00000218dca09c30 .part L_00000218dc9e8560, 10, 1;
L_00000218dca09e10 .part L_00000218dc9e9500, 13, 1;
L_00000218dca09410 .part L_00000218dca0a810, 7, 1;
L_00000218dca08b50 .part L_00000218dca0a9f0, 11, 1;
L_00000218dca0a090 .part L_00000218dc9e8560, 11, 1;
L_00000218dca086f0 .part L_00000218dc9e9500, 14, 1;
L_00000218dca09730 .part L_00000218dca0a810, 8, 1;
L_00000218dca09870 .part L_00000218dca0a9f0, 12, 1;
L_00000218dca09370 .part L_00000218dc9e8560, 12, 1;
L_00000218dca09af0 .part L_00000218dc9e9500, 15, 1;
L_00000218dca08f10 .part L_00000218dca0a810, 9, 1;
L_00000218dca09910 .part L_00000218dca0a9f0, 13, 1;
L_00000218dca07ed0 .part L_00000218dc9e8560, 13, 1;
L_00000218dca094b0 .part L_00000218dc9e9500, 16, 1;
L_00000218dca09cd0 .part L_00000218dca0a810, 10, 1;
L_00000218dca09690 .part L_00000218dca0a9f0, 14, 1;
L_00000218dca08790 .part L_00000218dc9e8560, 14, 1;
L_00000218dca09d70 .part L_00000218dc9e9500, 17, 1;
L_00000218dca095f0 .part L_00000218dca0a810, 11, 1;
L_00000218dca08830 .part L_00000218dca0a9f0, 15, 1;
L_00000218dca097d0 .part L_00000218dc9e8560, 15, 1;
L_00000218dca08ab0 .part L_00000218dc9e9500, 18, 1;
L_00000218dca099b0 .part L_00000218dca0a810, 12, 1;
L_00000218dca08150 .part L_00000218dca0a9f0, 16, 1;
L_00000218dca07bb0 .part L_00000218dc9e8560, 16, 1;
L_00000218dca07b10 .part L_00000218dc9e9500, 19, 1;
L_00000218dca09a50 .part L_00000218dca0a810, 13, 1;
L_00000218dca08bf0 .part L_00000218dca0a9f0, 17, 1;
L_00000218dca088d0 .part L_00000218dc9e8560, 17, 1;
L_00000218dca08fb0 .part L_00000218dc9e9500, 20, 1;
L_00000218dca09050 .part L_00000218dca0a810, 14, 1;
L_00000218dca07f70 .part L_00000218dca0a9f0, 18, 1;
L_00000218dca090f0 .part L_00000218dc9e8560, 18, 1;
L_00000218dca09eb0 .part L_00000218dc9e9500, 21, 1;
L_00000218dca09f50 .part L_00000218dca0a810, 15, 1;
L_00000218dca09ff0 .part L_00000218dca0a9f0, 19, 1;
L_00000218dca0a130 .part L_00000218dc9e8560, 19, 1;
L_00000218dca07a70 .part L_00000218dc9e9500, 22, 1;
L_00000218dca0a1d0 .part L_00000218dca0a810, 16, 1;
L_00000218dca07c50 .part L_00000218dca0a9f0, 20, 1;
L_00000218dca07cf0 .part L_00000218dc9e8560, 20, 1;
L_00000218dca07d90 .part L_00000218dc9e9500, 23, 1;
L_00000218dca080b0 .part L_00000218dca0a810, 17, 1;
L_00000218dca081f0 .part L_00000218dca0a9f0, 21, 1;
L_00000218dca0b990 .part L_00000218dc9e8560, 21, 1;
L_00000218dca0b490 .part L_00000218dc9e9500, 24, 1;
L_00000218dca0ab30 .part L_00000218dca0a810, 18, 1;
L_00000218dca0b670 .part L_00000218dca0a9f0, 22, 1;
L_00000218dca0ad10 .part L_00000218dc9e8560, 22, 1;
L_00000218dca0b170 .part L_00000218dc9e9500, 25, 1;
L_00000218dca0b2b0 .part L_00000218dca0a810, 19, 1;
L_00000218dca0ba30 .part L_00000218dca0a9f0, 23, 1;
L_00000218dca0a950 .part L_00000218dc9e8560, 23, 1;
L_00000218dca0b210 .part L_00000218dc9e9500, 26, 1;
L_00000218dca0bcb0 .part L_00000218dca0a810, 20, 1;
L_00000218dca0c1b0 .part L_00000218dca0a9f0, 24, 1;
L_00000218dca0b350 .part L_00000218dc9e8560, 24, 1;
L_00000218dca0a590 .part L_00000218dc9e9500, 27, 1;
L_00000218dca0c930 .part L_00000218dca0a810, 21, 1;
L_00000218dca0b0d0 .part L_00000218dca0a9f0, 25, 1;
L_00000218dca0a6d0 .part L_00000218dc9e8560, 25, 1;
L_00000218dca0b3f0 .part L_00000218dc9e9500, 28, 1;
L_00000218dca0c750 .part L_00000218dca0a810, 22, 1;
L_00000218dca0b530 .part L_00000218dca0a9f0, 26, 1;
L_00000218dca0abd0 .part L_00000218dc9e8560, 26, 1;
L_00000218dca0b5d0 .part L_00000218dc9e9500, 29, 1;
L_00000218dca0c6b0 .part L_00000218dca0a810, 23, 1;
L_00000218dca0b710 .part L_00000218dca0a9f0, 27, 1;
L_00000218dca0ac70 .part L_00000218dc9e8560, 27, 1;
L_00000218dca0c390 .part L_00000218dc9e9500, 30, 1;
L_00000218dca0b7b0 .part L_00000218dca0a810, 24, 1;
L_00000218dca0b850 .part L_00000218dca0a9f0, 28, 1;
L_00000218dca0b8f0 .part L_00000218dc9e8560, 28, 1;
L_00000218dca0adb0 .part L_00000218dc9e9500, 31, 1;
LS_00000218dca0bad0_0_0 .concat8 [ 1 1 1 1], L_00000218dca03b30, L_00000218dca047e0, L_00000218dca03270, L_00000218dca037b0;
LS_00000218dca0bad0_0_4 .concat8 [ 1 1 1 1], L_00000218dca03350, L_00000218dca033c0, L_00000218dca04310, L_00000218dca03580;
LS_00000218dca0bad0_0_8 .concat8 [ 1 1 1 1], L_00000218dca02ef0, L_00000218dca03d60, L_00000218dca03820, L_00000218dca03eb0;
LS_00000218dca0bad0_0_12 .concat8 [ 1 1 1 1], L_00000218dca184d0, L_00000218dca17d60, L_00000218dca18d90, L_00000218dca18310;
LS_00000218dca0bad0_0_16 .concat8 [ 1 1 1 1], L_00000218dca180e0, L_00000218dca18bd0, L_00000218dca19570, L_00000218dca18e00;
LS_00000218dca0bad0_0_20 .concat8 [ 1 1 1 1], L_00000218dca185b0, L_00000218dca18620, L_00000218dca18150, L_00000218dca189a0;
LS_00000218dca0bad0_0_24 .concat8 [ 1 0 0 0], L_00000218dca18460;
LS_00000218dca0bad0_1_0 .concat8 [ 4 4 4 4], LS_00000218dca0bad0_0_0, LS_00000218dca0bad0_0_4, LS_00000218dca0bad0_0_8, LS_00000218dca0bad0_0_12;
LS_00000218dca0bad0_1_4 .concat8 [ 4 4 1 0], LS_00000218dca0bad0_0_16, LS_00000218dca0bad0_0_20, LS_00000218dca0bad0_0_24;
L_00000218dca0bad0 .concat8 [ 16 9 0 0], LS_00000218dca0bad0_1_0, LS_00000218dca0bad0_1_4;
L_00000218dca0a9f0 .concat8 [ 1 28 0 0], L_00000218dca19500, L_00000218dca0bb70;
L_00000218dca0bb70 .part L_00000218dc9e9500, 0, 28;
L_00000218dca0a810 .part L_00000218dc9e8560, 0, 25;
LS_00000218dca0bc10_0_0 .concat8 [ 3 1 1 1], L_00000218dca0c570, L_00000218dca045b0, L_00000218dca03cf0, L_00000218dca043f0;
LS_00000218dca0bc10_0_4 .concat8 [ 1 1 1 1], L_00000218dca03430, L_00000218dca04690, L_00000218dca03970, L_00000218dca03ac0;
LS_00000218dca0bc10_0_8 .concat8 [ 1 1 1 1], L_00000218dca04850, L_00000218dca04000, L_00000218dca034a0, L_00000218dca02e80;
LS_00000218dca0bc10_0_12 .concat8 [ 1 1 1 1], L_00000218dca04930, L_00000218dca036d0, L_00000218dca04070, L_00000218dca02fd0;
LS_00000218dca0bc10_0_16 .concat8 [ 1 1 1 1], L_00000218dca03dd0, L_00000218dca04150, L_00000218dca17b30, L_00000218dca18b60;
LS_00000218dca0bc10_0_20 .concat8 [ 1 1 1 1], L_00000218dca18770, L_00000218dca192d0, L_00000218dca18690, L_00000218dca191f0;
LS_00000218dca0bc10_0_24 .concat8 [ 1 1 1 1], L_00000218dca187e0, L_00000218dca18540, L_00000218dca18d20, L_00000218dca17eb0;
LS_00000218dca0bc10_0_28 .concat8 [ 1 1 0 0], L_00000218dca17c80, L_00000218dca193b0;
LS_00000218dca0bc10_1_0 .concat8 [ 6 4 4 4], LS_00000218dca0bc10_0_0, LS_00000218dca0bc10_0_4, LS_00000218dca0bc10_0_8, LS_00000218dca0bc10_0_12;
LS_00000218dca0bc10_1_4 .concat8 [ 4 4 4 2], LS_00000218dca0bc10_0_16, LS_00000218dca0bc10_0_20, LS_00000218dca0bc10_0_24, LS_00000218dca0bc10_0_28;
L_00000218dca0bc10 .concat8 [ 18 14 0 0], LS_00000218dca0bc10_1_0, LS_00000218dca0bc10_1_4;
L_00000218dca0c570 .part L_00000218dc9e9500, 0, 3;
S_00000218dc9b5b20 .scope generate, "genblk1[0]" "genblk1[0]" 3 173, 3 173 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919e70 .param/l "i" 0 3 173, +C4<00>;
S_00000218dc9b2c40 .scope module, "gc" "Grey_Cell" 3 174, 3 336 0, S_00000218dc9b5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca03f90 .functor AND 1, L_00000218dc9e98c0, L_00000218dc9ea040, C4<1>, C4<1>;
L_00000218dca045b0 .functor OR 1, L_00000218dc9e9fa0, L_00000218dca03f90, C4<0>, C4<0>;
v00000218dc9a0e50_0 .net *"_ivl_0", 0 0, L_00000218dca03f90;  1 drivers
v00000218dc9a06d0_0 .net "i_gj", 0 0, L_00000218dc9e98c0;  1 drivers
v00000218dc9a0310_0 .net "i_gk", 0 0, L_00000218dc9e9fa0;  1 drivers
v00000218dc9a1ad0_0 .net "i_pk", 0 0, L_00000218dc9ea040;  1 drivers
v00000218dc9a1030_0 .net "o_g", 0 0, L_00000218dca045b0;  1 drivers
S_00000218dc9b38c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 173, 3 173 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919370 .param/l "i" 0 3 173, +C4<01>;
S_00000218dc9b43b0 .scope module, "gc" "Grey_Cell" 3 174, 3 336 0, S_00000218dc9b38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca03c10 .functor AND 1, L_00000218dc9e91e0, L_00000218dc9e95a0, C4<1>, C4<1>;
L_00000218dca03cf0 .functor OR 1, L_00000218dc9e9780, L_00000218dca03c10, C4<0>, C4<0>;
v00000218dc9a1210_0 .net *"_ivl_0", 0 0, L_00000218dca03c10;  1 drivers
v00000218dc9a1c10_0 .net "i_gj", 0 0, L_00000218dc9e91e0;  1 drivers
v00000218dc9a18f0_0 .net "i_gk", 0 0, L_00000218dc9e9780;  1 drivers
v00000218dc9a0810_0 .net "i_pk", 0 0, L_00000218dc9e95a0;  1 drivers
v00000218dc9a0270_0 .net "o_g", 0 0, L_00000218dca03cf0;  1 drivers
S_00000218dc9b3f00 .scope generate, "genblk1[2]" "genblk1[2]" 3 173, 3 173 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919430 .param/l "i" 0 3 173, +C4<010>;
S_00000218dc9b5800 .scope module, "gc" "Grey_Cell" 3 174, 3 336 0, S_00000218dc9b3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca03200 .functor AND 1, L_00000218dc9e9640, L_00000218dc9e96e0, C4<1>, C4<1>;
L_00000218dca043f0 .functor OR 1, L_00000218dc9e9b40, L_00000218dca03200, C4<0>, C4<0>;
v00000218dc9a2070_0 .net *"_ivl_0", 0 0, L_00000218dca03200;  1 drivers
v00000218dc9a12b0_0 .net "i_gj", 0 0, L_00000218dc9e9640;  1 drivers
v00000218dc9a1530_0 .net "i_gk", 0 0, L_00000218dc9e9b40;  1 drivers
v00000218dc9a15d0_0 .net "i_pk", 0 0, L_00000218dc9e96e0;  1 drivers
v00000218dc9a09f0_0 .net "o_g", 0 0, L_00000218dca043f0;  1 drivers
S_00000218dc9b5cb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 173, 3 173 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a130 .param/l "i" 0 3 173, +C4<011>;
S_00000218dc9b2790 .scope module, "gc" "Grey_Cell" 3 174, 3 336 0, S_00000218dc9b5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca03a50 .functor AND 1, L_00000218dc9e9280, L_00000218dc9e9820, C4<1>, C4<1>;
L_00000218dca03430 .functor OR 1, L_00000218dc9e9be0, L_00000218dca03a50, C4<0>, C4<0>;
v00000218dc9a13f0_0 .net *"_ivl_0", 0 0, L_00000218dca03a50;  1 drivers
v00000218dc9a08b0_0 .net "i_gj", 0 0, L_00000218dc9e9280;  1 drivers
v00000218dc9a01d0_0 .net "i_gk", 0 0, L_00000218dc9e9be0;  1 drivers
v00000218dc9a0a90_0 .net "i_pk", 0 0, L_00000218dc9e9820;  1 drivers
v00000218dc9a17b0_0 .net "o_g", 0 0, L_00000218dca03430;  1 drivers
S_00000218dc9b2150 .scope generate, "genblk2[0]" "genblk2[0]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919c30 .param/l "j" 0 3 186, +C4<00>;
S_00000218dc9b4ea0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca04620 .functor AND 1, L_00000218dc9e9c80, L_00000218dc9e9960, C4<1>, C4<1>;
L_00000218dca04690 .functor OR 1, L_00000218dc9e9a00, L_00000218dca04620, C4<0>, C4<0>;
L_00000218dca03b30 .functor AND 1, L_00000218dc9e9960, L_00000218dc9e9460, C4<1>, C4<1>;
v00000218dc9a1850_0 .net *"_ivl_0", 0 0, L_00000218dca04620;  1 drivers
v00000218dc9a1990_0 .net "i_gj", 0 0, L_00000218dc9e9c80;  1 drivers
v00000218dc9a1a30_0 .net "i_gk", 0 0, L_00000218dc9e9a00;  1 drivers
v00000218dc9a1b70_0 .net "i_pj", 0 0, L_00000218dc9e9460;  1 drivers
v00000218dc9a1cb0_0 .net "i_pk", 0 0, L_00000218dc9e9960;  1 drivers
v00000218dc9a1d50_0 .net "o_g", 0 0, L_00000218dca04690;  1 drivers
v00000218dc9a1df0_0 .net "o_p", 0 0, L_00000218dca03b30;  1 drivers
S_00000218dc9b2470 .scope generate, "genblk2[1]" "genblk2[1]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc9191f0 .param/l "j" 0 3 186, +C4<01>;
S_00000218dc9b3a50 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b2470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03190 .functor AND 1, L_00000218dc9e9d20, L_00000218dca08470, C4<1>, C4<1>;
L_00000218dca03970 .functor OR 1, L_00000218dca09550, L_00000218dca03190, C4<0>, C4<0>;
L_00000218dca047e0 .functor AND 1, L_00000218dca08470, L_00000218dc9e9aa0, C4<1>, C4<1>;
v00000218dc9a0950_0 .net *"_ivl_0", 0 0, L_00000218dca03190;  1 drivers
v00000218dc9a24d0_0 .net "i_gj", 0 0, L_00000218dc9e9d20;  1 drivers
v00000218dc9a1e90_0 .net "i_gk", 0 0, L_00000218dca09550;  1 drivers
v00000218dc9a1f30_0 .net "i_pj", 0 0, L_00000218dc9e9aa0;  1 drivers
v00000218dc9a04f0_0 .net "i_pk", 0 0, L_00000218dca08470;  1 drivers
v00000218dc9a2430_0 .net "o_g", 0 0, L_00000218dca03970;  1 drivers
v00000218dc9a2110_0 .net "o_p", 0 0, L_00000218dca047e0;  1 drivers
S_00000218dc9b2920 .scope generate, "genblk2[2]" "genblk2[2]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a0b0 .param/l "j" 0 3 186, +C4<010>;
S_00000218dc9b4b80 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b2920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03120 .functor AND 1, L_00000218dca08c90, L_00000218dca08510, C4<1>, C4<1>;
L_00000218dca03ac0 .functor OR 1, L_00000218dca09b90, L_00000218dca03120, C4<0>, C4<0>;
L_00000218dca03270 .functor AND 1, L_00000218dca08510, L_00000218dca08290, C4<1>, C4<1>;
v00000218dc9a21b0_0 .net *"_ivl_0", 0 0, L_00000218dca03120;  1 drivers
v00000218dc9a27f0_0 .net "i_gj", 0 0, L_00000218dca08c90;  1 drivers
v00000218dc9a0b30_0 .net "i_gk", 0 0, L_00000218dca09b90;  1 drivers
v00000218dc9a03b0_0 .net "i_pj", 0 0, L_00000218dca08290;  1 drivers
v00000218dc9a2890_0 .net "i_pk", 0 0, L_00000218dca08510;  1 drivers
v00000218dc9a2250_0 .net "o_g", 0 0, L_00000218dca03ac0;  1 drivers
v00000218dc9a22f0_0 .net "o_p", 0 0, L_00000218dca03270;  1 drivers
S_00000218dc9b3be0 .scope generate, "genblk2[3]" "genblk2[3]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919fb0 .param/l "j" 0 3 186, +C4<011>;
S_00000218dc9b3d70 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03900 .functor AND 1, L_00000218dca09230, L_00000218dca092d0, C4<1>, C4<1>;
L_00000218dca04850 .functor OR 1, L_00000218dca09190, L_00000218dca03900, C4<0>, C4<0>;
L_00000218dca037b0 .functor AND 1, L_00000218dca092d0, L_00000218dca08970, C4<1>, C4<1>;
v00000218dc9a2390_0 .net *"_ivl_0", 0 0, L_00000218dca03900;  1 drivers
v00000218dc9a2570_0 .net "i_gj", 0 0, L_00000218dca09230;  1 drivers
v00000218dc9a2610_0 .net "i_gk", 0 0, L_00000218dca09190;  1 drivers
v00000218dc9a26b0_0 .net "i_pj", 0 0, L_00000218dca08970;  1 drivers
v00000218dc9a2750_0 .net "i_pk", 0 0, L_00000218dca092d0;  1 drivers
v00000218dc9a0130_0 .net "o_g", 0 0, L_00000218dca04850;  1 drivers
v00000218dc9a0590_0 .net "o_p", 0 0, L_00000218dca037b0;  1 drivers
S_00000218dc9b5030 .scope generate, "genblk2[4]" "genblk2[4]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919f30 .param/l "j" 0 3 186, +C4<0100>;
S_00000218dc9b4860 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b5030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca030b0 .functor AND 1, L_00000218dca08dd0, L_00000218dca07e30, C4<1>, C4<1>;
L_00000218dca04000 .functor OR 1, L_00000218dca085b0, L_00000218dca030b0, C4<0>, C4<0>;
L_00000218dca03350 .functor AND 1, L_00000218dca07e30, L_00000218dca08330, C4<1>, C4<1>;
v00000218dc9c2e80_0 .net *"_ivl_0", 0 0, L_00000218dca030b0;  1 drivers
v00000218dc9c1800_0 .net "i_gj", 0 0, L_00000218dca08dd0;  1 drivers
v00000218dc9c16c0_0 .net "i_gk", 0 0, L_00000218dca085b0;  1 drivers
v00000218dc9c1da0_0 .net "i_pj", 0 0, L_00000218dca08330;  1 drivers
v00000218dc9c1c60_0 .net "i_pk", 0 0, L_00000218dca07e30;  1 drivers
v00000218dc9c22a0_0 .net "o_g", 0 0, L_00000218dca04000;  1 drivers
v00000218dc9c1620_0 .net "o_p", 0 0, L_00000218dca03350;  1 drivers
S_00000218dc9b22e0 .scope generate, "genblk2[5]" "genblk2[5]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919530 .param/l "j" 0 3 186, +C4<0101>;
S_00000218dc9b4090 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b22e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03c80 .functor AND 1, L_00000218dca08d30, L_00000218dca08e70, C4<1>, C4<1>;
L_00000218dca034a0 .functor OR 1, L_00000218dca08650, L_00000218dca03c80, C4<0>, C4<0>;
L_00000218dca033c0 .functor AND 1, L_00000218dca08e70, L_00000218dca08010, C4<1>, C4<1>;
v00000218dc9c1e40_0 .net *"_ivl_0", 0 0, L_00000218dca03c80;  1 drivers
v00000218dc9c2840_0 .net "i_gj", 0 0, L_00000218dca08d30;  1 drivers
v00000218dc9c19e0_0 .net "i_gk", 0 0, L_00000218dca08650;  1 drivers
v00000218dc9c1d00_0 .net "i_pj", 0 0, L_00000218dca08010;  1 drivers
v00000218dc9c13a0_0 .net "i_pk", 0 0, L_00000218dca08e70;  1 drivers
v00000218dc9c0cc0_0 .net "o_g", 0 0, L_00000218dca034a0;  1 drivers
v00000218dc9c1760_0 .net "o_p", 0 0, L_00000218dca033c0;  1 drivers
S_00000218dc9b4540 .scope generate, "genblk2[6]" "genblk2[6]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919270 .param/l "j" 0 3 186, +C4<0110>;
S_00000218dc9b5350 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca048c0 .functor AND 1, L_00000218dca083d0, L_00000218dca09c30, C4<1>, C4<1>;
L_00000218dca02e80 .functor OR 1, L_00000218dca09e10, L_00000218dca048c0, C4<0>, C4<0>;
L_00000218dca04310 .functor AND 1, L_00000218dca09c30, L_00000218dca08a10, C4<1>, C4<1>;
v00000218dc9c1580_0 .net *"_ivl_0", 0 0, L_00000218dca048c0;  1 drivers
v00000218dc9c1a80_0 .net "i_gj", 0 0, L_00000218dca083d0;  1 drivers
v00000218dc9c14e0_0 .net "i_gk", 0 0, L_00000218dca09e10;  1 drivers
v00000218dc9c25c0_0 .net "i_pj", 0 0, L_00000218dca08a10;  1 drivers
v00000218dc9c1080_0 .net "i_pk", 0 0, L_00000218dca09c30;  1 drivers
v00000218dc9c0f40_0 .net "o_g", 0 0, L_00000218dca02e80;  1 drivers
v00000218dc9c1b20_0 .net "o_p", 0 0, L_00000218dca04310;  1 drivers
S_00000218dc9b35a0 .scope generate, "genblk2[7]" "genblk2[7]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919670 .param/l "j" 0 3 186, +C4<0111>;
S_00000218dc9b2600 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03510 .functor AND 1, L_00000218dca08b50, L_00000218dca0a090, C4<1>, C4<1>;
L_00000218dca04930 .functor OR 1, L_00000218dca086f0, L_00000218dca03510, C4<0>, C4<0>;
L_00000218dca03580 .functor AND 1, L_00000218dca0a090, L_00000218dca09410, C4<1>, C4<1>;
v00000218dc9c1bc0_0 .net *"_ivl_0", 0 0, L_00000218dca03510;  1 drivers
v00000218dc9c2340_0 .net "i_gj", 0 0, L_00000218dca08b50;  1 drivers
v00000218dc9c0c20_0 .net "i_gk", 0 0, L_00000218dca086f0;  1 drivers
v00000218dc9c23e0_0 .net "i_pj", 0 0, L_00000218dca09410;  1 drivers
v00000218dc9c2160_0 .net "i_pk", 0 0, L_00000218dca0a090;  1 drivers
v00000218dc9c2700_0 .net "o_g", 0 0, L_00000218dca04930;  1 drivers
v00000218dc9c2200_0 .net "o_p", 0 0, L_00000218dca03580;  1 drivers
S_00000218dc9b2ab0 .scope generate, "genblk2[8]" "genblk2[8]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919f70 .param/l "j" 0 3 186, +C4<01000>;
S_00000218dc9b5670 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b2ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca049a0 .functor AND 1, L_00000218dca09870, L_00000218dca09370, C4<1>, C4<1>;
L_00000218dca036d0 .functor OR 1, L_00000218dca09af0, L_00000218dca049a0, C4<0>, C4<0>;
L_00000218dca02ef0 .functor AND 1, L_00000218dca09370, L_00000218dca09730, C4<1>, C4<1>;
v00000218dc9c1ee0_0 .net *"_ivl_0", 0 0, L_00000218dca049a0;  1 drivers
v00000218dc9c18a0_0 .net "i_gj", 0 0, L_00000218dca09870;  1 drivers
v00000218dc9c1f80_0 .net "i_gk", 0 0, L_00000218dca09af0;  1 drivers
v00000218dc9c1940_0 .net "i_pj", 0 0, L_00000218dca09730;  1 drivers
v00000218dc9c2480_0 .net "i_pk", 0 0, L_00000218dca09370;  1 drivers
v00000218dc9c0e00_0 .net "o_g", 0 0, L_00000218dca036d0;  1 drivers
v00000218dc9c1120_0 .net "o_p", 0 0, L_00000218dca02ef0;  1 drivers
S_00000218dc9b3730 .scope generate, "genblk2[9]" "genblk2[9]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc919730 .param/l "j" 0 3 186, +C4<01001>;
S_00000218dc9b3280 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca02f60 .functor AND 1, L_00000218dca09910, L_00000218dca07ed0, C4<1>, C4<1>;
L_00000218dca04070 .functor OR 1, L_00000218dca094b0, L_00000218dca02f60, C4<0>, C4<0>;
L_00000218dca03d60 .functor AND 1, L_00000218dca07ed0, L_00000218dca08f10, C4<1>, C4<1>;
v00000218dc9c11c0_0 .net *"_ivl_0", 0 0, L_00000218dca02f60;  1 drivers
v00000218dc9c2660_0 .net "i_gj", 0 0, L_00000218dca09910;  1 drivers
v00000218dc9c2020_0 .net "i_gk", 0 0, L_00000218dca094b0;  1 drivers
v00000218dc9c28e0_0 .net "i_pj", 0 0, L_00000218dca08f10;  1 drivers
v00000218dc9c2de0_0 .net "i_pk", 0 0, L_00000218dca07ed0;  1 drivers
v00000218dc9c0b80_0 .net "o_g", 0 0, L_00000218dca04070;  1 drivers
v00000218dc9c20c0_0 .net "o_p", 0 0, L_00000218dca03d60;  1 drivers
S_00000218dc9b46d0 .scope generate, "genblk2[10]" "genblk2[10]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a3b0 .param/l "j" 0 3 186, +C4<01010>;
S_00000218dc9b51c0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03740 .functor AND 1, L_00000218dca09690, L_00000218dca08790, C4<1>, C4<1>;
L_00000218dca02fd0 .functor OR 1, L_00000218dca09d70, L_00000218dca03740, C4<0>, C4<0>;
L_00000218dca03820 .functor AND 1, L_00000218dca08790, L_00000218dca09cd0, C4<1>, C4<1>;
v00000218dc9c2520_0 .net *"_ivl_0", 0 0, L_00000218dca03740;  1 drivers
v00000218dc9c27a0_0 .net "i_gj", 0 0, L_00000218dca09690;  1 drivers
v00000218dc9c2980_0 .net "i_gk", 0 0, L_00000218dca09d70;  1 drivers
v00000218dc9c2a20_0 .net "i_pj", 0 0, L_00000218dca09cd0;  1 drivers
v00000218dc9c2ac0_0 .net "i_pk", 0 0, L_00000218dca08790;  1 drivers
v00000218dc9c2b60_0 .net "o_g", 0 0, L_00000218dca02fd0;  1 drivers
v00000218dc9c2c00_0 .net "o_p", 0 0, L_00000218dca03820;  1 drivers
S_00000218dc9b3410 .scope generate, "genblk2[11]" "genblk2[11]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91ae70 .param/l "j" 0 3 186, +C4<01011>;
S_00000218dc9b2dd0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca03890 .functor AND 1, L_00000218dca08830, L_00000218dca097d0, C4<1>, C4<1>;
L_00000218dca03dd0 .functor OR 1, L_00000218dca08ab0, L_00000218dca03890, C4<0>, C4<0>;
L_00000218dca03eb0 .functor AND 1, L_00000218dca097d0, L_00000218dca095f0, C4<1>, C4<1>;
v00000218dc9c2ca0_0 .net *"_ivl_0", 0 0, L_00000218dca03890;  1 drivers
v00000218dc9c2d40_0 .net "i_gj", 0 0, L_00000218dca08830;  1 drivers
v00000218dc9c2f20_0 .net "i_gk", 0 0, L_00000218dca08ab0;  1 drivers
v00000218dc9c2fc0_0 .net "i_pj", 0 0, L_00000218dca095f0;  1 drivers
v00000218dc9c3060_0 .net "i_pk", 0 0, L_00000218dca097d0;  1 drivers
v00000218dc9c3100_0 .net "o_g", 0 0, L_00000218dca03dd0;  1 drivers
v00000218dc9c09a0_0 .net "o_p", 0 0, L_00000218dca03eb0;  1 drivers
S_00000218dc9b2f60 .scope generate, "genblk2[12]" "genblk2[12]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a970 .param/l "j" 0 3 186, +C4<01100>;
S_00000218dc9b30f0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9b2f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca040e0 .functor AND 1, L_00000218dca08150, L_00000218dca07bb0, C4<1>, C4<1>;
L_00000218dca04150 .functor OR 1, L_00000218dca07b10, L_00000218dca040e0, C4<0>, C4<0>;
L_00000218dca184d0 .functor AND 1, L_00000218dca07bb0, L_00000218dca099b0, C4<1>, C4<1>;
v00000218dc9c0a40_0 .net *"_ivl_0", 0 0, L_00000218dca040e0;  1 drivers
v00000218dc9c0ae0_0 .net "i_gj", 0 0, L_00000218dca08150;  1 drivers
v00000218dc9c0d60_0 .net "i_gk", 0 0, L_00000218dca07b10;  1 drivers
v00000218dc9c0ea0_0 .net "i_pj", 0 0, L_00000218dca099b0;  1 drivers
v00000218dc9c0fe0_0 .net "i_pk", 0 0, L_00000218dca07bb0;  1 drivers
v00000218dc9c1260_0 .net "o_g", 0 0, L_00000218dca04150;  1 drivers
v00000218dc9c1300_0 .net "o_p", 0 0, L_00000218dca184d0;  1 drivers
S_00000218dc9d1830 .scope generate, "genblk2[13]" "genblk2[13]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91ac30 .param/l "j" 0 3 186, +C4<01101>;
S_00000218dc9d19c0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d1830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca17ac0 .functor AND 1, L_00000218dca08bf0, L_00000218dca088d0, C4<1>, C4<1>;
L_00000218dca17b30 .functor OR 1, L_00000218dca08fb0, L_00000218dca17ac0, C4<0>, C4<0>;
L_00000218dca17d60 .functor AND 1, L_00000218dca088d0, L_00000218dca09a50, C4<1>, C4<1>;
v00000218dc9c1440_0 .net *"_ivl_0", 0 0, L_00000218dca17ac0;  1 drivers
v00000218dc9c4140_0 .net "i_gj", 0 0, L_00000218dca08bf0;  1 drivers
v00000218dc9c52c0_0 .net "i_gk", 0 0, L_00000218dca08fb0;  1 drivers
v00000218dc9c4fa0_0 .net "i_pj", 0 0, L_00000218dca09a50;  1 drivers
v00000218dc9c4960_0 .net "i_pk", 0 0, L_00000218dca088d0;  1 drivers
v00000218dc9c3880_0 .net "o_g", 0 0, L_00000218dca17b30;  1 drivers
v00000218dc9c32e0_0 .net "o_p", 0 0, L_00000218dca17d60;  1 drivers
S_00000218dc9ce310 .scope generate, "genblk2[14]" "genblk2[14]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a3f0 .param/l "j" 0 3 186, +C4<01110>;
S_00000218dc9d1b50 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18850 .functor AND 1, L_00000218dca07f70, L_00000218dca090f0, C4<1>, C4<1>;
L_00000218dca18b60 .functor OR 1, L_00000218dca09eb0, L_00000218dca18850, C4<0>, C4<0>;
L_00000218dca18d90 .functor AND 1, L_00000218dca090f0, L_00000218dca09050, C4<1>, C4<1>;
v00000218dc9c50e0_0 .net *"_ivl_0", 0 0, L_00000218dca18850;  1 drivers
v00000218dc9c3c40_0 .net "i_gj", 0 0, L_00000218dca07f70;  1 drivers
v00000218dc9c45a0_0 .net "i_gk", 0 0, L_00000218dca09eb0;  1 drivers
v00000218dc9c4640_0 .net "i_pj", 0 0, L_00000218dca09050;  1 drivers
v00000218dc9c3a60_0 .net "i_pk", 0 0, L_00000218dca090f0;  1 drivers
v00000218dc9c46e0_0 .net "o_g", 0 0, L_00000218dca18b60;  1 drivers
v00000218dc9c3600_0 .net "o_p", 0 0, L_00000218dca18d90;  1 drivers
S_00000218dc9d0bb0 .scope generate, "genblk2[15]" "genblk2[15]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a630 .param/l "j" 0 3 186, +C4<01111>;
S_00000218dc9d1ce0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18700 .functor AND 1, L_00000218dca09ff0, L_00000218dca0a130, C4<1>, C4<1>;
L_00000218dca18770 .functor OR 1, L_00000218dca07a70, L_00000218dca18700, C4<0>, C4<0>;
L_00000218dca18310 .functor AND 1, L_00000218dca0a130, L_00000218dca09f50, C4<1>, C4<1>;
v00000218dc9c4460_0 .net *"_ivl_0", 0 0, L_00000218dca18700;  1 drivers
v00000218dc9c3b00_0 .net "i_gj", 0 0, L_00000218dca09ff0;  1 drivers
v00000218dc9c5360_0 .net "i_gk", 0 0, L_00000218dca07a70;  1 drivers
v00000218dc9c36a0_0 .net "i_pj", 0 0, L_00000218dca09f50;  1 drivers
v00000218dc9c4780_0 .net "i_pk", 0 0, L_00000218dca0a130;  1 drivers
v00000218dc9c37e0_0 .net "o_g", 0 0, L_00000218dca18770;  1 drivers
v00000218dc9c40a0_0 .net "o_p", 0 0, L_00000218dca18310;  1 drivers
S_00000218dc9ce950 .scope generate, "genblk2[16]" "genblk2[16]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a7b0 .param/l "j" 0 3 186, +C4<010000>;
S_00000218dc9d1060 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9ce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19340 .functor AND 1, L_00000218dca07c50, L_00000218dca07cf0, C4<1>, C4<1>;
L_00000218dca192d0 .functor OR 1, L_00000218dca07d90, L_00000218dca19340, C4<0>, C4<0>;
L_00000218dca180e0 .functor AND 1, L_00000218dca07cf0, L_00000218dca0a1d0, C4<1>, C4<1>;
v00000218dc9c41e0_0 .net *"_ivl_0", 0 0, L_00000218dca19340;  1 drivers
v00000218dc9c34c0_0 .net "i_gj", 0 0, L_00000218dca07c50;  1 drivers
v00000218dc9c4f00_0 .net "i_gk", 0 0, L_00000218dca07d90;  1 drivers
v00000218dc9c3740_0 .net "i_pj", 0 0, L_00000218dca0a1d0;  1 drivers
v00000218dc9c54a0_0 .net "i_pk", 0 0, L_00000218dca07cf0;  1 drivers
v00000218dc9c5540_0 .net "o_g", 0 0, L_00000218dca192d0;  1 drivers
v00000218dc9c4b40_0 .net "o_p", 0 0, L_00000218dca180e0;  1 drivers
S_00000218dc9cfc10 .scope generate, "genblk2[17]" "genblk2[17]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91b0f0 .param/l "j" 0 3 186, +C4<010001>;
S_00000218dc9ceae0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9cfc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18af0 .functor AND 1, L_00000218dca081f0, L_00000218dca0b990, C4<1>, C4<1>;
L_00000218dca18690 .functor OR 1, L_00000218dca0b490, L_00000218dca18af0, C4<0>, C4<0>;
L_00000218dca18bd0 .functor AND 1, L_00000218dca0b990, L_00000218dca080b0, C4<1>, C4<1>;
v00000218dc9c3ec0_0 .net *"_ivl_0", 0 0, L_00000218dca18af0;  1 drivers
v00000218dc9c4820_0 .net "i_gj", 0 0, L_00000218dca081f0;  1 drivers
v00000218dc9c3920_0 .net "i_gk", 0 0, L_00000218dca0b490;  1 drivers
v00000218dc9c3e20_0 .net "i_pj", 0 0, L_00000218dca080b0;  1 drivers
v00000218dc9c48c0_0 .net "i_pk", 0 0, L_00000218dca0b990;  1 drivers
v00000218dc9c3560_0 .net "o_g", 0 0, L_00000218dca18690;  1 drivers
v00000218dc9c4280_0 .net "o_p", 0 0, L_00000218dca18bd0;  1 drivers
S_00000218dc9cf760 .scope generate, "genblk2[18]" "genblk2[18]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a430 .param/l "j" 0 3 186, +C4<010010>;
S_00000218dc9cf5d0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9cf760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca183f0 .functor AND 1, L_00000218dca0b670, L_00000218dca0ad10, C4<1>, C4<1>;
L_00000218dca191f0 .functor OR 1, L_00000218dca0b170, L_00000218dca183f0, C4<0>, C4<0>;
L_00000218dca19570 .functor AND 1, L_00000218dca0ad10, L_00000218dca0ab30, C4<1>, C4<1>;
v00000218dc9c4320_0 .net *"_ivl_0", 0 0, L_00000218dca183f0;  1 drivers
v00000218dc9c5860_0 .net "i_gj", 0 0, L_00000218dca0b670;  1 drivers
v00000218dc9c43c0_0 .net "i_gk", 0 0, L_00000218dca0b170;  1 drivers
v00000218dc9c3f60_0 .net "i_pj", 0 0, L_00000218dca0ab30;  1 drivers
v00000218dc9c31a0_0 .net "i_pk", 0 0, L_00000218dca0ad10;  1 drivers
v00000218dc9c3380_0 .net "o_g", 0 0, L_00000218dca191f0;  1 drivers
v00000218dc9c4dc0_0 .net "o_p", 0 0, L_00000218dca19570;  1 drivers
S_00000218dc9d0ed0 .scope generate, "genblk2[19]" "genblk2[19]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91aef0 .param/l "j" 0 3 186, +C4<010011>;
S_00000218dc9cec70 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19260 .functor AND 1, L_00000218dca0ba30, L_00000218dca0a950, C4<1>, C4<1>;
L_00000218dca187e0 .functor OR 1, L_00000218dca0b210, L_00000218dca19260, C4<0>, C4<0>;
L_00000218dca18e00 .functor AND 1, L_00000218dca0a950, L_00000218dca0b2b0, C4<1>, C4<1>;
v00000218dc9c3ce0_0 .net *"_ivl_0", 0 0, L_00000218dca19260;  1 drivers
v00000218dc9c39c0_0 .net "i_gj", 0 0, L_00000218dca0ba30;  1 drivers
v00000218dc9c3420_0 .net "i_gk", 0 0, L_00000218dca0b210;  1 drivers
v00000218dc9c4be0_0 .net "i_pj", 0 0, L_00000218dca0b2b0;  1 drivers
v00000218dc9c4000_0 .net "i_pk", 0 0, L_00000218dca0a950;  1 drivers
v00000218dc9c57c0_0 .net "o_g", 0 0, L_00000218dca187e0;  1 drivers
v00000218dc9c4500_0 .net "o_p", 0 0, L_00000218dca18e00;  1 drivers
S_00000218dc9d03e0 .scope generate, "genblk2[20]" "genblk2[20]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a670 .param/l "j" 0 3 186, +C4<010100>;
S_00000218dc9cf8f0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca17ba0 .functor AND 1, L_00000218dca0c1b0, L_00000218dca0b350, C4<1>, C4<1>;
L_00000218dca18540 .functor OR 1, L_00000218dca0a590, L_00000218dca17ba0, C4<0>, C4<0>;
L_00000218dca185b0 .functor AND 1, L_00000218dca0b350, L_00000218dca0bcb0, C4<1>, C4<1>;
v00000218dc9c5220_0 .net *"_ivl_0", 0 0, L_00000218dca17ba0;  1 drivers
v00000218dc9c3d80_0 .net "i_gj", 0 0, L_00000218dca0c1b0;  1 drivers
v00000218dc9c4a00_0 .net "i_gk", 0 0, L_00000218dca0a590;  1 drivers
v00000218dc9c5400_0 .net "i_pj", 0 0, L_00000218dca0bcb0;  1 drivers
v00000218dc9c4c80_0 .net "i_pk", 0 0, L_00000218dca0b350;  1 drivers
v00000218dc9c4aa0_0 .net "o_g", 0 0, L_00000218dca18540;  1 drivers
v00000218dc9c55e0_0 .net "o_p", 0 0, L_00000218dca185b0;  1 drivers
S_00000218dc9d0570 .scope generate, "genblk2[21]" "genblk2[21]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a1f0 .param/l "j" 0 3 186, +C4<010101>;
S_00000218dc9cfa80 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca188c0 .functor AND 1, L_00000218dca0b0d0, L_00000218dca0a6d0, C4<1>, C4<1>;
L_00000218dca18d20 .functor OR 1, L_00000218dca0b3f0, L_00000218dca188c0, C4<0>, C4<0>;
L_00000218dca18620 .functor AND 1, L_00000218dca0a6d0, L_00000218dca0c930, C4<1>, C4<1>;
v00000218dc9c5680_0 .net *"_ivl_0", 0 0, L_00000218dca188c0;  1 drivers
v00000218dc9c4e60_0 .net "i_gj", 0 0, L_00000218dca0b0d0;  1 drivers
v00000218dc9c4d20_0 .net "i_gk", 0 0, L_00000218dca0b3f0;  1 drivers
v00000218dc9c5040_0 .net "i_pj", 0 0, L_00000218dca0c930;  1 drivers
v00000218dc9c5720_0 .net "i_pk", 0 0, L_00000218dca0a6d0;  1 drivers
v00000218dc9c3ba0_0 .net "o_g", 0 0, L_00000218dca18d20;  1 drivers
v00000218dc9c5180_0 .net "o_p", 0 0, L_00000218dca18620;  1 drivers
S_00000218dc9d1e70 .scope generate, "genblk2[22]" "genblk2[22]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91ac70 .param/l "j" 0 3 186, +C4<010110>;
S_00000218dc9cf120 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca181c0 .functor AND 1, L_00000218dca0b530, L_00000218dca0abd0, C4<1>, C4<1>;
L_00000218dca17eb0 .functor OR 1, L_00000218dca0b5d0, L_00000218dca181c0, C4<0>, C4<0>;
L_00000218dca18150 .functor AND 1, L_00000218dca0abd0, L_00000218dca0c750, C4<1>, C4<1>;
v00000218dc9c5900_0 .net *"_ivl_0", 0 0, L_00000218dca181c0;  1 drivers
v00000218dc9c3240_0 .net "i_gj", 0 0, L_00000218dca0b530;  1 drivers
v00000218dc9c6300_0 .net "i_gk", 0 0, L_00000218dca0b5d0;  1 drivers
v00000218dc9c7b60_0 .net "i_pj", 0 0, L_00000218dca0c750;  1 drivers
v00000218dc9c73e0_0 .net "i_pk", 0 0, L_00000218dca0abd0;  1 drivers
v00000218dc9c6f80_0 .net "o_g", 0 0, L_00000218dca17eb0;  1 drivers
v00000218dc9c5e00_0 .net "o_p", 0 0, L_00000218dca18150;  1 drivers
S_00000218dc9ce630 .scope generate, "genblk2[23]" "genblk2[23]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a470 .param/l "j" 0 3 186, +C4<010111>;
S_00000218dc9cfda0 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9ce630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18930 .functor AND 1, L_00000218dca0b710, L_00000218dca0ac70, C4<1>, C4<1>;
L_00000218dca17c80 .functor OR 1, L_00000218dca0c390, L_00000218dca18930, C4<0>, C4<0>;
L_00000218dca189a0 .functor AND 1, L_00000218dca0ac70, L_00000218dca0c6b0, C4<1>, C4<1>;
v00000218dc9c7de0_0 .net *"_ivl_0", 0 0, L_00000218dca18930;  1 drivers
v00000218dc9c63a0_0 .net "i_gj", 0 0, L_00000218dca0b710;  1 drivers
v00000218dc9c5cc0_0 .net "i_gk", 0 0, L_00000218dca0c390;  1 drivers
v00000218dc9c7700_0 .net "i_pj", 0 0, L_00000218dca0c6b0;  1 drivers
v00000218dc9c6da0_0 .net "i_pk", 0 0, L_00000218dca0ac70;  1 drivers
v00000218dc9c7ca0_0 .net "o_g", 0 0, L_00000218dca17c80;  1 drivers
v00000218dc9c68a0_0 .net "o_p", 0 0, L_00000218dca189a0;  1 drivers
S_00000218dc9d0a20 .scope generate, "genblk2[24]" "genblk2[24]" 3 186, 3 186 0, S_00000218dc9b5e40;
 .timescale 0 0;
P_00000218dc91a870 .param/l "j" 0 3 186, +C4<011000>;
S_00000218dc9d0700 .scope module, "bc" "Black_Cell" 3 187, 3 321 0, S_00000218dc9d0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18a10 .functor AND 1, L_00000218dca0b850, L_00000218dca0b8f0, C4<1>, C4<1>;
L_00000218dca193b0 .functor OR 1, L_00000218dca0adb0, L_00000218dca18a10, C4<0>, C4<0>;
L_00000218dca18460 .functor AND 1, L_00000218dca0b8f0, L_00000218dca0b7b0, C4<1>, C4<1>;
v00000218dc9c6800_0 .net *"_ivl_0", 0 0, L_00000218dca18a10;  1 drivers
v00000218dc9c7f20_0 .net "i_gj", 0 0, L_00000218dca0b850;  1 drivers
v00000218dc9c6ee0_0 .net "i_gk", 0 0, L_00000218dca0adb0;  1 drivers
v00000218dc9c6080_0 .net "i_pj", 0 0, L_00000218dca0b7b0;  1 drivers
v00000218dc9c7e80_0 .net "i_pk", 0 0, L_00000218dca0b8f0;  1 drivers
v00000218dc9c7020_0 .net "o_g", 0 0, L_00000218dca193b0;  1 drivers
v00000218dc9c6e40_0 .net "o_p", 0 0, L_00000218dca18460;  1 drivers
S_00000218dc9d11f0 .scope module, "s5" "kogge_stone_cell_5" 3 42, 3 97 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 25 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /INPUT 32 "i_p_save";
    .port_info 4 /OUTPUT 1 "o_c0";
    .port_info 5 /OUTPUT 17 "o_pk";
    .port_info 6 /OUTPUT 32 "o_gk";
    .port_info 7 /OUTPUT 32 "o_p_save";
L_00000218dca1ced0 .functor BUFZ 1, L_00000218dca18a80, C4<0>, C4<0>, C4<0>;
L_00000218dca1c610 .functor BUFZ 32, L_00000218dca190a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218dca1db10 .functor BUFZ 1, L_00000218dca18a80, C4<0>, C4<0>, C4<0>;
v00000218dc9cac20_0 .net *"_ivl_184", 0 0, L_00000218dca1db10;  1 drivers
v00000218dc9cd880_0 .net *"_ivl_189", 23 0, L_00000218dca0f4f0;  1 drivers
v00000218dc9cde20_0 .net *"_ivl_196", 6 0, L_00000218dca105d0;  1 drivers
v00000218dc9cd2e0_0 .net "gkj", 24 0, L_00000218dca100d0;  1 drivers
v00000218dc9cdd80_0 .net "i_c0", 0 0, L_00000218dca18a80;  alias, 1 drivers
v00000218dc9cd1a0_0 .net "i_gk", 31 0, L_00000218dca0bc10;  alias, 1 drivers
v00000218dc9cd240_0 .net "i_p_save", 31 0, L_00000218dca190a0;  alias, 1 drivers
v00000218dc9cdba0_0 .net "i_pk", 24 0, L_00000218dca0bad0;  alias, 1 drivers
v00000218dc9cd380_0 .net "o_c0", 0 0, L_00000218dca1ced0;  alias, 1 drivers
v00000218dc9cd600_0 .net "o_gk", 31 0, L_00000218dca10cb0;  alias, 1 drivers
v00000218dc9cd560_0 .net "o_p_save", 31 0, L_00000218dca1c610;  alias, 1 drivers
v00000218dc9cd420_0 .net "o_pk", 16 0, L_00000218dca10030;  alias, 1 drivers
v00000218dc9ce000_0 .net "pkj", 16 0, L_00000218dca10170;  1 drivers
L_00000218dca0a8b0 .part L_00000218dca100d0, 0, 1;
L_00000218dca0b030 .part L_00000218dca0bad0, 0, 1;
L_00000218dca0ae50 .part L_00000218dca0bc10, 7, 1;
L_00000218dca0aa90 .part L_00000218dca100d0, 1, 1;
L_00000218dca0bd50 .part L_00000218dca0bad0, 1, 1;
L_00000218dca0c890 .part L_00000218dca0bc10, 8, 1;
L_00000218dca0bfd0 .part L_00000218dca100d0, 2, 1;
L_00000218dca0be90 .part L_00000218dca0bad0, 2, 1;
L_00000218dca0c7f0 .part L_00000218dca0bc10, 9, 1;
L_00000218dca0bdf0 .part L_00000218dca100d0, 3, 1;
L_00000218dca0bf30 .part L_00000218dca0bad0, 3, 1;
L_00000218dca0c070 .part L_00000218dca0bc10, 10, 1;
L_00000218dca0c110 .part L_00000218dca100d0, 4, 1;
L_00000218dca0c250 .part L_00000218dca0bad0, 4, 1;
L_00000218dca0aef0 .part L_00000218dca0bc10, 11, 1;
L_00000218dca0af90 .part L_00000218dca100d0, 5, 1;
L_00000218dca0c9d0 .part L_00000218dca0bad0, 5, 1;
L_00000218dca0c2f0 .part L_00000218dca0bc10, 12, 1;
L_00000218dca0c4d0 .part L_00000218dca100d0, 6, 1;
L_00000218dca0a770 .part L_00000218dca0bad0, 6, 1;
L_00000218dca0c430 .part L_00000218dca0bc10, 13, 1;
L_00000218dca0a270 .part L_00000218dca100d0, 7, 1;
L_00000218dca0c610 .part L_00000218dca0bad0, 7, 1;
L_00000218dca0a310 .part L_00000218dca0bc10, 14, 1;
L_00000218dca0a3b0 .part L_00000218dca10170, 0, 1;
L_00000218dca0a450 .part L_00000218dca100d0, 8, 1;
L_00000218dca0a4f0 .part L_00000218dca0bad0, 8, 1;
L_00000218dca0a630 .part L_00000218dca0bc10, 15, 1;
L_00000218dca0ee10 .part L_00000218dca10170, 1, 1;
L_00000218dca0ddd0 .part L_00000218dca100d0, 9, 1;
L_00000218dca0ce30 .part L_00000218dca0bad0, 9, 1;
L_00000218dca0d510 .part L_00000218dca0bc10, 16, 1;
L_00000218dca0d010 .part L_00000218dca10170, 2, 1;
L_00000218dca0e370 .part L_00000218dca100d0, 10, 1;
L_00000218dca0eb90 .part L_00000218dca0bad0, 10, 1;
L_00000218dca0d8d0 .part L_00000218dca0bc10, 17, 1;
L_00000218dca0da10 .part L_00000218dca10170, 3, 1;
L_00000218dca0dbf0 .part L_00000218dca100d0, 11, 1;
L_00000218dca0eeb0 .part L_00000218dca0bad0, 11, 1;
L_00000218dca0e690 .part L_00000218dca0bc10, 18, 1;
L_00000218dca0dfb0 .part L_00000218dca10170, 4, 1;
L_00000218dca0e730 .part L_00000218dca100d0, 12, 1;
L_00000218dca0cd90 .part L_00000218dca0bad0, 12, 1;
L_00000218dca0df10 .part L_00000218dca0bc10, 19, 1;
L_00000218dca0ced0 .part L_00000218dca10170, 5, 1;
L_00000218dca0d5b0 .part L_00000218dca100d0, 13, 1;
L_00000218dca0ef50 .part L_00000218dca0bad0, 13, 1;
L_00000218dca0dc90 .part L_00000218dca0bc10, 20, 1;
L_00000218dca0d3d0 .part L_00000218dca10170, 6, 1;
L_00000218dca0cf70 .part L_00000218dca100d0, 14, 1;
L_00000218dca0e410 .part L_00000218dca0bad0, 14, 1;
L_00000218dca0dd30 .part L_00000218dca0bc10, 21, 1;
L_00000218dca0d470 .part L_00000218dca10170, 7, 1;
L_00000218dca0dab0 .part L_00000218dca100d0, 15, 1;
L_00000218dca0e230 .part L_00000218dca0bad0, 15, 1;
L_00000218dca0d0b0 .part L_00000218dca0bc10, 22, 1;
L_00000218dca0e2d0 .part L_00000218dca10170, 8, 1;
L_00000218dca0de70 .part L_00000218dca100d0, 16, 1;
L_00000218dca0d830 .part L_00000218dca0bad0, 16, 1;
L_00000218dca0d150 .part L_00000218dca0bc10, 23, 1;
L_00000218dca0d1f0 .part L_00000218dca10170, 9, 1;
L_00000218dca0d970 .part L_00000218dca100d0, 17, 1;
L_00000218dca0ecd0 .part L_00000218dca0bad0, 17, 1;
L_00000218dca0e050 .part L_00000218dca0bc10, 24, 1;
L_00000218dca0ec30 .part L_00000218dca10170, 10, 1;
L_00000218dca0e0f0 .part L_00000218dca100d0, 18, 1;
L_00000218dca0e4b0 .part L_00000218dca0bad0, 18, 1;
L_00000218dca0e550 .part L_00000218dca0bc10, 25, 1;
L_00000218dca0ed70 .part L_00000218dca10170, 11, 1;
L_00000218dca0e7d0 .part L_00000218dca100d0, 19, 1;
L_00000218dca0d650 .part L_00000218dca0bad0, 19, 1;
L_00000218dca0eff0 .part L_00000218dca0bc10, 26, 1;
L_00000218dca0e5f0 .part L_00000218dca10170, 12, 1;
L_00000218dca0d6f0 .part L_00000218dca100d0, 20, 1;
L_00000218dca0f090 .part L_00000218dca0bad0, 20, 1;
L_00000218dca0e190 .part L_00000218dca0bc10, 27, 1;
L_00000218dca0e870 .part L_00000218dca10170, 13, 1;
L_00000218dca0eaf0 .part L_00000218dca100d0, 21, 1;
L_00000218dca0db50 .part L_00000218dca0bad0, 21, 1;
L_00000218dca0cbb0 .part L_00000218dca0bc10, 28, 1;
L_00000218dca0d290 .part L_00000218dca10170, 14, 1;
L_00000218dca0e910 .part L_00000218dca100d0, 22, 1;
L_00000218dca0e9b0 .part L_00000218dca0bad0, 22, 1;
L_00000218dca0ea50 .part L_00000218dca0bc10, 29, 1;
L_00000218dca0f130 .part L_00000218dca10170, 15, 1;
L_00000218dca0f1d0 .part L_00000218dca100d0, 23, 1;
L_00000218dca0ca70 .part L_00000218dca0bad0, 23, 1;
L_00000218dca0cb10 .part L_00000218dca0bc10, 30, 1;
L_00000218dca0d330 .part L_00000218dca10170, 16, 1;
L_00000218dca0cc50 .part L_00000218dca100d0, 24, 1;
L_00000218dca0ccf0 .part L_00000218dca0bad0, 24, 1;
L_00000218dca0d790 .part L_00000218dca0bc10, 31, 1;
LS_00000218dca10030_0_0 .concat8 [ 1 1 1 1], L_00000218dca17a50, L_00000218dca17f90, L_00000218dca196c0, L_00000218dca19730;
LS_00000218dca10030_0_4 .concat8 [ 1 1 1 1], L_00000218dca197a0, L_00000218dca1daa0, L_00000218dca1d870, L_00000218dca1d8e0;
LS_00000218dca10030_0_8 .concat8 [ 1 1 1 1], L_00000218dca1cd10, L_00000218dca1c7d0, L_00000218dca1cfb0, L_00000218dca1de20;
LS_00000218dca10030_0_12 .concat8 [ 1 1 1 1], L_00000218dca1c680, L_00000218dca1c760, L_00000218dca1dc60, L_00000218dca1ce60;
LS_00000218dca10030_0_16 .concat8 [ 1 0 0 0], L_00000218dca1dcd0;
LS_00000218dca10030_1_0 .concat8 [ 4 4 4 4], LS_00000218dca10030_0_0, LS_00000218dca10030_0_4, LS_00000218dca10030_0_8, LS_00000218dca10030_0_12;
LS_00000218dca10030_1_4 .concat8 [ 1 0 0 0], LS_00000218dca10030_0_16;
L_00000218dca10030 .concat8 [ 16 1 0 0], LS_00000218dca10030_1_0, LS_00000218dca10030_1_4;
L_00000218dca100d0 .concat8 [ 1 24 0 0], L_00000218dca1db10, L_00000218dca0f4f0;
L_00000218dca0f4f0 .part L_00000218dca0bc10, 0, 24;
L_00000218dca10170 .part L_00000218dca0bad0, 0, 17;
LS_00000218dca10cb0_0_0 .concat8 [ 7 1 1 1], L_00000218dca105d0, L_00000218dca182a0, L_00000218dca18380, L_00000218dca17cf0;
LS_00000218dca10cb0_0_4 .concat8 [ 1 1 1 1], L_00000218dca17c10, L_00000218dca18e70, L_00000218dca18f50, L_00000218dca19490;
LS_00000218dca10cb0_0_8 .concat8 [ 1 1 1 1], L_00000218dca19030, L_00000218dca195e0, L_00000218dca17f20, L_00000218dca18070;
LS_00000218dca10cb0_0_12 .concat8 [ 1 1 1 1], L_00000218dca19650, L_00000218dca198f0, L_00000218dca1c5a0, L_00000218dca1c290;
LS_00000218dca10cb0_0_16 .concat8 [ 1 1 1 1], L_00000218dca1d3a0, L_00000218dca1cc30, L_00000218dca1cd80, L_00000218dca1d410;
LS_00000218dca10cb0_0_20 .concat8 [ 1 1 1 1], L_00000218dca1c370, L_00000218dca1cae0, L_00000218dca1d020, L_00000218dca1c6f0;
LS_00000218dca10cb0_0_24 .concat8 [ 1 1 0 0], L_00000218dca1c920, L_00000218dca1cb50;
LS_00000218dca10cb0_1_0 .concat8 [ 10 4 4 4], LS_00000218dca10cb0_0_0, LS_00000218dca10cb0_0_4, LS_00000218dca10cb0_0_8, LS_00000218dca10cb0_0_12;
LS_00000218dca10cb0_1_4 .concat8 [ 4 4 2 0], LS_00000218dca10cb0_0_16, LS_00000218dca10cb0_0_20, LS_00000218dca10cb0_0_24;
L_00000218dca10cb0 .concat8 [ 22 10 0 0], LS_00000218dca10cb0_1_0, LS_00000218dca10cb0_1_4;
L_00000218dca105d0 .part L_00000218dca0bc10, 0, 7;
S_00000218dc9d0d40 .scope generate, "genblk1[0]" "genblk1[0]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a230 .param/l "i" 0 3 121, +C4<00>;
S_00000218dc9d1380 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9d0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca18230 .functor AND 1, L_00000218dca0a8b0, L_00000218dca0b030, C4<1>, C4<1>;
L_00000218dca182a0 .functor OR 1, L_00000218dca0ae50, L_00000218dca18230, C4<0>, C4<0>;
v00000218dc9c6620_0 .net *"_ivl_0", 0 0, L_00000218dca18230;  1 drivers
v00000218dc9c6440_0 .net "i_gj", 0 0, L_00000218dca0a8b0;  1 drivers
v00000218dc9c5d60_0 .net "i_gk", 0 0, L_00000218dca0ae50;  1 drivers
v00000218dc9c6bc0_0 .net "i_pk", 0 0, L_00000218dca0b030;  1 drivers
v00000218dc9c6120_0 .net "o_g", 0 0, L_00000218dca182a0;  1 drivers
S_00000218dc9ce180 .scope generate, "genblk1[1]" "genblk1[1]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91aff0 .param/l "i" 0 3 121, +C4<01>;
S_00000218dc9d16a0 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9ce180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca18c40 .functor AND 1, L_00000218dca0aa90, L_00000218dca0bd50, C4<1>, C4<1>;
L_00000218dca18380 .functor OR 1, L_00000218dca0c890, L_00000218dca18c40, C4<0>, C4<0>;
v00000218dc9c66c0_0 .net *"_ivl_0", 0 0, L_00000218dca18c40;  1 drivers
v00000218dc9c6760_0 .net "i_gj", 0 0, L_00000218dca0aa90;  1 drivers
v00000218dc9c75c0_0 .net "i_gk", 0 0, L_00000218dca0c890;  1 drivers
v00000218dc9c7fc0_0 .net "i_pk", 0 0, L_00000218dca0bd50;  1 drivers
v00000218dc9c5fe0_0 .net "o_g", 0 0, L_00000218dca18380;  1 drivers
S_00000218dc9cff30 .scope generate, "genblk1[2]" "genblk1[2]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a7f0 .param/l "i" 0 3 121, +C4<010>;
S_00000218dc9cee00 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9cff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca19180 .functor AND 1, L_00000218dca0bfd0, L_00000218dca0be90, C4<1>, C4<1>;
L_00000218dca17cf0 .functor OR 1, L_00000218dca0c7f0, L_00000218dca19180, C4<0>, C4<0>;
v00000218dc9c6940_0 .net *"_ivl_0", 0 0, L_00000218dca19180;  1 drivers
v00000218dc9c6a80_0 .net "i_gj", 0 0, L_00000218dca0bfd0;  1 drivers
v00000218dc9c7660_0 .net "i_gk", 0 0, L_00000218dca0c7f0;  1 drivers
v00000218dc9c61c0_0 .net "i_pk", 0 0, L_00000218dca0be90;  1 drivers
v00000218dc9c7160_0 .net "o_g", 0 0, L_00000218dca17cf0;  1 drivers
S_00000218dc9d00c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a8b0 .param/l "i" 0 3 121, +C4<011>;
S_00000218dc9d1510 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca18cb0 .functor AND 1, L_00000218dca0bdf0, L_00000218dca0bf30, C4<1>, C4<1>;
L_00000218dca17c10 .functor OR 1, L_00000218dca0c070, L_00000218dca18cb0, C4<0>, C4<0>;
v00000218dc9c7d40_0 .net *"_ivl_0", 0 0, L_00000218dca18cb0;  1 drivers
v00000218dc9c7200_0 .net "i_gj", 0 0, L_00000218dca0bdf0;  1 drivers
v00000218dc9c6b20_0 .net "i_gk", 0 0, L_00000218dca0c070;  1 drivers
v00000218dc9c72a0_0 .net "i_pk", 0 0, L_00000218dca0bf30;  1 drivers
v00000218dc9c7340_0 .net "o_g", 0 0, L_00000218dca17c10;  1 drivers
S_00000218dc9d0890 .scope generate, "genblk1[4]" "genblk1[4]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a9f0 .param/l "i" 0 3 121, +C4<0100>;
S_00000218dc9ce4a0 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9d0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca19420 .functor AND 1, L_00000218dca0c110, L_00000218dca0c250, C4<1>, C4<1>;
L_00000218dca18e70 .functor OR 1, L_00000218dca0aef0, L_00000218dca19420, C4<0>, C4<0>;
v00000218dc9c6c60_0 .net *"_ivl_0", 0 0, L_00000218dca19420;  1 drivers
v00000218dc9c7520_0 .net "i_gj", 0 0, L_00000218dca0c110;  1 drivers
v00000218dc9c78e0_0 .net "i_gk", 0 0, L_00000218dca0aef0;  1 drivers
v00000218dc9c77a0_0 .net "i_pk", 0 0, L_00000218dca0c250;  1 drivers
v00000218dc9c5b80_0 .net "o_g", 0 0, L_00000218dca18e70;  1 drivers
S_00000218dc9cef90 .scope generate, "genblk1[5]" "genblk1[5]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91afb0 .param/l "i" 0 3 121, +C4<0101>;
S_00000218dc9d0250 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9cef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca18ee0 .functor AND 1, L_00000218dca0af90, L_00000218dca0c9d0, C4<1>, C4<1>;
L_00000218dca18f50 .functor OR 1, L_00000218dca0c2f0, L_00000218dca18ee0, C4<0>, C4<0>;
v00000218dc9c7980_0 .net *"_ivl_0", 0 0, L_00000218dca18ee0;  1 drivers
v00000218dc9c6260_0 .net "i_gj", 0 0, L_00000218dca0af90;  1 drivers
v00000218dc9c7a20_0 .net "i_gk", 0 0, L_00000218dca0c2f0;  1 drivers
v00000218dc9c7ac0_0 .net "i_pk", 0 0, L_00000218dca0c9d0;  1 drivers
v00000218dc9c7c00_0 .net "o_g", 0 0, L_00000218dca18f50;  1 drivers
S_00000218dc9cf2b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91ad30 .param/l "i" 0 3 121, +C4<0110>;
S_00000218dc9ce7c0 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9cf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca17dd0 .functor AND 1, L_00000218dca0c4d0, L_00000218dca0a770, C4<1>, C4<1>;
L_00000218dca19490 .functor OR 1, L_00000218dca0c430, L_00000218dca17dd0, C4<0>, C4<0>;
v00000218dc9c8060_0 .net *"_ivl_0", 0 0, L_00000218dca17dd0;  1 drivers
v00000218dc9c5c20_0 .net "i_gj", 0 0, L_00000218dca0c4d0;  1 drivers
v00000218dc9c9be0_0 .net "i_gk", 0 0, L_00000218dca0c430;  1 drivers
v00000218dc9c9280_0 .net "i_pk", 0 0, L_00000218dca0a770;  1 drivers
v00000218dc9c9f00_0 .net "o_g", 0 0, L_00000218dca19490;  1 drivers
S_00000218dc9cf440 .scope generate, "genblk1[7]" "genblk1[7]" 3 121, 3 121 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91b070 .param/l "i" 0 3 121, +C4<0111>;
S_00000218dc9d5cf0 .scope module, "gc" "Grey_Cell" 3 122, 3 336 0, S_00000218dc9cf440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca18fc0 .functor AND 1, L_00000218dca0a270, L_00000218dca0c610, C4<1>, C4<1>;
L_00000218dca19030 .functor OR 1, L_00000218dca0a310, L_00000218dca18fc0, C4<0>, C4<0>;
v00000218dc9c89c0_0 .net *"_ivl_0", 0 0, L_00000218dca18fc0;  1 drivers
v00000218dc9c8560_0 .net "i_gj", 0 0, L_00000218dca0a270;  1 drivers
v00000218dc9c9640_0 .net "i_gk", 0 0, L_00000218dca0a310;  1 drivers
v00000218dc9c9fa0_0 .net "i_pk", 0 0, L_00000218dca0c610;  1 drivers
v00000218dc9c8d80_0 .net "o_g", 0 0, L_00000218dca19030;  1 drivers
S_00000218dc9d40d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91adb0 .param/l "j" 0 3 134, +C4<00>;
S_00000218dc9d2af0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19110 .functor AND 1, L_00000218dca0a450, L_00000218dca0a4f0, C4<1>, C4<1>;
L_00000218dca195e0 .functor OR 1, L_00000218dca0a630, L_00000218dca19110, C4<0>, C4<0>;
L_00000218dca17a50 .functor AND 1, L_00000218dca0a4f0, L_00000218dca0a3b0, C4<1>, C4<1>;
v00000218dc9ca720_0 .net *"_ivl_0", 0 0, L_00000218dca19110;  1 drivers
v00000218dc9c8740_0 .net "i_gj", 0 0, L_00000218dca0a450;  1 drivers
v00000218dc9c9a00_0 .net "i_gk", 0 0, L_00000218dca0a630;  1 drivers
v00000218dc9c8a60_0 .net "i_pj", 0 0, L_00000218dca0a3b0;  1 drivers
v00000218dc9c9500_0 .net "i_pk", 0 0, L_00000218dca0a4f0;  1 drivers
v00000218dc9c8c40_0 .net "o_g", 0 0, L_00000218dca195e0;  1 drivers
v00000218dc9c96e0_0 .net "o_p", 0 0, L_00000218dca17a50;  1 drivers
S_00000218dc9d2960 .scope generate, "genblk2[1]" "genblk2[1]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a4b0 .param/l "j" 0 3 134, +C4<01>;
S_00000218dc9d3f40 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d2960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca17e40 .functor AND 1, L_00000218dca0ddd0, L_00000218dca0ce30, C4<1>, C4<1>;
L_00000218dca17f20 .functor OR 1, L_00000218dca0d510, L_00000218dca17e40, C4<0>, C4<0>;
L_00000218dca17f90 .functor AND 1, L_00000218dca0ce30, L_00000218dca0ee10, C4<1>, C4<1>;
v00000218dc9c87e0_0 .net *"_ivl_0", 0 0, L_00000218dca17e40;  1 drivers
v00000218dc9c8ba0_0 .net "i_gj", 0 0, L_00000218dca0ddd0;  1 drivers
v00000218dc9c84c0_0 .net "i_gk", 0 0, L_00000218dca0d510;  1 drivers
v00000218dc9c93c0_0 .net "i_pj", 0 0, L_00000218dca0ee10;  1 drivers
v00000218dc9c8920_0 .net "i_pk", 0 0, L_00000218dca0ce30;  1 drivers
v00000218dc9c9960_0 .net "o_g", 0 0, L_00000218dca17f20;  1 drivers
v00000218dc9c9c80_0 .net "o_p", 0 0, L_00000218dca17f90;  1 drivers
S_00000218dc9d2190 .scope generate, "genblk2[2]" "genblk2[2]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91aaf0 .param/l "j" 0 3 134, +C4<010>;
S_00000218dc9d32c0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca18000 .functor AND 1, L_00000218dca0e370, L_00000218dca0eb90, C4<1>, C4<1>;
L_00000218dca18070 .functor OR 1, L_00000218dca0d8d0, L_00000218dca18000, C4<0>, C4<0>;
L_00000218dca196c0 .functor AND 1, L_00000218dca0eb90, L_00000218dca0d010, C4<1>, C4<1>;
v00000218dc9c8e20_0 .net *"_ivl_0", 0 0, L_00000218dca18000;  1 drivers
v00000218dc9c8880_0 .net "i_gj", 0 0, L_00000218dca0e370;  1 drivers
v00000218dc9c8b00_0 .net "i_gk", 0 0, L_00000218dca0d8d0;  1 drivers
v00000218dc9c9dc0_0 .net "i_pj", 0 0, L_00000218dca0d010;  1 drivers
v00000218dc9c9320_0 .net "i_pk", 0 0, L_00000218dca0eb90;  1 drivers
v00000218dc9c8ce0_0 .net "o_g", 0 0, L_00000218dca18070;  1 drivers
v00000218dc9ca2c0_0 .net "o_p", 0 0, L_00000218dca196c0;  1 drivers
S_00000218dc9d4260 .scope generate, "genblk2[3]" "genblk2[3]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91ad70 .param/l "j" 0 3 134, +C4<011>;
S_00000218dc9d4bc0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19960 .functor AND 1, L_00000218dca0dbf0, L_00000218dca0eeb0, C4<1>, C4<1>;
L_00000218dca19650 .functor OR 1, L_00000218dca0e690, L_00000218dca19960, C4<0>, C4<0>;
L_00000218dca19730 .functor AND 1, L_00000218dca0eeb0, L_00000218dca0da10, C4<1>, C4<1>;
v00000218dc9c8600_0 .net *"_ivl_0", 0 0, L_00000218dca19960;  1 drivers
v00000218dc9c8ec0_0 .net "i_gj", 0 0, L_00000218dca0dbf0;  1 drivers
v00000218dc9c8240_0 .net "i_gk", 0 0, L_00000218dca0e690;  1 drivers
v00000218dc9c8f60_0 .net "i_pj", 0 0, L_00000218dca0da10;  1 drivers
v00000218dc9c9820_0 .net "i_pk", 0 0, L_00000218dca0eeb0;  1 drivers
v00000218dc9c82e0_0 .net "o_g", 0 0, L_00000218dca19650;  1 drivers
v00000218dc9ca040_0 .net "o_p", 0 0, L_00000218dca19730;  1 drivers
S_00000218dc9d43f0 .scope generate, "genblk2[4]" "genblk2[4]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91abb0 .param/l "j" 0 3 134, +C4<0100>;
S_00000218dc9d59d0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19880 .functor AND 1, L_00000218dca0e730, L_00000218dca0cd90, C4<1>, C4<1>;
L_00000218dca198f0 .functor OR 1, L_00000218dca0df10, L_00000218dca19880, C4<0>, C4<0>;
L_00000218dca197a0 .functor AND 1, L_00000218dca0cd90, L_00000218dca0dfb0, C4<1>, C4<1>;
v00000218dc9c9d20_0 .net *"_ivl_0", 0 0, L_00000218dca19880;  1 drivers
v00000218dc9c95a0_0 .net "i_gj", 0 0, L_00000218dca0e730;  1 drivers
v00000218dc9c9460_0 .net "i_gk", 0 0, L_00000218dca0df10;  1 drivers
v00000218dc9c9780_0 .net "i_pj", 0 0, L_00000218dca0dfb0;  1 drivers
v00000218dc9ca860_0 .net "i_pk", 0 0, L_00000218dca0cd90;  1 drivers
v00000218dc9c9e60_0 .net "o_g", 0 0, L_00000218dca198f0;  1 drivers
v00000218dc9c91e0_0 .net "o_p", 0 0, L_00000218dca197a0;  1 drivers
S_00000218dc9d4a30 .scope generate, "genblk2[5]" "genblk2[5]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a170 .param/l "j" 0 3 134, +C4<0101>;
S_00000218dc9d35e0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d4a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca19810 .functor AND 1, L_00000218dca0d5b0, L_00000218dca0ef50, C4<1>, C4<1>;
L_00000218dca1c5a0 .functor OR 1, L_00000218dca0dc90, L_00000218dca19810, C4<0>, C4<0>;
L_00000218dca1daa0 .functor AND 1, L_00000218dca0ef50, L_00000218dca0ced0, C4<1>, C4<1>;
v00000218dc9ca360_0 .net *"_ivl_0", 0 0, L_00000218dca19810;  1 drivers
v00000218dc9c9000_0 .net "i_gj", 0 0, L_00000218dca0d5b0;  1 drivers
v00000218dc9c81a0_0 .net "i_gk", 0 0, L_00000218dca0dc90;  1 drivers
v00000218dc9ca0e0_0 .net "i_pj", 0 0, L_00000218dca0ced0;  1 drivers
v00000218dc9c86a0_0 .net "i_pk", 0 0, L_00000218dca0ef50;  1 drivers
v00000218dc9c90a0_0 .net "o_g", 0 0, L_00000218dca1c5a0;  1 drivers
v00000218dc9c9140_0 .net "o_p", 0 0, L_00000218dca1daa0;  1 drivers
S_00000218dc9d4580 .scope generate, "genblk2[6]" "genblk2[6]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91b030 .param/l "j" 0 3 134, +C4<0110>;
S_00000218dc9d3a90 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1d800 .functor AND 1, L_00000218dca0cf70, L_00000218dca0e410, C4<1>, C4<1>;
L_00000218dca1c290 .functor OR 1, L_00000218dca0dd30, L_00000218dca1d800, C4<0>, C4<0>;
L_00000218dca1d870 .functor AND 1, L_00000218dca0e410, L_00000218dca0d3d0, C4<1>, C4<1>;
v00000218dc9c9aa0_0 .net *"_ivl_0", 0 0, L_00000218dca1d800;  1 drivers
v00000218dc9ca540_0 .net "i_gj", 0 0, L_00000218dca0cf70;  1 drivers
v00000218dc9c98c0_0 .net "i_gk", 0 0, L_00000218dca0dd30;  1 drivers
v00000218dc9c9b40_0 .net "i_pj", 0 0, L_00000218dca0d3d0;  1 drivers
v00000218dc9ca180_0 .net "i_pk", 0 0, L_00000218dca0e410;  1 drivers
v00000218dc9ca220_0 .net "o_g", 0 0, L_00000218dca1c290;  1 drivers
v00000218dc9ca400_0 .net "o_p", 0 0, L_00000218dca1d870;  1 drivers
S_00000218dc9d3c20 .scope generate, "genblk2[7]" "genblk2[7]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91abf0 .param/l "j" 0 3 134, +C4<0111>;
S_00000218dc9d4710 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d3c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1cdf0 .functor AND 1, L_00000218dca0dab0, L_00000218dca0e230, C4<1>, C4<1>;
L_00000218dca1d3a0 .functor OR 1, L_00000218dca0d0b0, L_00000218dca1cdf0, C4<0>, C4<0>;
L_00000218dca1d8e0 .functor AND 1, L_00000218dca0e230, L_00000218dca0d470, C4<1>, C4<1>;
v00000218dc9ca900_0 .net *"_ivl_0", 0 0, L_00000218dca1cdf0;  1 drivers
v00000218dc9ca4a0_0 .net "i_gj", 0 0, L_00000218dca0dab0;  1 drivers
v00000218dc9ca5e0_0 .net "i_gk", 0 0, L_00000218dca0d0b0;  1 drivers
v00000218dc9c8380_0 .net "i_pj", 0 0, L_00000218dca0d470;  1 drivers
v00000218dc9ca680_0 .net "i_pk", 0 0, L_00000218dca0e230;  1 drivers
v00000218dc9ca7c0_0 .net "o_g", 0 0, L_00000218dca1d3a0;  1 drivers
v00000218dc9c8420_0 .net "o_p", 0 0, L_00000218dca1d8e0;  1 drivers
S_00000218dc9d56b0 .scope generate, "genblk2[8]" "genblk2[8]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a4f0 .param/l "j" 0 3 134, +C4<01000>;
S_00000218dc9d48a0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1da30 .functor AND 1, L_00000218dca0de70, L_00000218dca0d830, C4<1>, C4<1>;
L_00000218dca1cc30 .functor OR 1, L_00000218dca0d150, L_00000218dca1da30, C4<0>, C4<0>;
L_00000218dca1cd10 .functor AND 1, L_00000218dca0d830, L_00000218dca0e2d0, C4<1>, C4<1>;
v00000218dc9cbb20_0 .net *"_ivl_0", 0 0, L_00000218dca1da30;  1 drivers
v00000218dc9cad60_0 .net "i_gj", 0 0, L_00000218dca0de70;  1 drivers
v00000218dc9cbbc0_0 .net "i_gk", 0 0, L_00000218dca0d150;  1 drivers
v00000218dc9cb1c0_0 .net "i_pj", 0 0, L_00000218dca0e2d0;  1 drivers
v00000218dc9cb580_0 .net "i_pk", 0 0, L_00000218dca0d830;  1 drivers
v00000218dc9cb3a0_0 .net "o_g", 0 0, L_00000218dca1cc30;  1 drivers
v00000218dc9cc660_0 .net "o_p", 0 0, L_00000218dca1cd10;  1 drivers
S_00000218dc9d5b60 .scope generate, "genblk2[9]" "genblk2[9]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a270 .param/l "j" 0 3 134, +C4<01001>;
S_00000218dc9d4d50 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1ca00 .functor AND 1, L_00000218dca0d970, L_00000218dca0ecd0, C4<1>, C4<1>;
L_00000218dca1cd80 .functor OR 1, L_00000218dca0e050, L_00000218dca1ca00, C4<0>, C4<0>;
L_00000218dca1c7d0 .functor AND 1, L_00000218dca0ecd0, L_00000218dca0d1f0, C4<1>, C4<1>;
v00000218dc9cbc60_0 .net *"_ivl_0", 0 0, L_00000218dca1ca00;  1 drivers
v00000218dc9cc700_0 .net "i_gj", 0 0, L_00000218dca0d970;  1 drivers
v00000218dc9cce80_0 .net "i_gk", 0 0, L_00000218dca0e050;  1 drivers
v00000218dc9cb300_0 .net "i_pj", 0 0, L_00000218dca0d1f0;  1 drivers
v00000218dc9cb8a0_0 .net "i_pk", 0 0, L_00000218dca0ecd0;  1 drivers
v00000218dc9ccf20_0 .net "o_g", 0 0, L_00000218dca1cd80;  1 drivers
v00000218dc9cbda0_0 .net "o_p", 0 0, L_00000218dca1c7d0;  1 drivers
S_00000218dc9d2fa0 .scope generate, "genblk2[10]" "genblk2[10]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a2f0 .param/l "j" 0 3 134, +C4<01010>;
S_00000218dc9d5840 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1d950 .functor AND 1, L_00000218dca0e0f0, L_00000218dca0e4b0, C4<1>, C4<1>;
L_00000218dca1d410 .functor OR 1, L_00000218dca0e550, L_00000218dca1d950, C4<0>, C4<0>;
L_00000218dca1cfb0 .functor AND 1, L_00000218dca0e4b0, L_00000218dca0ec30, C4<1>, C4<1>;
v00000218dc9cbee0_0 .net *"_ivl_0", 0 0, L_00000218dca1d950;  1 drivers
v00000218dc9cae00_0 .net "i_gj", 0 0, L_00000218dca0e0f0;  1 drivers
v00000218dc9cbe40_0 .net "i_gk", 0 0, L_00000218dca0e550;  1 drivers
v00000218dc9cbd00_0 .net "i_pj", 0 0, L_00000218dca0ec30;  1 drivers
v00000218dc9caf40_0 .net "i_pk", 0 0, L_00000218dca0e4b0;  1 drivers
v00000218dc9cafe0_0 .net "o_g", 0 0, L_00000218dca1d410;  1 drivers
v00000218dc9cbf80_0 .net "o_p", 0 0, L_00000218dca1cfb0;  1 drivers
S_00000218dc9d2320 .scope generate, "genblk2[11]" "genblk2[11]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a330 .param/l "j" 0 3 134, +C4<01011>;
S_00000218dc9d4ee0 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1ca70 .functor AND 1, L_00000218dca0e7d0, L_00000218dca0d650, C4<1>, C4<1>;
L_00000218dca1c370 .functor OR 1, L_00000218dca0eff0, L_00000218dca1ca70, C4<0>, C4<0>;
L_00000218dca1de20 .functor AND 1, L_00000218dca0d650, L_00000218dca0ed70, C4<1>, C4<1>;
v00000218dc9ca9a0_0 .net *"_ivl_0", 0 0, L_00000218dca1ca70;  1 drivers
v00000218dc9cab80_0 .net "i_gj", 0 0, L_00000218dca0e7d0;  1 drivers
v00000218dc9cb620_0 .net "i_gk", 0 0, L_00000218dca0eff0;  1 drivers
v00000218dc9cb440_0 .net "i_pj", 0 0, L_00000218dca0ed70;  1 drivers
v00000218dc9cc980_0 .net "i_pk", 0 0, L_00000218dca0d650;  1 drivers
v00000218dc9cb6c0_0 .net "o_g", 0 0, L_00000218dca1c370;  1 drivers
v00000218dc9cc5c0_0 .net "o_p", 0 0, L_00000218dca1de20;  1 drivers
S_00000218dc9d3900 .scope generate, "genblk2[12]" "genblk2[12]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91a370 .param/l "j" 0 3 134, +C4<01100>;
S_00000218dc9d5070 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d3900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1c990 .functor AND 1, L_00000218dca0d6f0, L_00000218dca0f090, C4<1>, C4<1>;
L_00000218dca1cae0 .functor OR 1, L_00000218dca0e190, L_00000218dca1c990, C4<0>, C4<0>;
L_00000218dca1c680 .functor AND 1, L_00000218dca0f090, L_00000218dca0e5f0, C4<1>, C4<1>;
v00000218dc9cacc0_0 .net *"_ivl_0", 0 0, L_00000218dca1c990;  1 drivers
v00000218dc9cc020_0 .net "i_gj", 0 0, L_00000218dca0d6f0;  1 drivers
v00000218dc9cc0c0_0 .net "i_gk", 0 0, L_00000218dca0e190;  1 drivers
v00000218dc9cc480_0 .net "i_pj", 0 0, L_00000218dca0e5f0;  1 drivers
v00000218dc9cc7a0_0 .net "i_pk", 0 0, L_00000218dca0f090;  1 drivers
v00000218dc9caea0_0 .net "o_g", 0 0, L_00000218dca1cae0;  1 drivers
v00000218dc9cc160_0 .net "o_p", 0 0, L_00000218dca1c680;  1 drivers
S_00000218dc9d2c80 .scope generate, "genblk2[13]" "genblk2[13]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91b930 .param/l "j" 0 3 134, +C4<01101>;
S_00000218dc9d2e10 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d2c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1c8b0 .functor AND 1, L_00000218dca0eaf0, L_00000218dca0db50, C4<1>, C4<1>;
L_00000218dca1d020 .functor OR 1, L_00000218dca0cbb0, L_00000218dca1c8b0, C4<0>, C4<0>;
L_00000218dca1c760 .functor AND 1, L_00000218dca0db50, L_00000218dca0e870, C4<1>, C4<1>;
v00000218dc9cca20_0 .net *"_ivl_0", 0 0, L_00000218dca1c8b0;  1 drivers
v00000218dc9cc8e0_0 .net "i_gj", 0 0, L_00000218dca0eaf0;  1 drivers
v00000218dc9cb080_0 .net "i_gk", 0 0, L_00000218dca0cbb0;  1 drivers
v00000218dc9ccca0_0 .net "i_pj", 0 0, L_00000218dca0e870;  1 drivers
v00000218dc9cc840_0 .net "i_pk", 0 0, L_00000218dca0db50;  1 drivers
v00000218dc9cc520_0 .net "o_g", 0 0, L_00000218dca1d020;  1 drivers
v00000218dc9cb4e0_0 .net "o_p", 0 0, L_00000218dca1c760;  1 drivers
S_00000218dc9d5e80 .scope generate, "genblk2[14]" "genblk2[14]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91bb30 .param/l "j" 0 3 134, +C4<01110>;
S_00000218dc9d3450 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1d9c0 .functor AND 1, L_00000218dca0e910, L_00000218dca0e9b0, C4<1>, C4<1>;
L_00000218dca1c6f0 .functor OR 1, L_00000218dca0ea50, L_00000218dca1d9c0, C4<0>, C4<0>;
L_00000218dca1dc60 .functor AND 1, L_00000218dca0e9b0, L_00000218dca0d290, C4<1>, C4<1>;
v00000218dc9ccfc0_0 .net *"_ivl_0", 0 0, L_00000218dca1d9c0;  1 drivers
v00000218dc9cb120_0 .net "i_gj", 0 0, L_00000218dca0e910;  1 drivers
v00000218dc9cc200_0 .net "i_gk", 0 0, L_00000218dca0ea50;  1 drivers
v00000218dc9cb260_0 .net "i_pj", 0 0, L_00000218dca0d290;  1 drivers
v00000218dc9cc2a0_0 .net "i_pk", 0 0, L_00000218dca0e9b0;  1 drivers
v00000218dc9cb760_0 .net "o_g", 0 0, L_00000218dca1c6f0;  1 drivers
v00000218dc9cc340_0 .net "o_p", 0 0, L_00000218dca1dc60;  1 drivers
S_00000218dc9d3130 .scope generate, "genblk2[15]" "genblk2[15]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91b470 .param/l "j" 0 3 134, +C4<01111>;
S_00000218dc9d5200 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d3130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1d100 .functor AND 1, L_00000218dca0f1d0, L_00000218dca0ca70, C4<1>, C4<1>;
L_00000218dca1c920 .functor OR 1, L_00000218dca0cb10, L_00000218dca1d100, C4<0>, C4<0>;
L_00000218dca1ce60 .functor AND 1, L_00000218dca0ca70, L_00000218dca0f130, C4<1>, C4<1>;
v00000218dc9cb800_0 .net *"_ivl_0", 0 0, L_00000218dca1d100;  1 drivers
v00000218dc9cb940_0 .net "i_gj", 0 0, L_00000218dca0f1d0;  1 drivers
v00000218dc9cb9e0_0 .net "i_gk", 0 0, L_00000218dca0cb10;  1 drivers
v00000218dc9cc3e0_0 .net "i_pj", 0 0, L_00000218dca0f130;  1 drivers
v00000218dc9cba80_0 .net "i_pk", 0 0, L_00000218dca0ca70;  1 drivers
v00000218dc9ccac0_0 .net "o_g", 0 0, L_00000218dca1c920;  1 drivers
v00000218dc9ccb60_0 .net "o_p", 0 0, L_00000218dca1ce60;  1 drivers
S_00000218dc9d24b0 .scope generate, "genblk2[16]" "genblk2[16]" 3 134, 3 134 0, S_00000218dc9d11f0;
 .timescale 0 0;
P_00000218dc91bab0 .param/l "j" 0 3 134, +C4<010000>;
S_00000218dc9d3770 .scope module, "bc" "Black_Cell" 3 135, 3 321 0, S_00000218dc9d24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_pj";
    .port_info 1 /INPUT 1 "i_gj";
    .port_info 2 /INPUT 1 "i_pk";
    .port_info 3 /INPUT 1 "i_gk";
    .port_info 4 /OUTPUT 1 "o_g";
    .port_info 5 /OUTPUT 1 "o_p";
L_00000218dca1c840 .functor AND 1, L_00000218dca0cc50, L_00000218dca0ccf0, C4<1>, C4<1>;
L_00000218dca1cb50 .functor OR 1, L_00000218dca0d790, L_00000218dca1c840, C4<0>, C4<0>;
L_00000218dca1dcd0 .functor AND 1, L_00000218dca0ccf0, L_00000218dca0d330, C4<1>, C4<1>;
v00000218dc9ccc00_0 .net *"_ivl_0", 0 0, L_00000218dca1c840;  1 drivers
v00000218dc9ccd40_0 .net "i_gj", 0 0, L_00000218dca0cc50;  1 drivers
v00000218dc9ccde0_0 .net "i_gk", 0 0, L_00000218dca0d790;  1 drivers
v00000218dc9cd060_0 .net "i_pj", 0 0, L_00000218dca0d330;  1 drivers
v00000218dc9cd100_0 .net "i_pk", 0 0, L_00000218dca0ccf0;  1 drivers
v00000218dc9caa40_0 .net "o_g", 0 0, L_00000218dca1cb50;  1 drivers
v00000218dc9caae0_0 .net "o_p", 0 0, L_00000218dca1dcd0;  1 drivers
S_00000218dc9d3db0 .scope module, "s6" "kogge_stone_cell_6" 3 43, 3 63 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 17 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /INPUT 32 "i_p_save";
    .port_info 4 /OUTPUT 1 "o_c0";
    .port_info 5 /OUTPUT 32 "o_pk";
    .port_info 6 /OUTPUT 32 "o_gk";
L_00000218dca1e0c0 .functor BUFZ 1, L_00000218dca1ced0, C4<0>, C4<0>, C4<0>;
L_00000218dca1e130 .functor BUFZ 32, L_00000218dca1c610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218dca2f350 .functor BUFZ 1, L_00000218dca1ced0, C4<0>, C4<0>, C4<0>;
v00000218dc9da5a0_0 .net *"_ivl_87", 0 0, L_00000218dca2f350;  1 drivers
v00000218dc9dc440_0 .net *"_ivl_92", 15 0, L_00000218dca117f0;  1 drivers
v00000218dc9dadc0_0 .net *"_ivl_97", 15 0, L_00000218dca0f770;  1 drivers
v00000218dc9da6e0_0 .net "gkj", 16 0, L_00000218dca11750;  1 drivers
v00000218dc9da960_0 .net "i_c0", 0 0, L_00000218dca1ced0;  alias, 1 drivers
v00000218dc9dafa0_0 .net "i_gk", 31 0, L_00000218dca10cb0;  alias, 1 drivers
v00000218dc9da820_0 .net "i_p_save", 31 0, L_00000218dca1c610;  alias, 1 drivers
v00000218dc9da8c0_0 .net "i_pk", 16 0, L_00000218dca10030;  alias, 1 drivers
v00000218dc9dc8a0_0 .net "o_c0", 0 0, L_00000218dca1e0c0;  alias, 1 drivers
v00000218dc9db180_0 .net "o_gk", 31 0, L_00000218dca119d0;  alias, 1 drivers
v00000218dc9daf00_0 .net "o_pk", 31 0, L_00000218dca1e130;  alias, 1 drivers
L_00000218dca116b0 .part L_00000218dca11750, 1, 1;
L_00000218dca10670 .part L_00000218dca10030, 1, 1;
L_00000218dca11110 .part L_00000218dca10cb0, 16, 1;
L_00000218dca0fe50 .part L_00000218dca11750, 2, 1;
L_00000218dca10e90 .part L_00000218dca10030, 2, 1;
L_00000218dca10710 .part L_00000218dca10cb0, 17, 1;
L_00000218dca10350 .part L_00000218dca11750, 3, 1;
L_00000218dca0fdb0 .part L_00000218dca10030, 3, 1;
L_00000218dca10f30 .part L_00000218dca10cb0, 18, 1;
L_00000218dca11390 .part L_00000218dca11750, 4, 1;
L_00000218dca112f0 .part L_00000218dca10030, 4, 1;
L_00000218dca0f950 .part L_00000218dca10cb0, 19, 1;
L_00000218dca10fd0 .part L_00000218dca11750, 5, 1;
L_00000218dca0f9f0 .part L_00000218dca10030, 5, 1;
L_00000218dca11430 .part L_00000218dca10cb0, 20, 1;
L_00000218dca10990 .part L_00000218dca11750, 6, 1;
L_00000218dca10210 .part L_00000218dca10030, 6, 1;
L_00000218dca0fd10 .part L_00000218dca10cb0, 21, 1;
L_00000218dca0fb30 .part L_00000218dca11750, 7, 1;
L_00000218dca0f630 .part L_00000218dca10030, 7, 1;
L_00000218dca107b0 .part L_00000218dca10cb0, 22, 1;
L_00000218dca10530 .part L_00000218dca11750, 8, 1;
L_00000218dca10850 .part L_00000218dca10030, 8, 1;
L_00000218dca10a30 .part L_00000218dca10cb0, 23, 1;
L_00000218dca0f3b0 .part L_00000218dca11750, 9, 1;
L_00000218dca11070 .part L_00000218dca10030, 9, 1;
L_00000218dca103f0 .part L_00000218dca10cb0, 24, 1;
L_00000218dca0fa90 .part L_00000218dca11750, 10, 1;
L_00000218dca10490 .part L_00000218dca10030, 10, 1;
L_00000218dca0fef0 .part L_00000218dca10cb0, 25, 1;
L_00000218dca108f0 .part L_00000218dca11750, 11, 1;
L_00000218dca11890 .part L_00000218dca10030, 11, 1;
L_00000218dca10ad0 .part L_00000218dca10cb0, 26, 1;
L_00000218dca10b70 .part L_00000218dca11750, 12, 1;
L_00000218dca111b0 .part L_00000218dca10030, 12, 1;
L_00000218dca102b0 .part L_00000218dca10cb0, 27, 1;
L_00000218dca10c10 .part L_00000218dca11750, 13, 1;
L_00000218dca10d50 .part L_00000218dca10030, 13, 1;
L_00000218dca0f450 .part L_00000218dca10cb0, 28, 1;
L_00000218dca0f590 .part L_00000218dca11750, 14, 1;
L_00000218dca10df0 .part L_00000218dca10030, 14, 1;
L_00000218dca114d0 .part L_00000218dca10cb0, 29, 1;
L_00000218dca11570 .part L_00000218dca11750, 15, 1;
L_00000218dca11930 .part L_00000218dca10030, 15, 1;
L_00000218dca11610 .part L_00000218dca10cb0, 30, 1;
L_00000218dca0f310 .part L_00000218dca11750, 16, 1;
L_00000218dca0fbd0 .part L_00000218dca10030, 16, 1;
L_00000218dca0ff90 .part L_00000218dca10cb0, 31, 1;
L_00000218dca11750 .concat8 [ 1 16 0 0], L_00000218dca2f350, L_00000218dca117f0;
L_00000218dca117f0 .part L_00000218dca10cb0, 0, 16;
LS_00000218dca119d0_0_0 .concat8 [ 16 1 1 1], L_00000218dca0f770, L_00000218dca1cbc0, L_00000218dca1d480, L_00000218dca1d640;
LS_00000218dca119d0_0_4 .concat8 [ 1 1 1 1], L_00000218dca1cca0, L_00000218dca1d090, L_00000218dca1d4f0, L_00000218dca1ddb0;
LS_00000218dca119d0_0_8 .concat8 [ 1 1 1 1], L_00000218dca1d560, L_00000218dca1d1e0, L_00000218dca1c3e0, L_00000218dca1c450;
LS_00000218dca119d0_0_12 .concat8 [ 1 1 1 1], L_00000218dca1d6b0, L_00000218dca1c4c0, L_00000218dca1e1a0, L_00000218dca1df70;
LS_00000218dca119d0_0_16 .concat8 [ 1 0 0 0], L_00000218dca1e050;
LS_00000218dca119d0_1_0 .concat8 [ 19 4 4 4], LS_00000218dca119d0_0_0, LS_00000218dca119d0_0_4, LS_00000218dca119d0_0_8, LS_00000218dca119d0_0_12;
LS_00000218dca119d0_1_4 .concat8 [ 1 0 0 0], LS_00000218dca119d0_0_16;
L_00000218dca119d0 .concat8 [ 31 1 0 0], LS_00000218dca119d0_1_0, LS_00000218dca119d0_1_4;
L_00000218dca0f770 .part L_00000218dca10cb0, 0, 16;
S_00000218dc9d2640 .scope generate, "genblk1[1]" "genblk1[1]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91c070 .param/l "i" 0 3 84, +C4<01>;
S_00000218dc9d5390 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1c530 .functor AND 1, L_00000218dca116b0, L_00000218dca10670, C4<1>, C4<1>;
L_00000218dca1cbc0 .functor OR 1, L_00000218dca11110, L_00000218dca1c530, C4<0>, C4<0>;
v00000218dc9cd920_0 .net *"_ivl_0", 0 0, L_00000218dca1c530;  1 drivers
v00000218dc9cd4c0_0 .net "i_gj", 0 0, L_00000218dca116b0;  1 drivers
v00000218dc9cd9c0_0 .net "i_gk", 0 0, L_00000218dca11110;  1 drivers
v00000218dc9cd6a0_0 .net "i_pk", 0 0, L_00000218dca10670;  1 drivers
v00000218dc9cd740_0 .net "o_g", 0 0, L_00000218dca1cbc0;  1 drivers
S_00000218dc9d27d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b3f0 .param/l "i" 0 3 84, +C4<010>;
S_00000218dc9d5520 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d2c0 .functor AND 1, L_00000218dca0fe50, L_00000218dca10e90, C4<1>, C4<1>;
L_00000218dca1d480 .functor OR 1, L_00000218dca10710, L_00000218dca1d2c0, C4<0>, C4<0>;
v00000218dc9cdec0_0 .net *"_ivl_0", 0 0, L_00000218dca1d2c0;  1 drivers
v00000218dc9cda60_0 .net "i_gj", 0 0, L_00000218dca0fe50;  1 drivers
v00000218dc9cdf60_0 .net "i_gk", 0 0, L_00000218dca10710;  1 drivers
v00000218dc9cdb00_0 .net "i_pk", 0 0, L_00000218dca10e90;  1 drivers
v00000218dc9cdc40_0 .net "o_g", 0 0, L_00000218dca1d480;  1 drivers
S_00000218dc9d8720 .scope generate, "genblk1[3]" "genblk1[3]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bb70 .param/l "i" 0 3 84, +C4<011>;
S_00000218dc9d9850 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d8720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1cf40 .functor AND 1, L_00000218dca10350, L_00000218dca0fdb0, C4<1>, C4<1>;
L_00000218dca1d640 .functor OR 1, L_00000218dca10f30, L_00000218dca1cf40, C4<0>, C4<0>;
v00000218dc9cd7e0_0 .net *"_ivl_0", 0 0, L_00000218dca1cf40;  1 drivers
v00000218dc9cdce0_0 .net "i_gj", 0 0, L_00000218dca10350;  1 drivers
v00000218dc9beec0_0 .net "i_gk", 0 0, L_00000218dca10f30;  1 drivers
v00000218dc9be920_0 .net "i_pk", 0 0, L_00000218dca0fdb0;  1 drivers
v00000218dc9be2e0_0 .net "o_g", 0 0, L_00000218dca1d640;  1 drivers
S_00000218dc9d9210 .scope generate, "genblk1[4]" "genblk1[4]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bcf0 .param/l "i" 0 3 84, +C4<0100>;
S_00000218dc9d8590 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d9210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1dd40 .functor AND 1, L_00000218dca11390, L_00000218dca112f0, C4<1>, C4<1>;
L_00000218dca1cca0 .functor OR 1, L_00000218dca0f950, L_00000218dca1dd40, C4<0>, C4<0>;
v00000218dc9bf280_0 .net *"_ivl_0", 0 0, L_00000218dca1dd40;  1 drivers
v00000218dc9bed80_0 .net "i_gj", 0 0, L_00000218dca11390;  1 drivers
v00000218dc9be740_0 .net "i_gk", 0 0, L_00000218dca0f950;  1 drivers
v00000218dc9be380_0 .net "i_pk", 0 0, L_00000218dca112f0;  1 drivers
v00000218dc9be420_0 .net "o_g", 0 0, L_00000218dca1cca0;  1 drivers
S_00000218dc9d7f50 .scope generate, "genblk1[5]" "genblk1[5]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b4f0 .param/l "i" 0 3 84, +C4<0101>;
S_00000218dc9d93a0 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d790 .functor AND 1, L_00000218dca10fd0, L_00000218dca0f9f0, C4<1>, C4<1>;
L_00000218dca1d090 .functor OR 1, L_00000218dca11430, L_00000218dca1d790, C4<0>, C4<0>;
v00000218dc9bff00_0 .net *"_ivl_0", 0 0, L_00000218dca1d790;  1 drivers
v00000218dc9bfc80_0 .net "i_gj", 0 0, L_00000218dca10fd0;  1 drivers
v00000218dc9bfd20_0 .net "i_gk", 0 0, L_00000218dca11430;  1 drivers
v00000218dc9bf960_0 .net "i_pk", 0 0, L_00000218dca0f9f0;  1 drivers
v00000218dc9c0220_0 .net "o_g", 0 0, L_00000218dca1d090;  1 drivers
S_00000218dc9d67e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b970 .param/l "i" 0 3 84, +C4<0110>;
S_00000218dc9d6b00 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d67e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d250 .functor AND 1, L_00000218dca10990, L_00000218dca10210, C4<1>, C4<1>;
L_00000218dca1d4f0 .functor OR 1, L_00000218dca0fd10, L_00000218dca1d250, C4<0>, C4<0>;
v00000218dc9c02c0_0 .net *"_ivl_0", 0 0, L_00000218dca1d250;  1 drivers
v00000218dc9c00e0_0 .net "i_gj", 0 0, L_00000218dca10990;  1 drivers
v00000218dc9be4c0_0 .net "i_gk", 0 0, L_00000218dca0fd10;  1 drivers
v00000218dc9c04a0_0 .net "i_pk", 0 0, L_00000218dca10210;  1 drivers
v00000218dc9bfdc0_0 .net "o_g", 0 0, L_00000218dca1d4f0;  1 drivers
S_00000218dc9d61a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91ba30 .param/l "i" 0 3 84, +C4<0111>;
S_00000218dc9d9e90 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1db80 .functor AND 1, L_00000218dca0fb30, L_00000218dca0f630, C4<1>, C4<1>;
L_00000218dca1ddb0 .functor OR 1, L_00000218dca107b0, L_00000218dca1db80, C4<0>, C4<0>;
v00000218dc9bf1e0_0 .net *"_ivl_0", 0 0, L_00000218dca1db80;  1 drivers
v00000218dc9bf3c0_0 .net "i_gj", 0 0, L_00000218dca0fb30;  1 drivers
v00000218dc9c0180_0 .net "i_gk", 0 0, L_00000218dca107b0;  1 drivers
v00000218dc9bf460_0 .net "i_pk", 0 0, L_00000218dca0f630;  1 drivers
v00000218dc9be1a0_0 .net "o_g", 0 0, L_00000218dca1ddb0;  1 drivers
S_00000218dc9d6c90 .scope generate, "genblk1[8]" "genblk1[8]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bfb0 .param/l "i" 0 3 84, +C4<01000>;
S_00000218dc9d7aa0 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1dbf0 .functor AND 1, L_00000218dca10530, L_00000218dca10850, C4<1>, C4<1>;
L_00000218dca1d560 .functor OR 1, L_00000218dca10a30, L_00000218dca1dbf0, C4<0>, C4<0>;
v00000218dc9bf320_0 .net *"_ivl_0", 0 0, L_00000218dca1dbf0;  1 drivers
v00000218dc9be7e0_0 .net "i_gj", 0 0, L_00000218dca10530;  1 drivers
v00000218dc9bf140_0 .net "i_gk", 0 0, L_00000218dca10a30;  1 drivers
v00000218dc9bffa0_0 .net "i_pk", 0 0, L_00000218dca10850;  1 drivers
v00000218dc9be9c0_0 .net "o_g", 0 0, L_00000218dca1d560;  1 drivers
S_00000218dc9d7c30 .scope generate, "genblk1[9]" "genblk1[9]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b370 .param/l "i" 0 3 84, +C4<01001>;
S_00000218dc9d99e0 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d170 .functor AND 1, L_00000218dca0f3b0, L_00000218dca11070, C4<1>, C4<1>;
L_00000218dca1d1e0 .functor OR 1, L_00000218dca103f0, L_00000218dca1d170, C4<0>, C4<0>;
v00000218dc9bfb40_0 .net *"_ivl_0", 0 0, L_00000218dca1d170;  1 drivers
v00000218dc9bf780_0 .net "i_gj", 0 0, L_00000218dca0f3b0;  1 drivers
v00000218dc9bf500_0 .net "i_gk", 0 0, L_00000218dca103f0;  1 drivers
v00000218dc9c0360_0 .net "i_pk", 0 0, L_00000218dca11070;  1 drivers
v00000218dc9c0860_0 .net "o_g", 0 0, L_00000218dca1d1e0;  1 drivers
S_00000218dc9d7dc0 .scope generate, "genblk1[10]" "genblk1[10]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bdb0 .param/l "i" 0 3 84, +C4<01010>;
S_00000218dc9d6330 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d7dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1c300 .functor AND 1, L_00000218dca0fa90, L_00000218dca10490, C4<1>, C4<1>;
L_00000218dca1c3e0 .functor OR 1, L_00000218dca0fef0, L_00000218dca1c300, C4<0>, C4<0>;
v00000218dc9bea60_0 .net *"_ivl_0", 0 0, L_00000218dca1c300;  1 drivers
v00000218dc9be560_0 .net "i_gj", 0 0, L_00000218dca0fa90;  1 drivers
v00000218dc9bf640_0 .net "i_gk", 0 0, L_00000218dca0fef0;  1 drivers
v00000218dc9c0040_0 .net "i_pk", 0 0, L_00000218dca10490;  1 drivers
v00000218dc9bee20_0 .net "o_g", 0 0, L_00000218dca1c3e0;  1 drivers
S_00000218dc9d8400 .scope generate, "genblk1[11]" "genblk1[11]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b8f0 .param/l "i" 0 3 84, +C4<01011>;
S_00000218dc9d6650 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d330 .functor AND 1, L_00000218dca108f0, L_00000218dca11890, C4<1>, C4<1>;
L_00000218dca1c450 .functor OR 1, L_00000218dca10ad0, L_00000218dca1d330, C4<0>, C4<0>;
v00000218dc9bfe60_0 .net *"_ivl_0", 0 0, L_00000218dca1d330;  1 drivers
v00000218dc9c0400_0 .net "i_gj", 0 0, L_00000218dca108f0;  1 drivers
v00000218dc9beb00_0 .net "i_gk", 0 0, L_00000218dca10ad0;  1 drivers
v00000218dc9be600_0 .net "i_pk", 0 0, L_00000218dca11890;  1 drivers
v00000218dc9bf820_0 .net "o_g", 0 0, L_00000218dca1c450;  1 drivers
S_00000218dc9d8d60 .scope generate, "genblk1[12]" "genblk1[12]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bc30 .param/l "i" 0 3 84, +C4<01100>;
S_00000218dc9d88b0 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d8d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d5d0 .functor AND 1, L_00000218dca10b70, L_00000218dca111b0, C4<1>, C4<1>;
L_00000218dca1d6b0 .functor OR 1, L_00000218dca102b0, L_00000218dca1d5d0, C4<0>, C4<0>;
v00000218dc9be240_0 .net *"_ivl_0", 0 0, L_00000218dca1d5d0;  1 drivers
v00000218dc9be6a0_0 .net "i_gj", 0 0, L_00000218dca10b70;  1 drivers
v00000218dc9bf5a0_0 .net "i_gk", 0 0, L_00000218dca102b0;  1 drivers
v00000218dc9c0540_0 .net "i_pk", 0 0, L_00000218dca111b0;  1 drivers
v00000218dc9bf6e0_0 .net "o_g", 0 0, L_00000218dca1d6b0;  1 drivers
S_00000218dc9d9530 .scope generate, "genblk1[13]" "genblk1[13]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b2b0 .param/l "i" 0 3 84, +C4<01101>;
S_00000218dc9d8a40 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1d720 .functor AND 1, L_00000218dca10c10, L_00000218dca10d50, C4<1>, C4<1>;
L_00000218dca1c4c0 .functor OR 1, L_00000218dca0f450, L_00000218dca1d720, C4<0>, C4<0>;
v00000218dc9beba0_0 .net *"_ivl_0", 0 0, L_00000218dca1d720;  1 drivers
v00000218dc9be880_0 .net "i_gj", 0 0, L_00000218dca10c10;  1 drivers
v00000218dc9bf8c0_0 .net "i_gk", 0 0, L_00000218dca0f450;  1 drivers
v00000218dc9bec40_0 .net "i_pk", 0 0, L_00000218dca10d50;  1 drivers
v00000218dc9bfbe0_0 .net "o_g", 0 0, L_00000218dca1c4c0;  1 drivers
S_00000218dc9d80e0 .scope generate, "genblk1[14]" "genblk1[14]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bdf0 .param/l "i" 0 3 84, +C4<01110>;
S_00000218dc9d64c0 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d80e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1df00 .functor AND 1, L_00000218dca0f590, L_00000218dca10df0, C4<1>, C4<1>;
L_00000218dca1e1a0 .functor OR 1, L_00000218dca114d0, L_00000218dca1df00, C4<0>, C4<0>;
v00000218dc9bef60_0 .net *"_ivl_0", 0 0, L_00000218dca1df00;  1 drivers
v00000218dc9bece0_0 .net "i_gj", 0 0, L_00000218dca0f590;  1 drivers
v00000218dc9c05e0_0 .net "i_gk", 0 0, L_00000218dca114d0;  1 drivers
v00000218dc9c0680_0 .net "i_pk", 0 0, L_00000218dca10df0;  1 drivers
v00000218dc9bf000_0 .net "o_g", 0 0, L_00000218dca1e1a0;  1 drivers
S_00000218dc9d7140 .scope generate, "genblk1[15]" "genblk1[15]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91b7b0 .param/l "i" 0 3 84, +C4<01111>;
S_00000218dc9d9b70 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1de90 .functor AND 1, L_00000218dca11570, L_00000218dca11930, C4<1>, C4<1>;
L_00000218dca1df70 .functor OR 1, L_00000218dca11610, L_00000218dca1de90, C4<0>, C4<0>;
v00000218dc9bfa00_0 .net *"_ivl_0", 0 0, L_00000218dca1de90;  1 drivers
v00000218dc9bfaa0_0 .net "i_gj", 0 0, L_00000218dca11570;  1 drivers
v00000218dc9c0720_0 .net "i_gk", 0 0, L_00000218dca11610;  1 drivers
v00000218dc9c07c0_0 .net "i_pk", 0 0, L_00000218dca11930;  1 drivers
v00000218dc9c0900_0 .net "o_g", 0 0, L_00000218dca1df70;  1 drivers
S_00000218dc9d6e20 .scope generate, "genblk1[16]" "genblk1[16]" 3 84, 3 84 0, S_00000218dc9d3db0;
 .timescale 0 0;
P_00000218dc91bbf0 .param/l "i" 0 3 84, +C4<010000>;
S_00000218dc9d9d00 .scope module, "gc" "Grey_Cell" 3 85, 3 336 0, S_00000218dc9d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_gj";
    .port_info 1 /INPUT 1 "i_pk";
    .port_info 2 /INPUT 1 "i_gk";
    .port_info 3 /OUTPUT 1 "o_g";
L_00000218dca1dfe0 .functor AND 1, L_00000218dca0f310, L_00000218dca0fbd0, C4<1>, C4<1>;
L_00000218dca1e050 .functor OR 1, L_00000218dca0ff90, L_00000218dca1dfe0, C4<0>, C4<0>;
v00000218dc9bf0a0_0 .net *"_ivl_0", 0 0, L_00000218dca1dfe0;  1 drivers
v00000218dc9dbb80_0 .net "i_gj", 0 0, L_00000218dca0f310;  1 drivers
v00000218dc9db4a0_0 .net "i_gk", 0 0, L_00000218dca0ff90;  1 drivers
v00000218dc9da780_0 .net "i_pk", 0 0, L_00000218dca0fbd0;  1 drivers
v00000218dc9da3c0_0 .net "o_g", 0 0, L_00000218dca1e050;  1 drivers
S_00000218dc9d6970 .scope module, "s7" "kogge_stone_cell_7" 3 44, 3 48 0, S_00000218dc6ab150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_c0";
    .port_info 1 /INPUT 32 "i_pk";
    .port_info 2 /INPUT 32 "i_gk";
    .port_info 3 /OUTPUT 32 "o_s";
    .port_info 4 /OUTPUT 1 "o_carry";
L_00000218dca2f4a0 .functor XOR 1, L_00000218dca1e0c0, L_00000218dca0f6d0, C4<0>, C4<0>;
L_00000218dca2eda0 .functor XOR 31, L_00000218dca0fc70, L_00000218dca12f10, C4<0000000000000000000000000000000>, C4<0000000000000000000000000000000>;
v00000218dc9dc620_0 .net *"_ivl_12", 30 0, L_00000218dca0fc70;  1 drivers
v00000218dc9dc260_0 .net *"_ivl_14", 30 0, L_00000218dca12f10;  1 drivers
v00000218dc9daa00_0 .net *"_ivl_15", 30 0, L_00000218dca2eda0;  1 drivers
v00000218dc9dad20_0 .net *"_ivl_5", 0 0, L_00000218dca0f6d0;  1 drivers
v00000218dc9dae60_0 .net *"_ivl_6", 0 0, L_00000218dca2f4a0;  1 drivers
v00000218dc9dc6c0_0 .net "i_c0", 0 0, L_00000218dca1e0c0;  alias, 1 drivers
v00000218dc9daaa0_0 .net "i_gk", 31 0, L_00000218dca119d0;  alias, 1 drivers
v00000218dc9db360_0 .net "i_pk", 31 0, L_00000218dca1e130;  alias, 1 drivers
v00000218dc9db040_0 .net "o_carry", 0 0, L_00000218dca0f270;  alias, 1 drivers
v00000218dc9dbae0_0 .net "o_s", 31 0, L_00000218dca0f810;  alias, 1 drivers
L_00000218dca0f270 .part L_00000218dca119d0, 31, 1;
L_00000218dca0f6d0 .part L_00000218dca1e130, 0, 1;
L_00000218dca0f810 .concat8 [ 1 31 0 0], L_00000218dca2f4a0, L_00000218dca2eda0;
L_00000218dca0fc70 .part L_00000218dca119d0, 0, 31;
L_00000218dca12f10 .part L_00000218dca1e130, 1, 31;
    .scope S_00000218dc6aafc0;
T_0 ;
    %vpi_call 2 26 "$display", "Running testbench, this may take a minute or two..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218dc9dc300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218dc9dc3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218dc9dbfe0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000218dc9dbfe0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000218dc9dbfe0_0;
    %store/vec4 v00000218dc9db900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218dc9dc120_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000218dc9dc120_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v00000218dc9dc120_0;
    %store/vec4 v00000218dc9dbe00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218dc9dc1c0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000218dc9dc1c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000218dc9dc1c0_0;
    %pad/s 1;
    %store/vec4 v00000218dc9da500_0, 0, 1;
    %load/vec4 v00000218dc9db900_0;
    %pad/u 33;
    %load/vec4 v00000218dc9dbe00_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000218dc9da500_0;
    %pad/u 33;
    %add;
    %store/vec4 v00000218dc9dbea0_0, 0, 33;
    %delay 2, 0;
    %load/vec4 v00000218dc9dbd60_0;
    %load/vec4 v00000218dc9dc4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000218dc9dbea0_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000218dc9dc300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218dc9dc300_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000218dc9dc3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218dc9dc3a0_0, 0, 32;
T_0.7 ;
    %load/vec4 v00000218dc9dbd60_0;
    %load/vec4 v00000218dc9dc4e0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 44 "$display", $time, " %d + %d + %d = %d (correct = %d)", v00000218dc9db900_0, v00000218dc9dbe00_0, v00000218dc9da500_0, S<0,vec4,u33>, v00000218dc9dbea0_0 {1 0 0};
    %load/vec4 v00000218dc9dc1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218dc9dc1c0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v00000218dc9dc120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218dc9dc120_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v00000218dc9dbfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218dc9dbfe0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 48 "$display", "num_correct = %d, num_wrong = %d", v00000218dc9dc300_0, v00000218dc9dc3a0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\Kogge_Stone_Adder_Testbench.v";
    "./Kogge_Stone_Adder.v";
