Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jul 18 19:27:03 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bcd_updown_top_timing_summary_routed.rpt -pb bcd_updown_top_timing_summary_routed.pb -rpx bcd_updown_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_updown_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.990        0.000                      0                   67        0.256        0.000                      0                   67        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.990        0.000                      0                   67        0.256        0.000                      0                   67        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_units/value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.752%)  route 2.857ns (76.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  u_tick/ctr_reg[12]/Q
                         net (fo=2, routed)           1.100     6.938    u_tick/data13
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.062 r  u_tick/tap_d1_i_14/O
                         net (fo=1, routed)           0.665     7.727    u_tick/tap_d1_i_14_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.851 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     8.394    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.549     9.068    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    15.057    u_counter/u_units/value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_units/value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.752%)  route 2.857ns (76.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  u_tick/ctr_reg[12]/Q
                         net (fo=2, routed)           1.100     6.938    u_tick/data13
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.062 r  u_tick/tap_d1_i_14/O
                         net (fo=1, routed)           0.665     7.727    u_tick/tap_d1_i_14_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.851 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     8.394    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.549     9.068    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    15.057    u_counter/u_units/value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_units/value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.890ns (25.223%)  route 2.639ns (74.777%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  u_tick/ctr_reg[12]/Q
                         net (fo=2, routed)           1.100     6.938    u_tick/data13
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.062 r  u_tick/tap_d1_i_14/O
                         net (fo=1, routed)           0.665     7.727    u_tick/tap_d1_i_14_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.851 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     8.394    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.331     8.849    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_CE)      -0.205    15.057    u_counter/u_units/value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_units/value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.890ns (25.223%)  route 2.639ns (74.777%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  u_tick/ctr_reg[12]/Q
                         net (fo=2, routed)           1.100     6.938    u_tick/data13
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.062 r  u_tick/tap_d1_i_14/O
                         net (fo=1, routed)           0.665     7.727    u_tick/tap_d1_i_14_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.851 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     8.394    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.331     8.849    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_CE)      -0.205    15.057    u_counter/u_units/value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_units/roll_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.890ns (25.382%)  route 2.616ns (74.618%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.721     5.324    u_tick/CLK
    SLICE_X2Y87          FDCE                                         r  u_tick/ctr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  u_tick/ctr_reg[27]/Q
                         net (fo=2, routed)           0.809     6.651    u_tick/data28
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  u_tick/tap_d1_i_10/O
                         net (fo=1, routed)           1.162     7.937    u_tick/tap_d1_i_10_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  u_tick/tap_d1_i_3/O
                         net (fo=3, routed)           0.645     8.706    u_tick/tap_d1_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  u_tick/roll_out_i_1/O
                         net (fo=1, routed)           0.000     8.830    u_counter/u_units/roll_out_reg_0
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    u_counter/u_units/roll_out_reg
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tap_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.978ns (33.158%)  route 1.971ns (66.842%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.721     5.324    u_tick/CLK
    SLICE_X2Y87          FDCE                                         r  u_tick/ctr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  u_tick/ctr_reg[27]/Q
                         net (fo=2, routed)           0.809     6.651    u_tick/data28
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  u_tick/tap_d1_i_10/O
                         net (fo=1, routed)           1.162     7.937    u_tick/tap_d1_i_10_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  u_tick/tap_d1_i_3/O
                         net (fo=3, routed)           0.000     8.061    u_tick/tap_d1_i_3_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I0_O)      0.212     8.273 r  u_tick/tap_d1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.273    u_tick/tap_d1_reg_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  u_tick/tap_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.599    15.022    u_tick/CLK
    SLICE_X3Y84          FDRE                                         r  u_tick/tap_d1_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.064    15.325    u_tick/tap_d1_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 2.047ns (73.240%)  route 0.748ns (26.760%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  u_tick/ctr_reg[2]/Q
                         net (fo=2, routed)           0.748     6.583    u_tick/data3
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  u_tick/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    u_tick/ctr_reg[0]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  u_tick/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_tick/ctr_reg[4]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  u_tick/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_tick/ctr_reg[8]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  u_tick/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    u_tick/ctr_reg[12]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  u_tick/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u_tick/ctr_reg[16]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.672 r  u_tick/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    u_tick/ctr_reg[20]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.789 r  u_tick/ctr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.789    u_tick/ctr_reg[24]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.112 r  u_tick/ctr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.112    u_tick/ctr_reg[28]_i_1_n_6
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.602    15.025    u_tick/CLK
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[29]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    u_tick/ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 2.039ns (73.163%)  route 0.748ns (26.837%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  u_tick/ctr_reg[2]/Q
                         net (fo=2, routed)           0.748     6.583    u_tick/data3
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  u_tick/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    u_tick/ctr_reg[0]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  u_tick/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_tick/ctr_reg[4]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  u_tick/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_tick/ctr_reg[8]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  u_tick/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    u_tick/ctr_reg[12]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  u_tick/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u_tick/ctr_reg[16]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.672 r  u_tick/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    u_tick/ctr_reg[20]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.789 r  u_tick/ctr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.789    u_tick/ctr_reg[24]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.104 r  u_tick/ctr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.104    u_tick/ctr_reg[28]_i_1_n_4
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.602    15.025    u_tick/CLK
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[31]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    u_tick/ctr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.963ns (72.411%)  route 0.748ns (27.589%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  u_tick/ctr_reg[2]/Q
                         net (fo=2, routed)           0.748     6.583    u_tick/data3
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  u_tick/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    u_tick/ctr_reg[0]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  u_tick/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_tick/ctr_reg[4]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  u_tick/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_tick/ctr_reg[8]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  u_tick/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    u_tick/ctr_reg[12]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  u_tick/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u_tick/ctr_reg[16]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.672 r  u_tick/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    u_tick/ctr_reg[20]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.789 r  u_tick/ctr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.789    u_tick/ctr_reg[24]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.028 r  u_tick/ctr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.028    u_tick/ctr_reg[28]_i_1_n_5
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.602    15.025    u_tick/CLK
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[30]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    u_tick/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 u_tick/ctr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.943ns (72.205%)  route 0.748ns (27.795%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  u_tick/ctr_reg[2]/Q
                         net (fo=2, routed)           0.748     6.583    u_tick/data3
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  u_tick/ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    u_tick/ctr_reg[0]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  u_tick/ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_tick/ctr_reg[4]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  u_tick/ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    u_tick/ctr_reg[8]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  u_tick/ctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    u_tick/ctr_reg[12]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  u_tick/ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u_tick/ctr_reg[16]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.672 r  u_tick/ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    u_tick/ctr_reg[20]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.789 r  u_tick/ctr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.789    u_tick/ctr_reg[24]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.008 r  u_tick/ctr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.008    u_tick/ctr_reg[28]_i_1_n_7
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.602    15.025    u_tick/CLK
    SLICE_X2Y88          FDCE                                         r  u_tick/ctr_reg[28]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    u_tick/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 btn1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  btn1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  btn1_d_reg/Q
                         net (fo=1, routed)           0.199     1.856    btn1_d
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.045     1.901 r  dir_i_1/O
                         net (fo=1, routed)           0.000     1.901    dir_i_1_n_0
    SLICE_X3Y82          FDPE                                         r  dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X3Y82          FDPE                                         r  dir_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y82          FDPE (Hold_fdpe_C_D)         0.091     1.645    dir_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_tick/ctr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u_tick/CLK
    SLICE_X2Y83          FDCE                                         r  u_tick/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u_tick/ctr_reg[10]/Q
                         net (fo=2, routed)           0.125     1.808    u_tick/data11
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  u_tick/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    u_tick/ctr_reg[8]_i_1_n_5
    SLICE_X2Y83          FDCE                                         r  u_tick/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    u_tick/CLK
    SLICE_X2Y83          FDCE                                         r  u_tick/ctr_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.134     1.652    u_tick/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_tick/ctr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u_tick/ctr_reg[14]/Q
                         net (fo=2, routed)           0.125     1.809    u_tick/data15
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  u_tick/ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    u_tick/ctr_reg[12]_i_1_n_5
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    u_tick/CLK
    SLICE_X2Y84          FDCE                                         r  u_tick/ctr_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.134     1.653    u_tick/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_tick/ctr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/ctr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_tick/CLK
    SLICE_X2Y85          FDCE                                         r  u_tick/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u_tick/ctr_reg[18]/Q
                         net (fo=2, routed)           0.125     1.809    u_tick/data19
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  u_tick/ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    u_tick/ctr_reg[16]_i_1_n_5
    SLICE_X2Y85          FDCE                                         r  u_tick/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u_tick/CLK
    SLICE_X2Y85          FDCE                                         r  u_tick/ctr_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.134     1.653    u_tick/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_counter/u_units/roll_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_tens/value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/roll_out_reg/Q
                         net (fo=4, routed)           0.101     1.761    u_counter/u_tens/E[0]
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.495    u_counter/u_tens/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_counter/u_units/roll_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_tens/value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/roll_out_reg/Q
                         net (fo=4, routed)           0.101     1.761    u_counter/u_tens/E[0]
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.495    u_counter/u_tens/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_counter/u_units/roll_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_tens/value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/roll_out_reg/Q
                         net (fo=4, routed)           0.101     1.761    u_counter/u_tens/E[0]
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.495    u_counter/u_tens/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_counter/u_units/roll_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_counter/u_tens/value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/roll_out_reg/Q
                         net (fo=4, routed)           0.101     1.761    u_counter/u_tens/E[0]
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_CE)       -0.039     1.495    u_counter/u_tens/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_sevenseg/scan_ctr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sevenseg/scan_ctr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_sevenseg/scan_ctr_reg[10]/Q
                         net (fo=1, routed)           0.121     1.785    u_sevenseg/scan_ctr_reg_n_0_[10]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  u_sevenseg/scan_ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    u_sevenseg/scan_ctr_reg[8]_i_1_n_5
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    u_sevenseg/scan_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_sevenseg/scan_ctr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sevenseg/scan_ctr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_sevenseg/scan_ctr_reg[14]/Q
                         net (fo=1, routed)           0.121     1.785    u_sevenseg/scan_ctr_reg_n_0_[14]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  u_sevenseg/scan_ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    u_sevenseg/scan_ctr_reg[12]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    u_sevenseg/scan_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     btn1_d_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     dir_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     u_counter/u_tens/value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     u_counter/u_tens/value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     u_counter/u_tens/value_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     u_counter/u_tens/value_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     u_counter/u_units/roll_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     u_counter/u_units/value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     u_counter/u_units/value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     btn1_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     btn1_d_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     dir_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     dir_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     btn1_d_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     btn1_d_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     dir_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     dir_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     u_counter/u_tens/value_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 5.025ns (52.704%)  route 4.509ns (47.296%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          4.509     5.987    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.535 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.535    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 5.034ns (56.221%)  route 3.920ns (43.779%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          3.920     5.399    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     8.954 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.954    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 5.038ns (60.999%)  route 3.221ns (39.001%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=5, routed)           3.221     4.706    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.258 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.258    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 5.044ns (69.372%)  route 2.227ns (30.628%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           2.227     3.720    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.271 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.271    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 5.008ns (70.551%)  route 2.091ns (29.449%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=4, routed)           2.091     3.568    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     7.099 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.099    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.477ns (77.024%)  route 0.441ns (22.976%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=4, routed)           0.441     0.686    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.918 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.918    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.513ns (75.191%)  route 0.499ns (24.809%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           0.499     0.759    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.012 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.012    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.506ns (60.803%)  route 0.971ns (39.197%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=5, routed)           0.971     1.224    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.477 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.477    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.502ns (53.424%)  route 1.310ns (46.576%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          1.310     1.557    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.812 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.812    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.494ns (49.165%)  route 1.544ns (50.835%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          1.544     1.790    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.038 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.038    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter/u_units/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.487ns (47.776%)  route 4.905ns (52.224%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  u_counter/u_units/value_reg[3]/Q
                         net (fo=12, routed)          1.652     7.430    u_counter/u_units/Q[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.154     7.584 r  u_counter/u_units/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.674     8.259    u_counter/u_tens/SEG[3]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.327     8.586 r  u_counter/u_tens/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.579    11.165    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.715 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.715    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.188ns  (logic 4.281ns (46.592%)  route 4.907ns (53.408%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  u_counter/u_units/value_reg[3]/Q
                         net (fo=12, routed)          1.233     7.012    u_counter/u_units/Q[3]
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.124     7.136 r  u_counter/u_units/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.806     7.943    u_counter/u_tens/SEG[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  u_counter/u_tens/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    10.934    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.511 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.511    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.397ns (47.955%)  route 4.773ns (52.045%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  u_counter/u_units/value_reg[2]/Q
                         net (fo=12, routed)          1.190     6.932    u_counter/u_units/Q[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.231 r  u_counter/u_units/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.811     8.042    u_counter/u_tens/SEG[5]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  u_counter/u_tens/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.771    10.937    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.493 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.493    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.265ns (48.895%)  route 4.457ns (51.105%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  u_counter/u_units/value_reg[3]/Q
                         net (fo=12, routed)          1.652     7.430    u_counter/u_units/Q[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  u_counter/u_units/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.300     7.854    u_counter/u_tens/SEG[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.978 r  u_counter/u_tens/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.506    10.484    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.045 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.045    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 4.427ns (52.395%)  route 4.022ns (47.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  u_counter/u_units/value_reg[3]/Q
                         net (fo=12, routed)          1.309     7.088    u_counter/u_units/Q[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     7.240 r  u_counter/u_units/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.441     7.681    u_counter/u_tens/SEG[4]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.326     8.007 r  u_counter/u_tens/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272    10.279    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.772 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.772    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sevenseg/scan_ctr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.468ns (56.338%)  route 3.462ns (43.662%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.724     5.327    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_sevenseg/scan_ctr_reg[15]/Q
                         net (fo=11, routed)          1.233     7.016    u_counter/u_units/AN_OBUF[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.152     7.168 r  u_counter/u_units/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.296     7.463    u_counter/u_tens/SEG[2]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.326     7.789 r  u_counter/u_tens/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.934     9.723    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.257 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.257    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.609ns (58.796%)  route 3.230ns (41.204%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  u_counter/u_units/value_reg[2]/Q
                         net (fo=12, routed)          1.190     6.932    u_counter/u_units/Q[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.327     7.259 f  u_counter/u_units/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.162     7.421    u_counter/u_tens/SEG[0]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.326     7.747 r  u_counter/u_tens/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     9.625    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.162 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.162    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sevenseg/scan_ctr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.116ns (59.506%)  route 2.801ns (40.494%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.724     5.327    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  u_sevenseg/scan_ctr_reg[15]/Q
                         net (fo=11, routed)          1.272     7.055    u_sevenseg/AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     7.179 r  u_sevenseg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     8.707    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.243 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.243    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.147ns (60.699%)  route 2.685ns (39.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  u_counter/u_units/value_reg[2]/Q
                         net (fo=12, routed)          2.685     8.426    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.154 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.154    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 4.146ns (61.968%)  route 2.544ns (38.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  u_counter/u_tens/value_reg[1]/Q
                         net (fo=11, routed)          2.544     8.286    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.727    12.013 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.013    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter/u_units/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.392ns (79.144%)  route 0.367ns (20.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/value_reg[3]/Q
                         net (fo=12, routed)          0.367     2.027    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.278 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.278    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.393ns (76.499%)  route 0.428ns (23.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_tens/value_reg[0]/Q
                         net (fo=12, routed)          0.428     2.088    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.341 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.341    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.377ns (71.470%)  route 0.550ns (28.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/value_reg[1]/Q
                         net (fo=12, routed)          0.550     2.210    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.446 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.446    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sevenseg/scan_ctr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.377ns (71.545%)  route 0.548ns (28.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_sevenseg/scan_ctr_reg[15]/Q
                         net (fo=11, routed)          0.548     2.211    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.447 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.447    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.424ns (71.832%)  route 0.558ns (28.168%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_tens/value_reg[0]/Q
                         net (fo=12, routed)          0.144     1.805    u_counter/u_tens/Q[0]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  u_counter/u_tens/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.264    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.502 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.502    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.362ns (66.681%)  route 0.681ns (33.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_units/value_reg[0]/Q
                         net (fo=13, routed)          0.681     2.341    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.562 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.437ns (69.798%)  route 0.622ns (30.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  u_counter/u_tens/value_reg[3]/Q
                         net (fo=11, routed)          0.622     2.269    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.578 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.578    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.380ns (64.612%)  route 0.756ns (35.388%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_counter/u_tens/value_reg[2]/Q
                         net (fo=11, routed)          0.186     1.846    u_counter/u_tens/Q[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  u_counter/u_tens/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.461    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.656 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.656    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_tens/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.434ns (65.624%)  route 0.751ns (34.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_tens/CLK
    SLICE_X1Y85          FDCE                                         r  u_counter/u_tens/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  u_counter/u_tens/value_reg[1]/Q
                         net (fo=11, routed)          0.751     2.399    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     3.705 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.705    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/u_units/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.435ns (65.446%)  route 0.758ns (34.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  u_counter/u_units/value_reg[2]/Q
                         net (fo=12, routed)          0.758     2.405    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.712 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.712    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_counter/u_units/value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.850ns (28.975%)  route 4.534ns (71.025%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     5.710    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.549     6.383    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_counter/u_units/value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.850ns (28.975%)  route 4.534ns (71.025%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     5.710    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.549     6.383    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u_counter/u_units/CLK
    SLICE_X0Y85          FDCE                                         r  u_counter/u_units/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_counter/u_units/value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.850ns (30.003%)  route 4.315ns (69.997%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     5.710    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.331     6.165    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_counter/u_units/value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.850ns (30.003%)  route 4.315ns (69.997%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.543     5.710    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  u_tick/value[3]_i_1/O
                         net (fo=4, routed)           0.331     6.165    u_counter/u_units/value_reg[0]_2[0]
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u_counter/u_units/CLK
    SLICE_X3Y86          FDCE                                         r  u_counter/u_units/value_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_counter/u_units/roll_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.810ns  (logic 1.850ns (31.836%)  route 3.960ns (68.164%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.519     5.686    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124     5.810 r  u_tick/roll_out_i_1/O
                         net (fo=1, routed)           0.000     5.810    u_counter/u_units/roll_out_reg_0
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u_counter/u_units/CLK
    SLICE_X3Y85          FDCE                                         r  u_counter/u_units/roll_out_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_tick/tap_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.943ns (36.082%)  route 3.441ns (63.918%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.897     4.374    u_tick/LED_OBUF[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.498 r  u_tick/tap_d1_i_11/O
                         net (fo=1, routed)           0.544     5.043    u_tick/tap_d1_i_11_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  u_tick/tap_d1_i_4/O
                         net (fo=3, routed)           0.000     5.167    u_tick/tap_d1_i_4_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217     5.384 r  u_tick/tap_d1_reg_i_1/O
                         net (fo=1, routed)           0.000     5.384    u_tick/tap_d1_reg_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  u_tick/tap_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.599     5.022    u_tick/CLK
    SLICE_X3Y84          FDRE                                         r  u_tick/tap_d1_reg/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_tick/ctr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.610ns (32.964%)  route 3.274ns (67.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.543    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          2.217     4.883    u_tick/BTN0
    SLICE_X2Y81          FDCE                                         f  u_tick/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_tick/ctr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.610ns (32.964%)  route 3.274ns (67.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.543    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          2.217     4.883    u_tick/BTN0
    SLICE_X2Y81          FDCE                                         f  u_tick/ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[1]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_tick/ctr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.610ns (32.964%)  route 3.274ns (67.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.543    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          2.217     4.883    u_tick/BTN0
    SLICE_X2Y81          FDCE                                         f  u_tick/ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[2]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_tick/ctr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.610ns (32.964%)  route 3.274ns (67.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.543    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          2.217     4.883    u_tick/BTN0
    SLICE_X2Y81          FDCE                                         f  u_tick/ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    u_tick/CLK
    SLICE_X2Y81          FDCE                                         r  u_tick/ctr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            btn1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.244ns (39.530%)  route 0.374ns (60.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN1_IBUF_inst/O
                         net (fo=2, routed)           0.374     0.618    BTN1_IBUF
    SLICE_X4Y82          FDRE                                         r  btn1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  btn1_d_reg/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            dir_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.289ns (33.524%)  route 0.574ns (66.476%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN1_IBUF_inst/O
                         net (fo=2, routed)           0.574     0.818    BTN1_IBUF
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.863 r  dir_i_1/O
                         net (fo=1, routed)           0.000     0.863    dir_i_1_n_0
    SLICE_X3Y82          FDPE                                         r  dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X3Y82          FDPE                                         r  dir_reg/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.299ns (34.342%)  route 0.571ns (65.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.177     0.869    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y91          FDCE                                         f  u_sevenseg/scan_ctr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[10]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.299ns (34.342%)  route 0.571ns (65.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.177     0.869    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y91          FDCE                                         f  u_sevenseg/scan_ctr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[11]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.299ns (34.342%)  route 0.571ns (65.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.177     0.869    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y91          FDCE                                         f  u_sevenseg/scan_ctr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[8]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.299ns (34.342%)  route 0.571ns (65.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.177     0.869    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y91          FDCE                                         f  u_sevenseg/scan_ctr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y91          FDCE                                         r  u_sevenseg/scan_ctr_reg[9]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.299ns (32.662%)  route 0.616ns (67.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.222     0.914    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y92          FDCE                                         f  u_sevenseg/scan_ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[12]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.299ns (32.662%)  route 0.616ns (67.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.222     0.914    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y92          FDCE                                         f  u_sevenseg/scan_ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[13]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.299ns (32.662%)  route 0.616ns (67.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.222     0.914    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y92          FDCE                                         f  u_sevenseg/scan_ctr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[14]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_sevenseg/scan_ctr_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.299ns (32.662%)  route 0.616ns (67.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.648    u_tick/BTN0_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.693 f  u_tick/value[3]_i_3/O
                         net (fo=58, routed)          0.222     0.914    u_sevenseg/scan_ctr_reg[15]_0
    SLICE_X0Y92          FDCE                                         f  u_sevenseg/scan_ctr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.876     2.041    u_sevenseg/CLK
    SLICE_X0Y92          FDCE                                         r  u_sevenseg/scan_ctr_reg[15]/C





