<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2023.2.0.10</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)
Date: Mon Oct 28 15:57:50 2024 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>FineSteeringMirror</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>         4198</cell>
 <cell>         4198</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>         1338</cell>
 <cell>         1338</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           58</cell>
 <cell>           58</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>         5594</cell>
 <cell>         5594</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>         4198</cell>
 <cell>         4198</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>         1338</cell>
 <cell>         1338</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           58</cell>
 <cell>           58</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>         5594</cell>
 <cell>         5594</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>         3857</cell>
 <cell>         3857</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>         1223</cell>
 <cell>         1223</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           44</cell>
 <cell>           44</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>         5124</cell>
 <cell>         5124</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>         3857</cell>
 <cell>         3857</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>         1223</cell>
 <cell>         1223</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           44</cell>
 <cell>           44</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>         5124</cell>
 <cell>         5124</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Fault1V</item>
 <item>Fault2VA</item>
 <item>Fault2VD</item>
 <item>Fault3VA</item>
 <item>Fault3VD</item>
 <item>Fault5V</item>
 <item>FaultHV</item>
 <item>FaultNegV</item>
 <item>MisoAdcA</item>
 <item>MisoAdcB</item>
 <item>MisoAdcC</item>
 <item>MisoAdcD</item>
 <item>MisoExt</item>
 <item>MisoMonAdc0</item>
 <item>MisoMonAdc1</item>
 <item>PPS</item>
 <item>PowerCycd</item>
 <item>Rx0</item>
 <item>Rx1</item>
 <item>Rx2</item>
 <item>Rx3</item>
 <item>TxdLab</item>
 <item>nDrdyAdcA</item>
 <item>nDrdyAdcB</item>
 <item>nDrdyAdcC</item>
 <item>nDrdyAdcD</item>
 <item>nDrdyMonAdc0</item>
 <item>nDrdyMonAdc1</item>
 <item>nHVFaultA</item>
 <item>nHVFaultB</item>
 <item>nHVFaultC</item>
 <item>nHVFaultD</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>Fault1V</item>
 <item>Fault2VA</item>
 <item>Fault2VD</item>
 <item>Fault3VA</item>
 <item>Fault3VD</item>
 <item>Fault5V</item>
 <item>FaultHV</item>
 <item>FaultNegV</item>
 <item>MisoAdcA</item>
 <item>MisoAdcB</item>
 <item>MisoAdcC</item>
 <item>MisoAdcD</item>
 <item>MisoExt</item>
 <item>MisoMonAdc0</item>
 <item>MisoMonAdc1</item>
 <item>PPS</item>
 <item>PowerCycd</item>
 <item>Rx0</item>
 <item>Rx1</item>
 <item>Rx2</item>
 <item>Rx3</item>
 <item>TxdLab</item>
 <item>nDrdyAdcA</item>
 <item>nDrdyAdcB</item>
 <item>nDrdyAdcC</item>
 <item>nDrdyAdcD</item>
 <item>nDrdyMonAdc0</item>
 <item>nDrdyMonAdc1</item>
 <item>nHVFaultA</item>
 <item>nHVFaultB</item>
 <item>nHVFaultC</item>
 <item>nHVFaultD</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GlobalFaultInhibit</item>
 <item>HVDis2</item>
 <item>MosiDacAMax</item>
 <item>MosiDacATi</item>
 <item>MosiDacBMax</item>
 <item>MosiDacBTi</item>
 <item>MosiDacCMax</item>
 <item>MosiDacCTi</item>
 <item>MosiDacDMax</item>
 <item>MosiDacDTi</item>
 <item>MosiExt</item>
 <item>MosiMonAdcs</item>
 <item>MosiXO</item>
 <item>Oe0</item>
 <item>Oe1</item>
 <item>Oe2</item>
 <item>Oe3</item>
 <item>PowerEnMax</item>
 <item>PowerEnTi</item>
 <item>PowernEn</item>
 <item>PowernEnHV</item>
 <item>RxdLab</item>
 <item>SckAdcs</item>
 <item>SckDacsMax</item>
 <item>SckDacsTi</item>
 <item>SckExt</item>
 <item>SckMonAdcs</item>
 <item>SckXO</item>
 <item>TrigAdcs</item>
 <item>Tx0</item>
 <item>Tx1</item>
 <item>Tx2</item>
 <item>Tx3</item>
 <item>Ux1SelJmp</item>
 <item>nCsAdcs</item>
 <item>nCsDacsMax</item>
 <item>nCsDacsTi</item>
 <item>nCsExt</item>
 <item>nCsMonAdcs</item>
 <item>nCsXO</item>
 <item>nFaultsClr</item>
 <item>nHVEn1</item>
 <item>nLDacsMax</item>
 <item>nPowerCycClr</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GlobalFaultInhibit</item>
 <item>HVDis2</item>
 <item>MosiDacAMax</item>
 <item>MosiDacATi</item>
 <item>MosiDacBMax</item>
 <item>MosiDacBTi</item>
 <item>MosiDacCMax</item>
 <item>MosiDacCTi</item>
 <item>MosiDacDMax</item>
 <item>MosiDacDTi</item>
 <item>MosiExt</item>
 <item>MosiMonAdcs</item>
 <item>MosiXO</item>
 <item>Oe0</item>
 <item>Oe1</item>
 <item>Oe2</item>
 <item>Oe3</item>
 <item>PowerEnMax</item>
 <item>PowerEnTi</item>
 <item>PowernEn</item>
 <item>PowernEnHV</item>
 <item>RxdLab</item>
 <item>SckAdcs</item>
 <item>SckDacsMax</item>
 <item>SckDacsTi</item>
 <item>SckExt</item>
 <item>SckMonAdcs</item>
 <item>SckXO</item>
 <item>TrigAdcs</item>
 <item>Tx0</item>
 <item>Tx1</item>
 <item>Tx2</item>
 <item>Tx3</item>
 <item>Ux1SelJmp</item>
 <item>nCsAdcs</item>
 <item>nCsDacsMax</item>
 <item>nCsDacsTi</item>
 <item>nCsExt</item>
 <item>nCsMonAdcs</item>
 <item>nCsXO</item>
 <item>nFaultsClr</item>
 <item>nHVEn1</item>
 <item>nLDacsMax</item>
 <item>nPowerCycClr</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/BootupReset/ClkDiv[0]:D</item>
 <item>Main_0/BootupReset/ClkDiv[0]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[1]:D</item>
 <item>Main_0/BootupReset/ClkDiv[1]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[2]:D</item>
 <item>Main_0/BootupReset/ClkDiv[2]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[3]:D</item>
 <item>Main_0/BootupReset/ClkDiv[3]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[4]:D</item>
 <item>Main_0/BootupReset/ClkDiv[4]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[5]:D</item>
 <item>Main_0/BootupReset/ClkDiv[5]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[6]:D</item>
 <item>Main_0/BootupReset/ClkDiv[6]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[7]:D</item>
 <item>Main_0/BootupReset/ClkDiv[7]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[8]:D</item>
 <item>Main_0/BootupReset/ClkDiv[8]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[9]:D</item>
 <item>Main_0/BootupReset/ClkDiv[9]:EN</item>
 <item>Main_0/BootupReset/shot_i:D</item>
 <item>Main_0/BootupReset/shot_i_rep:D</item>
 <item>Main_0/ClkDac_i/DacReadback[0]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[0]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[10]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[10]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[11]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[11]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[12]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[12]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[13]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[13]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[14]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[14]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[15]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[15]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[1]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[1]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[2]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[2]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[3]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[3]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[4]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[4]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[5]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[5]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[6]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[6]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[7]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[7]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[8]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[8]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[9]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[9]:EN</item>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:D</item>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:EN</item>
 <item>Main_0/ClkDac_i/LastWriteDac:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[0]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[1]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[2]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[3]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[4]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[5]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[6]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[7]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[8]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[0]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[10]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[11]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[12]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[13]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[14]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[15]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[1]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[2]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[3]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[4]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[5]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[6]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[7]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[8]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[9]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:EN</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:ALn</item>
 <item>Main_0/ClkDac_i/LastWriteDac:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[10]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[11]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[12]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[13]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[14]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[15]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[9]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosiLatched:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[9]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/Mosi_i:ALn</item>
 <item>Main_0/ClkDac_i/Spi/Sck_i:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/XferComplete_i:ALn</item>
 <item>Main_0/ClkDac_i/SpiRst:ALn</item>
 <item>Main_0/ClkDac_i/SpiRst_rep:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[3]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[4]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[5]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[6]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/div_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/LatchTxdSpiExtBusAddr:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxNextState[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxNextState[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[10]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[3]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[4]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[5]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[6]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[7]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[8]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[9]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/div_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/StartTxdSpiExtBusAddr:ALn</item>
 <item>Main_0/Ext_i/LastSpiXferComplete:ALn</item>
 <item>Main_0/Ext_i/LastWriteSpiExtBus:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[3]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[4]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[5]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[6]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[3]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[4]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[5]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[6]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[7]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosiLatched:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[3]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/BootupReset/ClkDiv[0]:D</item>
 <item>Main_0/BootupReset/ClkDiv[0]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[1]:D</item>
 <item>Main_0/BootupReset/ClkDiv[1]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[2]:D</item>
 <item>Main_0/BootupReset/ClkDiv[2]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[3]:D</item>
 <item>Main_0/BootupReset/ClkDiv[3]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[4]:D</item>
 <item>Main_0/BootupReset/ClkDiv[4]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[5]:D</item>
 <item>Main_0/BootupReset/ClkDiv[5]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[6]:D</item>
 <item>Main_0/BootupReset/ClkDiv[6]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[7]:D</item>
 <item>Main_0/BootupReset/ClkDiv[7]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[8]:D</item>
 <item>Main_0/BootupReset/ClkDiv[8]:EN</item>
 <item>Main_0/BootupReset/ClkDiv[9]:D</item>
 <item>Main_0/BootupReset/ClkDiv[9]:EN</item>
 <item>Main_0/BootupReset/shot_i:D</item>
 <item>Main_0/BootupReset/shot_i_rep:D</item>
 <item>Main_0/ClkDac_i/DacReadback[0]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[0]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[10]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[10]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[11]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[11]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[12]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[12]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[13]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[13]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[14]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[14]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[15]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[15]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[1]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[1]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[2]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[2]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[3]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[3]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[4]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[4]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[5]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[5]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[6]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[6]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[7]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[7]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[8]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[8]:EN</item>
 <item>Main_0/ClkDac_i/DacReadback[9]:D</item>
 <item>Main_0/ClkDac_i/DacReadback[9]:EN</item>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:D</item>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:EN</item>
 <item>Main_0/ClkDac_i/LastWriteDac:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[0]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[1]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[2]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[3]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[4]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[5]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[6]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[7]:D</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[8]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[0]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[10]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[11]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[12]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[13]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[14]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[15]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[1]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[2]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[3]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[4]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[5]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[6]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[7]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[8]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[9]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:EN</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:D</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:EN</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ClkDac_i/LastSpiXferComplete:ALn</item>
 <item>Main_0/ClkDac_i/LastWriteDac:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/ClkDiv[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[10]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[11]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[12]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[13]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[14]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[15]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataFromMiso_1[9]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosiLatched:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[10]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[11]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[12]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[13]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[14]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[15]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[5]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[6]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[7]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[8]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/DataToMosi_i[9]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/Mosi_i:ALn</item>
 <item>Main_0/ClkDac_i/Spi/Sck_i:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[0]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[1]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[2]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[3]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/SpiBitPos[4]:ALn</item>
 <item>Main_0/ClkDac_i/Spi/XferComplete_i:ALn</item>
 <item>Main_0/ClkDac_i/SpiRst:ALn</item>
 <item>Main_0/ClkDac_i/SpiRst_rep:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[3]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[4]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[5]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/ClkDiv[6]:ALn</item>
 <item>Main_0/ExtAddrInUart/UartClkDiv/div_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/LatchTxdSpiExtBusAddr:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxNextState[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxNextState[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[10]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[3]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[4]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[5]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[6]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[7]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[8]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/ClkDiv[9]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/div_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/StartTxdSpiExtBusAddr:ALn</item>
 <item>Main_0/Ext_i/LastSpiXferComplete:ALn</item>
 <item>Main_0/Ext_i/LastWriteSpiExtBus:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[3]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[4]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[5]:ALn</item>
 <item>Main_0/Ext_i/Spi/ClkDiv[6]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[3]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[4]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[5]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[6]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataFromMiso_1[7]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosiLatched:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[0]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[1]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[2]:ALn</item>
 <item>Main_0/Ext_i/Spi/DataToMosi_i[3]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>FineSteeringMirror_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           33</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           33</cell>
 <cell>           33</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           33</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           33</cell>
 <cell>           33</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[0]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[10]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[11]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[12]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[13]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[14]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[15]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[16]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[17]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[18]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[19]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[1]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[20]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[21]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[22]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[23]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[24]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[25]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[26]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[27]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[28]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[29]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[2]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[30]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[31]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[3]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[4]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[5]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[6]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[7]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[8]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[9]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[0]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[10]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[11]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[12]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[13]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[14]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[15]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[16]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[17]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[18]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[19]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[1]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[20]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[21]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[22]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[23]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[24]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[25]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[26]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[27]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[28]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[29]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[2]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[30]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[31]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[3]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[4]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[5]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[6]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[7]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[8]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[9]</item>
 <item>FineSteeringMirror_sb_0/FineSteeringMirror_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/ExtAddrInUart/UartClkDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           42</cell>
 <cell>           42</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           50</cell>
 <cell>           50</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           42</cell>
 <cell>           42</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           50</cell>
 <cell>           50</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrInUart/ClkSyncRxd/O:D</item>
 <item>Main_0/ExtAddrInUart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[0]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[1]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[2]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[3]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[4]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[4]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[5]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[5]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[6]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[6]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[7]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[7]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[0]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[1]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[2]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[3]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[4]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[4]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[5]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[5]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[6]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[6]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[7]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[7]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[3]:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[3]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrInUart/ClkSyncRxd/O:D</item>
 <item>Main_0/ExtAddrInUart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[0]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[1]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[2]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[3]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[4]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[4]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[5]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[5]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[6]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[6]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[7]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/DataO[7]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[0]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[1]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[2]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[3]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[4]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[4]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[5]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[5]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[6]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[6]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[7]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/RReg[7]:EN</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[3]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[0]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[1]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[2]:D</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[3]:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/ExtAddrInUart/Uart/samplecnt[3]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/ExtAddrOutUart/SpiExtBusAddrTxdClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>nCsExt</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>nCsExt</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[0]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[1]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[2]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[3]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/Busy_i:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:EN</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[2]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[3]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/Busy_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[0]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[1]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[2]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[3]:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/Busy_i:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:D</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:EN</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[0]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[1]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[2]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/BitCnt[3]:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/Busy_i:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/LastGo:ALn</item>
 <item>Main_0/ExtAddrOutUart/SpiExtBusAddrOutUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart0BitClockDiv/clko_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx0/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx0/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart0TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx0/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx0/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart0TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart0TxBitClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx0</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx0</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx0/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx0/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx0/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx0/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx0/UartTxUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart1BitClockDiv/clko_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx1/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx1/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart1TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx1/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx1/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart1TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart1TxBitClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx1</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx1</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx1/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx1/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx1/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx1/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx1/UartTxUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart2BitClockDiv/clko_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx2/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx2/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/Uart2TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Rx2/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS422_Rx2/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/Uart2TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart2TxBitClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx2</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx2</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx2/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx2/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx2/IBufStartTx/O:D</item>
 <item>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:D</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS422_Tx2/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS422_Tx2/UartTxUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart3BitClockDiv/clko_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Rx3/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[1]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[2]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Rx3/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[1]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[2]:D</item>
 <item>Main_0/Uart3TxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Rx3/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[1]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/ClkDiv[2]:ALn</item>
 <item>Main_0/Uart3TxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/Uart3TxBitClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           18</cell>
 <cell>           18</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx3</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>Tx3</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Tx3/IBufStartTx/O:D</item>
 <item>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS433_Tx3/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Tx3/IBufStartTx/O:D</item>
 <item>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:D</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS433_Tx3/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS433_Tx3/UartTxUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/UartLabBitClockDiv/clko_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           48</cell>
 <cell>           48</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           13</cell>
 <cell>           13</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           61</cell>
 <cell>           61</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RxdLab_RxLab/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RxdLab_RxLab/Uart/ClkSyncRxd/O:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/ClkSyncRxd/Temp1:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[0]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[1]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[2]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[3]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[4]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[4]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[5]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[5]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[6]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[6]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[7]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/DataO[7]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[0]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[1]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[2]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[3]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[4]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[4]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[5]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[5]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[6]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[6]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[7]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RReg[7]:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:EN</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[3]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[0]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[1]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[2]:D</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[3]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv[0]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[1]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[2]:D</item>
 <item>Main_0/UartLabTxBitClockDiv/div_i:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/RxAv:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[0]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[1]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[2]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/bitpos[3]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[0]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[1]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[2]:ALn</item>
 <item>Main_0/RxdLab_RxLab/Uart/Uart/samplecnt[3]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv[0]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[1]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/ClkDiv_Z[2]:ALn</item>
 <item>Main_0/UartLabTxBitClockDiv/div_i:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Main_0/UartLabTxBitClockDiv/div_i:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           19</cell>
 <cell>           19</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           19</cell>
 <cell>           19</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RxdLab</item>
 <item>Ux1SelJmp</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RxdLab</item>
 <item>Ux1SelJmp</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS4LabLab_TxLab/IBufStartTx/O:D</item>
 <item>Main_0/RS4LabLab_TxLab/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/TxD:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS4LabLab_TxLab/IBufStartTx/O:D</item>
 <item>Main_0/RS4LabLab_TxLab/IBufStartTx/Temp1:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[0]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[1]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[2]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[3]:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/Busy_i:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:D</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:EN</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/TxD:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[0]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[1]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[2]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/BitCnt[3]:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/Busy_i:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/LastGo:ALn</item>
 <item>Main_0/RS4LabLab_TxLab/UartTxUart/TxD:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>XO1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>CLK0_PAD</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DInExt</item>
 <item>PPS</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DInExt</item>
 <item>PPS</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>DOutExt</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>DOutExt</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on input ports:</text>
<text>   </text>
<list>
 <item>DInExt</item>
 <item>PPS</item>
</list>
<text></text>
<text> - Min delay constraint missing on input ports:</text>
<text>   </text>
<list>
 <item>DInExt</item>
 <item>PPS</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>DOutExt</item>
</list>
<text></text>
<text> - Min delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>DOutExt</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
