{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622967237742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622967237742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 06 16:13:57 2021 " "Processing started: Sun Jun 06 16:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622967237742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622967237742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_ram -c processor_ram --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_ram -c processor_ram --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622967237742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622967238049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622967238049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_TB " "Found entity 1: program_counter_TB" {  } { { "program_counter_TB.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_ram_TB " "Found entity 1: sample_ram_TB" {  } { { "sample_ram_TB.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/sample_ram_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_infer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_infer " "Found entity 1: ram_infer" {  } { { "ram_infer.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_TB " "Found entity 1: processor_TB" {  } { { "processor_TB.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_state_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_state_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_state_register " "Found entity 1: FSM_state_register" {  } { { "FSM_state_register.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_next_state " "Found entity 1: FSM_next_state" {  } { { "FSM_next_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_given_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_given_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_given_state " "Found entity 1: FSM_given_state" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_combin.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_combin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_combin " "Found entity 1: FSM_combin" {  } { { "FSM_combin.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Sign.v(10) " "Verilog HDL warning at Control_Sign.v(10): extended using \"x\" or \"z\"" {  } { { "Control_Sign.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1622967244110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file control_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Sign " "Found entity 1: Control_Sign" {  } { { "Control_Sign.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16 " "Found entity 1: rom_16" {  } { { "rom_16.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_TB " "Elaborating entity \"processor_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622967244244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_one " "Elaborating entity \"processor\" for hierarchy \"processor:processor_one\"" {  } { { "processor_TB.v" "processor_one" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_state_register processor:processor_one\|FSM_state_register:s_r " "Elaborating entity \"FSM_state_register\" for hierarchy \"processor:processor_one\|FSM_state_register:s_r\"" {  } { { "processor.v" "s_r" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter processor:processor_one\|program_counter:counter " "Elaborating entity \"program_counter\" for hierarchy \"processor:processor_one\|program_counter:counter\"" {  } { { "processor.v" "counter" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 program_counter.v(8) " "Verilog HDL assignment warning at program_counter.v(8): truncated value with size 32 to match size of target (6)" {  } { { "program_counter.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622967244312 "|processor_TB|processor:processor_one|program_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer processor:processor_one\|ram_infer:ram " "Elaborating entity \"ram_infer\" for hierarchy \"processor:processor_one\|ram_infer:ram\"" {  } { { "processor.v" "ram" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ram_infer.v(10) " "Verilog HDL assignment warning at ram_infer.v(10): truncated value with size 32 to match size of target (6)" {  } { { "ram_infer.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622967244326 "|processor_TB|processor:processor_one|ram_infer:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16 processor:processor_one\|ram_infer:ram\|rom_16:Rom " "Elaborating entity \"rom_16\" for hierarchy \"processor:processor_one\|ram_infer:ram\|rom_16:Rom\"" {  } { { "ram_infer.v" "Rom" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component\"" {  } { { "rom_16.v" "altsyncram_component" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component\"" {  } { { "rom_16.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_ram.mif " "Parameter \"init_file\" = \"processor_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244491 ""}  } { { "rom_16.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1622967244491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usg1 " "Found entity 1: altsyncram_usg1" {  } { { "db/altsyncram_usg1.tdf" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/db/altsyncram_usg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622967244553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622967244553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_usg1 processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component\|altsyncram_usg1:auto_generated " "Elaborating entity \"altsyncram_usg1\" for hierarchy \"processor:processor_one\|ram_infer:ram\|rom_16:Rom\|altsyncram:altsyncram_component\|altsyncram_usg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244553 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "59 64 0 1 1 " "59 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 63 " "Addresses ranging from 5 to 63 are not initialized" {  } { { "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1622967244558 ""}  } { { "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Design Software" 0 -1 1622967244558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_combin processor:processor_one\|FSM_combin:a " "Elaborating entity \"FSM_combin\" for hierarchy \"processor:processor_one\|FSM_combin:a\"" {  } { { "processor.v" "a" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_next_state processor:processor_one\|FSM_next_state:n_s " "Elaborating entity \"FSM_next_state\" for hierarchy \"processor:processor_one\|FSM_next_state:n_s\"" {  } { { "processor.v" "n_s" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_given_state processor:processor_one\|FSM_given_state:g_s " "Elaborating entity \"FSM_given_state\" for hierarchy \"processor:processor_one\|FSM_given_state:g_s\"" {  } { { "processor.v" "g_s" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244619 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(14) " "Verilog HDL Always Construct warning at FSM_given_state.v(14): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244634 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(15) " "Verilog HDL Always Construct warning at FSM_given_state.v(15): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244634 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(16) " "Verilog HDL Always Construct warning at FSM_given_state.v(16): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244634 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(17) " "Verilog HDL Always Construct warning at FSM_given_state.v(17): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244634 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(18) " "Verilog HDL Always Construct warning at FSM_given_state.v(18): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244634 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(19) " "Verilog HDL Always Construct warning at FSM_given_state.v(19): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622967244635 "|processor_TB|processor:processor_one|FSM_given_state:g_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:processor_one\|datapath:DataPath " "Elaborating entity \"datapath\" for hierarchy \"processor:processor_one\|datapath:DataPath\"" {  } { { "processor.v" "DataPath" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244635 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_y_pos datapath.v(21) " "Verilog HDL Always Construct warning at datapath.v(21): inferring latch(es) for variable \"R_y_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_x_pos datapath.v(21) " "Verilog HDL Always Construct warning at datapath.v(21): inferring latch(es) for variable \"R_x_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_G datapath.v(84) " "Verilog HDL Always Construct warning at datapath.v(84): inferring latch(es) for variable \"temp_G\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[0\] datapath.v(84) " "Inferred latch for \"temp_G\[0\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[1\] datapath.v(84) " "Inferred latch for \"temp_G\[1\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[2\] datapath.v(84) " "Inferred latch for \"temp_G\[2\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[3\] datapath.v(84) " "Inferred latch for \"temp_G\[3\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[4\] datapath.v(84) " "Inferred latch for \"temp_G\[4\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[5\] datapath.v(84) " "Inferred latch for \"temp_G\[5\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[6\] datapath.v(84) " "Inferred latch for \"temp_G\[6\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[7\] datapath.v(84) " "Inferred latch for \"temp_G\[7\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[8\] datapath.v(84) " "Inferred latch for \"temp_G\[8\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[9\] datapath.v(84) " "Inferred latch for \"temp_G\[9\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[10\] datapath.v(84) " "Inferred latch for \"temp_G\[10\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[11\] datapath.v(84) " "Inferred latch for \"temp_G\[11\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[12\] datapath.v(84) " "Inferred latch for \"temp_G\[12\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[13\] datapath.v(84) " "Inferred latch for \"temp_G\[13\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[14\] datapath.v(84) " "Inferred latch for \"temp_G\[14\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[15\] datapath.v(84) " "Inferred latch for \"temp_G\[15\]\" at datapath.v(84)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[0\] datapath.v(21) " "Inferred latch for \"R_x_pos\[0\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[1\] datapath.v(21) " "Inferred latch for \"R_x_pos\[1\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[2\] datapath.v(21) " "Inferred latch for \"R_x_pos\[2\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[3\] datapath.v(21) " "Inferred latch for \"R_x_pos\[3\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[4\] datapath.v(21) " "Inferred latch for \"R_x_pos\[4\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[5\] datapath.v(21) " "Inferred latch for \"R_x_pos\[5\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[6\] datapath.v(21) " "Inferred latch for \"R_x_pos\[6\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[7\] datapath.v(21) " "Inferred latch for \"R_x_pos\[7\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[8\] datapath.v(21) " "Inferred latch for \"R_x_pos\[8\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[9\] datapath.v(21) " "Inferred latch for \"R_x_pos\[9\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[10\] datapath.v(21) " "Inferred latch for \"R_x_pos\[10\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[11\] datapath.v(21) " "Inferred latch for \"R_x_pos\[11\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[12\] datapath.v(21) " "Inferred latch for \"R_x_pos\[12\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[13\] datapath.v(21) " "Inferred latch for \"R_x_pos\[13\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[14\] datapath.v(21) " "Inferred latch for \"R_x_pos\[14\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[15\] datapath.v(21) " "Inferred latch for \"R_x_pos\[15\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244653 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[0\] datapath.v(21) " "Inferred latch for \"R_y_pos\[0\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[1\] datapath.v(21) " "Inferred latch for \"R_y_pos\[1\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[2\] datapath.v(21) " "Inferred latch for \"R_y_pos\[2\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[3\] datapath.v(21) " "Inferred latch for \"R_y_pos\[3\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[4\] datapath.v(21) " "Inferred latch for \"R_y_pos\[4\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[5\] datapath.v(21) " "Inferred latch for \"R_y_pos\[5\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[6\] datapath.v(21) " "Inferred latch for \"R_y_pos\[6\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[7\] datapath.v(21) " "Inferred latch for \"R_y_pos\[7\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[8\] datapath.v(21) " "Inferred latch for \"R_y_pos\[8\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[9\] datapath.v(21) " "Inferred latch for \"R_y_pos\[9\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[10\] datapath.v(21) " "Inferred latch for \"R_y_pos\[10\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[11\] datapath.v(21) " "Inferred latch for \"R_y_pos\[11\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[12\] datapath.v(21) " "Inferred latch for \"R_y_pos\[12\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[13\] datapath.v(21) " "Inferred latch for \"R_y_pos\[13\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[14\] datapath.v(21) " "Inferred latch for \"R_y_pos\[14\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[15\] datapath.v(21) " "Inferred latch for \"R_y_pos\[15\]\" at datapath.v(21)" {  } { { "datapath.v" "" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622967244654 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Sign processor:processor_one\|datapath:DataPath\|Control_Sign:tri_buf " "Elaborating entity \"Control_Sign\" for hierarchy \"processor:processor_one\|datapath:DataPath\|Control_Sign:tri_buf\"" {  } { { "datapath.v" "tri_buf" { Text "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622967244654 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1622967244721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/output_files/processor_ram.map.smsg " "Generated suppressed messages file E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/output_files/processor_ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622967244757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622967244763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 06 16:14:04 2021 " "Processing ended: Sun Jun 06 16:14:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622967244763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622967244763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622967244763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622967244763 ""}
