
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Tue Sep 22 14:29:42 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                     Requested      Requested     Clock                                  Clock                      Clock
Level     Clock                                                                     Frequency      Period        Type                                   Group                      Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    2979.7 MHz     0.336         system                                 system_clkgroup            0    
                                                                                                                                                                                        
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_4      2100 
                                                                                                                                                                                        
0 -       video_top|pix_clk                                                         76.3 MHz       13.104        inferred                               Autoconstr_clkgroup_1      200  
                                                                                                                                                                                        
0 -       video_top|I_clk                                                           222.0 MHz      4.504         inferred                               Autoconstr_clkgroup_2      129  
                                                                                                                                                                                        
0 -       video_top|cmos_pclk                                                       178.8 MHz      5.593         inferred                               Autoconstr_clkgroup_0      104  
                                                                                                                                                                                        
0 -       video_top|I_clk_27M                                                       261.1 MHz      3.829         inferred                               Autoconstr_clkgroup_12     29   
1 .         reg_config|clock_20k_derived_clock                                      261.1 MHz      3.829         derived (from video_top|I_clk_27M)     Autoconstr_clkgroup_12     44   
                                                                                                                                                                                        
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_5      60   
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_7      9    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_10     9    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_8      8    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_11     8    
                                                                                                                                                                                        
0 -       TMDS_PLL|clkout_inferred_clock                                            150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_3      4    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_6      1    
                                                                                                                                                                                        
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred                               Autoconstr_clkgroup_9      1    
========================================================================================================================================================================================


Clock Load Summary
******************

                                                                          Clock     Source                                                                                                                                                         Clock Pin                                                                                                                                                                Non-clock Pin                                                                                                                                                            Non-clock Pin                                 
Clock                                                                     Load      Pin                                                                                                                                                            Seq Example                                                                                                                                                              Seq Example                                                                                                                                                              Comb Example                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    0         -                                                                                                                                                              -                                                                                                                                                                        -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           2100      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.mc_ras_n_dly_2_s0.CLK                                                                                                DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.PCLK     -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|pix_clk                                                         200       u_clkdiv.CLKOUT(CLKDIV)                                                                                                                                        Pout_de_dn[1:0].C                                                                                                                                                        -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|I_clk                                                           129       I_clk(port)                                                                                                                                                    run_cnt[25:0].C                                                                                                                                                          -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|cmos_pclk                                                       104       cmos_pclk(port)                                                                                                                                                cmos_d_d0[7:0].C                                                                                                                                                         -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
video_top|I_clk_27M                                                       29        I_clk_27M(port)                                                                                                                                                reg_config_inst1.clock_20k.C                                                                                                                                             -                                                                                                                                                                        -                                             
reg_config|clock_20k_derived_clock                                        44        reg_config_inst1.clock_20k.Q[0](dffre)                                                                                                                         reg_config_inst1.reg_conf_done_reg.C                                                                                                                                     -                                                                                                                                                                        reg_config_inst1.u1.un14_i2c_sclk[0].I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_ddr_phy_cmd_lane.u_ddr_phy_cmd_io.\\mcd_oserdes_gen\[0\]\.u_cmd_gen.FCLK                           -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
TMDS_PLL|clkout_inferred_clock                                            4         u_tmds_pll.pll_inst.CLKOUT(PLL)                                                                                                                                DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_r.FCLK                                                                                                                             -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                             
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================
