0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/DRAM_1/sim/DRAM.v,1746883315,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/IROM_2/sim/IROM.v,,DRAM,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/IROM_2/sim/IROM.v,1746883973,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v,,IROM,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.v,1746881310,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v,,PLL,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL_clk_wiz.v,1746881310,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL.v,,PLL_clk_wiz,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.sim/sim_1/behav/xsim/glbl.v,1697210496,verilog,,,,glbl,,uvm,,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sim_1/new/tb_riscv.sv,1746883679,systemVerilog,,,,tb_riscv,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v,1743498980,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/forwarding_unit.v,,display_seg,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/seg7.sv,1743150549,systemVerilog,,,,seg7,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v,1746882584,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/alu.v,,SPIC_Pipeline,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/alu.v,1744280202,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v,,alu,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/clk_div_module.v,1697692088,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v,,clk_div_module,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v,1744277807,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v,,control_unit,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v,1741238442,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v,,controller,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v,1746880212,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/forwarding_unit.v,,data_memory,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/forwarding_unit.v,1744278962,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/hazard_detectioin_unit.v,,forwarding_unit,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/hazard_detectioin_unit.v,1744278660,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/immediate_gen.v,,hazard_detection_unit,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/immediate_gen.v,1744278203,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/instruction_memory.v,,immediate_gen,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/instruction_memory.v,1746880133,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/register_file.v,,instruction_memory,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/register_file.v,1744550117,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/rst_gen_module.v,,register_file,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/rst_gen_module.v,1697692094,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/student_top.v,,rst_gen_module,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/student_top.v,1746879023,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_drive.v,,student_top,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v,1746881074,verilog,,,,top,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_drive.v,1705558920,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_rx.v,,uart_drive,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_rx.v,1741147886,verilog,,C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_tx.v,,uart_rx,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_tx.v,1697800228,verilog,,,,uart_tx,,uvm,../../../../project_uart.ip_user_files/ipstatic,,,,,
