Welcome to Xilinx CORE Generator.
Help system initialized.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/Software/xilinx/13.2/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f6/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim - Generating component instance 'DCM_33' of 'xilinx.com:ip:d2p:13.1'
   from '/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/arwz'.
Customizing IP...
Architecture Wizard completed successfully.
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
Generating ASY schematic symbol...
WARNING:sim - The chosen IP does not support an ASY schematic symbol.
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
