Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: vsprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vsprocessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vsprocessor"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : vsprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\souza\Desktop\processador\vsprocessor\memrom.v" into library work
Parsing module <memrom>.
Analyzing Verilog file "C:\Users\souza\Desktop\processador\vsprocessor\memram.v" into library work
Parsing module <memram>.
Analyzing Verilog file "C:\Users\souza\Desktop\processador\vsprocessor\vsprocessor.v" into library work
Parsing module <vsprocessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vsprocessor>.

Elaborating module <memram>.

Elaborating module <memrom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vsprocessor>.
    Related source file is "C:\Users\souza\Desktop\processador\vsprocessor\vsprocessor.v".
        inicio = 0
        busca = 1
        decodifica = 2
        Add = 3
        Sub = 4
        And = 5
        Or = 6
        Xor = 7
        Shl = 7
        Shr = 8
        Comp = 9
        Addi = 10
        Subi = 11
        Andi = 12
        Ori = 13
        Xori = 14
        Shli = 15
        Shri = 16
        Lda = 17
        Ldi = 18
        Sta = 19
        Goto = 20
        Skifz = 21
        Skifn = 22
        Call = 23
        Ret = 24
        In = 25
        Out = 26
        Halt = 27
        sincroniza = 31
    Found 8-bit register for signal <pc_value>.
    Found 8-bit register for signal <spc>.
    Found 8-bit register for signal <a_value>.
    Found 8-bit register for signal <outdata>.
    Found 13-bit register for signal <ir_value>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <wram>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 59                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <acc[7]_ram_data[7]_sub_59_OUT> created at line 160.
    Found 8-bit subtractor for signal <acc[7]_ir[7]_sub_67_OUT> created at line 208.
    Found 8-bit adder for signal <acc[7]_ram_data[7]_add_57_OUT> created at line 154.
    Found 8-bit adder for signal <acc[7]_ir[7]_add_65_OUT> created at line 202.
    Found 8-bit adder for signal <pc[7]_GND_1_o_add_77_OUT> created at line 278.
    Found 8-bit shifter logical right for signal <acc[7]_ram_data[7]_shift_right_63_OUT> created at line 190
    Found 8-bit shifter logical left for signal <acc[7]_ir[7]_shift_left_70_OUT> created at line 232
    Found 8-bit shifter logical right for signal <acc[7]_ir[7]_shift_right_71_OUT> created at line 238
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <vsprocessor> synthesized.

Synthesizing Unit <memram>.
    Related source file is "C:\Users\souza\Desktop\processador\vsprocessor\memram.v".
        address_length = 6
        data_length = 8
    Found 64x8-bit single-port RAM <Mram_reg_file> for signal <reg_file>.
    Summary:
	inferred   1 RAM(s).
Unit <memram> synthesized.

Synthesizing Unit <memrom>.
    Related source file is "C:\Users\souza\Desktop\processador\vsprocessor\memrom.v".
    Found 32x13-bit Read Only RAM for signal <_n0071>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <memrom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x13-bit single-port Read Only RAM                   : 1
 64x8-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 6
 1-bit register                                        : 1
 13-bit register                                       : 1
 8-bit register                                        : 4
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 34
# Logic shifters                                       : 3
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 8-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <memram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_file> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memram> synthesized (advanced).

Synthesizing (advanced) Unit <memrom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0071> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address<4:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memrom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x13-bit single-port distributed Read Only RAM       : 1
 64x8-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 34
# Logic shifters                                       : 3
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 10111 | 10111
 11000 | 11000
 11001 | 11001
 11010 | 11010
 11011 | 11011
 11111 | 11111
-------------------
WARNING:Xst:1710 - FF/Latch <ir_3> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ir_4> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ir_5> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ir_6> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ir_7> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vsprocessor> ...
WARNING:Xst:1710 - FF/Latch <spc_0> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_1> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_2> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_3> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_4> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_5> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_6> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spc_7> (without init value) has a constant value of 0 in block <vsprocessor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vsprocessor, actual ratio is 3.
FlipFlop acc_2 has been replicated 1 time(s)
FlipFlop ir_0 has been replicated 2 time(s)
FlipFlop ir_1 has been replicated 3 time(s)
FlipFlop ir_2 has been replicated 2 time(s)
FlipFlop state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop state_FSM_FFd4 has been replicated 3 time(s)
FlipFlop state_FSM_FFd5 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vsprocessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 233
#      GND                         : 1
#      LUT2                        : 15
#      LUT3                        : 23
#      LUT4                        : 23
#      LUT5                        : 45
#      LUT6                        : 97
#      MUXCY                       : 7
#      MUXF7                       : 14
#      XORCY                       : 8
# FlipFlops/Latches                : 57
#      FDC                         : 16
#      FDCE                        : 41
# RAMS                             : 8
#      RAM64X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 9
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  11440     0%  
 Number of Slice LUTs:                  211  out of   5720     3%  
    Number used as Logic:               203  out of   5720     3%  
    Number used as Memory:                8  out of   1440     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    227
   Number with an unused Flip Flop:     170  out of    227    74%  
   Number with an unused LUT:            16  out of    227     7%  
   Number of fully used LUT-FF pairs:    41  out of    227    18%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    200    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.991ns (Maximum Frequency: 143.041MHz)
   Minimum input arrival time before clock: 4.744ns
   Maximum output required time after clock: 4.839ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.991ns (frequency: 143.041MHz)
  Total number of paths / destination ports: 8454 / 138
-------------------------------------------------------------------------
Delay:               6.991ns (Levels of Logic = 11)
  Source:            ir_0_1 (FF)
  Destination:       acc_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ir_0_1 to acc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   0.943  ir_0_1 (ir_0_1)
     RAM64X1S:A0->O        7   0.235   1.340  regfile/Mram_reg_file5 (ram_data<4>)
     LUT6:I1->O            6   0.254   0.876  Mmux__n0267_A2311 (Mmux__n0267_A231)
     LUT5:I4->O            1   0.254   0.790  Mmux__n0267_A244_SW3 (N70)
     LUT6:I4->O            1   0.250   0.000  Mmux__n0267_rs_lut<2> (Mmux__n0267_rs_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mmux__n0267_rs_cy<2> (Mmux__n0267_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0267_rs_cy<3> (Mmux__n0267_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0267_rs_cy<4> (Mmux__n0267_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0267_rs_cy<5> (Mmux__n0267_rs_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Mmux__n0267_rs_cy<6> (Mmux__n0267_rs_cy<6>)
     XORCY:CI->O           1   0.206   0.682  Mmux__n0267_rs_xor<7> (_n0267<1>)
     LUT6:I5->O            1   0.254   0.000  Mmux_state[4]_acc[7]_wide_mux_82_OUT16 (state[4]_acc[7]_wide_mux_82_OUT<7>)
     FDCE:D                    0.074          acc_7
    ----------------------------------------
    Total                      6.991ns (2.360ns logic, 4.631ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              4.744ns (Levels of Logic = 4)
  Source:            indata<2> (PAD)
  Destination:       acc_2 (FF)
  Destination Clock: clk rising

  Data Path: indata<2> to acc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  indata_2_IBUF (indata_2_IBUF)
     LUT6:I1->O            1   0.254   0.682  Mmux_state[4]_acc[7]_wide_mux_82_OUT63_SW0 (N135)
     LUT6:I5->O            1   0.254   0.790  Mmux_state[4]_acc[7]_wide_mux_82_OUT63 (Mmux_state[4]_acc[7]_wide_mux_82_OUT62)
     LUT3:I1->O            2   0.250   0.000  Mmux_state[4]_acc[7]_wide_mux_82_OUT64 (state[4]_acc[7]_wide_mux_82_OUT<2>)
     FDCE:D                    0.074          acc_2
    ----------------------------------------
    Total                      4.744ns (2.160ns logic, 2.584ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.839ns (Levels of Logic = 1)
  Source:            ir_0 (FF)
  Destination:       ir_value<0> (PAD)
  Source Clock:      clk rising

  Data Path: ir_0 to ir_value<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.525   1.402  ir_0 (ir_0)
     OBUF:I->O                 2.912          ir_value_0_OBUF (ir_value<0>)
    ----------------------------------------
    Total                      4.839ns (3.437ns logic, 1.402ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.991|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> 

Total memory usage is 4501668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

