
WINDWILL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bfc  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08006da8  08006da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dc8  08006dc8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006dc8  08006dc8  00016dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dd0  08006dd0  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dd0  08006dd0  00016dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dd4  08006dd4  00016dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006dd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007c68  2000006c  08006e44  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007cd4  08006e44  00027cd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a1d  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a4e  00000000  00000000  00031ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f58  00000000  00000000  00034508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd0  00000000  00000000  00035460  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023e9d  00000000  00000000  00036230  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e34d  00000000  00000000  0005a0cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5aae  00000000  00000000  0006841a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013dec8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d44  00000000  00000000  0013df44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000006c 	.word	0x2000006c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006d90 	.word	0x08006d90

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000070 	.word	0x20000070
 80001e8:	08006d90 	.word	0x08006d90

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b972 	b.w	80004e8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	4688      	mov	r8, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14b      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022a:	428a      	cmp	r2, r1
 800022c:	4615      	mov	r5, r2
 800022e:	d967      	bls.n	8000300 <__udivmoddi4+0xe4>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0720 	rsb	r7, r2, #32
 800023a:	fa01 f302 	lsl.w	r3, r1, r2
 800023e:	fa20 f707 	lsr.w	r7, r0, r7
 8000242:	4095      	lsls	r5, r2
 8000244:	ea47 0803 	orr.w	r8, r7, r3
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbb8 f7fe 	udiv	r7, r8, lr
 8000254:	fa1f fc85 	uxth.w	ip, r5
 8000258:	fb0e 8817 	mls	r8, lr, r7, r8
 800025c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000260:	fb07 f10c 	mul.w	r1, r7, ip
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18eb      	adds	r3, r5, r3
 800026a:	f107 30ff 	add.w	r0, r7, #4294967295
 800026e:	f080 811b 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8118 	bls.w	80004a8 <__udivmoddi4+0x28c>
 8000278:	3f02      	subs	r7, #2
 800027a:	442b      	add	r3, r5
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0fe 	udiv	r0, r3, lr
 8000284:	fb0e 3310 	mls	r3, lr, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000290:	45a4      	cmp	ip, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	192c      	adds	r4, r5, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 8107 	bcs.w	80004ac <__udivmoddi4+0x290>
 800029e:	45a4      	cmp	ip, r4
 80002a0:	f240 8104 	bls.w	80004ac <__udivmoddi4+0x290>
 80002a4:	3802      	subs	r0, #2
 80002a6:	442c      	add	r4, r5
 80002a8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002ac:	eba4 040c 	sub.w	r4, r4, ip
 80002b0:	2700      	movs	r7, #0
 80002b2:	b11e      	cbz	r6, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c6 4300 	strd	r4, r3, [r6]
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0xbe>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80eb 	beq.w	80004a2 <__udivmoddi4+0x286>
 80002cc:	2700      	movs	r7, #0
 80002ce:	e9c6 0100 	strd	r0, r1, [r6]
 80002d2:	4638      	mov	r0, r7
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f783 	clz	r7, r3
 80002de:	2f00      	cmp	r7, #0
 80002e0:	d147      	bne.n	8000372 <__udivmoddi4+0x156>
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xd0>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2c4>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb61 0303 	sbc.w	r3, r1, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	4698      	mov	r8, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0e0      	beq.n	80002bc <__udivmoddi4+0xa0>
 80002fa:	e9c6 4800 	strd	r4, r8, [r6]
 80002fe:	e7dd      	b.n	80002bc <__udivmoddi4+0xa0>
 8000300:	b902      	cbnz	r2, 8000304 <__udivmoddi4+0xe8>
 8000302:	deff      	udf	#255	; 0xff
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	2a00      	cmp	r2, #0
 800030a:	f040 808f 	bne.w	800042c <__udivmoddi4+0x210>
 800030e:	1b49      	subs	r1, r1, r5
 8000310:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000314:	fa1f f885 	uxth.w	r8, r5
 8000318:	2701      	movs	r7, #1
 800031a:	fbb1 fcfe 	udiv	ip, r1, lr
 800031e:	0c23      	lsrs	r3, r4, #16
 8000320:	fb0e 111c 	mls	r1, lr, ip, r1
 8000324:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000328:	fb08 f10c 	mul.w	r1, r8, ip
 800032c:	4299      	cmp	r1, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x124>
 8000330:	18eb      	adds	r3, r5, r3
 8000332:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4299      	cmp	r1, r3
 800033a:	f200 80cd 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 800033e:	4684      	mov	ip, r0
 8000340:	1a59      	subs	r1, r3, r1
 8000342:	b2a3      	uxth	r3, r4
 8000344:	fbb1 f0fe 	udiv	r0, r1, lr
 8000348:	fb0e 1410 	mls	r4, lr, r0, r1
 800034c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000350:	fb08 f800 	mul.w	r8, r8, r0
 8000354:	45a0      	cmp	r8, r4
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x14c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x14a>
 8000360:	45a0      	cmp	r8, r4
 8000362:	f200 80b6 	bhi.w	80004d2 <__udivmoddi4+0x2b6>
 8000366:	4618      	mov	r0, r3
 8000368:	eba4 0408 	sub.w	r4, r4, r8
 800036c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000370:	e79f      	b.n	80002b2 <__udivmoddi4+0x96>
 8000372:	f1c7 0c20 	rsb	ip, r7, #32
 8000376:	40bb      	lsls	r3, r7
 8000378:	fa22 fe0c 	lsr.w	lr, r2, ip
 800037c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000380:	fa01 f407 	lsl.w	r4, r1, r7
 8000384:	fa20 f50c 	lsr.w	r5, r0, ip
 8000388:	fa21 f30c 	lsr.w	r3, r1, ip
 800038c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000390:	4325      	orrs	r5, r4
 8000392:	fbb3 f9f8 	udiv	r9, r3, r8
 8000396:	0c2c      	lsrs	r4, r5, #16
 8000398:	fb08 3319 	mls	r3, r8, r9, r3
 800039c:	fa1f fa8e 	uxth.w	sl, lr
 80003a0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a4:	fb09 f40a 	mul.w	r4, r9, sl
 80003a8:	429c      	cmp	r4, r3
 80003aa:	fa02 f207 	lsl.w	r2, r2, r7
 80003ae:	fa00 f107 	lsl.w	r1, r0, r7
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1e 0303 	adds.w	r3, lr, r3
 80003b8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003bc:	f080 8087 	bcs.w	80004ce <__udivmoddi4+0x2b2>
 80003c0:	429c      	cmp	r4, r3
 80003c2:	f240 8084 	bls.w	80004ce <__udivmoddi4+0x2b2>
 80003c6:	f1a9 0902 	sub.w	r9, r9, #2
 80003ca:	4473      	add	r3, lr
 80003cc:	1b1b      	subs	r3, r3, r4
 80003ce:	b2ad      	uxth	r5, r5
 80003d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d4:	fb08 3310 	mls	r3, r8, r0, r3
 80003d8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003dc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e0:	45a2      	cmp	sl, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1e 0404 	adds.w	r4, lr, r4
 80003e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ec:	d26b      	bcs.n	80004c6 <__udivmoddi4+0x2aa>
 80003ee:	45a2      	cmp	sl, r4
 80003f0:	d969      	bls.n	80004c6 <__udivmoddi4+0x2aa>
 80003f2:	3802      	subs	r0, #2
 80003f4:	4474      	add	r4, lr
 80003f6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fa:	fba0 8902 	umull	r8, r9, r0, r2
 80003fe:	eba4 040a 	sub.w	r4, r4, sl
 8000402:	454c      	cmp	r4, r9
 8000404:	46c2      	mov	sl, r8
 8000406:	464b      	mov	r3, r9
 8000408:	d354      	bcc.n	80004b4 <__udivmoddi4+0x298>
 800040a:	d051      	beq.n	80004b0 <__udivmoddi4+0x294>
 800040c:	2e00      	cmp	r6, #0
 800040e:	d069      	beq.n	80004e4 <__udivmoddi4+0x2c8>
 8000410:	ebb1 050a 	subs.w	r5, r1, sl
 8000414:	eb64 0403 	sbc.w	r4, r4, r3
 8000418:	fa04 fc0c 	lsl.w	ip, r4, ip
 800041c:	40fd      	lsrs	r5, r7
 800041e:	40fc      	lsrs	r4, r7
 8000420:	ea4c 0505 	orr.w	r5, ip, r5
 8000424:	e9c6 5400 	strd	r5, r4, [r6]
 8000428:	2700      	movs	r7, #0
 800042a:	e747      	b.n	80002bc <__udivmoddi4+0xa0>
 800042c:	f1c2 0320 	rsb	r3, r2, #32
 8000430:	fa20 f703 	lsr.w	r7, r0, r3
 8000434:	4095      	lsls	r5, r2
 8000436:	fa01 f002 	lsl.w	r0, r1, r2
 800043a:	fa21 f303 	lsr.w	r3, r1, r3
 800043e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000442:	4338      	orrs	r0, r7
 8000444:	0c01      	lsrs	r1, r0, #16
 8000446:	fbb3 f7fe 	udiv	r7, r3, lr
 800044a:	fa1f f885 	uxth.w	r8, r5
 800044e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb07 f308 	mul.w	r3, r7, r8
 800045a:	428b      	cmp	r3, r1
 800045c:	fa04 f402 	lsl.w	r4, r4, r2
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x256>
 8000462:	1869      	adds	r1, r5, r1
 8000464:	f107 3cff 	add.w	ip, r7, #4294967295
 8000468:	d22f      	bcs.n	80004ca <__udivmoddi4+0x2ae>
 800046a:	428b      	cmp	r3, r1
 800046c:	d92d      	bls.n	80004ca <__udivmoddi4+0x2ae>
 800046e:	3f02      	subs	r7, #2
 8000470:	4429      	add	r1, r5
 8000472:	1acb      	subs	r3, r1, r3
 8000474:	b281      	uxth	r1, r0
 8000476:	fbb3 f0fe 	udiv	r0, r3, lr
 800047a:	fb0e 3310 	mls	r3, lr, r0, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb00 f308 	mul.w	r3, r0, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	d907      	bls.n	800049a <__udivmoddi4+0x27e>
 800048a:	1869      	adds	r1, r5, r1
 800048c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000490:	d217      	bcs.n	80004c2 <__udivmoddi4+0x2a6>
 8000492:	428b      	cmp	r3, r1
 8000494:	d915      	bls.n	80004c2 <__udivmoddi4+0x2a6>
 8000496:	3802      	subs	r0, #2
 8000498:	4429      	add	r1, r5
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a0:	e73b      	b.n	800031a <__udivmoddi4+0xfe>
 80004a2:	4637      	mov	r7, r6
 80004a4:	4630      	mov	r0, r6
 80004a6:	e709      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a8:	4607      	mov	r7, r0
 80004aa:	e6e7      	b.n	800027c <__udivmoddi4+0x60>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6fb      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004b0:	4541      	cmp	r1, r8
 80004b2:	d2ab      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b8:	eb69 020e 	sbc.w	r2, r9, lr
 80004bc:	3801      	subs	r0, #1
 80004be:	4613      	mov	r3, r2
 80004c0:	e7a4      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c2:	4660      	mov	r0, ip
 80004c4:	e7e9      	b.n	800049a <__udivmoddi4+0x27e>
 80004c6:	4618      	mov	r0, r3
 80004c8:	e795      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004ca:	4667      	mov	r7, ip
 80004cc:	e7d1      	b.n	8000472 <__udivmoddi4+0x256>
 80004ce:	4681      	mov	r9, r0
 80004d0:	e77c      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d2:	3802      	subs	r0, #2
 80004d4:	442c      	add	r4, r5
 80004d6:	e747      	b.n	8000368 <__udivmoddi4+0x14c>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	442b      	add	r3, r5
 80004de:	e72f      	b.n	8000340 <__udivmoddi4+0x124>
 80004e0:	4638      	mov	r0, r7
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xda>
 80004e4:	4637      	mov	r7, r6
 80004e6:	e6e9      	b.n	80002bc <__udivmoddi4+0xa0>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80004f0:	4b17      	ldr	r3, [pc, #92]	; (8000550 <MX_CAN1_Init+0x64>)
 80004f2:	4a18      	ldr	r2, [pc, #96]	; (8000554 <MX_CAN1_Init+0x68>)
 80004f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80004f6:	4b16      	ldr	r3, [pc, #88]	; (8000550 <MX_CAN1_Init+0x64>)
 80004f8:	2203      	movs	r2, #3
 80004fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80004fc:	4b14      	ldr	r3, [pc, #80]	; (8000550 <MX_CAN1_Init+0x64>)
 80004fe:	2200      	movs	r2, #0
 8000500:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000502:	4b13      	ldr	r3, [pc, #76]	; (8000550 <MX_CAN1_Init+0x64>)
 8000504:	2200      	movs	r2, #0
 8000506:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000508:	4b11      	ldr	r3, [pc, #68]	; (8000550 <MX_CAN1_Init+0x64>)
 800050a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800050e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000510:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <MX_CAN1_Init+0x64>)
 8000512:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000516:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000518:	4b0d      	ldr	r3, [pc, #52]	; (8000550 <MX_CAN1_Init+0x64>)
 800051a:	2200      	movs	r2, #0
 800051c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800051e:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <MX_CAN1_Init+0x64>)
 8000520:	2201      	movs	r2, #1
 8000522:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000524:	4b0a      	ldr	r3, [pc, #40]	; (8000550 <MX_CAN1_Init+0x64>)
 8000526:	2200      	movs	r2, #0
 8000528:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <MX_CAN1_Init+0x64>)
 800052c:	2200      	movs	r2, #0
 800052e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000530:	4b07      	ldr	r3, [pc, #28]	; (8000550 <MX_CAN1_Init+0x64>)
 8000532:	2200      	movs	r2, #0
 8000534:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000536:	4b06      	ldr	r3, [pc, #24]	; (8000550 <MX_CAN1_Init+0x64>)
 8000538:	2200      	movs	r2, #0
 800053a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800053c:	4804      	ldr	r0, [pc, #16]	; (8000550 <MX_CAN1_Init+0x64>)
 800053e:	f001 f995 	bl	800186c <HAL_CAN_Init>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000548:	f000 fadc 	bl	8000b04 <Error_Handler>
  }

}
 800054c:	bf00      	nop
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000787c 	.word	0x2000787c
 8000554:	40006400 	.word	0x40006400

08000558 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b08a      	sub	sp, #40	; 0x28
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	f107 0314 	add.w	r3, r7, #20
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a21      	ldr	r2, [pc, #132]	; (80005fc <HAL_CAN_MspInit+0xa4>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d13b      	bne.n	80005f2 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b20      	ldr	r3, [pc, #128]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 8000580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000582:	4a1f      	ldr	r2, [pc, #124]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 8000584:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000588:	6413      	str	r3, [r2, #64]	; 0x40
 800058a:	4b1d      	ldr	r3, [pc, #116]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 800058c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800058e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b19      	ldr	r3, [pc, #100]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a18      	ldr	r2, [pc, #96]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 80005a0:	f043 0308 	orr.w	r3, r3, #8
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b16      	ldr	r3, [pc, #88]	; (8000600 <HAL_CAN_MspInit+0xa8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0308 	and.w	r3, r3, #8
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005b2:	2303      	movs	r3, #3
 80005b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b6:	2302      	movs	r3, #2
 80005b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005be:	2303      	movs	r3, #3
 80005c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80005c2:	2309      	movs	r3, #9
 80005c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005c6:	f107 0314 	add.w	r3, r7, #20
 80005ca:	4619      	mov	r1, r3
 80005cc:	480d      	ldr	r0, [pc, #52]	; (8000604 <HAL_CAN_MspInit+0xac>)
 80005ce:	f002 fc4b 	bl	8002e68 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2100      	movs	r1, #0
 80005d6:	2013      	movs	r0, #19
 80005d8:	f002 f87f 	bl	80026da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80005dc:	2013      	movs	r0, #19
 80005de:	f002 f898 	bl	8002712 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	2014      	movs	r0, #20
 80005e8:	f002 f877 	bl	80026da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80005ec:	2014      	movs	r0, #20
 80005ee:	f002 f890 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80005f2:	bf00      	nop
 80005f4:	3728      	adds	r7, #40	; 0x28
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40006400 	.word	0x40006400
 8000600:	40023800 	.word	0x40023800
 8000604:	40020c00 	.word	0x40020c00

08000608 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	4b24      	ldr	r3, [pc, #144]	; (80006a4 <MX_DMA_Init+0x9c>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	4a23      	ldr	r2, [pc, #140]	; (80006a4 <MX_DMA_Init+0x9c>)
 8000618:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800061c:	6313      	str	r3, [r2, #48]	; 0x30
 800061e:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <MX_DMA_Init+0x9c>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	2039      	movs	r0, #57	; 0x39
 8000630:	f002 f853 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000634:	2039      	movs	r0, #57	; 0x39
 8000636:	f002 f86c 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800063a:	2200      	movs	r2, #0
 800063c:	2100      	movs	r1, #0
 800063e:	203a      	movs	r0, #58	; 0x3a
 8000640:	f002 f84b 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000644:	203a      	movs	r0, #58	; 0x3a
 8000646:	f002 f864 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800064a:	2200      	movs	r2, #0
 800064c:	2100      	movs	r1, #0
 800064e:	203b      	movs	r0, #59	; 0x3b
 8000650:	f002 f843 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000654:	203b      	movs	r0, #59	; 0x3b
 8000656:	f002 f85c 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800065a:	2200      	movs	r2, #0
 800065c:	2100      	movs	r1, #0
 800065e:	203c      	movs	r0, #60	; 0x3c
 8000660:	f002 f83b 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000664:	203c      	movs	r0, #60	; 0x3c
 8000666:	f002 f854 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800066a:	2200      	movs	r2, #0
 800066c:	2100      	movs	r1, #0
 800066e:	2044      	movs	r0, #68	; 0x44
 8000670:	f002 f833 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000674:	2044      	movs	r0, #68	; 0x44
 8000676:	f002 f84c 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800067a:	2200      	movs	r2, #0
 800067c:	2100      	movs	r1, #0
 800067e:	2045      	movs	r0, #69	; 0x45
 8000680:	f002 f82b 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000684:	2045      	movs	r0, #69	; 0x45
 8000686:	f002 f844 	bl	8002712 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800068a:	2200      	movs	r2, #0
 800068c:	2100      	movs	r1, #0
 800068e:	2046      	movs	r0, #70	; 0x46
 8000690:	f002 f823 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000694:	2046      	movs	r0, #70	; 0x46
 8000696:	f002 f83c 	bl	8002712 <HAL_NVIC_EnableIRQ>

}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800

080006a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08e      	sub	sp, #56	; 0x38
 80006ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
 80006bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	623b      	str	r3, [r7, #32]
 80006c2:	4b8e      	ldr	r3, [pc, #568]	; (80008fc <MX_GPIO_Init+0x254>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	4a8d      	ldr	r2, [pc, #564]	; (80008fc <MX_GPIO_Init+0x254>)
 80006c8:	f043 0310 	orr.w	r3, r3, #16
 80006cc:	6313      	str	r3, [r2, #48]	; 0x30
 80006ce:	4b8b      	ldr	r3, [pc, #556]	; (80008fc <MX_GPIO_Init+0x254>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	f003 0310 	and.w	r3, r3, #16
 80006d6:	623b      	str	r3, [r7, #32]
 80006d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
 80006de:	4b87      	ldr	r3, [pc, #540]	; (80008fc <MX_GPIO_Init+0x254>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a86      	ldr	r2, [pc, #536]	; (80008fc <MX_GPIO_Init+0x254>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ea:	4b84      	ldr	r3, [pc, #528]	; (80008fc <MX_GPIO_Init+0x254>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	61fb      	str	r3, [r7, #28]
 80006f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
 80006fa:	4b80      	ldr	r3, [pc, #512]	; (80008fc <MX_GPIO_Init+0x254>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	4a7f      	ldr	r2, [pc, #508]	; (80008fc <MX_GPIO_Init+0x254>)
 8000700:	f043 0302 	orr.w	r3, r3, #2
 8000704:	6313      	str	r3, [r2, #48]	; 0x30
 8000706:	4b7d      	ldr	r3, [pc, #500]	; (80008fc <MX_GPIO_Init+0x254>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	f003 0302 	and.w	r3, r3, #2
 800070e:	61bb      	str	r3, [r7, #24]
 8000710:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	617b      	str	r3, [r7, #20]
 8000716:	4b79      	ldr	r3, [pc, #484]	; (80008fc <MX_GPIO_Init+0x254>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a78      	ldr	r2, [pc, #480]	; (80008fc <MX_GPIO_Init+0x254>)
 800071c:	f043 0308 	orr.w	r3, r3, #8
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4b76      	ldr	r3, [pc, #472]	; (80008fc <MX_GPIO_Init+0x254>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0308 	and.w	r3, r3, #8
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	4b72      	ldr	r3, [pc, #456]	; (80008fc <MX_GPIO_Init+0x254>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a71      	ldr	r2, [pc, #452]	; (80008fc <MX_GPIO_Init+0x254>)
 8000738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b6f      	ldr	r3, [pc, #444]	; (80008fc <MX_GPIO_Init+0x254>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	4b6b      	ldr	r3, [pc, #428]	; (80008fc <MX_GPIO_Init+0x254>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a6a      	ldr	r2, [pc, #424]	; (80008fc <MX_GPIO_Init+0x254>)
 8000754:	f043 0320 	orr.w	r3, r3, #32
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b68      	ldr	r3, [pc, #416]	; (80008fc <MX_GPIO_Init+0x254>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b64      	ldr	r3, [pc, #400]	; (80008fc <MX_GPIO_Init+0x254>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a63      	ldr	r2, [pc, #396]	; (80008fc <MX_GPIO_Init+0x254>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b61      	ldr	r3, [pc, #388]	; (80008fc <MX_GPIO_Init+0x254>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b5d      	ldr	r3, [pc, #372]	; (80008fc <MX_GPIO_Init+0x254>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a5c      	ldr	r2, [pc, #368]	; (80008fc <MX_GPIO_Init+0x254>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b5a      	ldr	r3, [pc, #360]	; (80008fc <MX_GPIO_Init+0x254>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin|Windwill_Middle_4_Pin|Windwill_Middle_1_Pin|Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2133      	movs	r1, #51	; 0x33
 80007a2:	4857      	ldr	r0, [pc, #348]	; (8000900 <MX_GPIO_Init+0x258>)
 80007a4:	f002 fd0a 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Windwill_Middle_None_Pin|Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	2130      	movs	r1, #48	; 0x30
 80007ac:	4855      	ldr	r0, [pc, #340]	; (8000904 <MX_GPIO_Init+0x25c>)
 80007ae:	f002 fd05 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007b8:	4853      	ldr	r0, [pc, #332]	; (8000908 <MX_GPIO_Init+0x260>)
 80007ba:	f002 fcff 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007c4:	4851      	ldr	r0, [pc, #324]	; (800090c <MX_GPIO_Init+0x264>)
 80007c6:	f002 fcf9 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = windwill_4_Pin|windwill_3_Pin|windwill_5_Pin;
 80007ca:	2370      	movs	r3, #112	; 0x70
 80007cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ce:	4b50      	ldr	r3, [pc, #320]	; (8000910 <MX_GPIO_Init+0x268>)
 80007d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d2:	2301      	movs	r3, #1
 80007d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007da:	4619      	mov	r1, r3
 80007dc:	484a      	ldr	r0, [pc, #296]	; (8000908 <MX_GPIO_Init+0x260>)
 80007de:	f002 fb43 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = windwill_2_Pin|windwill_1_Pin;
 80007e2:	2303      	movs	r3, #3
 80007e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e6:	4b4a      	ldr	r3, [pc, #296]	; (8000910 <MX_GPIO_Init+0x268>)
 80007e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007f2:	4619      	mov	r1, r3
 80007f4:	4845      	ldr	r0, [pc, #276]	; (800090c <MX_GPIO_Init+0x264>)
 80007f6:	f002 fb37 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Windwill_Middle_2_Pin|Windwill_Middle_4_Pin|Windwill_Middle_3_Pin;
 80007fa:	2323      	movs	r3, #35	; 0x23
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800080a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080e:	4619      	mov	r1, r3
 8000810:	483b      	ldr	r0, [pc, #236]	; (8000900 <MX_GPIO_Init+0x258>)
 8000812:	f002 fb29 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Lineup_Switch_Pin;
 8000816:	2304      	movs	r3, #4
 8000818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800081a:	4b3e      	ldr	r3, [pc, #248]	; (8000914 <MX_GPIO_Init+0x26c>)
 800081c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800081e:	2302      	movs	r3, #2
 8000820:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Lineup_Switch_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000826:	4619      	mov	r1, r3
 8000828:	483b      	ldr	r0, [pc, #236]	; (8000918 <MX_GPIO_Init+0x270>)
 800082a:	f002 fb1d 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Windwill_Middle_None_Pin|Windwill_Middle_5_Pin;
 800082e:	2330      	movs	r3, #48	; 0x30
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000842:	4619      	mov	r1, r3
 8000844:	482f      	ldr	r0, [pc, #188]	; (8000904 <MX_GPIO_Init+0x25c>)
 8000846:	f002 fb0f 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Windwill_Middle_1_Pin;
 800084a:	2310      	movs	r3, #16
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084e:	2301      	movs	r3, #1
 8000850:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000852:	2302      	movs	r3, #2
 8000854:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000856:	2300      	movs	r3, #0
 8000858:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Windwill_Middle_1_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085e:	4619      	mov	r1, r3
 8000860:	4827      	ldr	r0, [pc, #156]	; (8000900 <MX_GPIO_Init+0x258>)
 8000862:	f002 fb01 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800086a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086c:	2301      	movs	r3, #1
 800086e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087c:	4619      	mov	r1, r3
 800087e:	4822      	ldr	r0, [pc, #136]	; (8000908 <MX_GPIO_Init+0x260>)
 8000880:	f002 faf2 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000884:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088a:	2301      	movs	r3, #1
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	2300      	movs	r3, #0
 8000894:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800089a:	4619      	mov	r1, r3
 800089c:	481b      	ldr	r0, [pc, #108]	; (800090c <MX_GPIO_Init+0x264>)
 800089e:	f002 fae3 	bl	8002e68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2101      	movs	r1, #1
 80008a6:	2006      	movs	r0, #6
 80008a8:	f001 ff17 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008ac:	2006      	movs	r0, #6
 80008ae:	f001 ff30 	bl	8002712 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2101      	movs	r1, #1
 80008b6:	2007      	movs	r0, #7
 80008b8:	f001 ff0f 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80008bc:	2007      	movs	r0, #7
 80008be:	f001 ff28 	bl	8002712 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2101      	movs	r1, #1
 80008c6:	2008      	movs	r0, #8
 80008c8:	f001 ff07 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80008cc:	2008      	movs	r0, #8
 80008ce:	f001 ff20 	bl	8002712 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2101      	movs	r1, #1
 80008d6:	200a      	movs	r0, #10
 80008d8:	f001 feff 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80008dc:	200a      	movs	r0, #10
 80008de:	f001 ff18 	bl	8002712 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2101      	movs	r1, #1
 80008e6:	2017      	movs	r0, #23
 80008e8:	f001 fef7 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008ec:	2017      	movs	r0, #23
 80008ee:	f001 ff10 	bl	8002712 <HAL_NVIC_EnableIRQ>

}
 80008f2:	bf00      	nop
 80008f4:	3738      	adds	r7, #56	; 0x38
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020800 	.word	0x40020800
 8000904:	40020000 	.word	0x40020000
 8000908:	40021000 	.word	0x40021000
 800090c:	40021400 	.word	0x40021400
 8000910:	10210000 	.word	0x10210000
 8000914:	10110000 	.word	0x10110000
 8000918:	40020400 	.word	0x40020400

0800091c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000922:	f000 ff0f 	bl	8001744 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000926:	f000 f883 	bl	8000a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800092a:	f7ff febd 	bl	80006a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800092e:	f7ff fe6b 	bl	8000608 <MX_DMA_Init>
  MX_TIM1_Init();
 8000932:	f000 f9ef 	bl	8000d14 <MX_TIM1_Init>
  MX_TIM8_Init();
 8000936:	f000 faf3 	bl	8000f20 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800093a:	f000 fdf7 	bl	800152c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 800093e:	f7ff fdd5 	bl	80004ec <MX_CAN1_Init>
  MX_UART8_Init();
 8000942:	f000 fdc9 	bl	80014d8 <MX_UART8_Init>
  MX_TIM2_Init();
 8000946:	f000 fa9d 	bl	8000e84 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  LC_Pwm_Init();						// ÂÆöÊó∂Âô®PWMÈÄöÈÅìÊâìÂºÄ
 800094a:	f005 fa91 	bl	8005e70 <LC_Pwm_Init>


//  GPIO_State_Init();					// ÁªßÁîµÂô®ÂàùÂßãÂåñ


  LC_Ws2812_Init();						// RGBÁõ∏ÂÖ≥ÂàùÂßãÔø??
 800094e:	f005 fb45 	bl	8005fdc <LC_Ws2812_Init>

  ws2812_lamp_strip_Init();				// ÁÅØÊù°ÂàùÂßãÂå?
 8000952:	f005 fb4d 	bl	8005ff0 <ws2812_lamp_strip_Init>

  LC_TimInterrupt_Init();				// ÂÆöÊó∂Âô®‰∏≠Êñ≠ÂàùÂßãÂåñ
 8000956:	f005 faab 	bl	8005eb0 <LC_TimInterrupt_Init>

  ws2812_lamp_strip_Init();				// ÁÅØÊù°ÂàùÂßãÂå?
 800095a:	f005 fb49 	bl	8005ff0 <ws2812_lamp_strip_Init>

  can_user_init(&hcan1);             	// CANÁî®Êà∑ÂàùÂßãÔø??????
 800095e:	482a      	ldr	r0, [pc, #168]	; (8000a08 <main+0xec>)
 8000960:	f005 ff32 	bl	80067c8 <can_user_init>

  pid_init(&windwill_motor_PID, DELTA_PID      //1Âè∑ÁîµÔø??????
 8000964:	eddf 2a29 	vldr	s5, [pc, #164]	; 8000a0c <main+0xf0>
 8000968:	ed9f 2a29 	vldr	s4, [pc, #164]	; 8000a10 <main+0xf4>
 800096c:	eddf 1a27 	vldr	s3, [pc, #156]	; 8000a0c <main+0xf0>
 8000970:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8000a0c <main+0xf0>
 8000974:	eddf 0a25 	vldr	s1, [pc, #148]	; 8000a0c <main+0xf0>
 8000978:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800097c:	2101      	movs	r1, #1
 800097e:	4825      	ldr	r0, [pc, #148]	; (8000a14 <main+0xf8>)
 8000980:	f006 f82c 	bl	80069dc <pid_init>

  while (1)
  {
	  motor_info[0].set_voltage = pid_calc(&windwill_motor_PID
								, 500
								,motor_info[0].set_voltage );
 8000984:	4b24      	ldr	r3, [pc, #144]	; (8000a18 <main+0xfc>)
 8000986:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	  motor_info[0].set_voltage = pid_calc(&windwill_motor_PID
 800098a:	ee07 3a90 	vmov	s15, r3
 800098e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000992:	eef0 0a67 	vmov.f32	s1, s15
 8000996:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8000a1c <main+0x100>
 800099a:	481e      	ldr	r0, [pc, #120]	; (8000a14 <main+0xf8>)
 800099c:	f006 f84a 	bl	8006a34 <pid_calc>
 80009a0:	eef0 7a40 	vmov.f32	s15, s0
 80009a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009a8:	ee17 3a90 	vmov	r3, s15
 80009ac:	b21a      	sxth	r2, r3
 80009ae:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <main+0xfc>)
 80009b0:	805a      	strh	r2, [r3, #2]
	  set_motor_voltage(1 ,motor_info[0].set_voltage
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <main+0xfc>)
 80009b4:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80009b8:	2300      	movs	r3, #0
 80009ba:	9300      	str	r3, [sp, #0]
 80009bc:	2300      	movs	r3, #0
 80009be:	2200      	movs	r2, #0
 80009c0:	2001      	movs	r0, #1
 80009c2:	f005 ffb3 	bl	800692c <set_motor_voltage>
								,0
								,0
								,0);

	  if( windwill_state == 1 )	// Â¶ÇÊûúÂ∑≤ÁªèÊâìÂáª
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <main+0x104>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d107      	bne.n	80009de <main+0xc2>
	  {
		  windwill_state = 0;	// Ê∏ÖÈô§ÊâìÂáªÊ†áÂøóÔø???
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <main+0x104>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80009d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009d8:	4812      	ldr	r0, [pc, #72]	; (8000a24 <main+0x108>)
 80009da:	f002 fc08 	bl	80031ee <HAL_GPIO_TogglePin>
	  }

	  // ÊâìÂáªÂÆåÊàê
	  // ËøõË°åÂàùÂßãÂå?
	  if( windwill_strike_completed == 1 )
 80009de:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <main+0x10c>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d1ce      	bne.n	8000984 <main+0x68>
	  {
		  ws2812_Mission_Accomplished();	// ÊâìÂáªÂÆåÊàêÂìçÂ∫î
 80009e6:	f005 fec5 	bl	8006774 <ws2812_Mission_Accomplished>
		  windwill_state = 0;				// ÂàùÂßãÂåñÊâìÂáªÁä∂ÊÄ?
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <main+0x104>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]

		  ws2812_lamp_strip_Init();			// ÂàùÂßãÂåñÁÅØÊù?
 80009f0:	f005 fafe 	bl	8005ff0 <ws2812_lamp_strip_Init>
		  GPIO_State_Init();
 80009f4:	f005 f826 	bl	8005a44 <GPIO_State_Init>
		  windwill_strike_completed = 0;	// Ê∏ÖÈô§ÊâìÂáªÂÆåÊàêÊ†áÂøó‰Ω?
 80009f8:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <main+0x10c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
		  windwill_num = 1;					// Ë£ÖÁî≤ÊùøÊ†áÂè∑ÂΩí0
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <main+0x110>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
	  motor_info[0].set_voltage = pid_calc(&windwill_motor_PID
 8000a04:	e7be      	b.n	8000984 <main+0x68>
 8000a06:	bf00      	nop
 8000a08:	2000787c 	.word	0x2000787c
 8000a0c:	00000000 	.word	0x00000000
 8000a10:	44a28000 	.word	0x44a28000
 8000a14:	200078a4 	.word	0x200078a4
 8000a18:	20000018 	.word	0x20000018
 8000a1c:	43fa0000 	.word	0x43fa0000
 8000a20:	20000088 	.word	0x20000088
 8000a24:	40021400 	.word	0x40021400
 8000a28:	20000089 	.word	0x20000089
 8000a2c:	20000000 	.word	0x20000000

08000a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b094      	sub	sp, #80	; 0x50
 8000a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a36:	f107 0320 	add.w	r3, r7, #32
 8000a3a:	2230      	movs	r2, #48	; 0x30
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f006 f99e 	bl	8006d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	4b28      	ldr	r3, [pc, #160]	; (8000afc <SystemClock_Config+0xcc>)
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5c:	4a27      	ldr	r2, [pc, #156]	; (8000afc <SystemClock_Config+0xcc>)
 8000a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a62:	6413      	str	r3, [r2, #64]	; 0x40
 8000a64:	4b25      	ldr	r3, [pc, #148]	; (8000afc <SystemClock_Config+0xcc>)
 8000a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a70:	2300      	movs	r3, #0
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	4b22      	ldr	r3, [pc, #136]	; (8000b00 <SystemClock_Config+0xd0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a21      	ldr	r2, [pc, #132]	; (8000b00 <SystemClock_Config+0xd0>)
 8000a7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a7e:	6013      	str	r3, [r2, #0]
 8000a80:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <SystemClock_Config+0xd0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a96:	2302      	movs	r3, #2
 8000a98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000aa4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000aa8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aae:	2304      	movs	r3, #4
 8000ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab2:	f107 0320 	add.w	r3, r7, #32
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f002 fbcc 	bl	8003254 <HAL_RCC_OscConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ac2:	f000 f81f 	bl	8000b04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2302      	movs	r3, #2
 8000acc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ad2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ad6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000ad8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000adc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	2105      	movs	r1, #5
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fe25 	bl	8003734 <HAL_RCC_ClockConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000af0:	f000 f808 	bl	8000b04 <Error_Handler>
  }
}
 8000af4:	bf00      	nop
 8000af6:	3750      	adds	r7, #80	; 0x50
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40007000 	.word	0x40007000

08000b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
	...

08000b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	607b      	str	r3, [r7, #4]
 8000b1e:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b22:	4a0f      	ldr	r2, [pc, #60]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b28:	6453      	str	r3, [r2, #68]	; 0x44
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	603b      	str	r3, [r7, #0]
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	4a08      	ldr	r2, [pc, #32]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b44:	6413      	str	r3, [r2, #64]	; 0x40
 8000b46:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <HAL_MspInit+0x4c>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <MemManage_Handler+0x4>

08000b7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb8:	f000 fe16 	bl	80017e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	f002 fb2d 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000bd2:	2002      	movs	r0, #2
 8000bd4:	f002 fb26 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000be0:	2004      	movs	r0, #4
 8000be2:	f002 fb1f 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}

08000bea <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000bee:	2010      	movs	r0, #16
 8000bf0:	f002 fb18 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000bfc:	4802      	ldr	r0, [pc, #8]	; (8000c08 <CAN1_TX_IRQHandler+0x10>)
 8000bfe:	f001 fa68 	bl	80020d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000787c 	.word	0x2000787c

08000c0c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000c10:	4802      	ldr	r0, [pc, #8]	; (8000c1c <CAN1_RX0_IRQHandler+0x10>)
 8000c12:	f001 fa5e 	bl	80020d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	2000787c 	.word	0x2000787c

08000c20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000c24:	2020      	movs	r0, #32
 8000c26:	f002 fafd 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000c2a:	2040      	movs	r0, #64	; 0x40
 8000c2c:	f002 fafa 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c38:	4802      	ldr	r0, [pc, #8]	; (8000c44 <TIM2_IRQHandler+0x10>)
 8000c3a:	f003 f9cd 	bl	8003fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20007b4c 	.word	0x20007b4c

08000c48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c4c:	4802      	ldr	r0, [pc, #8]	; (8000c58 <USART1_IRQHandler+0x10>)
 8000c4e:	f004 f93d 	bl	8004ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20007c4c 	.word	0x20007c4c

08000c5c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000c60:	4802      	ldr	r0, [pc, #8]	; (8000c6c <DMA2_Stream1_IRQHandler+0x10>)
 8000c62:	f001 fe99 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200078ec 	.word	0x200078ec

08000c70 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8000c74:	4802      	ldr	r0, [pc, #8]	; (8000c80 <DMA2_Stream2_IRQHandler+0x10>)
 8000c76:	f001 fe8f 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20007a4c 	.word	0x20007a4c

08000c84 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8000c88:	4802      	ldr	r0, [pc, #8]	; (8000c94 <DMA2_Stream3_IRQHandler+0x10>)
 8000c8a:	f001 fe85 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	2000794c 	.word	0x2000794c

08000c98 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3);
 8000c9c:	4802      	ldr	r0, [pc, #8]	; (8000ca8 <DMA2_Stream4_IRQHandler+0x10>)
 8000c9e:	f001 fe7b 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20007b8c 	.word	0x20007b8c

08000cac <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000cb0:	4802      	ldr	r0, [pc, #8]	; (8000cbc <DMA2_Stream5_IRQHandler+0x10>)
 8000cb2:	f001 fe71 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20007bec 	.word	0x20007bec

08000cc0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8000cc4:	4802      	ldr	r0, [pc, #8]	; (8000cd0 <DMA2_Stream6_IRQHandler+0x10>)
 8000cc6:	f001 fe67 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200079ec 	.word	0x200079ec

08000cd4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch4_trig_com);
 8000cd8:	4802      	ldr	r0, [pc, #8]	; (8000ce4 <DMA2_Stream7_IRQHandler+0x10>)
 8000cda:	f001 fe5d 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20007aac 	.word	0x20007aac

08000ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <SystemInit+0x28>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf2:	4a07      	ldr	r2, [pc, #28]	; (8000d10 <SystemInit+0x28>)
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <SystemInit+0x28>)
 8000cfe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d02:	609a      	str	r2, [r3, #8]
#endif
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim8_ch3;
DMA_HandleTypeDef hdma_tim8_ch4_trig_com;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b096      	sub	sp, #88	; 0x58
 8000d18:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]
 8000d42:	615a      	str	r2, [r3, #20]
 8000d44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2220      	movs	r2, #32
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f006 f817 	bl	8006d80 <memset>

  htim1.Instance = TIM1;
 8000d52:	4b4a      	ldr	r3, [pc, #296]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d54:	4a4a      	ldr	r2, [pc, #296]	; (8000e80 <MX_TIM1_Init+0x16c>)
 8000d56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 8000d58:	4b48      	ldr	r3, [pc, #288]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d5e:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 105-1;
 8000d64:	4b45      	ldr	r3, [pc, #276]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d66:	2268      	movs	r2, #104	; 0x68
 8000d68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d6a:	4b44      	ldr	r3, [pc, #272]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d70:	4b42      	ldr	r3, [pc, #264]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d76:	4b41      	ldr	r3, [pc, #260]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d7c:	483f      	ldr	r0, [pc, #252]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d7e:	f002 fea5 	bl	8003acc <HAL_TIM_Base_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000d88:	f7ff febc 	bl	8000b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d90:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d92:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d96:	4619      	mov	r1, r3
 8000d98:	4838      	ldr	r0, [pc, #224]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000d9a:	f003 faeb 	bl	8004374 <HAL_TIM_ConfigClockSource>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000da4:	f7ff feae 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000da8:	4834      	ldr	r0, [pc, #208]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000daa:	f002 fede 	bl	8003b6a <HAL_TIM_PWM_Init>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000db4:	f7ff fea6 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db8:	2300      	movs	r3, #0
 8000dba:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dc0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	482d      	ldr	r0, [pc, #180]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000dc8:	f003 ff50 	bl	8004c6c <HAL_TIMEx_MasterConfigSynchronization>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000dd2:	f7ff fe97 	bl	8000b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dd6:	2360      	movs	r3, #96	; 0x60
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000de2:	2300      	movs	r3, #0
 8000de4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000dea:	2300      	movs	r3, #0
 8000dec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000dee:	2300      	movs	r3, #0
 8000df0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000df2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df6:	2200      	movs	r2, #0
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4820      	ldr	r0, [pc, #128]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000dfc:	f003 f9f4 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000e06:	f7ff fe7d 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0e:	2204      	movs	r2, #4
 8000e10:	4619      	mov	r1, r3
 8000e12:	481a      	ldr	r0, [pc, #104]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000e14:	f003 f9e8 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000e1e:	f7ff fe71 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e26:	2208      	movs	r2, #8
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4814      	ldr	r0, [pc, #80]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000e2c:	f003 f9dc 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000e36:	f7ff fe65 	bl	8000b04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4807      	ldr	r0, [pc, #28]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000e5e:	f003 ff81 	bl	8004d64 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8000e68:	f7ff fe4c 	bl	8000b04 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <MX_TIM1_Init+0x168>)
 8000e6e:	f000 faaf 	bl	80013d0 <HAL_TIM_MspPostInit>

}
 8000e72:	bf00      	nop
 8000e74:	3758      	adds	r7, #88	; 0x58
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20007b0c 	.word	0x20007b0c
 8000e80:	40010000 	.word	0x40010000

08000e84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e8a:	f107 0308 	add.w	r3, r7, #8
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e98:	463b      	mov	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000ea0:	4b1e      	ldr	r3, [pc, #120]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000ea2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ea6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000eaa:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000eae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500-1;
 8000eb6:	4b19      	ldr	r3, [pc, #100]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000eb8:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000ebc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ebe:	4b17      	ldr	r3, [pc, #92]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eca:	4814      	ldr	r0, [pc, #80]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000ecc:	f002 fdfe 	bl	8003acc <HAL_TIM_Base_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ed6:	f7ff fe15 	bl	8000b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ede:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ee0:	f107 0308 	add.w	r3, r7, #8
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	480d      	ldr	r0, [pc, #52]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000ee8:	f003 fa44 	bl	8004374 <HAL_TIM_ConfigClockSource>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ef2:	f7ff fe07 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000efe:	463b      	mov	r3, r7
 8000f00:	4619      	mov	r1, r3
 8000f02:	4806      	ldr	r0, [pc, #24]	; (8000f1c <MX_TIM2_Init+0x98>)
 8000f04:	f003 feb2 	bl	8004c6c <HAL_TIMEx_MasterConfigSynchronization>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f0e:	f7ff fdf9 	bl	8000b04 <Error_Handler>
  }

}
 8000f12:	bf00      	nop
 8000f14:	3718      	adds	r7, #24
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20007b4c 	.word	0x20007b4c

08000f20 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b096      	sub	sp, #88	; 0x58
 8000f24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f34:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]
 8000f4e:	615a      	str	r2, [r3, #20]
 8000f50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2220      	movs	r2, #32
 8000f56:	2100      	movs	r1, #0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f005 ff11 	bl	8006d80 <memset>

  htim8.Instance = TIM8;
 8000f5e:	4b4a      	ldr	r3, [pc, #296]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f60:	4a4a      	ldr	r2, [pc, #296]	; (800108c <MX_TIM8_Init+0x16c>)
 8000f62:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1-1;
 8000f64:	4b48      	ldr	r3, [pc, #288]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6a:	4b47      	ldr	r3, [pc, #284]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 105-1;
 8000f70:	4b45      	ldr	r3, [pc, #276]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f72:	2268      	movs	r2, #104	; 0x68
 8000f74:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f76:	4b44      	ldr	r3, [pc, #272]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f7c:	4b42      	ldr	r3, [pc, #264]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f82:	4b41      	ldr	r3, [pc, #260]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000f88:	483f      	ldr	r0, [pc, #252]	; (8001088 <MX_TIM8_Init+0x168>)
 8000f8a:	f002 fd9f 	bl	8003acc <HAL_TIM_Base_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8000f94:	f7ff fdb6 	bl	8000b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000f9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4838      	ldr	r0, [pc, #224]	; (8001088 <MX_TIM8_Init+0x168>)
 8000fa6:	f003 f9e5 	bl	8004374 <HAL_TIM_ConfigClockSource>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8000fb0:	f7ff fda8 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000fb4:	4834      	ldr	r0, [pc, #208]	; (8001088 <MX_TIM8_Init+0x168>)
 8000fb6:	f002 fdd8 	bl	8003b6a <HAL_TIM_PWM_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8000fc0:	f7ff fda0 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000fcc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	482d      	ldr	r0, [pc, #180]	; (8001088 <MX_TIM8_Init+0x168>)
 8000fd4:	f003 fe4a 	bl	8004c6c <HAL_TIMEx_MasterConfigSynchronization>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8000fde:	f7ff fd91 	bl	8000b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fe2:	2360      	movs	r3, #96	; 0x60
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fea:	2300      	movs	r3, #0
 8000fec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ffe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001002:	2204      	movs	r2, #4
 8001004:	4619      	mov	r1, r3
 8001006:	4820      	ldr	r0, [pc, #128]	; (8001088 <MX_TIM8_Init+0x168>)
 8001008:	f003 f8ee 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001012:	f7ff fd77 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001016:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800101a:	2208      	movs	r2, #8
 800101c:	4619      	mov	r1, r3
 800101e:	481a      	ldr	r0, [pc, #104]	; (8001088 <MX_TIM8_Init+0x168>)
 8001020:	f003 f8e2 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800102a:	f7ff fd6b 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800102e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001032:	220c      	movs	r2, #12
 8001034:	4619      	mov	r1, r3
 8001036:	4814      	ldr	r0, [pc, #80]	; (8001088 <MX_TIM8_Init+0x168>)
 8001038:	f003 f8d6 	bl	80041e8 <HAL_TIM_PWM_ConfigChannel>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001042:	f7ff fd5f 	bl	8000b04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800105a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800105e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	4807      	ldr	r0, [pc, #28]	; (8001088 <MX_TIM8_Init+0x168>)
 800106a:	f003 fe7b 	bl	8004d64 <HAL_TIMEx_ConfigBreakDeadTime>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 8001074:	f7ff fd46 	bl	8000b04 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8001078:	4803      	ldr	r0, [pc, #12]	; (8001088 <MX_TIM8_Init+0x168>)
 800107a:	f000 f9a9 	bl	80013d0 <HAL_TIM_MspPostInit>

}
 800107e:	bf00      	nop
 8001080:	3758      	adds	r7, #88	; 0x58
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200079ac 	.word	0x200079ac
 800108c:	40010400 	.word	0x40010400

08001090 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a60      	ldr	r2, [pc, #384]	; (8001220 <HAL_TIM_Base_MspInit+0x190>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	f040 80a2 	bne.w	80011e8 <HAL_TIM_Base_MspInit+0x158>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	4b5e      	ldr	r3, [pc, #376]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 80010aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ac:	4a5d      	ldr	r2, [pc, #372]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	6453      	str	r3, [r2, #68]	; 0x44
 80010b4:	4b5b      	ldr	r3, [pc, #364]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 80010b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 80010c0:	4b59      	ldr	r3, [pc, #356]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010c2:	4a5a      	ldr	r2, [pc, #360]	; (800122c <HAL_TIM_Base_MspInit+0x19c>)
 80010c4:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80010c6:	4b58      	ldr	r3, [pc, #352]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010c8:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80010cc:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010ce:	4b56      	ldr	r3, [pc, #344]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010d0:	2240      	movs	r2, #64	; 0x40
 80010d2:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d4:	4b54      	ldr	r3, [pc, #336]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80010da:	4b53      	ldr	r3, [pc, #332]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e0:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e2:	4b51      	ldr	r3, [pc, #324]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010e8:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010ea:	4b4f      	ldr	r3, [pc, #316]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f0:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 80010f2:	4b4d      	ldr	r3, [pc, #308]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010f8:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80010fa:	4b4b      	ldr	r3, [pc, #300]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001100:	4b49      	ldr	r3, [pc, #292]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 8001102:	2200      	movs	r2, #0
 8001104:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001106:	4848      	ldr	r0, [pc, #288]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 8001108:	f001 fb1e 	bl	8002748 <HAL_DMA_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8001112:	f7ff fcf7 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a43      	ldr	r2, [pc, #268]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 800111a:	625a      	str	r2, [r3, #36]	; 0x24
 800111c:	4a42      	ldr	r2, [pc, #264]	; (8001228 <HAL_TIM_Base_MspInit+0x198>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 8001122:	4b43      	ldr	r3, [pc, #268]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001124:	4a43      	ldr	r2, [pc, #268]	; (8001234 <HAL_TIM_Base_MspInit+0x1a4>)
 8001126:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
 8001128:	4b41      	ldr	r3, [pc, #260]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800112a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800112e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001130:	4b3f      	ldr	r3, [pc, #252]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001132:	2240      	movs	r2, #64	; 0x40
 8001134:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001136:	4b3e      	ldr	r3, [pc, #248]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800113c:	4b3c      	ldr	r3, [pc, #240]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800113e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001142:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001144:	4b3a      	ldr	r3, [pc, #232]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001146:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800114a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800114c:	4b38      	ldr	r3, [pc, #224]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800114e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001152:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8001154:	4b36      	ldr	r3, [pc, #216]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800115a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800115c:	4b34      	ldr	r3, [pc, #208]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800115e:	2200      	movs	r2, #0
 8001160:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001162:	4b33      	ldr	r3, [pc, #204]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001164:	2200      	movs	r2, #0
 8001166:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8001168:	4831      	ldr	r0, [pc, #196]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800116a:	f001 faed 	bl	8002748 <HAL_DMA_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <HAL_TIM_Base_MspInit+0xe8>
    {
      Error_Handler();
 8001174:	f7ff fcc6 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a2d      	ldr	r2, [pc, #180]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 800117c:	629a      	str	r2, [r3, #40]	; 0x28
 800117e:	4a2c      	ldr	r2, [pc, #176]	; (8001230 <HAL_TIM_Base_MspInit+0x1a0>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 8001184:	4b2c      	ldr	r3, [pc, #176]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 8001186:	4a2d      	ldr	r2, [pc, #180]	; (800123c <HAL_TIM_Base_MspInit+0x1ac>)
 8001188:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 800118a:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 800118c:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001190:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 8001194:	2240      	movs	r2, #64	; 0x40
 8001196:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800119e:	4b26      	ldr	r3, [pc, #152]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011a4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011a6:	4b24      	ldr	r3, [pc, #144]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011ac:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ae:	4b22      	ldr	r3, [pc, #136]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011b4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 80011b6:	4b20      	ldr	r3, [pc, #128]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011bc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 80011ca:	481b      	ldr	r0, [pc, #108]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011cc:	f001 fabc 	bl	8002748 <HAL_DMA_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_TIM_Base_MspInit+0x14a>
    {
      Error_Handler();
 80011d6:	f7ff fc95 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a16      	ldr	r2, [pc, #88]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011de:	62da      	str	r2, [r3, #44]	; 0x2c
 80011e0:	4a15      	ldr	r2, [pc, #84]	; (8001238 <HAL_TIM_Base_MspInit+0x1a8>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80011e6:	e0de      	b.n	80013a6 <HAL_TIM_Base_MspInit+0x316>
  else if(tim_baseHandle->Instance==TIM2)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011f0:	d126      	bne.n	8001240 <HAL_TIM_Base_MspInit+0x1b0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fa:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6413      	str	r3, [r2, #64]	; 0x40
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <HAL_TIM_Base_MspInit+0x194>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2102      	movs	r1, #2
 8001212:	201c      	movs	r0, #28
 8001214:	f001 fa61 	bl	80026da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001218:	201c      	movs	r0, #28
 800121a:	f001 fa7a 	bl	8002712 <HAL_NVIC_EnableIRQ>
}
 800121e:	e0c2      	b.n	80013a6 <HAL_TIM_Base_MspInit+0x316>
 8001220:	40010000 	.word	0x40010000
 8001224:	40023800 	.word	0x40023800
 8001228:	200078ec 	.word	0x200078ec
 800122c:	40026428 	.word	0x40026428
 8001230:	20007a4c 	.word	0x20007a4c
 8001234:	40026440 	.word	0x40026440
 8001238:	200079ec 	.word	0x200079ec
 800123c:	400264a0 	.word	0x400264a0
  else if(tim_baseHandle->Instance==TIM8)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a5a      	ldr	r2, [pc, #360]	; (80013b0 <HAL_TIM_Base_MspInit+0x320>)
 8001246:	4293      	cmp	r3, r2
 8001248:	f040 80ad 	bne.w	80013a6 <HAL_TIM_Base_MspInit+0x316>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	4b58      	ldr	r3, [pc, #352]	; (80013b4 <HAL_TIM_Base_MspInit+0x324>)
 8001252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001254:	4a57      	ldr	r2, [pc, #348]	; (80013b4 <HAL_TIM_Base_MspInit+0x324>)
 8001256:	f043 0302 	orr.w	r3, r3, #2
 800125a:	6453      	str	r3, [r2, #68]	; 0x44
 800125c:	4b55      	ldr	r3, [pc, #340]	; (80013b4 <HAL_TIM_Base_MspInit+0x324>)
 800125e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch2.Instance = DMA2_Stream3;
 8001268:	4b53      	ldr	r3, [pc, #332]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 800126a:	4a54      	ldr	r2, [pc, #336]	; (80013bc <HAL_TIM_Base_MspInit+0x32c>)
 800126c:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Channel = DMA_CHANNEL_7;
 800126e:	4b52      	ldr	r3, [pc, #328]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 8001270:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001274:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001276:	4b50      	ldr	r3, [pc, #320]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 8001278:	2240      	movs	r2, #64	; 0x40
 800127a:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800127c:	4b4e      	ldr	r3, [pc, #312]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001282:	4b4d      	ldr	r3, [pc, #308]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 8001284:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001288:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800128a:	4b4b      	ldr	r3, [pc, #300]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 800128c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001290:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001292:	4b49      	ldr	r3, [pc, #292]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 8001294:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001298:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 800129a:	4b47      	ldr	r3, [pc, #284]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 800129c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a0:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80012a2:	4b45      	ldr	r3, [pc, #276]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012a8:	4b43      	ldr	r3, [pc, #268]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 80012ae:	4842      	ldr	r0, [pc, #264]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 80012b0:	f001 fa4a 	bl	8002748 <HAL_DMA_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <HAL_TIM_Base_MspInit+0x22e>
      Error_Handler();
 80012ba:	f7ff fc23 	bl	8000b04 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a3d      	ldr	r2, [pc, #244]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 80012c2:	629a      	str	r2, [r3, #40]	; 0x28
 80012c4:	4a3c      	ldr	r2, [pc, #240]	; (80013b8 <HAL_TIM_Base_MspInit+0x328>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch3.Instance = DMA2_Stream4;
 80012ca:	4b3d      	ldr	r3, [pc, #244]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012cc:	4a3d      	ldr	r2, [pc, #244]	; (80013c4 <HAL_TIM_Base_MspInit+0x334>)
 80012ce:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 80012d0:	4b3b      	ldr	r3, [pc, #236]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012d2:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80012d6:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d8:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012da:	2240      	movs	r2, #64	; 0x40
 80012dc:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80012de:	4b38      	ldr	r3, [pc, #224]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012ea:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012ec:	4b34      	ldr	r3, [pc, #208]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012f2:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012f4:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012fa:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3.Init.Mode = DMA_CIRCULAR;
 80012fc:	4b30      	ldr	r3, [pc, #192]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 80012fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001302:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8001304:	4b2e      	ldr	r3, [pc, #184]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 800130c:	2200      	movs	r2, #0
 800130e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 8001310:	482b      	ldr	r0, [pc, #172]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 8001312:	f001 fa19 	bl	8002748 <HAL_DMA_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <HAL_TIM_Base_MspInit+0x290>
      Error_Handler();
 800131c:	f7ff fbf2 	bl	8000b04 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a27      	ldr	r2, [pc, #156]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 8001324:	62da      	str	r2, [r3, #44]	; 0x2c
 8001326:	4a26      	ldr	r2, [pc, #152]	; (80013c0 <HAL_TIM_Base_MspInit+0x330>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch4_trig_com.Instance = DMA2_Stream7;
 800132c:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 800132e:	4a27      	ldr	r2, [pc, #156]	; (80013cc <HAL_TIM_Base_MspInit+0x33c>)
 8001330:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 8001332:	4b25      	ldr	r3, [pc, #148]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001334:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001338:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800133a:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 800133c:	2240      	movs	r2, #64	; 0x40
 800133e:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8001340:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001342:	2200      	movs	r2, #0
 8001344:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001348:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800134c:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001350:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001354:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001358:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800135c:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 800135e:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001360:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001364:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 8001366:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800136c:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 800136e:	2200      	movs	r2, #0
 8001370:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 8001372:	4815      	ldr	r0, [pc, #84]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001374:	f001 f9e8 	bl	8002748 <HAL_DMA_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_TIM_Base_MspInit+0x2f2>
      Error_Handler();
 800137e:	f7ff fbc1 	bl	8000b04 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a10      	ldr	r2, [pc, #64]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001386:	631a      	str	r2, [r3, #48]	; 0x30
 8001388:	4a0f      	ldr	r2, [pc, #60]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a0d      	ldr	r2, [pc, #52]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001392:	639a      	str	r2, [r3, #56]	; 0x38
 8001394:	4a0c      	ldr	r2, [pc, #48]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a0a      	ldr	r2, [pc, #40]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 800139e:	635a      	str	r2, [r3, #52]	; 0x34
 80013a0:	4a09      	ldr	r2, [pc, #36]	; (80013c8 <HAL_TIM_Base_MspInit+0x338>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40010400 	.word	0x40010400
 80013b4:	40023800 	.word	0x40023800
 80013b8:	2000794c 	.word	0x2000794c
 80013bc:	40026458 	.word	0x40026458
 80013c0:	20007b8c 	.word	0x20007b8c
 80013c4:	40026470 	.word	0x40026470
 80013c8:	20007aac 	.word	0x20007aac
 80013cc:	400264b8 	.word	0x400264b8

080013d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	; 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a34      	ldr	r2, [pc, #208]	; (80014c0 <HAL_TIM_MspPostInit+0xf0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d13e      	bne.n	8001470 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	4b33      	ldr	r3, [pc, #204]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a32      	ldr	r2, [pc, #200]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b30      	ldr	r3, [pc, #192]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	4b2c      	ldr	r3, [pc, #176]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a2b      	ldr	r2, [pc, #172]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001418:	f043 0310 	orr.w	r3, r3, #16
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b29      	ldr	r3, [pc, #164]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA8     ------> TIM1_CH1
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = windwill_output_2_Pin|windwill_output_1_Pin;
 800142a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2302      	movs	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800143c:	2301      	movs	r3, #1
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	4820      	ldr	r0, [pc, #128]	; (80014c8 <HAL_TIM_MspPostInit+0xf8>)
 8001448:	f001 fd0e 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = windwill_output_3_Pin;
 800144c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800145e:	2301      	movs	r3, #1
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(windwill_output_3_GPIO_Port, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4818      	ldr	r0, [pc, #96]	; (80014cc <HAL_TIM_MspPostInit+0xfc>)
 800146a:	f001 fcfd 	bl	8002e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800146e:	e022      	b.n	80014b6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM8)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a16      	ldr	r2, [pc, #88]	; (80014d0 <HAL_TIM_MspPostInit+0x100>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d11d      	bne.n	80014b6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a10      	ldr	r2, [pc, #64]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 8001484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_TIM_MspPostInit+0xf4>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = windwill_output_5_Pin|windwill_output_4_Pin|GPIO_PIN_2;
 8001496:	23c4      	movs	r3, #196	; 0xc4
 8001498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	2302      	movs	r3, #2
 800149c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80014a6:	2303      	movs	r3, #3
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4619      	mov	r1, r3
 80014b0:	4808      	ldr	r0, [pc, #32]	; (80014d4 <HAL_TIM_MspPostInit+0x104>)
 80014b2:	f001 fcd9 	bl	8002e68 <HAL_GPIO_Init>
}
 80014b6:	bf00      	nop
 80014b8:	3728      	adds	r7, #40	; 0x28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40010000 	.word	0x40010000
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40020000 	.word	0x40020000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010400 	.word	0x40010400
 80014d4:	40022000 	.word	0x40022000

080014d8 <MX_UART8_Init>:
UART_HandleTypeDef huart1;
DMA_HandleTypeDef hdma_usart1_rx;

/* UART8 init function */
void MX_UART8_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_UART8_Init+0x4c>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <MX_UART8_Init+0x50>)
 80014e0:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <MX_UART8_Init+0x4c>)
 80014e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e8:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_UART8_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_UART8_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_UART8_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_UART8_Init+0x4c>)
 80014fe:	220c      	movs	r2, #12
 8001500:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_UART8_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_UART8_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_UART8_Init+0x4c>)
 8001510:	f003 fc8e 	bl	8004e30 <HAL_UART_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800151a:	f7ff faf3 	bl	8000b04 <Error_Handler>
  }

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20007c8c 	.word	0x20007c8c
 8001528:	40007c00 	.word	0x40007c00

0800152c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001532:	4a11      	ldr	r2, [pc, #68]	; (8001578 <MX_USART1_UART_Init+0x4c>)
 8001534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001538:	4a10      	ldr	r2, [pc, #64]	; (800157c <MX_USART1_UART_Init+0x50>)
 800153a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800153c:	4b0d      	ldr	r3, [pc, #52]	; (8001574 <MX_USART1_UART_Init+0x48>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_USART1_UART_Init+0x48>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001550:	220c      	movs	r2, #12
 8001552:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_USART1_UART_Init+0x48>)
 800155c:	2200      	movs	r2, #0
 800155e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_USART1_UART_Init+0x48>)
 8001562:	f003 fc65 	bl	8004e30 <HAL_UART_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 800156c:	f7ff faca 	bl	8000b04 <Error_Handler>
  }

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20007c4c 	.word	0x20007c4c
 8001578:	40011000 	.word	0x40011000
 800157c:	000186a0 	.word	0x000186a0

08001580 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08c      	sub	sp, #48	; 0x30
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a4d      	ldr	r2, [pc, #308]	; (80016d4 <HAL_UART_MspInit+0x154>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d12c      	bne.n	80015fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	4b4c      	ldr	r3, [pc, #304]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	4a4b      	ldr	r2, [pc, #300]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80015b0:	6413      	str	r3, [r2, #64]	; 0x40
 80015b2:	4b49      	ldr	r3, [pc, #292]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]
 80015c2:	4b45      	ldr	r3, [pc, #276]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a44      	ldr	r2, [pc, #272]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015c8:	f043 0310 	orr.w	r3, r3, #16
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b42      	ldr	r3, [pc, #264]	; (80016d8 <HAL_UART_MspInit+0x158>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	617b      	str	r3, [r7, #20]
 80015d8:	697b      	ldr	r3, [r7, #20]
    /**UART8 GPIO Configuration
    PE1     ------> UART8_TX
    PE0     ------> UART8_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80015da:	2303      	movs	r3, #3
 80015dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015de:	2302      	movs	r3, #2
 80015e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e6:	2303      	movs	r3, #3
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80015ea:	2308      	movs	r3, #8
 80015ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4619      	mov	r1, r3
 80015f4:	4839      	ldr	r0, [pc, #228]	; (80016dc <HAL_UART_MspInit+0x15c>)
 80015f6:	f001 fc37 	bl	8002e68 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015fa:	e066      	b.n	80016ca <HAL_UART_MspInit+0x14a>
  else if(uartHandle->Instance==USART1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a37      	ldr	r2, [pc, #220]	; (80016e0 <HAL_UART_MspInit+0x160>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d161      	bne.n	80016ca <HAL_UART_MspInit+0x14a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b33      	ldr	r3, [pc, #204]	; (80016d8 <HAL_UART_MspInit+0x158>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	4a32      	ldr	r2, [pc, #200]	; (80016d8 <HAL_UART_MspInit+0x158>)
 8001610:	f043 0310 	orr.w	r3, r3, #16
 8001614:	6453      	str	r3, [r2, #68]	; 0x44
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <HAL_UART_MspInit+0x158>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f003 0310 	and.w	r3, r3, #16
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b2c      	ldr	r3, [pc, #176]	; (80016d8 <HAL_UART_MspInit+0x158>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a2b      	ldr	r2, [pc, #172]	; (80016d8 <HAL_UART_MspInit+0x158>)
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b29      	ldr	r3, [pc, #164]	; (80016d8 <HAL_UART_MspInit+0x158>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800163e:	23c0      	movs	r3, #192	; 0xc0
 8001640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800164e:	2307      	movs	r3, #7
 8001650:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	4619      	mov	r1, r3
 8001658:	4822      	ldr	r0, [pc, #136]	; (80016e4 <HAL_UART_MspInit+0x164>)
 800165a:	f001 fc05 	bl	8002e68 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream5;
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001660:	4a22      	ldr	r2, [pc, #136]	; (80016ec <HAL_UART_MspInit+0x16c>)
 8001662:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001666:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800166a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <HAL_UART_MspInit+0x168>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001672:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001678:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <HAL_UART_MspInit+0x168>)
 800167a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800167e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001686:	4b18      	ldr	r3, [pc, #96]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_UART_MspInit+0x168>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <HAL_UART_MspInit+0x168>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_UART_MspInit+0x168>)
 800169a:	2200      	movs	r2, #0
 800169c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800169e:	4812      	ldr	r0, [pc, #72]	; (80016e8 <HAL_UART_MspInit+0x168>)
 80016a0:	f001 f852 	bl	8002748 <HAL_DMA_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_UART_MspInit+0x12e>
      Error_Handler();
 80016aa:	f7ff fa2b 	bl	8000b04 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a0d      	ldr	r2, [pc, #52]	; (80016e8 <HAL_UART_MspInit+0x168>)
 80016b2:	635a      	str	r2, [r3, #52]	; 0x34
 80016b4:	4a0c      	ldr	r2, [pc, #48]	; (80016e8 <HAL_UART_MspInit+0x168>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2025      	movs	r0, #37	; 0x25
 80016c0:	f001 f80b 	bl	80026da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016c4:	2025      	movs	r0, #37	; 0x25
 80016c6:	f001 f824 	bl	8002712 <HAL_NVIC_EnableIRQ>
}
 80016ca:	bf00      	nop
 80016cc:	3730      	adds	r7, #48	; 0x30
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40007c00 	.word	0x40007c00
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40011000 	.word	0x40011000
 80016e4:	40020400 	.word	0x40020400
 80016e8:	20007bec 	.word	0x20007bec
 80016ec:	40026488 	.word	0x40026488

080016f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001728 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016f6:	e003      	b.n	8001700 <LoopCopyDataInit>

080016f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016fe:	3104      	adds	r1, #4

08001700 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001700:	480b      	ldr	r0, [pc, #44]	; (8001730 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001704:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001706:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001708:	d3f6      	bcc.n	80016f8 <CopyDataInit>
  ldr  r2, =_sbss
 800170a:	4a0b      	ldr	r2, [pc, #44]	; (8001738 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800170c:	e002      	b.n	8001714 <LoopFillZerobss>

0800170e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800170e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001710:	f842 3b04 	str.w	r3, [r2], #4

08001714 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001716:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001718:	d3f9      	bcc.n	800170e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800171a:	f7ff fae5 	bl	8000ce8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800171e:	f005 fb0b 	bl	8006d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001722:	f7ff f8fb 	bl	800091c <main>
  bx  lr    
 8001726:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001728:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800172c:	08006dd8 	.word	0x08006dd8
  ldr  r0, =_sdata
 8001730:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001734:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8001738:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 800173c:	20007cd4 	.word	0x20007cd4

08001740 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001740:	e7fe      	b.n	8001740 <ADC_IRQHandler>
	...

08001744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001748:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <HAL_Init+0x40>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <HAL_Init+0x40>)
 800174e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001752:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <HAL_Init+0x40>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <HAL_Init+0x40>)
 800175a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800175e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001760:	4b08      	ldr	r3, [pc, #32]	; (8001784 <HAL_Init+0x40>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a07      	ldr	r2, [pc, #28]	; (8001784 <HAL_Init+0x40>)
 8001766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800176a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800176c:	2003      	movs	r0, #3
 800176e:	f000 ffa9 	bl	80026c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001772:	2000      	movs	r0, #0
 8001774:	f000 f808 	bl	8001788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001778:	f7ff f9cc 	bl	8000b14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023c00 	.word	0x40023c00

08001788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_InitTick+0x54>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <HAL_InitTick+0x58>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800179e:	fbb3 f3f1 	udiv	r3, r3, r1
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 ffc1 	bl	800272e <HAL_SYSTICK_Config>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e00e      	b.n	80017d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b0f      	cmp	r3, #15
 80017ba:	d80a      	bhi.n	80017d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017bc:	2200      	movs	r2, #0
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	f04f 30ff 	mov.w	r0, #4294967295
 80017c4:	f000 ff89 	bl	80026da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c8:	4a06      	ldr	r2, [pc, #24]	; (80017e4 <HAL_InitTick+0x5c>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	e000      	b.n	80017d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000004 	.word	0x20000004
 80017e0:	2000000c 	.word	0x2000000c
 80017e4:	20000008 	.word	0x20000008

080017e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <HAL_IncTick+0x20>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <HAL_IncTick+0x24>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4413      	add	r3, r2
 80017f8:	4a04      	ldr	r2, [pc, #16]	; (800180c <HAL_IncTick+0x24>)
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	2000000c 	.word	0x2000000c
 800180c:	20007ccc 	.word	0x20007ccc

08001810 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  return uwTick;
 8001814:	4b03      	ldr	r3, [pc, #12]	; (8001824 <HAL_GetTick+0x14>)
 8001816:	681b      	ldr	r3, [r3, #0]
}
 8001818:	4618      	mov	r0, r3
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20007ccc 	.word	0x20007ccc

08001828 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001830:	f7ff ffee 	bl	8001810 <HAL_GetTick>
 8001834:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001840:	d005      	beq.n	800184e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_Delay+0x40>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4413      	add	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800184e:	bf00      	nop
 8001850:	f7ff ffde 	bl	8001810 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	429a      	cmp	r2, r3
 800185e:	d8f7      	bhi.n	8001850 <HAL_Delay+0x28>
  {
  }
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	2000000c 	.word	0x2000000c

0800186c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e0ed      	b.n	8001a5a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d102      	bne.n	8001890 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7fe fe64 	bl	8000558 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 0202 	bic.w	r2, r2, #2
 800189e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018a0:	f7ff ffb6 	bl	8001810 <HAL_GetTick>
 80018a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018a6:	e012      	b.n	80018ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018a8:	f7ff ffb2 	bl	8001810 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b0a      	cmp	r3, #10
 80018b4:	d90b      	bls.n	80018ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2205      	movs	r2, #5
 80018c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e0c5      	b.n	8001a5a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e5      	bne.n	80018a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 0201 	orr.w	r2, r2, #1
 80018ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018ec:	f7ff ff90 	bl	8001810 <HAL_GetTick>
 80018f0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80018f2:	e012      	b.n	800191a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018f4:	f7ff ff8c 	bl	8001810 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b0a      	cmp	r3, #10
 8001900:	d90b      	bls.n	800191a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001906:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2205      	movs	r2, #5
 8001912:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e09f      	b.n	8001a5a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0e5      	beq.n	80018f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	7e1b      	ldrb	r3, [r3, #24]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d108      	bne.n	8001942 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	e007      	b.n	8001952 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	7e5b      	ldrb	r3, [r3, #25]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d108      	bne.n	800196c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	e007      	b.n	800197c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800197a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	7e9b      	ldrb	r3, [r3, #26]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d108      	bne.n	8001996 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0220 	orr.w	r2, r2, #32
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	e007      	b.n	80019a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f022 0220 	bic.w	r2, r2, #32
 80019a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	7edb      	ldrb	r3, [r3, #27]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d108      	bne.n	80019c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0210 	bic.w	r2, r2, #16
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	e007      	b.n	80019d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 0210 	orr.w	r2, r2, #16
 80019ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7f1b      	ldrb	r3, [r3, #28]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d108      	bne.n	80019ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0208 	orr.w	r2, r2, #8
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	e007      	b.n	80019fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0208 	bic.w	r2, r2, #8
 80019f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7f5b      	ldrb	r3, [r3, #29]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d108      	bne.n	8001a14 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f042 0204 	orr.w	r2, r2, #4
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	e007      	b.n	8001a24 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 0204 	bic.w	r2, r2, #4
 8001a22:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	ea42 0103 	orr.w	r1, r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	1e5a      	subs	r2, r3, #1
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b087      	sub	sp, #28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a7a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a7c:	7cfb      	ldrb	r3, [r7, #19]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d003      	beq.n	8001a8a <HAL_CAN_ConfigFilter+0x26>
 8001a82:	7cfb      	ldrb	r3, [r7, #19]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	f040 80be 	bne.w	8001c06 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001a8a:	4b65      	ldr	r3, [pc, #404]	; (8001c20 <HAL_CAN_ConfigFilter+0x1bc>)
 8001a8c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a94:	f043 0201 	orr.w	r2, r3, #1
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001aa4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	431a      	orrs	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f003 031f 	and.w	r3, r3, #31
 8001aca:	2201      	movs	r2, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	401a      	ands	r2, r3
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	69db      	ldr	r3, [r3, #28]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d123      	bne.n	8001b34 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	401a      	ands	r2, r3
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001b0e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3248      	adds	r2, #72	; 0x48
 8001b14:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b28:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b2a:	6979      	ldr	r1, [r7, #20]
 8001b2c:	3348      	adds	r3, #72	; 0x48
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	440b      	add	r3, r1
 8001b32:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	69db      	ldr	r3, [r3, #28]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d122      	bne.n	8001b82 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	431a      	orrs	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b5c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	3248      	adds	r2, #72	; 0x48
 8001b62:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b76:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b78:	6979      	ldr	r1, [r7, #20]
 8001b7a:	3348      	adds	r3, #72	; 0x48
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	440b      	add	r3, r1
 8001b80:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d109      	bne.n	8001b9e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	401a      	ands	r2, r3
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001b9c:	e007      	b.n	8001bae <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	431a      	orrs	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d109      	bne.n	8001bca <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001bc8:	e007      	b.n	8001bda <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d107      	bne.n	8001bf2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	431a      	orrs	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001bf8:	f023 0201 	bic.w	r2, r3, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	e006      	b.n	8001c14 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
  }
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	371c      	adds	r7, #28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	40006400 	.word	0x40006400

08001c24 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d12e      	bne.n	8001c96 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c50:	f7ff fdde 	bl	8001810 <HAL_GetTick>
 8001c54:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c56:	e012      	b.n	8001c7e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c58:	f7ff fdda 	bl	8001810 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b0a      	cmp	r3, #10
 8001c64:	d90b      	bls.n	8001c7e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2205      	movs	r2, #5
 8001c76:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e012      	b.n	8001ca4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1e5      	bne.n	8001c58 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	e006      	b.n	8001ca4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
  }
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b089      	sub	sp, #36	; 0x24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cc0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cca:	7ffb      	ldrb	r3, [r7, #31]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d003      	beq.n	8001cd8 <HAL_CAN_AddTxMessage+0x2c>
 8001cd0:	7ffb      	ldrb	r3, [r7, #31]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	f040 80b8 	bne.w	8001e48 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10a      	bne.n	8001cf8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d105      	bne.n	8001cf8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 80a0 	beq.w	8001e38 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	0e1b      	lsrs	r3, r3, #24
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d907      	bls.n	8001d18 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e09e      	b.n	8001e56 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d18:	2201      	movs	r2, #1
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10d      	bne.n	8001d46 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d34:	68f9      	ldr	r1, [r7, #12]
 8001d36:	6809      	ldr	r1, [r1, #0]
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3318      	adds	r3, #24
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	440b      	add	r3, r1
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e00f      	b.n	8001d66 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d50:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d56:	68f9      	ldr	r1, [r7, #12]
 8001d58:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001d5a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	3318      	adds	r3, #24
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	440b      	add	r3, r1
 8001d64:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6819      	ldr	r1, [r3, #0]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3318      	adds	r3, #24
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	440b      	add	r3, r1
 8001d76:	3304      	adds	r3, #4
 8001d78:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	7d1b      	ldrb	r3, [r3, #20]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d111      	bne.n	8001da6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3318      	adds	r3, #24
 8001d8a:	011b      	lsls	r3, r3, #4
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3304      	adds	r3, #4
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	6811      	ldr	r1, [r2, #0]
 8001d96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	3318      	adds	r3, #24
 8001d9e:	011b      	lsls	r3, r3, #4
 8001da0:	440b      	add	r3, r1
 8001da2:	3304      	adds	r3, #4
 8001da4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	3307      	adds	r3, #7
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	061a      	lsls	r2, r3, #24
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3306      	adds	r3, #6
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	041b      	lsls	r3, r3, #16
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3305      	adds	r3, #5
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	021b      	lsls	r3, r3, #8
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	3204      	adds	r2, #4
 8001dc6:	7812      	ldrb	r2, [r2, #0]
 8001dc8:	4610      	mov	r0, r2
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	6811      	ldr	r1, [r2, #0]
 8001dce:	ea43 0200 	orr.w	r2, r3, r0
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	011b      	lsls	r3, r3, #4
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001ddc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	3303      	adds	r3, #3
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	061a      	lsls	r2, r3, #24
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3302      	adds	r3, #2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	041b      	lsls	r3, r3, #16
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3301      	adds	r3, #1
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	7812      	ldrb	r2, [r2, #0]
 8001dfe:	4610      	mov	r0, r2
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	6811      	ldr	r1, [r2, #0]
 8001e04:	ea43 0200 	orr.w	r2, r3, r0
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	440b      	add	r3, r1
 8001e0e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001e12:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	3318      	adds	r3, #24
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	4413      	add	r3, r2
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	6811      	ldr	r1, [r2, #0]
 8001e26:	f043 0201 	orr.w	r2, r3, #1
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	3318      	adds	r3, #24
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	440b      	add	r3, r1
 8001e32:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	e00e      	b.n	8001e56 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e006      	b.n	8001e56 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
  }
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	; 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e62:	b480      	push	{r7}
 8001e64:	b087      	sub	sp, #28
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e76:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e78:	7dfb      	ldrb	r3, [r7, #23]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d003      	beq.n	8001e86 <HAL_CAN_GetRxMessage+0x24>
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	f040 80f3 	bne.w	800206c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10e      	bne.n	8001eaa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d116      	bne.n	8001ec8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e0e7      	b.n	800207a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d107      	bne.n	8001ec8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e0d8      	b.n	800207a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	331b      	adds	r3, #27
 8001ed0:	011b      	lsls	r3, r3, #4
 8001ed2:	4413      	add	r3, r2
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0204 	and.w	r2, r3, #4
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10c      	bne.n	8001f00 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	331b      	adds	r3, #27
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	4413      	add	r3, r2
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	0d5b      	lsrs	r3, r3, #21
 8001ef6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	331b      	adds	r3, #27
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	4413      	add	r3, r2
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	08db      	lsrs	r3, r3, #3
 8001f10:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	331b      	adds	r3, #27
 8001f20:	011b      	lsls	r3, r3, #4
 8001f22:	4413      	add	r3, r2
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0202 	and.w	r2, r3, #2
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	331b      	adds	r3, #27
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	4413      	add	r3, r2
 8001f3a:	3304      	adds	r3, #4
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 020f 	and.w	r2, r3, #15
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	331b      	adds	r3, #27
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	4413      	add	r3, r2
 8001f52:	3304      	adds	r3, #4
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	0a1b      	lsrs	r3, r3, #8
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	331b      	adds	r3, #27
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	4413      	add	r3, r2
 8001f6a:	3304      	adds	r3, #4
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	0c1b      	lsrs	r3, r3, #16
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	4413      	add	r3, r2
 8001f96:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0a1a      	lsrs	r2, r3, #8
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	011b      	lsls	r3, r3, #4
 8001fae:	4413      	add	r3, r2
 8001fb0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	0c1a      	lsrs	r2, r3, #16
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	3302      	adds	r3, #2
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	4413      	add	r3, r2
 8001fca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	0e1a      	lsrs	r2, r3, #24
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	3303      	adds	r3, #3
 8001fd6:	b2d2      	uxtb	r2, r2
 8001fd8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	011b      	lsls	r3, r3, #4
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	3304      	adds	r3, #4
 8001fee:	b2d2      	uxtb	r2, r2
 8001ff0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	0a1a      	lsrs	r2, r3, #8
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	3305      	adds	r3, #5
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	4413      	add	r3, r2
 8002016:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	0c1a      	lsrs	r2, r3, #16
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	3306      	adds	r3, #6
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	4413      	add	r3, r2
 8002030:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	0e1a      	lsrs	r2, r3, #24
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	3307      	adds	r3, #7
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d108      	bne.n	8002058 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68da      	ldr	r2, [r3, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 0220 	orr.w	r2, r2, #32
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	e007      	b.n	8002068 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	691a      	ldr	r2, [r3, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0220 	orr.w	r2, r2, #32
 8002066:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	e006      	b.n	800207a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
  }
}
 800207a:	4618      	mov	r0, r3
 800207c:	371c      	adds	r7, #28
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002086:	b480      	push	{r7}
 8002088:	b085      	sub	sp, #20
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002096:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d002      	beq.n	80020a4 <HAL_CAN_ActivateNotification+0x1e>
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d109      	bne.n	80020b8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6959      	ldr	r1, [r3, #20]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e006      	b.n	80020c6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
  }
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3714      	adds	r7, #20
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b08a      	sub	sp, #40	; 0x28
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80020da:	2300      	movs	r3, #0
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	695b      	ldr	r3, [r3, #20]
 80020e4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b00      	cmp	r3, #0
 8002116:	d07c      	beq.n	8002212 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d023      	beq.n	800216a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2201      	movs	r2, #1
 8002128:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f97d 	bl	8002434 <HAL_CAN_TxMailbox0CompleteCallback>
 800213a:	e016      	b.n	800216a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	2b00      	cmp	r3, #0
 8002144:	d004      	beq.n	8002150 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002148:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
 800214e:	e00c      	b.n	800216a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	2b00      	cmp	r3, #0
 8002158:	d004      	beq.n	8002164 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
 8002162:	e002      	b.n	800216a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f983 	bl	8002470 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002170:	2b00      	cmp	r3, #0
 8002172:	d024      	beq.n	80021be <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f44f 7280 	mov.w	r2, #256	; 0x100
 800217c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f95d 	bl	8002448 <HAL_CAN_TxMailbox1CompleteCallback>
 800218e:	e016      	b.n	80021be <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002196:	2b00      	cmp	r3, #0
 8002198:	d004      	beq.n	80021a4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
 80021a2:	e00c      	b.n	80021be <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d004      	beq.n	80021b8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80021ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
 80021b6:	e002      	b.n	80021be <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f963 	bl	8002484 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d024      	beq.n	8002212 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80021d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f93d 	bl	800245c <HAL_CAN_TxMailbox2CompleteCallback>
 80021e2:	e016      	b.n	8002212 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d004      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
 80021f6:	e00c      	b.n	8002212 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d004      	beq.n	800220c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
 800220a:	e002      	b.n	8002212 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f943 	bl	8002498 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002212:	6a3b      	ldr	r3, [r7, #32]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00c      	beq.n	8002236 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f003 0310 	and.w	r3, r3, #16
 8002222:	2b00      	cmp	r3, #0
 8002224:	d007      	beq.n	8002236 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002228:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800222c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2210      	movs	r2, #16
 8002234:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00b      	beq.n	8002258 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d006      	beq.n	8002258 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2208      	movs	r2, #8
 8002250:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f92a 	bl	80024ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d009      	beq.n	8002276 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d002      	beq.n	8002276 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f004 fad3 	bl	800681c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002276:	6a3b      	ldr	r3, [r7, #32]
 8002278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00c      	beq.n	800229a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002290:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2210      	movs	r2, #16
 8002298:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800229a:	6a3b      	ldr	r3, [r7, #32]
 800229c:	f003 0320 	and.w	r3, r3, #32
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00b      	beq.n	80022bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2208      	movs	r2, #8
 80022b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f90c 	bl	80024d4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d009      	beq.n	80022da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d002      	beq.n	80022da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 f8f3 	bl	80024c0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80022da:	6a3b      	ldr	r3, [r7, #32]
 80022dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00b      	beq.n	80022fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2210      	movs	r2, #16
 80022f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f8f6 	bl	80024e8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00b      	beq.n	800231e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d006      	beq.n	800231e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2208      	movs	r2, #8
 8002316:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 f8ef 	bl	80024fc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d075      	beq.n	8002414 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	d06c      	beq.n	800240c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002338:	2b00      	cmp	r3, #0
 800233a:	d008      	beq.n	800234e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002354:	2b00      	cmp	r3, #0
 8002356:	d008      	beq.n	800236a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800237a:	2b00      	cmp	r3, #0
 800237c:	d003      	beq.n	8002386 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800237e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002380:	f043 0304 	orr.w	r3, r3, #4
 8002384:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800238c:	2b00      	cmp	r3, #0
 800238e:	d03d      	beq.n	800240c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002396:	2b00      	cmp	r3, #0
 8002398:	d038      	beq.n	800240c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023a0:	2b30      	cmp	r3, #48	; 0x30
 80023a2:	d017      	beq.n	80023d4 <HAL_CAN_IRQHandler+0x302>
 80023a4:	2b30      	cmp	r3, #48	; 0x30
 80023a6:	d804      	bhi.n	80023b2 <HAL_CAN_IRQHandler+0x2e0>
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d009      	beq.n	80023c0 <HAL_CAN_IRQHandler+0x2ee>
 80023ac:	2b20      	cmp	r3, #32
 80023ae:	d00c      	beq.n	80023ca <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80023b0:	e024      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80023b2:	2b50      	cmp	r3, #80	; 0x50
 80023b4:	d018      	beq.n	80023e8 <HAL_CAN_IRQHandler+0x316>
 80023b6:	2b60      	cmp	r3, #96	; 0x60
 80023b8:	d01b      	beq.n	80023f2 <HAL_CAN_IRQHandler+0x320>
 80023ba:	2b40      	cmp	r3, #64	; 0x40
 80023bc:	d00f      	beq.n	80023de <HAL_CAN_IRQHandler+0x30c>
            break;
 80023be:	e01d      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80023c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c2:	f043 0308 	orr.w	r3, r3, #8
 80023c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023c8:	e018      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	f043 0310 	orr.w	r3, r3, #16
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023d2:	e013      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	f043 0320 	orr.w	r3, r3, #32
 80023da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023dc:	e00e      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023e6:	e009      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023f0:	e004      	b.n	80023fc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023fa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699a      	ldr	r2, [r3, #24]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800240a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2204      	movs	r2, #4
 8002412:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f872 	bl	8002510 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800242c:	bf00      	nop
 800242e:	3728      	adds	r7, #40	; 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002534:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002540:	4013      	ands	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800254c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002556:	4a04      	ldr	r2, [pc, #16]	; (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	60d3      	str	r3, [r2, #12]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002570:	4b04      	ldr	r3, [pc, #16]	; (8002584 <__NVIC_GetPriorityGrouping+0x18>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	0a1b      	lsrs	r3, r3, #8
 8002576:	f003 0307 	and.w	r3, r3, #7
}
 800257a:	4618      	mov	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	2b00      	cmp	r3, #0
 8002598:	db0b      	blt.n	80025b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	f003 021f 	and.w	r2, r3, #31
 80025a0:	4907      	ldr	r1, [pc, #28]	; (80025c0 <__NVIC_EnableIRQ+0x38>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2001      	movs	r0, #1
 80025aa:	fa00 f202 	lsl.w	r2, r0, r2
 80025ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000e100 	.word	0xe000e100

080025c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	6039      	str	r1, [r7, #0]
 80025ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	db0a      	blt.n	80025ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	490c      	ldr	r1, [pc, #48]	; (8002610 <__NVIC_SetPriority+0x4c>)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	0112      	lsls	r2, r2, #4
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	440b      	add	r3, r1
 80025e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025ec:	e00a      	b.n	8002604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	4908      	ldr	r1, [pc, #32]	; (8002614 <__NVIC_SetPriority+0x50>)
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	3b04      	subs	r3, #4
 80025fc:	0112      	lsls	r2, r2, #4
 80025fe:	b2d2      	uxtb	r2, r2
 8002600:	440b      	add	r3, r1
 8002602:	761a      	strb	r2, [r3, #24]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000e100 	.word	0xe000e100
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	; 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	f1c3 0307 	rsb	r3, r3, #7
 8002632:	2b04      	cmp	r3, #4
 8002634:	bf28      	it	cs
 8002636:	2304      	movcs	r3, #4
 8002638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	3304      	adds	r3, #4
 800263e:	2b06      	cmp	r3, #6
 8002640:	d902      	bls.n	8002648 <NVIC_EncodePriority+0x30>
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3b03      	subs	r3, #3
 8002646:	e000      	b.n	800264a <NVIC_EncodePriority+0x32>
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	f04f 32ff 	mov.w	r2, #4294967295
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43da      	mvns	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	401a      	ands	r2, r3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002660:	f04f 31ff 	mov.w	r1, #4294967295
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	fa01 f303 	lsl.w	r3, r1, r3
 800266a:	43d9      	mvns	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002670:	4313      	orrs	r3, r2
         );
}
 8002672:	4618      	mov	r0, r3
 8002674:	3724      	adds	r7, #36	; 0x24
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
	...

08002680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3b01      	subs	r3, #1
 800268c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002690:	d301      	bcc.n	8002696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002692:	2301      	movs	r3, #1
 8002694:	e00f      	b.n	80026b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002696:	4a0a      	ldr	r2, [pc, #40]	; (80026c0 <SysTick_Config+0x40>)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3b01      	subs	r3, #1
 800269c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800269e:	210f      	movs	r1, #15
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295
 80026a4:	f7ff ff8e 	bl	80025c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <SysTick_Config+0x40>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ae:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <SysTick_Config+0x40>)
 80026b0:	2207      	movs	r2, #7
 80026b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	e000e010 	.word	0xe000e010

080026c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff ff29 	bl	8002524 <__NVIC_SetPriorityGrouping>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026da:	b580      	push	{r7, lr}
 80026dc:	b086      	sub	sp, #24
 80026de:	af00      	add	r7, sp, #0
 80026e0:	4603      	mov	r3, r0
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	607a      	str	r2, [r7, #4]
 80026e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ec:	f7ff ff3e 	bl	800256c <__NVIC_GetPriorityGrouping>
 80026f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	68b9      	ldr	r1, [r7, #8]
 80026f6:	6978      	ldr	r0, [r7, #20]
 80026f8:	f7ff ff8e 	bl	8002618 <NVIC_EncodePriority>
 80026fc:	4602      	mov	r2, r0
 80026fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff ff5d 	bl	80025c4 <__NVIC_SetPriority>
}
 800270a:	bf00      	nop
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ff31 	bl	8002588 <__NVIC_EnableIRQ>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff ffa2 	bl	8002680 <SysTick_Config>
 800273c:	4603      	mov	r3, r0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002754:	f7ff f85c 	bl	8001810 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e099      	b.n	8002898 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0201 	bic.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002784:	e00f      	b.n	80027a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002786:	f7ff f843 	bl	8001810 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b05      	cmp	r3, #5
 8002792:	d908      	bls.n	80027a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2220      	movs	r2, #32
 8002798:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2203      	movs	r2, #3
 800279e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e078      	b.n	8002898 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1e8      	bne.n	8002786 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	4b38      	ldr	r3, [pc, #224]	; (80028a0 <HAL_DMA_Init+0x158>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a1b      	ldr	r3, [r3, #32]
 80027f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d107      	bne.n	8002810 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002808:	4313      	orrs	r3, r2
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	4313      	orrs	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	697a      	ldr	r2, [r7, #20]
 8002816:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f023 0307 	bic.w	r3, r3, #7
 8002826:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	4313      	orrs	r3, r2
 8002830:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	2b04      	cmp	r3, #4
 8002838:	d117      	bne.n	800286a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4313      	orrs	r3, r2
 8002842:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00e      	beq.n	800286a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 fa91 	bl	8002d74 <DMA_CheckFifoParam>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d008      	beq.n	800286a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2240      	movs	r2, #64	; 0x40
 800285c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002866:	2301      	movs	r3, #1
 8002868:	e016      	b.n	8002898 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 fa48 	bl	8002d08 <DMA_CalcBaseAndBitshift>
 8002878:	4603      	mov	r3, r0
 800287a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002880:	223f      	movs	r2, #63	; 0x3f
 8002882:	409a      	lsls	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	f010803f 	.word	0xf010803f

080028a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d101      	bne.n	80028ca <HAL_DMA_Start_IT+0x26>
 80028c6:	2302      	movs	r3, #2
 80028c8:	e040      	b.n	800294c <HAL_DMA_Start_IT+0xa8>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d12f      	bne.n	800293e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2202      	movs	r2, #2
 80028e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	68b9      	ldr	r1, [r7, #8]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f9da 	bl	8002cac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028fc:	223f      	movs	r2, #63	; 0x3f
 80028fe:	409a      	lsls	r2, r3
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0216 	orr.w	r2, r2, #22
 8002912:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0208 	orr.w	r2, r2, #8
 800292a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f042 0201 	orr.w	r2, r2, #1
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	e005      	b.n	800294a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002946:	2302      	movs	r3, #2
 8002948:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800294a:	7dfb      	ldrb	r3, [r7, #23]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d004      	beq.n	8002972 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2280      	movs	r2, #128	; 0x80
 800296c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e00c      	b.n	800298c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2205      	movs	r2, #5
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0201 	bic.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029a4:	4b92      	ldr	r3, [pc, #584]	; (8002bf0 <HAL_DMA_IRQHandler+0x258>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a92      	ldr	r2, [pc, #584]	; (8002bf4 <HAL_DMA_IRQHandler+0x25c>)
 80029aa:	fba2 2303 	umull	r2, r3, r2, r3
 80029ae:	0a9b      	lsrs	r3, r3, #10
 80029b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c2:	2208      	movs	r2, #8
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d01a      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d013      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2208      	movs	r2, #8
 80029f2:	409a      	lsls	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fc:	f043 0201 	orr.w	r2, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a08:	2201      	movs	r2, #1
 8002a0a:	409a      	lsls	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d012      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00b      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a26:	2201      	movs	r2, #1
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a32:	f043 0202 	orr.w	r2, r3, #2
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3e:	2204      	movs	r2, #4
 8002a40:	409a      	lsls	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4013      	ands	r3, r2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d012      	beq.n	8002a70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00b      	beq.n	8002a70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a68:	f043 0204 	orr.w	r2, r3, #4
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a74:	2210      	movs	r2, #16
 8002a76:	409a      	lsls	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d043      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d03c      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	2210      	movs	r2, #16
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d018      	beq.n	8002ada <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d108      	bne.n	8002ac8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d024      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	4798      	blx	r3
 8002ac6:	e01f      	b.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01b      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	4798      	blx	r3
 8002ad8:	e016      	b.n	8002b08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d107      	bne.n	8002af8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0208 	bic.w	r2, r2, #8
 8002af6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4013      	ands	r3, r2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 808e 	beq.w	8002c36 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0310 	and.w	r3, r3, #16
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 8086 	beq.w	8002c36 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2e:	2220      	movs	r2, #32
 8002b30:	409a      	lsls	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b05      	cmp	r3, #5
 8002b40:	d136      	bne.n	8002bb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0216 	bic.w	r2, r2, #22
 8002b50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695a      	ldr	r2, [r3, #20]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d103      	bne.n	8002b72 <HAL_DMA_IRQHandler+0x1da>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d007      	beq.n	8002b82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0208 	bic.w	r2, r2, #8
 8002b80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b86:	223f      	movs	r2, #63	; 0x3f
 8002b88:	409a      	lsls	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d07d      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	4798      	blx	r3
        }
        return;
 8002bae:	e078      	b.n	8002ca2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d01c      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d108      	bne.n	8002bde <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d030      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
 8002bdc:	e02b      	b.n	8002c36 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d027      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	4798      	blx	r3
 8002bee:	e022      	b.n	8002c36 <HAL_DMA_IRQHandler+0x29e>
 8002bf0:	20000004 	.word	0x20000004
 8002bf4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10f      	bne.n	8002c26 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0210 	bic.w	r2, r2, #16
 8002c14:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d032      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d022      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2205      	movs	r2, #5
 8002c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0201 	bic.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	3301      	adds	r3, #1
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d307      	bcc.n	8002c7e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1f2      	bne.n	8002c62 <HAL_DMA_IRQHandler+0x2ca>
 8002c7c:	e000      	b.n	8002c80 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002c7e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	4798      	blx	r3
 8002ca0:	e000      	b.n	8002ca4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002ca2:	bf00      	nop
    }
  }
}
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop

08002cac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
 8002cb8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b40      	cmp	r3, #64	; 0x40
 8002cd8:	d108      	bne.n	8002cec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cea:	e007      	b.n	8002cfc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68ba      	ldr	r2, [r7, #8]
 8002cf2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	60da      	str	r2, [r3, #12]
}
 8002cfc:	bf00      	nop
 8002cfe:	3714      	adds	r7, #20
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	3b10      	subs	r3, #16
 8002d18:	4a14      	ldr	r2, [pc, #80]	; (8002d6c <DMA_CalcBaseAndBitshift+0x64>)
 8002d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1e:	091b      	lsrs	r3, r3, #4
 8002d20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d22:	4a13      	ldr	r2, [pc, #76]	; (8002d70 <DMA_CalcBaseAndBitshift+0x68>)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4413      	add	r3, r2
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d909      	bls.n	8002d4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d3e:	f023 0303 	bic.w	r3, r3, #3
 8002d42:	1d1a      	adds	r2, r3, #4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	659a      	str	r2, [r3, #88]	; 0x58
 8002d48:	e007      	b.n	8002d5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d52:	f023 0303 	bic.w	r3, r3, #3
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	aaaaaaab 	.word	0xaaaaaaab
 8002d70:	08006dc0 	.word	0x08006dc0

08002d74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11f      	bne.n	8002dce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b03      	cmp	r3, #3
 8002d92:	d855      	bhi.n	8002e40 <DMA_CheckFifoParam+0xcc>
 8002d94:	a201      	add	r2, pc, #4	; (adr r2, 8002d9c <DMA_CheckFifoParam+0x28>)
 8002d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9a:	bf00      	nop
 8002d9c:	08002dad 	.word	0x08002dad
 8002da0:	08002dbf 	.word	0x08002dbf
 8002da4:	08002dad 	.word	0x08002dad
 8002da8:	08002e41 	.word	0x08002e41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d045      	beq.n	8002e44 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dbc:	e042      	b.n	8002e44 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dc6:	d13f      	bne.n	8002e48 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dcc:	e03c      	b.n	8002e48 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dd6:	d121      	bne.n	8002e1c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d836      	bhi.n	8002e4c <DMA_CheckFifoParam+0xd8>
 8002dde:	a201      	add	r2, pc, #4	; (adr r2, 8002de4 <DMA_CheckFifoParam+0x70>)
 8002de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de4:	08002df5 	.word	0x08002df5
 8002de8:	08002dfb 	.word	0x08002dfb
 8002dec:	08002df5 	.word	0x08002df5
 8002df0:	08002e0d 	.word	0x08002e0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
      break;
 8002df8:	e02f      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d024      	beq.n	8002e50 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e0a:	e021      	b.n	8002e50 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e14:	d11e      	bne.n	8002e54 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e1a:	e01b      	b.n	8002e54 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d902      	bls.n	8002e28 <DMA_CheckFifoParam+0xb4>
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	d003      	beq.n	8002e2e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e26:	e018      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e2c:	e015      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00e      	beq.n	8002e58 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3e:	e00b      	b.n	8002e58 <DMA_CheckFifoParam+0xe4>
      break;
 8002e40:	bf00      	nop
 8002e42:	e00a      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e44:	bf00      	nop
 8002e46:	e008      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e48:	bf00      	nop
 8002e4a:	e006      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e4c:	bf00      	nop
 8002e4e:	e004      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e50:	bf00      	nop
 8002e52:	e002      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;   
 8002e54:	bf00      	nop
 8002e56:	e000      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e58:	bf00      	nop
    }
  } 
  
  return status; 
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	e177      	b.n	8003174 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	f040 8166 	bne.w	800316e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d00b      	beq.n	8002ec2 <HAL_GPIO_Init+0x5a>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d007      	beq.n	8002ec2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002eb6:	2b11      	cmp	r3, #17
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	2b12      	cmp	r3, #18
 8002ec0:	d130      	bne.n	8002f24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	2203      	movs	r2, #3
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef8:	2201      	movs	r2, #1
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	091b      	lsrs	r3, r3, #4
 8002f0e:	f003 0201 	and.w	r2, r3, #1
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	2203      	movs	r2, #3
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d003      	beq.n	8002f64 <HAL_GPIO_Init+0xfc>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b12      	cmp	r3, #18
 8002f62:	d123      	bne.n	8002fac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	08da      	lsrs	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3208      	adds	r2, #8
 8002f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	08da      	lsrs	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3208      	adds	r2, #8
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 0203 	and.w	r2, r3, #3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80c0 	beq.w	800316e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	4b65      	ldr	r3, [pc, #404]	; (8003188 <HAL_GPIO_Init+0x320>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a64      	ldr	r2, [pc, #400]	; (8003188 <HAL_GPIO_Init+0x320>)
 8002ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b62      	ldr	r3, [pc, #392]	; (8003188 <HAL_GPIO_Init+0x320>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800300a:	4a60      	ldr	r2, [pc, #384]	; (800318c <HAL_GPIO_Init+0x324>)
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	3302      	adds	r3, #2
 8003012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	220f      	movs	r2, #15
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a57      	ldr	r2, [pc, #348]	; (8003190 <HAL_GPIO_Init+0x328>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d037      	beq.n	80030a6 <HAL_GPIO_Init+0x23e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a56      	ldr	r2, [pc, #344]	; (8003194 <HAL_GPIO_Init+0x32c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d031      	beq.n	80030a2 <HAL_GPIO_Init+0x23a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a55      	ldr	r2, [pc, #340]	; (8003198 <HAL_GPIO_Init+0x330>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d02b      	beq.n	800309e <HAL_GPIO_Init+0x236>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a54      	ldr	r2, [pc, #336]	; (800319c <HAL_GPIO_Init+0x334>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d025      	beq.n	800309a <HAL_GPIO_Init+0x232>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a53      	ldr	r2, [pc, #332]	; (80031a0 <HAL_GPIO_Init+0x338>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <HAL_GPIO_Init+0x22e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a52      	ldr	r2, [pc, #328]	; (80031a4 <HAL_GPIO_Init+0x33c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d019      	beq.n	8003092 <HAL_GPIO_Init+0x22a>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a51      	ldr	r2, [pc, #324]	; (80031a8 <HAL_GPIO_Init+0x340>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0x226>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a50      	ldr	r2, [pc, #320]	; (80031ac <HAL_GPIO_Init+0x344>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d00d      	beq.n	800308a <HAL_GPIO_Init+0x222>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a4f      	ldr	r2, [pc, #316]	; (80031b0 <HAL_GPIO_Init+0x348>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d007      	beq.n	8003086 <HAL_GPIO_Init+0x21e>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a4e      	ldr	r2, [pc, #312]	; (80031b4 <HAL_GPIO_Init+0x34c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_GPIO_Init+0x21a>
 800307e:	2309      	movs	r3, #9
 8003080:	e012      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003082:	230a      	movs	r3, #10
 8003084:	e010      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003086:	2308      	movs	r3, #8
 8003088:	e00e      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308a:	2307      	movs	r3, #7
 800308c:	e00c      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308e:	2306      	movs	r3, #6
 8003090:	e00a      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003092:	2305      	movs	r3, #5
 8003094:	e008      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003096:	2304      	movs	r3, #4
 8003098:	e006      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309a:	2303      	movs	r3, #3
 800309c:	e004      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309e:	2302      	movs	r3, #2
 80030a0:	e002      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a6:	2300      	movs	r3, #0
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	f002 0203 	and.w	r2, r2, #3
 80030ae:	0092      	lsls	r2, r2, #2
 80030b0:	4093      	lsls	r3, r2
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030b8:	4934      	ldr	r1, [pc, #208]	; (800318c <HAL_GPIO_Init+0x324>)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	089b      	lsrs	r3, r3, #2
 80030be:	3302      	adds	r3, #2
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030c6:	4b3c      	ldr	r3, [pc, #240]	; (80031b8 <HAL_GPIO_Init+0x350>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	43db      	mvns	r3, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030ea:	4a33      	ldr	r2, [pc, #204]	; (80031b8 <HAL_GPIO_Init+0x350>)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80030f0:	4b31      	ldr	r3, [pc, #196]	; (80031b8 <HAL_GPIO_Init+0x350>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003114:	4a28      	ldr	r2, [pc, #160]	; (80031b8 <HAL_GPIO_Init+0x350>)
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800311a:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <HAL_GPIO_Init+0x350>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800313e:	4a1e      	ldr	r2, [pc, #120]	; (80031b8 <HAL_GPIO_Init+0x350>)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003144:	4b1c      	ldr	r3, [pc, #112]	; (80031b8 <HAL_GPIO_Init+0x350>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003168:	4a13      	ldr	r2, [pc, #76]	; (80031b8 <HAL_GPIO_Init+0x350>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3301      	adds	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	2b0f      	cmp	r3, #15
 8003178:	f67f ae84 	bls.w	8002e84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800317c:	bf00      	nop
 800317e:	3724      	adds	r7, #36	; 0x24
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40023800 	.word	0x40023800
 800318c:	40013800 	.word	0x40013800
 8003190:	40020000 	.word	0x40020000
 8003194:	40020400 	.word	0x40020400
 8003198:	40020800 	.word	0x40020800
 800319c:	40020c00 	.word	0x40020c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40021400 	.word	0x40021400
 80031a8:	40021800 	.word	0x40021800
 80031ac:	40021c00 	.word	0x40021c00
 80031b0:	40022000 	.word	0x40022000
 80031b4:	40022400 	.word	0x40022400
 80031b8:	40013c00 	.word	0x40013c00

080031bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	807b      	strh	r3, [r7, #2]
 80031c8:	4613      	mov	r3, r2
 80031ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031cc:	787b      	ldrb	r3, [r7, #1]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031d8:	e003      	b.n	80031e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	041a      	lsls	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	619a      	str	r2, [r3, #24]
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695a      	ldr	r2, [r3, #20]
 80031fe:	887b      	ldrh	r3, [r7, #2]
 8003200:	401a      	ands	r2, r3
 8003202:	887b      	ldrh	r3, [r7, #2]
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003208:	887b      	ldrh	r3, [r7, #2]
 800320a:	041a      	lsls	r2, r3, #16
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003210:	e002      	b.n	8003218 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003212:	887a      	ldrh	r2, [r7, #2]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	619a      	str	r2, [r3, #24]
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003230:	695a      	ldr	r2, [r3, #20]
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	4013      	ands	r3, r2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d006      	beq.n	8003248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800323a:	4a05      	ldr	r2, [pc, #20]	; (8003250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003240:	88fb      	ldrh	r3, [r7, #6]
 8003242:	4618      	mov	r0, r3
 8003244:	f002 fd2e 	bl	8005ca4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003248:	bf00      	nop
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40013c00 	.word	0x40013c00

08003254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e25b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d075      	beq.n	800335e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003272:	4ba3      	ldr	r3, [pc, #652]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b04      	cmp	r3, #4
 800327c:	d00c      	beq.n	8003298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800327e:	4ba0      	ldr	r3, [pc, #640]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003286:	2b08      	cmp	r3, #8
 8003288:	d112      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328a:	4b9d      	ldr	r3, [pc, #628]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003296:	d10b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	4b99      	ldr	r3, [pc, #612]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d05b      	beq.n	800335c <HAL_RCC_OscConfig+0x108>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d157      	bne.n	800335c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e236      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x74>
 80032ba:	4b91      	ldr	r3, [pc, #580]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a90      	ldr	r2, [pc, #576]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	e01d      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0x98>
 80032d2:	4b8b      	ldr	r3, [pc, #556]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a8a      	ldr	r2, [pc, #552]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b88      	ldr	r3, [pc, #544]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a87      	ldr	r2, [pc, #540]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e00b      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032ec:	4b84      	ldr	r3, [pc, #528]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a83      	ldr	r2, [pc, #524]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b81      	ldr	r3, [pc, #516]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a80      	ldr	r2, [pc, #512]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d013      	beq.n	8003334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fe fa80 	bl	8001810 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003314:	f7fe fa7c 	bl	8001810 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e1fb      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	4b76      	ldr	r3, [pc, #472]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0xc0>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fa6c 	bl	8001810 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800333c:	f7fe fa68 	bl	8001810 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	; 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e1e7      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	4b6c      	ldr	r3, [pc, #432]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0xe8>
 800335a:	e000      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d063      	beq.n	8003432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800336a:	4b65      	ldr	r3, [pc, #404]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003376:	4b62      	ldr	r3, [pc, #392]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800337e:	2b08      	cmp	r3, #8
 8003380:	d11c      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003382:	4b5f      	ldr	r3, [pc, #380]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d116      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338e:	4b5c      	ldr	r3, [pc, #368]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1bb      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	4b56      	ldr	r3, [pc, #344]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4952      	ldr	r1, [pc, #328]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	e03a      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c4:	4b4f      	ldr	r3, [pc, #316]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7fe fa21 	bl	8001810 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d2:	f7fe fa1d 	bl	8001810 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e19c      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	4b46      	ldr	r3, [pc, #280]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b43      	ldr	r3, [pc, #268]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4940      	ldr	r1, [pc, #256]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]
 8003404:	e015      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b3f      	ldr	r3, [pc, #252]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe fa00 	bl	8001810 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe f9fc 	bl	8001810 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e17b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	4b36      	ldr	r3, [pc, #216]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d030      	beq.n	80034a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003446:	4b30      	ldr	r3, [pc, #192]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7fe f9e0 	bl	8001810 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003454:	f7fe f9dc 	bl	8001810 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e15b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	4b26      	ldr	r3, [pc, #152]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x200>
 8003472:	e015      	b.n	80034a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347a:	f7fe f9c9 	bl	8001810 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003482:	f7fe f9c5 	bl	8001810 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e144      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f0      	bne.n	8003482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80a0 	beq.w	80035ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ae:	2300      	movs	r3, #0
 80034b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b2:	4b13      	ldr	r3, [pc, #76]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10f      	bne.n	80034de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	4a0e      	ldr	r2, [pc, #56]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034cc:	6413      	str	r3, [r2, #64]	; 0x40
 80034ce:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034da:	2301      	movs	r3, #1
 80034dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d121      	bne.n	800352e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a07      	ldr	r2, [pc, #28]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f6:	f7fe f98b 	bl	8001810 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fc:	e011      	b.n	8003522 <HAL_RCC_OscConfig+0x2ce>
 80034fe:	bf00      	nop
 8003500:	40023800 	.word	0x40023800
 8003504:	42470000 	.word	0x42470000
 8003508:	42470e80 	.word	0x42470e80
 800350c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003510:	f7fe f97e 	bl	8001810 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e0fd      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003522:	4b81      	ldr	r3, [pc, #516]	; (8003728 <HAL_RCC_OscConfig+0x4d4>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d106      	bne.n	8003544 <HAL_RCC_OscConfig+0x2f0>
 8003536:	4b7d      	ldr	r3, [pc, #500]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	4a7c      	ldr	r2, [pc, #496]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6713      	str	r3, [r2, #112]	; 0x70
 8003542:	e01c      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b05      	cmp	r3, #5
 800354a:	d10c      	bne.n	8003566 <HAL_RCC_OscConfig+0x312>
 800354c:	4b77      	ldr	r3, [pc, #476]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003550:	4a76      	ldr	r2, [pc, #472]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6713      	str	r3, [r2, #112]	; 0x70
 8003558:	4b74      	ldr	r3, [pc, #464]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355c:	4a73      	ldr	r2, [pc, #460]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6713      	str	r3, [r2, #112]	; 0x70
 8003564:	e00b      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003566:	4b71      	ldr	r3, [pc, #452]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356a:	4a70      	ldr	r2, [pc, #448]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6713      	str	r3, [r2, #112]	; 0x70
 8003572:	4b6e      	ldr	r3, [pc, #440]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003576:	4a6d      	ldr	r2, [pc, #436]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003578:	f023 0304 	bic.w	r3, r3, #4
 800357c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d015      	beq.n	80035b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003586:	f7fe f943 	bl	8001810 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	e00a      	b.n	80035a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800358e:	f7fe f93f 	bl	8001810 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	; 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e0bc      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a4:	4b61      	ldr	r3, [pc, #388]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0ee      	beq.n	800358e <HAL_RCC_OscConfig+0x33a>
 80035b0:	e014      	b.n	80035dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b2:	f7fe f92d 	bl	8001810 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7fe f929 	bl	8001810 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e0a6      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d0:	4b56      	ldr	r3, [pc, #344]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1ee      	bne.n	80035ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035dc:	7dfb      	ldrb	r3, [r7, #23]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	4b52      	ldr	r3, [pc, #328]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	4a51      	ldr	r2, [pc, #324]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8092 	beq.w	800371c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035f8:	4b4c      	ldr	r3, [pc, #304]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b08      	cmp	r3, #8
 8003602:	d05c      	beq.n	80036be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d141      	bne.n	8003690 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360c:	4b48      	ldr	r3, [pc, #288]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003612:	f7fe f8fd 	bl	8001810 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361a:	f7fe f8f9 	bl	8001810 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e078      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362c:	4b3f      	ldr	r3, [pc, #252]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f0      	bne.n	800361a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	019b      	lsls	r3, r3, #6
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	085b      	lsrs	r3, r3, #1
 8003650:	3b01      	subs	r3, #1
 8003652:	041b      	lsls	r3, r3, #16
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	061b      	lsls	r3, r3, #24
 800365c:	4933      	ldr	r1, [pc, #204]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003662:	4b33      	ldr	r3, [pc, #204]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 8003664:	2201      	movs	r2, #1
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe f8d2 	bl	8001810 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003670:	f7fe f8ce 	bl	8001810 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e04d      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003682:	4b2a      	ldr	r3, [pc, #168]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x41c>
 800368e:	e045      	b.n	800371c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003690:	4b27      	ldr	r3, [pc, #156]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003696:	f7fe f8bb 	bl	8001810 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800369e:	f7fe f8b7 	bl	8001810 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e036      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b0:	4b1e      	ldr	r3, [pc, #120]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f0      	bne.n	800369e <HAL_RCC_OscConfig+0x44a>
 80036bc:	e02e      	b.n	800371c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e029      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036ca:	4b18      	ldr	r3, [pc, #96]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d11c      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d115      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036f2:	4013      	ands	r3, r2
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d10d      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d106      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003714:	429a      	cmp	r2, r3
 8003716:	d001      	beq.n	800371c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3718      	adds	r7, #24
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40007000 	.word	0x40007000
 800372c:	40023800 	.word	0x40023800
 8003730:	42470060 	.word	0x42470060

08003734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0cc      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003748:	4b68      	ldr	r3, [pc, #416]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 030f 	and.w	r3, r3, #15
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d90c      	bls.n	8003770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003756:	4b65      	ldr	r3, [pc, #404]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b63      	ldr	r3, [pc, #396]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0b8      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d020      	beq.n	80037be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003788:	4b59      	ldr	r3, [pc, #356]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	4a58      	ldr	r2, [pc, #352]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003792:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0308 	and.w	r3, r3, #8
 800379c:	2b00      	cmp	r3, #0
 800379e:	d005      	beq.n	80037ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037a0:	4b53      	ldr	r3, [pc, #332]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	4a52      	ldr	r2, [pc, #328]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037ac:	4b50      	ldr	r3, [pc, #320]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	494d      	ldr	r1, [pc, #308]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d044      	beq.n	8003854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d107      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	4b47      	ldr	r3, [pc, #284]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d119      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e07f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d003      	beq.n	80037f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ee:	2b03      	cmp	r3, #3
 80037f0:	d107      	bne.n	8003802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f2:	4b3f      	ldr	r3, [pc, #252]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e06f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003802:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e067      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003812:	4b37      	ldr	r3, [pc, #220]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f023 0203 	bic.w	r2, r3, #3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	4934      	ldr	r1, [pc, #208]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	4313      	orrs	r3, r2
 8003822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003824:	f7fd fff4 	bl	8001810 <HAL_GetTick>
 8003828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382a:	e00a      	b.n	8003842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800382c:	f7fd fff0 	bl	8001810 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	; 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e04f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003842:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 020c 	and.w	r2, r3, #12
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	429a      	cmp	r2, r3
 8003852:	d1eb      	bne.n	800382c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b25      	ldr	r3, [pc, #148]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d20c      	bcs.n	800387c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b22      	ldr	r3, [pc, #136]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800386a:	4b20      	ldr	r3, [pc, #128]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d001      	beq.n	800387c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e032      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003888:	4b19      	ldr	r3, [pc, #100]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4916      	ldr	r1, [pc, #88]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	4313      	orrs	r3, r2
 8003898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d009      	beq.n	80038ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038a6:	4b12      	ldr	r3, [pc, #72]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	490e      	ldr	r1, [pc, #56]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038ba:	f000 f821 	bl	8003900 <HAL_RCC_GetSysClockFreq>
 80038be:	4601      	mov	r1, r0
 80038c0:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	091b      	lsrs	r3, r3, #4
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	4a0a      	ldr	r2, [pc, #40]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 80038cc:	5cd3      	ldrb	r3, [r2, r3]
 80038ce:	fa21 f303 	lsr.w	r3, r1, r3
 80038d2:	4a09      	ldr	r2, [pc, #36]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038d6:	4b09      	ldr	r3, [pc, #36]	; (80038fc <HAL_RCC_ClockConfig+0x1c8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fd ff54 	bl	8001788 <HAL_InitTick>

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40023c00 	.word	0x40023c00
 80038f0:	40023800 	.word	0x40023800
 80038f4:	08006da8 	.word	0x08006da8
 80038f8:	20000004 	.word	0x20000004
 80038fc:	20000008 	.word	0x20000008

08003900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	607b      	str	r3, [r7, #4]
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]
 800390e:	2300      	movs	r3, #0
 8003910:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003916:	4b50      	ldr	r3, [pc, #320]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	2b04      	cmp	r3, #4
 8003920:	d007      	beq.n	8003932 <HAL_RCC_GetSysClockFreq+0x32>
 8003922:	2b08      	cmp	r3, #8
 8003924:	d008      	beq.n	8003938 <HAL_RCC_GetSysClockFreq+0x38>
 8003926:	2b00      	cmp	r3, #0
 8003928:	f040 808d 	bne.w	8003a46 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800392c:	4b4b      	ldr	r3, [pc, #300]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x15c>)
 800392e:	60bb      	str	r3, [r7, #8]
       break;
 8003930:	e08c      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003932:	4b4b      	ldr	r3, [pc, #300]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x160>)
 8003934:	60bb      	str	r3, [r7, #8]
      break;
 8003936:	e089      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003938:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003940:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003942:	4b45      	ldr	r3, [pc, #276]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d023      	beq.n	8003996 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800394e:	4b42      	ldr	r3, [pc, #264]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	099b      	lsrs	r3, r3, #6
 8003954:	f04f 0400 	mov.w	r4, #0
 8003958:	f240 11ff 	movw	r1, #511	; 0x1ff
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	ea03 0501 	and.w	r5, r3, r1
 8003964:	ea04 0602 	and.w	r6, r4, r2
 8003968:	4a3d      	ldr	r2, [pc, #244]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x160>)
 800396a:	fb02 f106 	mul.w	r1, r2, r6
 800396e:	2200      	movs	r2, #0
 8003970:	fb02 f205 	mul.w	r2, r2, r5
 8003974:	440a      	add	r2, r1
 8003976:	493a      	ldr	r1, [pc, #232]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x160>)
 8003978:	fba5 0101 	umull	r0, r1, r5, r1
 800397c:	1853      	adds	r3, r2, r1
 800397e:	4619      	mov	r1, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f04f 0400 	mov.w	r4, #0
 8003986:	461a      	mov	r2, r3
 8003988:	4623      	mov	r3, r4
 800398a:	f7fc fc2f 	bl	80001ec <__aeabi_uldivmod>
 800398e:	4603      	mov	r3, r0
 8003990:	460c      	mov	r4, r1
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e049      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003996:	4b30      	ldr	r3, [pc, #192]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	099b      	lsrs	r3, r3, #6
 800399c:	f04f 0400 	mov.w	r4, #0
 80039a0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	ea03 0501 	and.w	r5, r3, r1
 80039ac:	ea04 0602 	and.w	r6, r4, r2
 80039b0:	4629      	mov	r1, r5
 80039b2:	4632      	mov	r2, r6
 80039b4:	f04f 0300 	mov.w	r3, #0
 80039b8:	f04f 0400 	mov.w	r4, #0
 80039bc:	0154      	lsls	r4, r2, #5
 80039be:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80039c2:	014b      	lsls	r3, r1, #5
 80039c4:	4619      	mov	r1, r3
 80039c6:	4622      	mov	r2, r4
 80039c8:	1b49      	subs	r1, r1, r5
 80039ca:	eb62 0206 	sbc.w	r2, r2, r6
 80039ce:	f04f 0300 	mov.w	r3, #0
 80039d2:	f04f 0400 	mov.w	r4, #0
 80039d6:	0194      	lsls	r4, r2, #6
 80039d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80039dc:	018b      	lsls	r3, r1, #6
 80039de:	1a5b      	subs	r3, r3, r1
 80039e0:	eb64 0402 	sbc.w	r4, r4, r2
 80039e4:	f04f 0100 	mov.w	r1, #0
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	00e2      	lsls	r2, r4, #3
 80039ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80039f2:	00d9      	lsls	r1, r3, #3
 80039f4:	460b      	mov	r3, r1
 80039f6:	4614      	mov	r4, r2
 80039f8:	195b      	adds	r3, r3, r5
 80039fa:	eb44 0406 	adc.w	r4, r4, r6
 80039fe:	f04f 0100 	mov.w	r1, #0
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	02a2      	lsls	r2, r4, #10
 8003a08:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003a0c:	0299      	lsls	r1, r3, #10
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4614      	mov	r4, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	4621      	mov	r1, r4
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f04f 0400 	mov.w	r4, #0
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	4623      	mov	r3, r4
 8003a20:	f7fc fbe4 	bl	80001ec <__aeabi_uldivmod>
 8003a24:	4603      	mov	r3, r0
 8003a26:	460c      	mov	r4, r1
 8003a28:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x158>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	0c1b      	lsrs	r3, r3, #16
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	3301      	adds	r3, #1
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a42:	60bb      	str	r3, [r7, #8]
      break;
 8003a44:	e002      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a46:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x15c>)
 8003a48:	60bb      	str	r3, [r7, #8]
      break;
 8003a4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a4c:	68bb      	ldr	r3, [r7, #8]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	00f42400 	.word	0x00f42400
 8003a60:	00b71b00 	.word	0x00b71b00

08003a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a68:	4b03      	ldr	r3, [pc, #12]	; (8003a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	20000004 	.word	0x20000004

08003a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a80:	f7ff fff0 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003a84:	4601      	mov	r1, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	0a9b      	lsrs	r3, r3, #10
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4a03      	ldr	r2, [pc, #12]	; (8003aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a92:	5cd3      	ldrb	r3, [r2, r3]
 8003a94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	08006db8 	.word	0x08006db8

08003aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003aa8:	f7ff ffdc 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003aac:	4601      	mov	r1, r0
 8003aae:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	0b5b      	lsrs	r3, r3, #13
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	4a03      	ldr	r2, [pc, #12]	; (8003ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aba:	5cd3      	ldrb	r3, [r2, r3]
 8003abc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	08006db8 	.word	0x08006db8

08003acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e01d      	b.n	8003b1a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d106      	bne.n	8003af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7fd facc 	bl	8001090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2202      	movs	r2, #2
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3304      	adds	r3, #4
 8003b08:	4619      	mov	r1, r3
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	f000 fd9e 	bl	800464c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b22:	b480      	push	{r7}
 8003b24:	b085      	sub	sp, #20
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68da      	ldr	r2, [r3, #12]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f042 0201 	orr.w	r2, r2, #1
 8003b38:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b06      	cmp	r3, #6
 8003b4a:	d007      	beq.n	8003b5c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0201 	orr.w	r2, r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3714      	adds	r7, #20
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr

08003b6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b082      	sub	sp, #8
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d101      	bne.n	8003b7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e01d      	b.n	8003bb8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d106      	bne.n	8003b96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f815 	bl	8003bc0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2202      	movs	r2, #2
 8003b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4610      	mov	r0, r2
 8003baa:	f000 fd4f 	bl	800464c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3708      	adds	r7, #8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2201      	movs	r2, #1
 8003be4:	6839      	ldr	r1, [r7, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f001 f81a 	bl	8004c20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a15      	ldr	r2, [pc, #84]	; (8003c48 <HAL_TIM_PWM_Start+0x74>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d004      	beq.n	8003c00 <HAL_TIM_PWM_Start+0x2c>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <HAL_TIM_PWM_Start+0x78>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d101      	bne.n	8003c04 <HAL_TIM_PWM_Start+0x30>
 8003c00:	2301      	movs	r3, #1
 8003c02:	e000      	b.n	8003c06 <HAL_TIM_PWM_Start+0x32>
 8003c04:	2300      	movs	r3, #0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d007      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2b06      	cmp	r3, #6
 8003c2a:	d007      	beq.n	8003c3c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40010000 	.word	0x40010000
 8003c4c:	40010400 	.word	0x40010400

08003c50 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d101      	bne.n	8003c6e <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e0f3      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d10b      	bne.n	8003c92 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d104      	bne.n	8003c8a <HAL_TIM_PWM_Start_DMA+0x3a>
 8003c80:	887b      	ldrh	r3, [r7, #2]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e0e5      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2b0c      	cmp	r3, #12
 8003c96:	f200 80ad 	bhi.w	8003df4 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8003c9a:	a201      	add	r2, pc, #4	; (adr r2, 8003ca0 <HAL_TIM_PWM_Start_DMA+0x50>)
 8003c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca0:	08003cd5 	.word	0x08003cd5
 8003ca4:	08003df5 	.word	0x08003df5
 8003ca8:	08003df5 	.word	0x08003df5
 8003cac:	08003df5 	.word	0x08003df5
 8003cb0:	08003d1d 	.word	0x08003d1d
 8003cb4:	08003df5 	.word	0x08003df5
 8003cb8:	08003df5 	.word	0x08003df5
 8003cbc:	08003df5 	.word	0x08003df5
 8003cc0:	08003d65 	.word	0x08003d65
 8003cc4:	08003df5 	.word	0x08003df5
 8003cc8:	08003df5 	.word	0x08003df5
 8003ccc:	08003df5 	.word	0x08003df5
 8003cd0:	08003dad 	.word	0x08003dad
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	4a61      	ldr	r2, [pc, #388]	; (8003e60 <HAL_TIM_PWM_Start_DMA+0x210>)
 8003cda:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce0:	4a60      	ldr	r2, [pc, #384]	; (8003e64 <HAL_TIM_PWM_Start_DMA+0x214>)
 8003ce2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	4a5f      	ldr	r2, [pc, #380]	; (8003e68 <HAL_TIM_PWM_Start_DMA+0x218>)
 8003cea:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3334      	adds	r3, #52	; 0x34
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	887b      	ldrh	r3, [r7, #2]
 8003cfc:	f7fe fdd2 	bl	80028a4 <HAL_DMA_Start_IT>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0a5      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d18:	60da      	str	r2, [r3, #12]
      break;
 8003d1a:	e06c      	b.n	8003df6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d20:	4a4f      	ldr	r2, [pc, #316]	; (8003e60 <HAL_TIM_PWM_Start_DMA+0x210>)
 8003d22:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	4a4e      	ldr	r2, [pc, #312]	; (8003e64 <HAL_TIM_PWM_Start_DMA+0x214>)
 8003d2a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d30:	4a4d      	ldr	r2, [pc, #308]	; (8003e68 <HAL_TIM_PWM_Start_DMA+0x218>)
 8003d32:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	3338      	adds	r3, #56	; 0x38
 8003d40:	461a      	mov	r2, r3
 8003d42:	887b      	ldrh	r3, [r7, #2]
 8003d44:	f7fe fdae 	bl	80028a4 <HAL_DMA_Start_IT>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e081      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d60:	60da      	str	r2, [r3, #12]
      break;
 8003d62:	e048      	b.n	8003df6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d68:	4a3d      	ldr	r2, [pc, #244]	; (8003e60 <HAL_TIM_PWM_Start_DMA+0x210>)
 8003d6a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d70:	4a3c      	ldr	r2, [pc, #240]	; (8003e64 <HAL_TIM_PWM_Start_DMA+0x214>)
 8003d72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	4a3b      	ldr	r2, [pc, #236]	; (8003e68 <HAL_TIM_PWM_Start_DMA+0x218>)
 8003d7a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	333c      	adds	r3, #60	; 0x3c
 8003d88:	461a      	mov	r2, r3
 8003d8a:	887b      	ldrh	r3, [r7, #2]
 8003d8c:	f7fe fd8a 	bl	80028a4 <HAL_DMA_Start_IT>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e05d      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68da      	ldr	r2, [r3, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003da8:	60da      	str	r2, [r3, #12]
      break;
 8003daa:	e024      	b.n	8003df6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db0:	4a2b      	ldr	r2, [pc, #172]	; (8003e60 <HAL_TIM_PWM_Start_DMA+0x210>)
 8003db2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db8:	4a2a      	ldr	r2, [pc, #168]	; (8003e64 <HAL_TIM_PWM_Start_DMA+0x214>)
 8003dba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	4a29      	ldr	r2, [pc, #164]	; (8003e68 <HAL_TIM_PWM_Start_DMA+0x218>)
 8003dc2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003dc8:	6879      	ldr	r1, [r7, #4]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	3340      	adds	r3, #64	; 0x40
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	887b      	ldrh	r3, [r7, #2]
 8003dd4:	f7fe fd66 	bl	80028a4 <HAL_DMA_Start_IT>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e039      	b.n	8003e56 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003df0:	60da      	str	r2, [r3, #12]
      break;
 8003df2:	e000      	b.n	8003df6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8003df4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	68b9      	ldr	r1, [r7, #8]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 ff0e 	bl	8004c20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a18      	ldr	r2, [pc, #96]	; (8003e6c <HAL_TIM_PWM_Start_DMA+0x21c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d004      	beq.n	8003e18 <HAL_TIM_PWM_Start_DMA+0x1c8>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a17      	ldr	r2, [pc, #92]	; (8003e70 <HAL_TIM_PWM_Start_DMA+0x220>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d101      	bne.n	8003e1c <HAL_TIM_PWM_Start_DMA+0x1cc>
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e000      	b.n	8003e1e <HAL_TIM_PWM_Start_DMA+0x1ce>
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d007      	beq.n	8003e32 <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b06      	cmp	r3, #6
 8003e42:	d007      	beq.n	8003e54 <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	0800456b 	.word	0x0800456b
 8003e64:	080045db 	.word	0x080045db
 8003e68:	08004547 	.word	0x08004547
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40010400 	.word	0x40010400

08003e74 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b0c      	cmp	r3, #12
 8003e82:	d855      	bhi.n	8003f30 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8003e84:	a201      	add	r2, pc, #4	; (adr r2, 8003e8c <HAL_TIM_PWM_Stop_DMA+0x18>)
 8003e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8a:	bf00      	nop
 8003e8c:	08003ec1 	.word	0x08003ec1
 8003e90:	08003f31 	.word	0x08003f31
 8003e94:	08003f31 	.word	0x08003f31
 8003e98:	08003f31 	.word	0x08003f31
 8003e9c:	08003edd 	.word	0x08003edd
 8003ea0:	08003f31 	.word	0x08003f31
 8003ea4:	08003f31 	.word	0x08003f31
 8003ea8:	08003f31 	.word	0x08003f31
 8003eac:	08003ef9 	.word	0x08003ef9
 8003eb0:	08003f31 	.word	0x08003f31
 8003eb4:	08003f31 	.word	0x08003f31
 8003eb8:	08003f31 	.word	0x08003f31
 8003ebc:	08003f15 	.word	0x08003f15
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68da      	ldr	r2, [r3, #12]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ece:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7fe fd3d 	bl	8002954 <HAL_DMA_Abort_IT>
      break;
 8003eda:	e02a      	b.n	8003f32 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7fe fd2f 	bl	8002954 <HAL_DMA_Abort_IT>
      break;
 8003ef6:	e01c      	b.n	8003f32 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f06:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fe fd21 	bl	8002954 <HAL_DMA_Abort_IT>
      break;
 8003f12:	e00e      	b.n	8003f32 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f22:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fe fd13 	bl	8002954 <HAL_DMA_Abort_IT>
      break;
 8003f2e:	e000      	b.n	8003f32 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8003f30:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2200      	movs	r2, #0
 8003f38:	6839      	ldr	r1, [r7, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 fe70 	bl	8004c20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a22      	ldr	r2, [pc, #136]	; (8003fd0 <HAL_TIM_PWM_Stop_DMA+0x15c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d004      	beq.n	8003f54 <HAL_TIM_PWM_Stop_DMA+0xe0>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a21      	ldr	r2, [pc, #132]	; (8003fd4 <HAL_TIM_PWM_Stop_DMA+0x160>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d101      	bne.n	8003f58 <HAL_TIM_PWM_Stop_DMA+0xe4>
 8003f54:	2301      	movs	r3, #1
 8003f56:	e000      	b.n	8003f5a <HAL_TIM_PWM_Stop_DMA+0xe6>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d017      	beq.n	8003f8e <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6a1a      	ldr	r2, [r3, #32]
 8003f64:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f68:	4013      	ands	r3, r2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10f      	bne.n	8003f8e <HAL_TIM_PWM_Stop_DMA+0x11a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a1a      	ldr	r2, [r3, #32]
 8003f74:	f240 4344 	movw	r3, #1092	; 0x444
 8003f78:	4013      	ands	r3, r2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d107      	bne.n	8003f8e <HAL_TIM_PWM_Stop_DMA+0x11a>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6a1a      	ldr	r2, [r3, #32]
 8003f94:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f98:	4013      	ands	r3, r2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10f      	bne.n	8003fbe <HAL_TIM_PWM_Stop_DMA+0x14a>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6a1a      	ldr	r2, [r3, #32]
 8003fa4:	f240 4344 	movw	r3, #1092	; 0x444
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d107      	bne.n	8003fbe <HAL_TIM_PWM_Stop_DMA+0x14a>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0201 	bic.w	r2, r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40010400 	.word	0x40010400

08003fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d122      	bne.n	8004034 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d11b      	bne.n	8004034 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f06f 0202 	mvn.w	r2, #2
 8004004:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fa6b 	bl	80044f6 <HAL_TIM_IC_CaptureCallback>
 8004020:	e005      	b.n	800402e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 fa5d 	bl	80044e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f002 fb3d 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f003 0304 	and.w	r3, r3, #4
 800403e:	2b04      	cmp	r3, #4
 8004040:	d122      	bne.n	8004088 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b04      	cmp	r3, #4
 800404e:	d11b      	bne.n	8004088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0204 	mvn.w	r2, #4
 8004058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2202      	movs	r2, #2
 800405e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 fa41 	bl	80044f6 <HAL_TIM_IC_CaptureCallback>
 8004074:	e005      	b.n	8004082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fa33 	bl	80044e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f002 fb13 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b08      	cmp	r3, #8
 8004094:	d122      	bne.n	80040dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f003 0308 	and.w	r3, r3, #8
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d11b      	bne.n	80040dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f06f 0208 	mvn.w	r2, #8
 80040ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2204      	movs	r2, #4
 80040b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	f003 0303 	and.w	r3, r3, #3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fa17 	bl	80044f6 <HAL_TIM_IC_CaptureCallback>
 80040c8:	e005      	b.n	80040d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fa09 	bl	80044e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f002 fae9 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f003 0310 	and.w	r3, r3, #16
 80040e6:	2b10      	cmp	r3, #16
 80040e8:	d122      	bne.n	8004130 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	d11b      	bne.n	8004130 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0210 	mvn.w	r2, #16
 8004100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2208      	movs	r2, #8
 8004106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 f9ed 	bl	80044f6 <HAL_TIM_IC_CaptureCallback>
 800411c:	e005      	b.n	800412a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f9df 	bl	80044e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f002 fabf 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d10e      	bne.n	800415c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d107      	bne.n	800415c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0201 	mvn.w	r2, #1
 8004154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f001 feb4 	bl	8005ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004166:	2b80      	cmp	r3, #128	; 0x80
 8004168:	d10e      	bne.n	8004188 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004174:	2b80      	cmp	r3, #128	; 0x80
 8004176:	d107      	bne.n	8004188 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fe4a 	bl	8004e1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004192:	2b40      	cmp	r3, #64	; 0x40
 8004194:	d10e      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a0:	2b40      	cmp	r3, #64	; 0x40
 80041a2:	d107      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f9b5 	bl	800451e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d10e      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d107      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0220 	mvn.w	r2, #32
 80041d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fe14 	bl	8004e08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041e0:	bf00      	nop
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80041fe:	2302      	movs	r3, #2
 8004200:	e0b4      	b.n	800436c <HAL_TIM_PWM_ConfigChannel+0x184>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2202      	movs	r2, #2
 800420e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b0c      	cmp	r3, #12
 8004216:	f200 809f 	bhi.w	8004358 <HAL_TIM_PWM_ConfigChannel+0x170>
 800421a:	a201      	add	r2, pc, #4	; (adr r2, 8004220 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800421c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004220:	08004255 	.word	0x08004255
 8004224:	08004359 	.word	0x08004359
 8004228:	08004359 	.word	0x08004359
 800422c:	08004359 	.word	0x08004359
 8004230:	08004295 	.word	0x08004295
 8004234:	08004359 	.word	0x08004359
 8004238:	08004359 	.word	0x08004359
 800423c:	08004359 	.word	0x08004359
 8004240:	080042d7 	.word	0x080042d7
 8004244:	08004359 	.word	0x08004359
 8004248:	08004359 	.word	0x08004359
 800424c:	08004359 	.word	0x08004359
 8004250:	08004317 	.word	0x08004317
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68b9      	ldr	r1, [r7, #8]
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fa96 	bl	800478c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0208 	orr.w	r2, r2, #8
 800426e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0204 	bic.w	r2, r2, #4
 800427e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6999      	ldr	r1, [r3, #24]
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	691a      	ldr	r2, [r3, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	619a      	str	r2, [r3, #24]
      break;
 8004292:	e062      	b.n	800435a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fae6 	bl	800486c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699a      	ldr	r2, [r3, #24]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6999      	ldr	r1, [r3, #24]
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	021a      	lsls	r2, r3, #8
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	619a      	str	r2, [r3, #24]
      break;
 80042d4:	e041      	b.n	800435a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68b9      	ldr	r1, [r7, #8]
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fb3b 	bl	8004958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0208 	orr.w	r2, r2, #8
 80042f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69da      	ldr	r2, [r3, #28]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0204 	bic.w	r2, r2, #4
 8004300:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	69d9      	ldr	r1, [r3, #28]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	61da      	str	r2, [r3, #28]
      break;
 8004314:	e021      	b.n	800435a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68b9      	ldr	r1, [r7, #8]
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fb8f 	bl	8004a40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004330:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69d9      	ldr	r1, [r3, #28]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	021a      	lsls	r2, r3, #8
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	61da      	str	r2, [r3, #28]
      break;
 8004356:	e000      	b.n	800435a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004358:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004384:	2b01      	cmp	r3, #1
 8004386:	d101      	bne.n	800438c <HAL_TIM_ConfigClockSource+0x18>
 8004388:	2302      	movs	r3, #2
 800438a:	e0a6      	b.n	80044da <HAL_TIM_ConfigClockSource+0x166>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b40      	cmp	r3, #64	; 0x40
 80043c2:	d067      	beq.n	8004494 <HAL_TIM_ConfigClockSource+0x120>
 80043c4:	2b40      	cmp	r3, #64	; 0x40
 80043c6:	d80b      	bhi.n	80043e0 <HAL_TIM_ConfigClockSource+0x6c>
 80043c8:	2b10      	cmp	r3, #16
 80043ca:	d073      	beq.n	80044b4 <HAL_TIM_ConfigClockSource+0x140>
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d802      	bhi.n	80043d6 <HAL_TIM_ConfigClockSource+0x62>
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d06f      	beq.n	80044b4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80043d4:	e078      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043d6:	2b20      	cmp	r3, #32
 80043d8:	d06c      	beq.n	80044b4 <HAL_TIM_ConfigClockSource+0x140>
 80043da:	2b30      	cmp	r3, #48	; 0x30
 80043dc:	d06a      	beq.n	80044b4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80043de:	e073      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043e0:	2b70      	cmp	r3, #112	; 0x70
 80043e2:	d00d      	beq.n	8004400 <HAL_TIM_ConfigClockSource+0x8c>
 80043e4:	2b70      	cmp	r3, #112	; 0x70
 80043e6:	d804      	bhi.n	80043f2 <HAL_TIM_ConfigClockSource+0x7e>
 80043e8:	2b50      	cmp	r3, #80	; 0x50
 80043ea:	d033      	beq.n	8004454 <HAL_TIM_ConfigClockSource+0xe0>
 80043ec:	2b60      	cmp	r3, #96	; 0x60
 80043ee:	d041      	beq.n	8004474 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80043f0:	e06a      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f6:	d066      	beq.n	80044c6 <HAL_TIM_ConfigClockSource+0x152>
 80043f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fc:	d017      	beq.n	800442e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80043fe:	e063      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	6899      	ldr	r1, [r3, #8]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f000 fbe6 	bl	8004be0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004422:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	609a      	str	r2, [r3, #8]
      break;
 800442c:	e04c      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6899      	ldr	r1, [r3, #8]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f000 fbcf 	bl	8004be0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004450:	609a      	str	r2, [r3, #8]
      break;
 8004452:	e039      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6818      	ldr	r0, [r3, #0]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	461a      	mov	r2, r3
 8004462:	f000 fb43 	bl	8004aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2150      	movs	r1, #80	; 0x50
 800446c:	4618      	mov	r0, r3
 800446e:	f000 fb9c 	bl	8004baa <TIM_ITRx_SetConfig>
      break;
 8004472:	e029      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6859      	ldr	r1, [r3, #4]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	461a      	mov	r2, r3
 8004482:	f000 fb62 	bl	8004b4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2160      	movs	r1, #96	; 0x60
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fb8c 	bl	8004baa <TIM_ITRx_SetConfig>
      break;
 8004492:	e019      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6818      	ldr	r0, [r3, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	6859      	ldr	r1, [r3, #4]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	461a      	mov	r2, r3
 80044a2:	f000 fb23 	bl	8004aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2140      	movs	r1, #64	; 0x40
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fb7c 	bl	8004baa <TIM_ITRx_SetConfig>
      break;
 80044b2:	e009      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4619      	mov	r1, r3
 80044be:	4610      	mov	r0, r2
 80044c0:	f000 fb73 	bl	8004baa <TIM_ITRx_SetConfig>
      break;
 80044c4:	e000      	b.n	80044c8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80044c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004552:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f7ff ffe8 	bl	8004532 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8004562:	bf00      	nop
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004576:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	429a      	cmp	r2, r3
 8004588:	d103      	bne.n	8004592 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2201      	movs	r2, #1
 800458e:	771a      	strb	r2, [r3, #28]
 8004590:	e019      	b.n	80045c6 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	429a      	cmp	r2, r3
 800459a:	d103      	bne.n	80045a4 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2202      	movs	r2, #2
 80045a0:	771a      	strb	r2, [r3, #28]
 80045a2:	e010      	b.n	80045c6 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d103      	bne.n	80045b6 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2204      	movs	r2, #4
 80045b2:	771a      	strb	r2, [r3, #28]
 80045b4:	e007      	b.n	80045c6 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d102      	bne.n	80045c6 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2208      	movs	r2, #8
 80045c4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f002 f86e 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	771a      	strb	r2, [r3, #28]
}
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e6:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d103      	bne.n	8004602 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	771a      	strb	r2, [r3, #28]
 8004600:	e019      	b.n	8004636 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	429a      	cmp	r2, r3
 800460a:	d103      	bne.n	8004614 <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2202      	movs	r2, #2
 8004610:	771a      	strb	r2, [r3, #28]
 8004612:	e010      	b.n	8004636 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	429a      	cmp	r2, r3
 800461c:	d103      	bne.n	8004626 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2204      	movs	r2, #4
 8004622:	771a      	strb	r2, [r3, #28]
 8004624:	e007      	b.n	8004636 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	429a      	cmp	r2, r3
 800462e:	d102      	bne.n	8004636 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2208      	movs	r2, #8
 8004634:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f7ff ff67 	bl	800450a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	771a      	strb	r2, [r3, #28]
}
 8004642:	bf00      	nop
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a40      	ldr	r2, [pc, #256]	; (8004760 <TIM_Base_SetConfig+0x114>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d013      	beq.n	800468c <TIM_Base_SetConfig+0x40>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800466a:	d00f      	beq.n	800468c <TIM_Base_SetConfig+0x40>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a3d      	ldr	r2, [pc, #244]	; (8004764 <TIM_Base_SetConfig+0x118>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d00b      	beq.n	800468c <TIM_Base_SetConfig+0x40>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a3c      	ldr	r2, [pc, #240]	; (8004768 <TIM_Base_SetConfig+0x11c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d007      	beq.n	800468c <TIM_Base_SetConfig+0x40>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a3b      	ldr	r2, [pc, #236]	; (800476c <TIM_Base_SetConfig+0x120>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d003      	beq.n	800468c <TIM_Base_SetConfig+0x40>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a3a      	ldr	r2, [pc, #232]	; (8004770 <TIM_Base_SetConfig+0x124>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d108      	bne.n	800469e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	4313      	orrs	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a2f      	ldr	r2, [pc, #188]	; (8004760 <TIM_Base_SetConfig+0x114>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d02b      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ac:	d027      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a2c      	ldr	r2, [pc, #176]	; (8004764 <TIM_Base_SetConfig+0x118>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d023      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a2b      	ldr	r2, [pc, #172]	; (8004768 <TIM_Base_SetConfig+0x11c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d01f      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a2a      	ldr	r2, [pc, #168]	; (800476c <TIM_Base_SetConfig+0x120>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d01b      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a29      	ldr	r2, [pc, #164]	; (8004770 <TIM_Base_SetConfig+0x124>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d017      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a28      	ldr	r2, [pc, #160]	; (8004774 <TIM_Base_SetConfig+0x128>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d013      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a27      	ldr	r2, [pc, #156]	; (8004778 <TIM_Base_SetConfig+0x12c>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d00f      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a26      	ldr	r2, [pc, #152]	; (800477c <TIM_Base_SetConfig+0x130>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00b      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a25      	ldr	r2, [pc, #148]	; (8004780 <TIM_Base_SetConfig+0x134>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d007      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a24      	ldr	r2, [pc, #144]	; (8004784 <TIM_Base_SetConfig+0x138>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d003      	beq.n	80046fe <TIM_Base_SetConfig+0xb2>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a23      	ldr	r2, [pc, #140]	; (8004788 <TIM_Base_SetConfig+0x13c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d108      	bne.n	8004710 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	4313      	orrs	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a0a      	ldr	r2, [pc, #40]	; (8004760 <TIM_Base_SetConfig+0x114>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d003      	beq.n	8004744 <TIM_Base_SetConfig+0xf8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a0c      	ldr	r2, [pc, #48]	; (8004770 <TIM_Base_SetConfig+0x124>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d103      	bne.n	800474c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	691a      	ldr	r2, [r3, #16]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	615a      	str	r2, [r3, #20]
}
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40010000 	.word	0x40010000
 8004764:	40000400 	.word	0x40000400
 8004768:	40000800 	.word	0x40000800
 800476c:	40000c00 	.word	0x40000c00
 8004770:	40010400 	.word	0x40010400
 8004774:	40014000 	.word	0x40014000
 8004778:	40014400 	.word	0x40014400
 800477c:	40014800 	.word	0x40014800
 8004780:	40001800 	.word	0x40001800
 8004784:	40001c00 	.word	0x40001c00
 8004788:	40002000 	.word	0x40002000

0800478c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800478c:	b480      	push	{r7}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	f023 0201 	bic.w	r2, r3, #1
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0303 	bic.w	r3, r3, #3
 80047c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f023 0302 	bic.w	r3, r3, #2
 80047d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a20      	ldr	r2, [pc, #128]	; (8004864 <TIM_OC1_SetConfig+0xd8>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_OC1_SetConfig+0x64>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a1f      	ldr	r2, [pc, #124]	; (8004868 <TIM_OC1_SetConfig+0xdc>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10c      	bne.n	800480a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0308 	bic.w	r3, r3, #8
 80047f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0304 	bic.w	r3, r3, #4
 8004808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a15      	ldr	r2, [pc, #84]	; (8004864 <TIM_OC1_SetConfig+0xd8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d003      	beq.n	800481a <TIM_OC1_SetConfig+0x8e>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a14      	ldr	r2, [pc, #80]	; (8004868 <TIM_OC1_SetConfig+0xdc>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d111      	bne.n	800483e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004820:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004828:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	621a      	str	r2, [r3, #32]
}
 8004858:	bf00      	nop
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40010000 	.word	0x40010000
 8004868:	40010400 	.word	0x40010400

0800486c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800486c:	b480      	push	{r7}
 800486e:	b087      	sub	sp, #28
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	f023 0210 	bic.w	r2, r3, #16
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800489a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	021b      	lsls	r3, r3, #8
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f023 0320 	bic.w	r3, r3, #32
 80048b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a22      	ldr	r2, [pc, #136]	; (8004950 <TIM_OC2_SetConfig+0xe4>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <TIM_OC2_SetConfig+0x68>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a21      	ldr	r2, [pc, #132]	; (8004954 <TIM_OC2_SetConfig+0xe8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d10d      	bne.n	80048f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a17      	ldr	r2, [pc, #92]	; (8004950 <TIM_OC2_SetConfig+0xe4>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d003      	beq.n	8004900 <TIM_OC2_SetConfig+0x94>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a16      	ldr	r2, [pc, #88]	; (8004954 <TIM_OC2_SetConfig+0xe8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d113      	bne.n	8004928 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004906:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800490e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	4313      	orrs	r3, r2
 800491a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	4313      	orrs	r3, r2
 8004926:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40010000 	.word	0x40010000
 8004954:	40010400 	.word	0x40010400

08004958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0303 	bic.w	r3, r3, #3
 800498e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a21      	ldr	r2, [pc, #132]	; (8004a38 <TIM_OC3_SetConfig+0xe0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d003      	beq.n	80049be <TIM_OC3_SetConfig+0x66>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a20      	ldr	r2, [pc, #128]	; (8004a3c <TIM_OC3_SetConfig+0xe4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d10d      	bne.n	80049da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	021b      	lsls	r3, r3, #8
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a16      	ldr	r2, [pc, #88]	; (8004a38 <TIM_OC3_SetConfig+0xe0>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d003      	beq.n	80049ea <TIM_OC3_SetConfig+0x92>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a15      	ldr	r2, [pc, #84]	; (8004a3c <TIM_OC3_SetConfig+0xe4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d113      	bne.n	8004a12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	621a      	str	r2, [r3, #32]
}
 8004a2c:	bf00      	nop
 8004a2e:	371c      	adds	r7, #28
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	40010000 	.word	0x40010000
 8004a3c:	40010400 	.word	0x40010400

08004a40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	021b      	lsls	r3, r3, #8
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	031b      	lsls	r3, r3, #12
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a12      	ldr	r2, [pc, #72]	; (8004ae4 <TIM_OC4_SetConfig+0xa4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_OC4_SetConfig+0x68>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a11      	ldr	r2, [pc, #68]	; (8004ae8 <TIM_OC4_SetConfig+0xa8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d109      	bne.n	8004abc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004aae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	019b      	lsls	r3, r3, #6
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	621a      	str	r2, [r3, #32]
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40010400 	.word	0x40010400

08004aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f023 0201 	bic.w	r2, r3, #1
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f023 030a 	bic.w	r3, r3, #10
 8004b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	621a      	str	r2, [r3, #32]
}
 8004b3e:	bf00      	nop
 8004b40:	371c      	adds	r7, #28
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b087      	sub	sp, #28
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	60f8      	str	r0, [r7, #12]
 8004b52:	60b9      	str	r1, [r7, #8]
 8004b54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	f023 0210 	bic.w	r2, r3, #16
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	031b      	lsls	r3, r3, #12
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	621a      	str	r2, [r3, #32]
}
 8004b9e:	bf00      	nop
 8004ba0:	371c      	adds	r7, #28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b085      	sub	sp, #20
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
 8004bb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f043 0307 	orr.w	r3, r3, #7
 8004bcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	609a      	str	r2, [r3, #8]
}
 8004bd4:	bf00      	nop
 8004bd6:	3714      	adds	r7, #20
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	021a      	lsls	r2, r3, #8
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	431a      	orrs	r2, r3
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	609a      	str	r2, [r3, #8]
}
 8004c14:	bf00      	nop
 8004c16:	371c      	adds	r7, #28
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	f003 031f 	and.w	r3, r3, #31
 8004c32:	2201      	movs	r2, #1
 8004c34:	fa02 f303 	lsl.w	r3, r2, r3
 8004c38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6a1a      	ldr	r2, [r3, #32]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	43db      	mvns	r3, r3
 8004c42:	401a      	ands	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a1a      	ldr	r2, [r3, #32]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	6879      	ldr	r1, [r7, #4]
 8004c54:	fa01 f303 	lsl.w	r3, r1, r3
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	621a      	str	r2, [r3, #32]
}
 8004c5e:	bf00      	nop
 8004c60:	371c      	adds	r7, #28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
	...

08004c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c80:	2302      	movs	r3, #2
 8004c82:	e05a      	b.n	8004d3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a21      	ldr	r2, [pc, #132]	; (8004d48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d022      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cd0:	d01d      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a1d      	ldr	r2, [pc, #116]	; (8004d4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d018      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a1b      	ldr	r2, [pc, #108]	; (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d013      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a1a      	ldr	r2, [pc, #104]	; (8004d54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00e      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a18      	ldr	r2, [pc, #96]	; (8004d58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d009      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a17      	ldr	r2, [pc, #92]	; (8004d5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d004      	beq.n	8004d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a15      	ldr	r2, [pc, #84]	; (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d10c      	bne.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3714      	adds	r7, #20
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40010000 	.word	0x40010000
 8004d4c:	40000400 	.word	0x40000400
 8004d50:	40000800 	.word	0x40000800
 8004d54:	40000c00 	.word	0x40000c00
 8004d58:	40010400 	.word	0x40010400
 8004d5c:	40014000 	.word	0x40014000
 8004d60:	40001800 	.word	0x40001800

08004d64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e03d      	b.n	8004dfc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	69db      	ldr	r3, [r3, #28]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e03f      	b.n	8004ec2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7fc fb92 	bl	8001580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2224      	movs	r2, #36	; 0x24
 8004e60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fa69 	bl	800534c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	691a      	ldr	r2, [r3, #16]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ea8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d008      	beq.n	8004f1e <HAL_UART_IRQHandler+0x52>
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f996 	bl	8005248 <UART_Receive_IT>
      return;
 8004f1c:	e0d1      	b.n	80050c2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 80b0 	beq.w	8005086 <HAL_UART_IRQHandler+0x1ba>
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d105      	bne.n	8004f3c <HAL_UART_IRQHandler+0x70>
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 80a5 	beq.w	8005086 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <HAL_UART_IRQHandler+0x90>
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d005      	beq.n	8004f5c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f54:	f043 0201 	orr.w	r2, r3, #1
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	f003 0304 	and.w	r3, r3, #4
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00a      	beq.n	8004f7c <HAL_UART_IRQHandler+0xb0>
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f74:	f043 0202 	orr.w	r2, r3, #2
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <HAL_UART_IRQHandler+0xd0>
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f94:	f043 0204 	orr.w	r2, r3, #4
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00f      	beq.n	8004fc6 <HAL_UART_IRQHandler+0xfa>
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	f003 0320 	and.w	r3, r3, #32
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d104      	bne.n	8004fba <HAL_UART_IRQHandler+0xee>
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d005      	beq.n	8004fc6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fbe:	f043 0208 	orr.w	r2, r3, #8
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d078      	beq.n	80050c0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	f003 0320 	and.w	r3, r3, #32
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d007      	beq.n	8004fe8 <HAL_UART_IRQHandler+0x11c>
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f930 	bl	8005248 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff2:	2b40      	cmp	r3, #64	; 0x40
 8004ff4:	bf0c      	ite	eq
 8004ff6:	2301      	moveq	r3, #1
 8004ff8:	2300      	movne	r3, #0
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	d102      	bne.n	8005010 <HAL_UART_IRQHandler+0x144>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d031      	beq.n	8005074 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f879 	bl	8005108 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005020:	2b40      	cmp	r3, #64	; 0x40
 8005022:	d123      	bne.n	800506c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695a      	ldr	r2, [r3, #20]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005032:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005038:	2b00      	cmp	r3, #0
 800503a:	d013      	beq.n	8005064 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005040:	4a21      	ldr	r2, [pc, #132]	; (80050c8 <HAL_UART_IRQHandler+0x1fc>)
 8005042:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005048:	4618      	mov	r0, r3
 800504a:	f7fd fc83 	bl	8002954 <HAL_DMA_Abort_IT>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d016      	beq.n	8005082 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800505e:	4610      	mov	r0, r2
 8005060:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005062:	e00e      	b.n	8005082 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f845 	bl	80050f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800506a:	e00a      	b.n	8005082 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f841 	bl	80050f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005072:	e006      	b.n	8005082 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 f83d 	bl	80050f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005080:	e01e      	b.n	80050c0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005082:	bf00      	nop
    return;
 8005084:	e01c      	b.n	80050c0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800508c:	2b00      	cmp	r3, #0
 800508e:	d008      	beq.n	80050a2 <HAL_UART_IRQHandler+0x1d6>
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f866 	bl	800516c <UART_Transmit_IT>
    return;
 80050a0:	e00f      	b.n	80050c2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_UART_IRQHandler+0x1f6>
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d005      	beq.n	80050c2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f8ae 	bl	8005218 <UART_EndTransmit_IT>
    return;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80050c0:	bf00      	nop
  }
}
 80050c2:	3720      	adds	r7, #32
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	08005145 	.word	0x08005145

080050cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800511e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695a      	ldr	r2, [r3, #20]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0201 	bic.w	r2, r2, #1
 800512e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff ffc8 	bl	80050f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005164:	bf00      	nop
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b21      	cmp	r3, #33	; 0x21
 800517e:	d144      	bne.n	800520a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005188:	d11a      	bne.n	80051c0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	881b      	ldrh	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800519e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	1c9a      	adds	r2, r3, #2
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	621a      	str	r2, [r3, #32]
 80051b2:	e00e      	b.n	80051d2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a1b      	ldr	r3, [r3, #32]
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	621a      	str	r2, [r3, #32]
 80051be:	e008      	b.n	80051d2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	1c59      	adds	r1, r3, #1
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6211      	str	r1, [r2, #32]
 80051ca:	781a      	ldrb	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29b      	uxth	r3, r3
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	4619      	mov	r1, r3
 80051e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10f      	bne.n	8005206 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005204:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800520a:	2302      	movs	r3, #2
  }
}
 800520c:	4618      	mov	r0, r3
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800522e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f7ff ff47 	bl	80050cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b22      	cmp	r3, #34	; 0x22
 800525a:	d171      	bne.n	8005340 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005264:	d123      	bne.n	80052ae <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800526a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10e      	bne.n	8005292 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	b29b      	uxth	r3, r3
 800527c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528a:	1c9a      	adds	r2, r3, #2
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	629a      	str	r2, [r3, #40]	; 0x28
 8005290:	e029      	b.n	80052e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	b29b      	uxth	r3, r3
 800529a:	b2db      	uxtb	r3, r3
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	629a      	str	r2, [r3, #40]	; 0x28
 80052ac:	e01b      	b.n	80052e6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10a      	bne.n	80052cc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6858      	ldr	r0, [r3, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c0:	1c59      	adds	r1, r3, #1
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6291      	str	r1, [r2, #40]	; 0x28
 80052c6:	b2c2      	uxtb	r2, r0
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	e00c      	b.n	80052e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d8:	1c58      	adds	r0, r3, #1
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	6288      	str	r0, [r1, #40]	; 0x28
 80052de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	4619      	mov	r1, r3
 80052f4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d120      	bne.n	800533c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68da      	ldr	r2, [r3, #12]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 0220 	bic.w	r2, r2, #32
 8005308:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005318:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695a      	ldr	r2, [r3, #20]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7ff fed4 	bl	80050e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	e002      	b.n	8005342 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800533c:	2300      	movs	r3, #0
 800533e:	e000      	b.n	8005342 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005340:	2302      	movs	r3, #2
  }
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800534c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005350:	b085      	sub	sp, #20
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800538e:	f023 030c 	bic.w	r3, r3, #12
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	68f9      	ldr	r1, [r7, #12]
 8005398:	430b      	orrs	r3, r1
 800539a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699a      	ldr	r2, [r3, #24]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053ba:	f040 818b 	bne.w	80056d4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4ac1      	ldr	r2, [pc, #772]	; (80056c8 <UART_SetConfig+0x37c>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d005      	beq.n	80053d4 <UART_SetConfig+0x88>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4abf      	ldr	r2, [pc, #764]	; (80056cc <UART_SetConfig+0x380>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	f040 80bd 	bne.w	800554e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053d4:	f7fe fb66 	bl	8003aa4 <HAL_RCC_GetPCLK2Freq>
 80053d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	461d      	mov	r5, r3
 80053de:	f04f 0600 	mov.w	r6, #0
 80053e2:	46a8      	mov	r8, r5
 80053e4:	46b1      	mov	r9, r6
 80053e6:	eb18 0308 	adds.w	r3, r8, r8
 80053ea:	eb49 0409 	adc.w	r4, r9, r9
 80053ee:	4698      	mov	r8, r3
 80053f0:	46a1      	mov	r9, r4
 80053f2:	eb18 0805 	adds.w	r8, r8, r5
 80053f6:	eb49 0906 	adc.w	r9, r9, r6
 80053fa:	f04f 0100 	mov.w	r1, #0
 80053fe:	f04f 0200 	mov.w	r2, #0
 8005402:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005406:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800540a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800540e:	4688      	mov	r8, r1
 8005410:	4691      	mov	r9, r2
 8005412:	eb18 0005 	adds.w	r0, r8, r5
 8005416:	eb49 0106 	adc.w	r1, r9, r6
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	461d      	mov	r5, r3
 8005420:	f04f 0600 	mov.w	r6, #0
 8005424:	196b      	adds	r3, r5, r5
 8005426:	eb46 0406 	adc.w	r4, r6, r6
 800542a:	461a      	mov	r2, r3
 800542c:	4623      	mov	r3, r4
 800542e:	f7fa fedd 	bl	80001ec <__aeabi_uldivmod>
 8005432:	4603      	mov	r3, r0
 8005434:	460c      	mov	r4, r1
 8005436:	461a      	mov	r2, r3
 8005438:	4ba5      	ldr	r3, [pc, #660]	; (80056d0 <UART_SetConfig+0x384>)
 800543a:	fba3 2302 	umull	r2, r3, r3, r2
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	461d      	mov	r5, r3
 8005448:	f04f 0600 	mov.w	r6, #0
 800544c:	46a9      	mov	r9, r5
 800544e:	46b2      	mov	sl, r6
 8005450:	eb19 0309 	adds.w	r3, r9, r9
 8005454:	eb4a 040a 	adc.w	r4, sl, sl
 8005458:	4699      	mov	r9, r3
 800545a:	46a2      	mov	sl, r4
 800545c:	eb19 0905 	adds.w	r9, r9, r5
 8005460:	eb4a 0a06 	adc.w	sl, sl, r6
 8005464:	f04f 0100 	mov.w	r1, #0
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005470:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005474:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005478:	4689      	mov	r9, r1
 800547a:	4692      	mov	sl, r2
 800547c:	eb19 0005 	adds.w	r0, r9, r5
 8005480:	eb4a 0106 	adc.w	r1, sl, r6
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	461d      	mov	r5, r3
 800548a:	f04f 0600 	mov.w	r6, #0
 800548e:	196b      	adds	r3, r5, r5
 8005490:	eb46 0406 	adc.w	r4, r6, r6
 8005494:	461a      	mov	r2, r3
 8005496:	4623      	mov	r3, r4
 8005498:	f7fa fea8 	bl	80001ec <__aeabi_uldivmod>
 800549c:	4603      	mov	r3, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	461a      	mov	r2, r3
 80054a2:	4b8b      	ldr	r3, [pc, #556]	; (80056d0 <UART_SetConfig+0x384>)
 80054a4:	fba3 1302 	umull	r1, r3, r3, r2
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	2164      	movs	r1, #100	; 0x64
 80054ac:	fb01 f303 	mul.w	r3, r1, r3
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	3332      	adds	r3, #50	; 0x32
 80054b6:	4a86      	ldr	r2, [pc, #536]	; (80056d0 <UART_SetConfig+0x384>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	005b      	lsls	r3, r3, #1
 80054c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80054c4:	4498      	add	r8, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	461d      	mov	r5, r3
 80054ca:	f04f 0600 	mov.w	r6, #0
 80054ce:	46a9      	mov	r9, r5
 80054d0:	46b2      	mov	sl, r6
 80054d2:	eb19 0309 	adds.w	r3, r9, r9
 80054d6:	eb4a 040a 	adc.w	r4, sl, sl
 80054da:	4699      	mov	r9, r3
 80054dc:	46a2      	mov	sl, r4
 80054de:	eb19 0905 	adds.w	r9, r9, r5
 80054e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80054e6:	f04f 0100 	mov.w	r1, #0
 80054ea:	f04f 0200 	mov.w	r2, #0
 80054ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054fa:	4689      	mov	r9, r1
 80054fc:	4692      	mov	sl, r2
 80054fe:	eb19 0005 	adds.w	r0, r9, r5
 8005502:	eb4a 0106 	adc.w	r1, sl, r6
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	461d      	mov	r5, r3
 800550c:	f04f 0600 	mov.w	r6, #0
 8005510:	196b      	adds	r3, r5, r5
 8005512:	eb46 0406 	adc.w	r4, r6, r6
 8005516:	461a      	mov	r2, r3
 8005518:	4623      	mov	r3, r4
 800551a:	f7fa fe67 	bl	80001ec <__aeabi_uldivmod>
 800551e:	4603      	mov	r3, r0
 8005520:	460c      	mov	r4, r1
 8005522:	461a      	mov	r2, r3
 8005524:	4b6a      	ldr	r3, [pc, #424]	; (80056d0 <UART_SetConfig+0x384>)
 8005526:	fba3 1302 	umull	r1, r3, r3, r2
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	2164      	movs	r1, #100	; 0x64
 800552e:	fb01 f303 	mul.w	r3, r1, r3
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	3332      	adds	r3, #50	; 0x32
 8005538:	4a65      	ldr	r2, [pc, #404]	; (80056d0 <UART_SetConfig+0x384>)
 800553a:	fba2 2303 	umull	r2, r3, r2, r3
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	f003 0207 	and.w	r2, r3, #7
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4442      	add	r2, r8
 800554a:	609a      	str	r2, [r3, #8]
 800554c:	e26f      	b.n	8005a2e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800554e:	f7fe fa95 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 8005552:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	461d      	mov	r5, r3
 8005558:	f04f 0600 	mov.w	r6, #0
 800555c:	46a8      	mov	r8, r5
 800555e:	46b1      	mov	r9, r6
 8005560:	eb18 0308 	adds.w	r3, r8, r8
 8005564:	eb49 0409 	adc.w	r4, r9, r9
 8005568:	4698      	mov	r8, r3
 800556a:	46a1      	mov	r9, r4
 800556c:	eb18 0805 	adds.w	r8, r8, r5
 8005570:	eb49 0906 	adc.w	r9, r9, r6
 8005574:	f04f 0100 	mov.w	r1, #0
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005580:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005584:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005588:	4688      	mov	r8, r1
 800558a:	4691      	mov	r9, r2
 800558c:	eb18 0005 	adds.w	r0, r8, r5
 8005590:	eb49 0106 	adc.w	r1, r9, r6
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	461d      	mov	r5, r3
 800559a:	f04f 0600 	mov.w	r6, #0
 800559e:	196b      	adds	r3, r5, r5
 80055a0:	eb46 0406 	adc.w	r4, r6, r6
 80055a4:	461a      	mov	r2, r3
 80055a6:	4623      	mov	r3, r4
 80055a8:	f7fa fe20 	bl	80001ec <__aeabi_uldivmod>
 80055ac:	4603      	mov	r3, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	461a      	mov	r2, r3
 80055b2:	4b47      	ldr	r3, [pc, #284]	; (80056d0 <UART_SetConfig+0x384>)
 80055b4:	fba3 2302 	umull	r2, r3, r3, r2
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	461d      	mov	r5, r3
 80055c2:	f04f 0600 	mov.w	r6, #0
 80055c6:	46a9      	mov	r9, r5
 80055c8:	46b2      	mov	sl, r6
 80055ca:	eb19 0309 	adds.w	r3, r9, r9
 80055ce:	eb4a 040a 	adc.w	r4, sl, sl
 80055d2:	4699      	mov	r9, r3
 80055d4:	46a2      	mov	sl, r4
 80055d6:	eb19 0905 	adds.w	r9, r9, r5
 80055da:	eb4a 0a06 	adc.w	sl, sl, r6
 80055de:	f04f 0100 	mov.w	r1, #0
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055f2:	4689      	mov	r9, r1
 80055f4:	4692      	mov	sl, r2
 80055f6:	eb19 0005 	adds.w	r0, r9, r5
 80055fa:	eb4a 0106 	adc.w	r1, sl, r6
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	461d      	mov	r5, r3
 8005604:	f04f 0600 	mov.w	r6, #0
 8005608:	196b      	adds	r3, r5, r5
 800560a:	eb46 0406 	adc.w	r4, r6, r6
 800560e:	461a      	mov	r2, r3
 8005610:	4623      	mov	r3, r4
 8005612:	f7fa fdeb 	bl	80001ec <__aeabi_uldivmod>
 8005616:	4603      	mov	r3, r0
 8005618:	460c      	mov	r4, r1
 800561a:	461a      	mov	r2, r3
 800561c:	4b2c      	ldr	r3, [pc, #176]	; (80056d0 <UART_SetConfig+0x384>)
 800561e:	fba3 1302 	umull	r1, r3, r3, r2
 8005622:	095b      	lsrs	r3, r3, #5
 8005624:	2164      	movs	r1, #100	; 0x64
 8005626:	fb01 f303 	mul.w	r3, r1, r3
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	3332      	adds	r3, #50	; 0x32
 8005630:	4a27      	ldr	r2, [pc, #156]	; (80056d0 <UART_SetConfig+0x384>)
 8005632:	fba2 2303 	umull	r2, r3, r2, r3
 8005636:	095b      	lsrs	r3, r3, #5
 8005638:	005b      	lsls	r3, r3, #1
 800563a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800563e:	4498      	add	r8, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	461d      	mov	r5, r3
 8005644:	f04f 0600 	mov.w	r6, #0
 8005648:	46a9      	mov	r9, r5
 800564a:	46b2      	mov	sl, r6
 800564c:	eb19 0309 	adds.w	r3, r9, r9
 8005650:	eb4a 040a 	adc.w	r4, sl, sl
 8005654:	4699      	mov	r9, r3
 8005656:	46a2      	mov	sl, r4
 8005658:	eb19 0905 	adds.w	r9, r9, r5
 800565c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005660:	f04f 0100 	mov.w	r1, #0
 8005664:	f04f 0200 	mov.w	r2, #0
 8005668:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800566c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005670:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005674:	4689      	mov	r9, r1
 8005676:	4692      	mov	sl, r2
 8005678:	eb19 0005 	adds.w	r0, r9, r5
 800567c:	eb4a 0106 	adc.w	r1, sl, r6
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	461d      	mov	r5, r3
 8005686:	f04f 0600 	mov.w	r6, #0
 800568a:	196b      	adds	r3, r5, r5
 800568c:	eb46 0406 	adc.w	r4, r6, r6
 8005690:	461a      	mov	r2, r3
 8005692:	4623      	mov	r3, r4
 8005694:	f7fa fdaa 	bl	80001ec <__aeabi_uldivmod>
 8005698:	4603      	mov	r3, r0
 800569a:	460c      	mov	r4, r1
 800569c:	461a      	mov	r2, r3
 800569e:	4b0c      	ldr	r3, [pc, #48]	; (80056d0 <UART_SetConfig+0x384>)
 80056a0:	fba3 1302 	umull	r1, r3, r3, r2
 80056a4:	095b      	lsrs	r3, r3, #5
 80056a6:	2164      	movs	r1, #100	; 0x64
 80056a8:	fb01 f303 	mul.w	r3, r1, r3
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	00db      	lsls	r3, r3, #3
 80056b0:	3332      	adds	r3, #50	; 0x32
 80056b2:	4a07      	ldr	r2, [pc, #28]	; (80056d0 <UART_SetConfig+0x384>)
 80056b4:	fba2 2303 	umull	r2, r3, r2, r3
 80056b8:	095b      	lsrs	r3, r3, #5
 80056ba:	f003 0207 	and.w	r2, r3, #7
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4442      	add	r2, r8
 80056c4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80056c6:	e1b2      	b.n	8005a2e <UART_SetConfig+0x6e2>
 80056c8:	40011000 	.word	0x40011000
 80056cc:	40011400 	.word	0x40011400
 80056d0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4ad7      	ldr	r2, [pc, #860]	; (8005a38 <UART_SetConfig+0x6ec>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d005      	beq.n	80056ea <UART_SetConfig+0x39e>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4ad6      	ldr	r2, [pc, #856]	; (8005a3c <UART_SetConfig+0x6f0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	f040 80d1 	bne.w	800588c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80056ea:	f7fe f9db 	bl	8003aa4 <HAL_RCC_GetPCLK2Freq>
 80056ee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	469a      	mov	sl, r3
 80056f4:	f04f 0b00 	mov.w	fp, #0
 80056f8:	46d0      	mov	r8, sl
 80056fa:	46d9      	mov	r9, fp
 80056fc:	eb18 0308 	adds.w	r3, r8, r8
 8005700:	eb49 0409 	adc.w	r4, r9, r9
 8005704:	4698      	mov	r8, r3
 8005706:	46a1      	mov	r9, r4
 8005708:	eb18 080a 	adds.w	r8, r8, sl
 800570c:	eb49 090b 	adc.w	r9, r9, fp
 8005710:	f04f 0100 	mov.w	r1, #0
 8005714:	f04f 0200 	mov.w	r2, #0
 8005718:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800571c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005720:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005724:	4688      	mov	r8, r1
 8005726:	4691      	mov	r9, r2
 8005728:	eb1a 0508 	adds.w	r5, sl, r8
 800572c:	eb4b 0609 	adc.w	r6, fp, r9
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	4619      	mov	r1, r3
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	f04f 0300 	mov.w	r3, #0
 800573e:	f04f 0400 	mov.w	r4, #0
 8005742:	0094      	lsls	r4, r2, #2
 8005744:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005748:	008b      	lsls	r3, r1, #2
 800574a:	461a      	mov	r2, r3
 800574c:	4623      	mov	r3, r4
 800574e:	4628      	mov	r0, r5
 8005750:	4631      	mov	r1, r6
 8005752:	f7fa fd4b 	bl	80001ec <__aeabi_uldivmod>
 8005756:	4603      	mov	r3, r0
 8005758:	460c      	mov	r4, r1
 800575a:	461a      	mov	r2, r3
 800575c:	4bb8      	ldr	r3, [pc, #736]	; (8005a40 <UART_SetConfig+0x6f4>)
 800575e:	fba3 2302 	umull	r2, r3, r3, r2
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	469b      	mov	fp, r3
 800576c:	f04f 0c00 	mov.w	ip, #0
 8005770:	46d9      	mov	r9, fp
 8005772:	46e2      	mov	sl, ip
 8005774:	eb19 0309 	adds.w	r3, r9, r9
 8005778:	eb4a 040a 	adc.w	r4, sl, sl
 800577c:	4699      	mov	r9, r3
 800577e:	46a2      	mov	sl, r4
 8005780:	eb19 090b 	adds.w	r9, r9, fp
 8005784:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005788:	f04f 0100 	mov.w	r1, #0
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005794:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005798:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800579c:	4689      	mov	r9, r1
 800579e:	4692      	mov	sl, r2
 80057a0:	eb1b 0509 	adds.w	r5, fp, r9
 80057a4:	eb4c 060a 	adc.w	r6, ip, sl
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	4619      	mov	r1, r3
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	f04f 0400 	mov.w	r4, #0
 80057ba:	0094      	lsls	r4, r2, #2
 80057bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80057c0:	008b      	lsls	r3, r1, #2
 80057c2:	461a      	mov	r2, r3
 80057c4:	4623      	mov	r3, r4
 80057c6:	4628      	mov	r0, r5
 80057c8:	4631      	mov	r1, r6
 80057ca:	f7fa fd0f 	bl	80001ec <__aeabi_uldivmod>
 80057ce:	4603      	mov	r3, r0
 80057d0:	460c      	mov	r4, r1
 80057d2:	461a      	mov	r2, r3
 80057d4:	4b9a      	ldr	r3, [pc, #616]	; (8005a40 <UART_SetConfig+0x6f4>)
 80057d6:	fba3 1302 	umull	r1, r3, r3, r2
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	2164      	movs	r1, #100	; 0x64
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	3332      	adds	r3, #50	; 0x32
 80057e8:	4a95      	ldr	r2, [pc, #596]	; (8005a40 <UART_SetConfig+0x6f4>)
 80057ea:	fba2 2303 	umull	r2, r3, r2, r3
 80057ee:	095b      	lsrs	r3, r3, #5
 80057f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057f4:	4498      	add	r8, r3
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	469b      	mov	fp, r3
 80057fa:	f04f 0c00 	mov.w	ip, #0
 80057fe:	46d9      	mov	r9, fp
 8005800:	46e2      	mov	sl, ip
 8005802:	eb19 0309 	adds.w	r3, r9, r9
 8005806:	eb4a 040a 	adc.w	r4, sl, sl
 800580a:	4699      	mov	r9, r3
 800580c:	46a2      	mov	sl, r4
 800580e:	eb19 090b 	adds.w	r9, r9, fp
 8005812:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005816:	f04f 0100 	mov.w	r1, #0
 800581a:	f04f 0200 	mov.w	r2, #0
 800581e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005822:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005826:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800582a:	4689      	mov	r9, r1
 800582c:	4692      	mov	sl, r2
 800582e:	eb1b 0509 	adds.w	r5, fp, r9
 8005832:	eb4c 060a 	adc.w	r6, ip, sl
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	4619      	mov	r1, r3
 800583c:	f04f 0200 	mov.w	r2, #0
 8005840:	f04f 0300 	mov.w	r3, #0
 8005844:	f04f 0400 	mov.w	r4, #0
 8005848:	0094      	lsls	r4, r2, #2
 800584a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800584e:	008b      	lsls	r3, r1, #2
 8005850:	461a      	mov	r2, r3
 8005852:	4623      	mov	r3, r4
 8005854:	4628      	mov	r0, r5
 8005856:	4631      	mov	r1, r6
 8005858:	f7fa fcc8 	bl	80001ec <__aeabi_uldivmod>
 800585c:	4603      	mov	r3, r0
 800585e:	460c      	mov	r4, r1
 8005860:	461a      	mov	r2, r3
 8005862:	4b77      	ldr	r3, [pc, #476]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005864:	fba3 1302 	umull	r1, r3, r3, r2
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	2164      	movs	r1, #100	; 0x64
 800586c:	fb01 f303 	mul.w	r3, r1, r3
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	011b      	lsls	r3, r3, #4
 8005874:	3332      	adds	r3, #50	; 0x32
 8005876:	4a72      	ldr	r2, [pc, #456]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005878:	fba2 2303 	umull	r2, r3, r2, r3
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	f003 020f 	and.w	r2, r3, #15
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4442      	add	r2, r8
 8005888:	609a      	str	r2, [r3, #8]
 800588a:	e0d0      	b.n	8005a2e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800588c:	f7fe f8f6 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 8005890:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	469a      	mov	sl, r3
 8005896:	f04f 0b00 	mov.w	fp, #0
 800589a:	46d0      	mov	r8, sl
 800589c:	46d9      	mov	r9, fp
 800589e:	eb18 0308 	adds.w	r3, r8, r8
 80058a2:	eb49 0409 	adc.w	r4, r9, r9
 80058a6:	4698      	mov	r8, r3
 80058a8:	46a1      	mov	r9, r4
 80058aa:	eb18 080a 	adds.w	r8, r8, sl
 80058ae:	eb49 090b 	adc.w	r9, r9, fp
 80058b2:	f04f 0100 	mov.w	r1, #0
 80058b6:	f04f 0200 	mov.w	r2, #0
 80058ba:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80058be:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80058c2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80058c6:	4688      	mov	r8, r1
 80058c8:	4691      	mov	r9, r2
 80058ca:	eb1a 0508 	adds.w	r5, sl, r8
 80058ce:	eb4b 0609 	adc.w	r6, fp, r9
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	4619      	mov	r1, r3
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	f04f 0400 	mov.w	r4, #0
 80058e4:	0094      	lsls	r4, r2, #2
 80058e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80058ea:	008b      	lsls	r3, r1, #2
 80058ec:	461a      	mov	r2, r3
 80058ee:	4623      	mov	r3, r4
 80058f0:	4628      	mov	r0, r5
 80058f2:	4631      	mov	r1, r6
 80058f4:	f7fa fc7a 	bl	80001ec <__aeabi_uldivmod>
 80058f8:	4603      	mov	r3, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	461a      	mov	r2, r3
 80058fe:	4b50      	ldr	r3, [pc, #320]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005900:	fba3 2302 	umull	r2, r3, r3, r2
 8005904:	095b      	lsrs	r3, r3, #5
 8005906:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	469b      	mov	fp, r3
 800590e:	f04f 0c00 	mov.w	ip, #0
 8005912:	46d9      	mov	r9, fp
 8005914:	46e2      	mov	sl, ip
 8005916:	eb19 0309 	adds.w	r3, r9, r9
 800591a:	eb4a 040a 	adc.w	r4, sl, sl
 800591e:	4699      	mov	r9, r3
 8005920:	46a2      	mov	sl, r4
 8005922:	eb19 090b 	adds.w	r9, r9, fp
 8005926:	eb4a 0a0c 	adc.w	sl, sl, ip
 800592a:	f04f 0100 	mov.w	r1, #0
 800592e:	f04f 0200 	mov.w	r2, #0
 8005932:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005936:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800593a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800593e:	4689      	mov	r9, r1
 8005940:	4692      	mov	sl, r2
 8005942:	eb1b 0509 	adds.w	r5, fp, r9
 8005946:	eb4c 060a 	adc.w	r6, ip, sl
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	4619      	mov	r1, r3
 8005950:	f04f 0200 	mov.w	r2, #0
 8005954:	f04f 0300 	mov.w	r3, #0
 8005958:	f04f 0400 	mov.w	r4, #0
 800595c:	0094      	lsls	r4, r2, #2
 800595e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005962:	008b      	lsls	r3, r1, #2
 8005964:	461a      	mov	r2, r3
 8005966:	4623      	mov	r3, r4
 8005968:	4628      	mov	r0, r5
 800596a:	4631      	mov	r1, r6
 800596c:	f7fa fc3e 	bl	80001ec <__aeabi_uldivmod>
 8005970:	4603      	mov	r3, r0
 8005972:	460c      	mov	r4, r1
 8005974:	461a      	mov	r2, r3
 8005976:	4b32      	ldr	r3, [pc, #200]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005978:	fba3 1302 	umull	r1, r3, r3, r2
 800597c:	095b      	lsrs	r3, r3, #5
 800597e:	2164      	movs	r1, #100	; 0x64
 8005980:	fb01 f303 	mul.w	r3, r1, r3
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	3332      	adds	r3, #50	; 0x32
 800598a:	4a2d      	ldr	r2, [pc, #180]	; (8005a40 <UART_SetConfig+0x6f4>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	095b      	lsrs	r3, r3, #5
 8005992:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005996:	4498      	add	r8, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	469b      	mov	fp, r3
 800599c:	f04f 0c00 	mov.w	ip, #0
 80059a0:	46d9      	mov	r9, fp
 80059a2:	46e2      	mov	sl, ip
 80059a4:	eb19 0309 	adds.w	r3, r9, r9
 80059a8:	eb4a 040a 	adc.w	r4, sl, sl
 80059ac:	4699      	mov	r9, r3
 80059ae:	46a2      	mov	sl, r4
 80059b0:	eb19 090b 	adds.w	r9, r9, fp
 80059b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80059b8:	f04f 0100 	mov.w	r1, #0
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059cc:	4689      	mov	r9, r1
 80059ce:	4692      	mov	sl, r2
 80059d0:	eb1b 0509 	adds.w	r5, fp, r9
 80059d4:	eb4c 060a 	adc.w	r6, ip, sl
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	4619      	mov	r1, r3
 80059de:	f04f 0200 	mov.w	r2, #0
 80059e2:	f04f 0300 	mov.w	r3, #0
 80059e6:	f04f 0400 	mov.w	r4, #0
 80059ea:	0094      	lsls	r4, r2, #2
 80059ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80059f0:	008b      	lsls	r3, r1, #2
 80059f2:	461a      	mov	r2, r3
 80059f4:	4623      	mov	r3, r4
 80059f6:	4628      	mov	r0, r5
 80059f8:	4631      	mov	r1, r6
 80059fa:	f7fa fbf7 	bl	80001ec <__aeabi_uldivmod>
 80059fe:	4603      	mov	r3, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	461a      	mov	r2, r3
 8005a04:	4b0e      	ldr	r3, [pc, #56]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005a06:	fba3 1302 	umull	r1, r3, r3, r2
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	2164      	movs	r1, #100	; 0x64
 8005a0e:	fb01 f303 	mul.w	r3, r1, r3
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	011b      	lsls	r3, r3, #4
 8005a16:	3332      	adds	r3, #50	; 0x32
 8005a18:	4a09      	ldr	r2, [pc, #36]	; (8005a40 <UART_SetConfig+0x6f4>)
 8005a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a1e:	095b      	lsrs	r3, r3, #5
 8005a20:	f003 020f 	and.w	r2, r3, #15
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4442      	add	r2, r8
 8005a2a:	609a      	str	r2, [r3, #8]
}
 8005a2c:	e7ff      	b.n	8005a2e <UART_SetConfig+0x6e2>
 8005a2e:	bf00      	nop
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a38:	40011000 	.word	0x40011000
 8005a3c:	40011400 	.word	0x40011400
 8005a40:	51eb851f 	.word	0x51eb851f

08005a44 <GPIO_State_Init>:

/**
 * 	ÁªßÁîµÂô®ÂÖ®ÂÖ≥
 * */
void GPIO_State_Init(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_RESET);
 8005a48:	2200      	movs	r2, #0
 8005a4a:	2110      	movs	r1, #16
 8005a4c:	480e      	ldr	r0, [pc, #56]	; (8005a88 <GPIO_State_Init+0x44>)
 8005a4e:	f7fd fbb5 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_RESET);
 8005a52:	2200      	movs	r2, #0
 8005a54:	2101      	movs	r1, #1
 8005a56:	480c      	ldr	r0, [pc, #48]	; (8005a88 <GPIO_State_Init+0x44>)
 8005a58:	f7fd fbb0 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2120      	movs	r1, #32
 8005a60:	4809      	ldr	r0, [pc, #36]	; (8005a88 <GPIO_State_Init+0x44>)
 8005a62:	f7fd fbab 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_RESET);
 8005a66:	2200      	movs	r2, #0
 8005a68:	2102      	movs	r1, #2
 8005a6a:	4807      	ldr	r0, [pc, #28]	; (8005a88 <GPIO_State_Init+0x44>)
 8005a6c:	f7fd fba6 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 8005a70:	2200      	movs	r2, #0
 8005a72:	2120      	movs	r1, #32
 8005a74:	4805      	ldr	r0, [pc, #20]	; (8005a8c <GPIO_State_Init+0x48>)
 8005a76:	f7fd fba1 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Windwill_Middle_None_Pin, GPIO_PIN_RESET);
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2110      	movs	r1, #16
 8005a7e:	4803      	ldr	r0, [pc, #12]	; (8005a8c <GPIO_State_Init+0x48>)
 8005a80:	f7fd fb9c 	bl	80031bc <HAL_GPIO_WritePin>
}
 8005a84:	bf00      	nop
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40020800 	.word	0x40020800
 8005a8c:	40020000 	.word	0x40020000

08005a90 <GPIO_State_Open>:

/**
 * 	ÁªßÁîµÂô®ÂÖ®ÂºÄ
 * */
void GPIO_State_Open(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_SET);
 8005a94:	2201      	movs	r2, #1
 8005a96:	2110      	movs	r1, #16
 8005a98:	480e      	ldr	r0, [pc, #56]	; (8005ad4 <GPIO_State_Open+0x44>)
 8005a9a:	f7fd fb8f 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_SET);
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	480c      	ldr	r0, [pc, #48]	; (8005ad4 <GPIO_State_Open+0x44>)
 8005aa4:	f7fd fb8a 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_SET);
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	2120      	movs	r1, #32
 8005aac:	4809      	ldr	r0, [pc, #36]	; (8005ad4 <GPIO_State_Open+0x44>)
 8005aae:	f7fd fb85 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_SET);
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	2102      	movs	r1, #2
 8005ab6:	4807      	ldr	r0, [pc, #28]	; (8005ad4 <GPIO_State_Open+0x44>)
 8005ab8:	f7fd fb80 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_SET);
 8005abc:	2201      	movs	r2, #1
 8005abe:	2120      	movs	r1, #32
 8005ac0:	4805      	ldr	r0, [pc, #20]	; (8005ad8 <GPIO_State_Open+0x48>)
 8005ac2:	f7fd fb7b 	bl	80031bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Windwill_Middle_None_Pin, GPIO_PIN_SET);
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	2110      	movs	r1, #16
 8005aca:	4803      	ldr	r0, [pc, #12]	; (8005ad8 <GPIO_State_Open+0x48>)
 8005acc:	f7fd fb76 	bl	80031bc <HAL_GPIO_WritePin>
}
 8005ad0:	bf00      	nop
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40020800 	.word	0x40020800
 8005ad8:	40020000 	.word	0x40020000

08005adc <GPIO_Single_line>:

/**
 * 	ÁªßÁîµÂô®ÂçïÂºÄÂáΩÊï∞
 * */
void GPIO_Single_line(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	807b      	strh	r3, [r7, #2]
	if( GPIOx ==  GPIOC )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a6c      	ldr	r2, [pc, #432]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	f040 80b1 	bne.w	8005c54 <GPIO_Single_line+0x178>
	{
		switch( GPIO_Pin )
 8005af2:	887b      	ldrh	r3, [r7, #2]
 8005af4:	3b01      	subs	r3, #1
 8005af6:	2b1f      	cmp	r3, #31
 8005af8:	f200 80ac 	bhi.w	8005c54 <GPIO_Single_line+0x178>
 8005afc:	a201      	add	r2, pc, #4	; (adr r2, 8005b04 <GPIO_Single_line+0x28>)
 8005afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b02:	bf00      	nop
 8005b04:	08005bb9 	.word	0x08005bb9
 8005b08:	08005c21 	.word	0x08005c21
 8005b0c:	08005c55 	.word	0x08005c55
 8005b10:	08005c55 	.word	0x08005c55
 8005b14:	08005c55 	.word	0x08005c55
 8005b18:	08005c55 	.word	0x08005c55
 8005b1c:	08005c55 	.word	0x08005c55
 8005b20:	08005c55 	.word	0x08005c55
 8005b24:	08005c55 	.word	0x08005c55
 8005b28:	08005c55 	.word	0x08005c55
 8005b2c:	08005c55 	.word	0x08005c55
 8005b30:	08005c55 	.word	0x08005c55
 8005b34:	08005c55 	.word	0x08005c55
 8005b38:	08005c55 	.word	0x08005c55
 8005b3c:	08005c55 	.word	0x08005c55
 8005b40:	08005b85 	.word	0x08005b85
 8005b44:	08005c55 	.word	0x08005c55
 8005b48:	08005c55 	.word	0x08005c55
 8005b4c:	08005c55 	.word	0x08005c55
 8005b50:	08005c55 	.word	0x08005c55
 8005b54:	08005c55 	.word	0x08005c55
 8005b58:	08005c55 	.word	0x08005c55
 8005b5c:	08005c55 	.word	0x08005c55
 8005b60:	08005c55 	.word	0x08005c55
 8005b64:	08005c55 	.word	0x08005c55
 8005b68:	08005c55 	.word	0x08005c55
 8005b6c:	08005c55 	.word	0x08005c55
 8005b70:	08005c55 	.word	0x08005c55
 8005b74:	08005c55 	.word	0x08005c55
 8005b78:	08005c55 	.word	0x08005c55
 8005b7c:	08005c55 	.word	0x08005c55
 8005b80:	08005bed 	.word	0x08005bed
		{
			case Windwill_Middle_1_Pin :
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_SET);
 8005b84:	2201      	movs	r2, #1
 8005b86:	2110      	movs	r1, #16
 8005b88:	4844      	ldr	r0, [pc, #272]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005b8a:	f7fd fb17 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_RESET);
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2101      	movs	r1, #1
 8005b92:	4842      	ldr	r0, [pc, #264]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005b94:	f7fd fb12 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 8005b98:	2200      	movs	r2, #0
 8005b9a:	2120      	movs	r1, #32
 8005b9c:	483f      	ldr	r0, [pc, #252]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005b9e:	f7fd fb0d 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_RESET);
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2102      	movs	r1, #2
 8005ba6:	483d      	ldr	r0, [pc, #244]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005ba8:	f7fd fb08 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 8005bac:	2200      	movs	r2, #0
 8005bae:	2120      	movs	r1, #32
 8005bb0:	483b      	ldr	r0, [pc, #236]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005bb2:	f7fd fb03 	bl	80031bc <HAL_GPIO_WritePin>
				break;
 8005bb6:	e04d      	b.n	8005c54 <GPIO_Single_line+0x178>

			case Windwill_Middle_2_Pin :
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_RESET);
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2110      	movs	r1, #16
 8005bbc:	4837      	ldr	r0, [pc, #220]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bbe:	f7fd fafd 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_SET);
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4835      	ldr	r0, [pc, #212]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bc8:	f7fd faf8 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 8005bcc:	2200      	movs	r2, #0
 8005bce:	2120      	movs	r1, #32
 8005bd0:	4832      	ldr	r0, [pc, #200]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bd2:	f7fd faf3 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_RESET);
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2102      	movs	r1, #2
 8005bda:	4830      	ldr	r0, [pc, #192]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bdc:	f7fd faee 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 8005be0:	2200      	movs	r2, #0
 8005be2:	2120      	movs	r1, #32
 8005be4:	482e      	ldr	r0, [pc, #184]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005be6:	f7fd fae9 	bl	80031bc <HAL_GPIO_WritePin>
				break;
 8005bea:	e033      	b.n	8005c54 <GPIO_Single_line+0x178>

			case Windwill_Middle_3_Pin :
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_RESET);
 8005bec:	2200      	movs	r2, #0
 8005bee:	2110      	movs	r1, #16
 8005bf0:	482a      	ldr	r0, [pc, #168]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bf2:	f7fd fae3 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_RESET);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	4828      	ldr	r0, [pc, #160]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005bfc:	f7fd fade 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_SET);
 8005c00:	2201      	movs	r2, #1
 8005c02:	2120      	movs	r1, #32
 8005c04:	4825      	ldr	r0, [pc, #148]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c06:	f7fd fad9 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_RESET);
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	2102      	movs	r1, #2
 8005c0e:	4823      	ldr	r0, [pc, #140]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c10:	f7fd fad4 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 8005c14:	2200      	movs	r2, #0
 8005c16:	2120      	movs	r1, #32
 8005c18:	4821      	ldr	r0, [pc, #132]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005c1a:	f7fd facf 	bl	80031bc <HAL_GPIO_WritePin>
				break;
 8005c1e:	e019      	b.n	8005c54 <GPIO_Single_line+0x178>

			case Windwill_Middle_4_Pin :
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_RESET);
 8005c20:	2200      	movs	r2, #0
 8005c22:	2110      	movs	r1, #16
 8005c24:	481d      	ldr	r0, [pc, #116]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c26:	f7fd fac9 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_RESET);
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	481b      	ldr	r0, [pc, #108]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c30:	f7fd fac4 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 8005c34:	2200      	movs	r2, #0
 8005c36:	2120      	movs	r1, #32
 8005c38:	4818      	ldr	r0, [pc, #96]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c3a:	f7fd fabf 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_SET);
 8005c3e:	2201      	movs	r2, #1
 8005c40:	2102      	movs	r1, #2
 8005c42:	4816      	ldr	r0, [pc, #88]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c44:	f7fd faba 	bl	80031bc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_RESET);
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2120      	movs	r1, #32
 8005c4c:	4814      	ldr	r0, [pc, #80]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005c4e:	f7fd fab5 	bl	80031bc <HAL_GPIO_WritePin>
				break;
 8005c52:	bf00      	nop
		}
	}
	if( GPIOx ==  GPIOA && GPIO_Pin == Windwill_Middle_5_Pin )
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a12      	ldr	r2, [pc, #72]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d11b      	bne.n	8005c94 <GPIO_Single_line+0x1b8>
 8005c5c:	887b      	ldrh	r3, [r7, #2]
 8005c5e:	2b20      	cmp	r3, #32
 8005c60:	d118      	bne.n	8005c94 <GPIO_Single_line+0x1b8>
	{
		HAL_GPIO_WritePin(GPIOC, Windwill_Middle_1_Pin, GPIO_PIN_RESET);
 8005c62:	2200      	movs	r2, #0
 8005c64:	2110      	movs	r1, #16
 8005c66:	480d      	ldr	r0, [pc, #52]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c68:	f7fd faa8 	bl	80031bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Windwill_Middle_2_Pin, GPIO_PIN_RESET);
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	2101      	movs	r1, #1
 8005c70:	480a      	ldr	r0, [pc, #40]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c72:	f7fd faa3 	bl	80031bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Windwill_Middle_3_Pin, GPIO_PIN_RESET);
 8005c76:	2200      	movs	r2, #0
 8005c78:	2120      	movs	r1, #32
 8005c7a:	4808      	ldr	r0, [pc, #32]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c7c:	f7fd fa9e 	bl	80031bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Windwill_Middle_4_Pin, GPIO_PIN_RESET);
 8005c80:	2200      	movs	r2, #0
 8005c82:	2102      	movs	r1, #2
 8005c84:	4805      	ldr	r0, [pc, #20]	; (8005c9c <GPIO_Single_line+0x1c0>)
 8005c86:	f7fd fa99 	bl	80031bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Windwill_Middle_5_Pin, GPIO_PIN_SET);
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	2120      	movs	r1, #32
 8005c8e:	4804      	ldr	r0, [pc, #16]	; (8005ca0 <GPIO_Single_line+0x1c4>)
 8005c90:	f7fd fa94 	bl	80031bc <HAL_GPIO_WritePin>
	}

}
 8005c94:	bf00      	nop
 8005c96:	3708      	adds	r7, #8
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40020800 	.word	0x40020800
 8005ca0:	40020000 	.word	0x40020000

08005ca4 <HAL_GPIO_EXTI_Callback>:
/**
 * 	Â§ñÈÉ®‰∏≠Êñ≠ÂõûË∞ÉÂáΩÊï∞
 * 	GPIO_Pin Ôºö‰∏≠Êñ≠Á∫ø
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	4603      	mov	r3, r0
 8005cac:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin)
 8005cae:	88fb      	ldrh	r3, [r7, #6]
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	f000 80a9 	beq.w	8005e08 <HAL_GPIO_EXTI_Callback+0x164>
 8005cb6:	2b04      	cmp	r3, #4
 8005cb8:	dc04      	bgt.n	8005cc4 <HAL_GPIO_EXTI_Callback+0x20>
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d028      	beq.n	8005d10 <HAL_GPIO_EXTI_Callback+0x6c>
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d007      	beq.n	8005cd2 <HAL_GPIO_EXTI_Callback+0x2e>
			windwill_num = 1;					// Ë£ÖÁî≤ÊùøÊ†áÂè∑ÂΩí0
			break;
	}


}
 8005cc2:	e0c2      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
	switch(GPIO_Pin)
 8005cc4:	2b20      	cmp	r3, #32
 8005cc6:	d042      	beq.n	8005d4e <HAL_GPIO_EXTI_Callback+0xaa>
 8005cc8:	2b40      	cmp	r3, #64	; 0x40
 8005cca:	d07c      	beq.n	8005dc6 <HAL_GPIO_EXTI_Callback+0x122>
 8005ccc:	2b10      	cmp	r3, #16
 8005cce:	d05c      	beq.n	8005d8a <HAL_GPIO_EXTI_Callback+0xe6>
}
 8005cd0:	e0bb      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			if( windwill_num == 1 )
 8005cd2:	4b60      	ldr	r3, [pc, #384]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	f040 80ae 	bne.w	8005e38 <HAL_GPIO_EXTI_Callback+0x194>
				windwill_state = 1;
 8005cdc:	4b5e      	ldr	r3, [pc, #376]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	701a      	strb	r2, [r3, #0]
				ws2812_frame_send(&htim1, TIM_CHANNEL_1, Globle_State);		// Â°´ÂÖÖËæπÊ°ÜÁÅØÊù°
 8005ce2:	4b5e      	ldr	r3, [pc, #376]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	2100      	movs	r1, #0
 8005cea:	485d      	ldr	r0, [pc, #372]	; (8005e60 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8005cec:	f000 fc3c 	bl	8006568 <ws2812_frame_send>
				ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8005cf0:	4b5a      	ldr	r3, [pc, #360]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	210c      	movs	r1, #12
 8005cf8:	485a      	ldr	r0, [pc, #360]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005cfa:	f000 fc35 	bl	8006568 <ws2812_frame_send>
				windwill_num = 2;
 8005cfe:	4b55      	ldr	r3, [pc, #340]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d00:	2202      	movs	r2, #2
 8005d02:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005d04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d08:	4857      	ldr	r0, [pc, #348]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8005d0a:	f7fd fa70 	bl	80031ee <HAL_GPIO_TogglePin>
			break;
 8005d0e:	e093      	b.n	8005e38 <HAL_GPIO_EXTI_Callback+0x194>
			if( windwill_num == 2 )
 8005d10:	4b50      	ldr	r3, [pc, #320]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	f040 8091 	bne.w	8005e3c <HAL_GPIO_EXTI_Callback+0x198>
				windwill_state = 1;
 8005d1a:	4b4f      	ldr	r3, [pc, #316]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	701a      	strb	r2, [r3, #0]
				ws2812_frame_send(&htim1, TIM_CHANNEL_2, Globle_State);		// Â°´ÂÖÖËæπÊ°ÜÁÅØÊù°
 8005d20:	4b4e      	ldr	r3, [pc, #312]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	461a      	mov	r2, r3
 8005d26:	2104      	movs	r1, #4
 8005d28:	484d      	ldr	r0, [pc, #308]	; (8005e60 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8005d2a:	f000 fc1d 	bl	8006568 <ws2812_frame_send>
				ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8005d2e:	4b4b      	ldr	r3, [pc, #300]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	461a      	mov	r2, r3
 8005d34:	210c      	movs	r1, #12
 8005d36:	484b      	ldr	r0, [pc, #300]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005d38:	f000 fc16 	bl	8006568 <ws2812_frame_send>
				windwill_num = 3;
 8005d3c:	4b45      	ldr	r3, [pc, #276]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d3e:	2203      	movs	r2, #3
 8005d40:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005d42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d46:	4848      	ldr	r0, [pc, #288]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8005d48:	f7fd fa51 	bl	80031ee <HAL_GPIO_TogglePin>
			break;
 8005d4c:	e076      	b.n	8005e3c <HAL_GPIO_EXTI_Callback+0x198>
			if( windwill_num == 3 )
 8005d4e:	4b41      	ldr	r3, [pc, #260]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	2b03      	cmp	r3, #3
 8005d54:	d174      	bne.n	8005e40 <HAL_GPIO_EXTI_Callback+0x19c>
				windwill_state = 1;
 8005d56:	4b40      	ldr	r3, [pc, #256]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005d58:	2201      	movs	r2, #1
 8005d5a:	701a      	strb	r2, [r3, #0]
				ws2812_frame_send(&htim1, TIM_CHANNEL_3, Globle_State);		// Â°´ÂÖÖËæπÊ°ÜÁÅØÊù°
 8005d5c:	4b3f      	ldr	r3, [pc, #252]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	461a      	mov	r2, r3
 8005d62:	2108      	movs	r1, #8
 8005d64:	483e      	ldr	r0, [pc, #248]	; (8005e60 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8005d66:	f000 fbff 	bl	8006568 <ws2812_frame_send>
				ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8005d6a:	4b3c      	ldr	r3, [pc, #240]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	210c      	movs	r1, #12
 8005d72:	483c      	ldr	r0, [pc, #240]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005d74:	f000 fbf8 	bl	8006568 <ws2812_frame_send>
				windwill_num = 4;
 8005d78:	4b36      	ldr	r3, [pc, #216]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d7a:	2204      	movs	r2, #4
 8005d7c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005d7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d82:	4839      	ldr	r0, [pc, #228]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8005d84:	f7fd fa33 	bl	80031ee <HAL_GPIO_TogglePin>
			break;
 8005d88:	e05a      	b.n	8005e40 <HAL_GPIO_EXTI_Callback+0x19c>
			if( windwill_num == 4 )
 8005d8a:	4b32      	ldr	r3, [pc, #200]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d158      	bne.n	8005e44 <HAL_GPIO_EXTI_Callback+0x1a0>
				windwill_state = 1;
 8005d92:	4b31      	ldr	r3, [pc, #196]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005d94:	2201      	movs	r2, #1
 8005d96:	701a      	strb	r2, [r3, #0]
				ws2812_frame_send(&htim8, TIM_CHANNEL_2, Globle_State);		// Â°´ÂÖÖËæπÊ°ÜÁÅØÊù°
 8005d98:	4b30      	ldr	r3, [pc, #192]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	2104      	movs	r1, #4
 8005da0:	4830      	ldr	r0, [pc, #192]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005da2:	f000 fbe1 	bl	8006568 <ws2812_frame_send>
				ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8005da6:	4b2d      	ldr	r3, [pc, #180]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	210c      	movs	r1, #12
 8005dae:	482d      	ldr	r0, [pc, #180]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005db0:	f000 fbda 	bl	8006568 <ws2812_frame_send>
				windwill_num = 5;
 8005db4:	4b27      	ldr	r3, [pc, #156]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005db6:	2205      	movs	r2, #5
 8005db8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005dba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005dbe:	482a      	ldr	r0, [pc, #168]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8005dc0:	f7fd fa15 	bl	80031ee <HAL_GPIO_TogglePin>
			break;
 8005dc4:	e03e      	b.n	8005e44 <HAL_GPIO_EXTI_Callback+0x1a0>
			if( windwill_num == 5 )
 8005dc6:	4b23      	ldr	r3, [pc, #140]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	2b05      	cmp	r3, #5
 8005dcc:	d13c      	bne.n	8005e48 <HAL_GPIO_EXTI_Callback+0x1a4>
				windwill_state = 1;
 8005dce:	4b22      	ldr	r3, [pc, #136]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	701a      	strb	r2, [r3, #0]
				ws2812_frame_send(&htim8, TIM_CHANNEL_3, Globle_State);		// Â°´ÂÖÖËæπÊ°ÜÁÅØÊù°
 8005dd4:	4b21      	ldr	r3, [pc, #132]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	2108      	movs	r1, #8
 8005ddc:	4821      	ldr	r0, [pc, #132]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005dde:	f000 fbc3 	bl	8006568 <ws2812_frame_send>
				ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8005de2:	4b1e      	ldr	r3, [pc, #120]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	461a      	mov	r2, r3
 8005de8:	210c      	movs	r1, #12
 8005dea:	481e      	ldr	r0, [pc, #120]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8005dec:	f000 fbbc 	bl	8006568 <ws2812_frame_send>
				windwill_strike_completed = 1;
 8005df0:	4b1e      	ldr	r3, [pc, #120]	; (8005e6c <HAL_GPIO_EXTI_Callback+0x1c8>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	701a      	strb	r2, [r3, #0]
				windwill_num = 1;
 8005df6:	4b17      	ldr	r3, [pc, #92]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005df8:	2201      	movs	r2, #1
 8005dfa:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005dfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e00:	4819      	ldr	r0, [pc, #100]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8005e02:	f7fd f9f4 	bl	80031ee <HAL_GPIO_TogglePin>
			break;
 8005e06:	e01f      	b.n	8005e48 <HAL_GPIO_EXTI_Callback+0x1a4>
			windwill_state = 0;				// ÂàùÂßãÂåñÊâìÂáªÁä∂ÔøΩ?
 8005e08:	4b13      	ldr	r3, [pc, #76]	; (8005e58 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	701a      	strb	r2, [r3, #0]
			Globle_State = !Globle_State;
 8005e0e:	4b13      	ldr	r3, [pc, #76]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bf0c      	ite	eq
 8005e16:	2301      	moveq	r3, #1
 8005e18:	2300      	movne	r3, #0
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4b0f      	ldr	r3, [pc, #60]	; (8005e5c <HAL_GPIO_EXTI_Callback+0x1b8>)
 8005e20:	701a      	strb	r2, [r3, #0]
			ws2812_lamp_strip_Init();			// ÂàùÂßãÂåñÁÅØÔøΩ?
 8005e22:	f000 f8e5 	bl	8005ff0 <ws2812_lamp_strip_Init>
			GPIO_State_Init();
 8005e26:	f7ff fe0d 	bl	8005a44 <GPIO_State_Init>
			windwill_strike_completed = 0;	// Ê∏ÖÈô§ÊâìÂáªÂÆåÊàêÊ†áÂøóÔøΩ?
 8005e2a:	4b10      	ldr	r3, [pc, #64]	; (8005e6c <HAL_GPIO_EXTI_Callback+0x1c8>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	701a      	strb	r2, [r3, #0]
			windwill_num = 1;					// Ë£ÖÁî≤ÊùøÊ†áÂè∑ÂΩí0
 8005e30:	4b08      	ldr	r3, [pc, #32]	; (8005e54 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	701a      	strb	r2, [r3, #0]
			break;
 8005e36:	e008      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			break;
 8005e38:	bf00      	nop
 8005e3a:	e006      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			break;
 8005e3c:	bf00      	nop
 8005e3e:	e004      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			break;
 8005e40:	bf00      	nop
 8005e42:	e002      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			break;
 8005e44:	bf00      	nop
 8005e46:	e000      	b.n	8005e4a <HAL_GPIO_EXTI_Callback+0x1a6>
			break;
 8005e48:	bf00      	nop
}
 8005e4a:	bf00      	nop
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	20000000 	.word	0x20000000
 8005e58:	20000088 	.word	0x20000088
 8005e5c:	2000008a 	.word	0x2000008a
 8005e60:	20007b0c 	.word	0x20007b0c
 8005e64:	200079ac 	.word	0x200079ac
 8005e68:	40021000 	.word	0x40021000
 8005e6c:	20000089 	.word	0x20000089

08005e70 <LC_Pwm_Init>:
#include "main.h"
#include "tim.h"
#include "lc_pwm.h"

void LC_Pwm_Init(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8005e74:	2100      	movs	r1, #0
 8005e76:	480c      	ldr	r0, [pc, #48]	; (8005ea8 <LC_Pwm_Init+0x38>)
 8005e78:	f7fd feac 	bl	8003bd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	480a      	ldr	r0, [pc, #40]	; (8005ea8 <LC_Pwm_Init+0x38>)
 8005e80:	f7fd fea8 	bl	8003bd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8005e84:	2108      	movs	r1, #8
 8005e86:	4808      	ldr	r0, [pc, #32]	; (8005ea8 <LC_Pwm_Init+0x38>)
 8005e88:	f7fd fea4 	bl	8003bd4 <HAL_TIM_PWM_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8005e8c:	2104      	movs	r1, #4
 8005e8e:	4807      	ldr	r0, [pc, #28]	; (8005eac <LC_Pwm_Init+0x3c>)
 8005e90:	f7fd fea0 	bl	8003bd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8005e94:	2108      	movs	r1, #8
 8005e96:	4805      	ldr	r0, [pc, #20]	; (8005eac <LC_Pwm_Init+0x3c>)
 8005e98:	f7fd fe9c 	bl	8003bd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8005e9c:	210c      	movs	r1, #12
 8005e9e:	4803      	ldr	r0, [pc, #12]	; (8005eac <LC_Pwm_Init+0x3c>)
 8005ea0:	f7fd fe98 	bl	8003bd4 <HAL_TIM_PWM_Start>
}
 8005ea4:	bf00      	nop
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	20007b0c 	.word	0x20007b0c
 8005eac:	200079ac 	.word	0x200079ac

08005eb0 <LC_TimInterrupt_Init>:


int16_t shift_count = 24;

void LC_TimInterrupt_Init(void)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8005eb4:	4802      	ldr	r0, [pc, #8]	; (8005ec0 <LC_TimInterrupt_Init+0x10>)
 8005eb6:	f7fd fe34 	bl	8003b22 <HAL_TIM_Base_Start_IT>
}
 8005eba:	bf00      	nop
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	20007b4c 	.word	0x20007b4c

08005ec4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]

	if( htim->Instance == htim2.Instance )
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	4b3a      	ldr	r3, [pc, #232]	; (8005fbc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d16d      	bne.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>
	{
		if( windwill_strike_completed == 0 )
 8005ed8:	4b39      	ldr	r3, [pc, #228]	; (8005fc0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d169      	bne.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>
		{
			shift_count--;
 8005ee0:	4b38      	ldr	r3, [pc, #224]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005ee2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	b21a      	sxth	r2, r3
 8005eee:	4b35      	ldr	r3, [pc, #212]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005ef0:	801a      	strh	r2, [r3, #0]
			shift_count = (shift_count < 0) ? 24 : shift_count;
 8005ef2:	4b34      	ldr	r3, [pc, #208]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	db03      	blt.n	8005f04 <HAL_TIM_PeriodElapsedCallback+0x40>
 8005efc:	4b31      	ldr	r3, [pc, #196]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005efe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f02:	e000      	b.n	8005f06 <HAL_TIM_PeriodElapsedCallback+0x42>
 8005f04:	2318      	movs	r3, #24
 8005f06:	4a2f      	ldr	r2, [pc, #188]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005f08:	8013      	strh	r3, [r2, #0]
			Middle_Data_combination(shift_count);	// ÁªÑÂêàÊï∞ÊçÆ
 8005f0a:	4b2e      	ldr	r3, [pc, #184]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8005f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fa0a 	bl	800632c <Middle_Data_combination>
//			ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
			switch( windwill_num )
 8005f18:	4b2b      	ldr	r3, [pc, #172]	; (8005fc8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	2b04      	cmp	r3, #4
 8005f20:	d848      	bhi.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>
 8005f22:	a201      	add	r2, pc, #4	; (adr r2, 8005f28 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8005f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f28:	08005f3d 	.word	0x08005f3d
 8005f2c:	08005f55 	.word	0x08005f55
 8005f30:	08005f6d 	.word	0x08005f6d
 8005f34:	08005f85 	.word	0x08005f85
 8005f38:	08005f9d 	.word	0x08005f9d
			{
				case 1:		// ÊâáÂè∂1‰∏≠Èó¥ÊµÅÊ∞¥
					//1.ÂèëÈÄÅÁªÑÂêàÊï∞ÊçÆ -> ÂèëÈÄÅ
					// 1.1 Êé•ÈÄöÁªßÁîµÂô®
//					GPIO_State_Init();
					GPIO_Single_line(GPIOC, Windwill_Middle_1_Pin);
 8005f3c:	2110      	movs	r1, #16
 8005f3e:	4823      	ldr	r0, [pc, #140]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8005f40:	f7ff fdcc 	bl	8005adc <GPIO_Single_line>
					// 1.2 ÂêØÁî®PWMÂèëÈÄÅ
					ws2812_middle_send(&htim8, TIM_CHANNEL_4, Globle_State);
 8005f44:	4b22      	ldr	r3, [pc, #136]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	210c      	movs	r1, #12
 8005f4c:	4821      	ldr	r0, [pc, #132]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005f4e:	f000 fb2d 	bl	80065ac <ws2812_middle_send>
					break;
 8005f52:	e02f      	b.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>

				case 2:		// ÊâáÂè∂2‰∏≠Èó¥ÊµÅÊ∞¥
//					ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
					GPIO_Single_line(GPIOC, Windwill_Middle_2_Pin);
 8005f54:	2101      	movs	r1, #1
 8005f56:	481d      	ldr	r0, [pc, #116]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8005f58:	f7ff fdc0 	bl	8005adc <GPIO_Single_line>
					ws2812_middle_send(&htim8, TIM_CHANNEL_4, Globle_State);
 8005f5c:	4b1c      	ldr	r3, [pc, #112]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	461a      	mov	r2, r3
 8005f62:	210c      	movs	r1, #12
 8005f64:	481b      	ldr	r0, [pc, #108]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005f66:	f000 fb21 	bl	80065ac <ws2812_middle_send>
					break;
 8005f6a:	e023      	b.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>

				case 3:		// ÊâáÂè∂3‰∏≠Èó¥ÊµÅÊ∞¥
					GPIO_Single_line(GPIOC, Windwill_Middle_3_Pin);
 8005f6c:	2120      	movs	r1, #32
 8005f6e:	4817      	ldr	r0, [pc, #92]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8005f70:	f7ff fdb4 	bl	8005adc <GPIO_Single_line>
					ws2812_middle_send(&htim8, TIM_CHANNEL_4, Globle_State);
 8005f74:	4b16      	ldr	r3, [pc, #88]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	210c      	movs	r1, #12
 8005f7c:	4815      	ldr	r0, [pc, #84]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005f7e:	f000 fb15 	bl	80065ac <ws2812_middle_send>
					break;
 8005f82:	e017      	b.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>

				case 4:		// ÊâáÂè∂4‰∏≠Èó¥ÊµÅÊ∞¥
					GPIO_Single_line(GPIOC, Windwill_Middle_4_Pin);
 8005f84:	2102      	movs	r1, #2
 8005f86:	4811      	ldr	r0, [pc, #68]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8005f88:	f7ff fda8 	bl	8005adc <GPIO_Single_line>
					ws2812_middle_send(&htim8, TIM_CHANNEL_4, Globle_State);
 8005f8c:	4b10      	ldr	r3, [pc, #64]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	461a      	mov	r2, r3
 8005f92:	210c      	movs	r1, #12
 8005f94:	480f      	ldr	r0, [pc, #60]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005f96:	f000 fb09 	bl	80065ac <ws2812_middle_send>
					break;
 8005f9a:	e00b      	b.n	8005fb4 <HAL_TIM_PeriodElapsedCallback+0xf0>

				case 5:		// ÊâáÂè∂5‰∏≠Èó¥ÊµÅÊ∞¥
					GPIO_Single_line(GPIOA, Windwill_Middle_5_Pin);
 8005f9c:	2120      	movs	r1, #32
 8005f9e:	480e      	ldr	r0, [pc, #56]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005fa0:	f7ff fd9c 	bl	8005adc <GPIO_Single_line>
					ws2812_middle_send(&htim8, TIM_CHANNEL_4, Globle_State);
 8005fa4:	4b0a      	ldr	r3, [pc, #40]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	461a      	mov	r2, r3
 8005faa:	210c      	movs	r1, #12
 8005fac:	4809      	ldr	r0, [pc, #36]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005fae:	f000 fafd 	bl	80065ac <ws2812_middle_send>
					break;
 8005fb2:	bf00      	nop
			}
		}
	}

}
 8005fb4:	bf00      	nop
 8005fb6:	3708      	adds	r7, #8
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	20007b4c 	.word	0x20007b4c
 8005fc0:	20000089 	.word	0x20000089
 8005fc4:	2000000e 	.word	0x2000000e
 8005fc8:	20000000 	.word	0x20000000
 8005fcc:	40020800 	.word	0x40020800
 8005fd0:	2000008a 	.word	0x2000008a
 8005fd4:	200079ac 	.word	0x200079ac
 8005fd8:	40020000 	.word	0x40020000

08005fdc <LC_Ws2812_Init>:
// ‰øùÂ≠òÂç≥Â∞ÜÈúÄË¶ÅÂèëÈÄÅÁöÑ‰∏≠Èó¥Êï∞ÁªÑÁöÑÊï∞ÊçÆ(blue)Ôºà‰∏äËø∞‰∏â‰∏™ÁöÑÁªÑÂêà 25+25+25 Ôºâ
uint16_t RGB_Middle_Blue_buffur[RESET_PULSE + WS2812_DATA_LEN2] = {0};

// WS2812 ÂàùÂßãÂåñ
void LC_Ws2812_Init(void)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	af00      	add	r7, sp, #0
	// ÂàùÂßãÂåñËæπÊ°ÜÊï∞ÊçÆÔºàred&blueÔºâ
	array_set_init();
 8005fe0:	f000 fb18 	bl	8006614 <array_set_init>
	// ÂàùÂßãÂåñÂ§ç‰ΩçÊ∏ÖÈõ∂Êï∞ÊçÆÔºàrstÔºâ
	array_set_rst();
 8005fe4:	f000 fb46 	bl	8006674 <array_set_rst>
	// ÂàùÂßãÂåñ‰∏≠Èó¥ÁÅØÊù°Êï∞ÊçÆ
	Middle_Array_Init();
 8005fe8:	f000 f906 	bl	80061f8 <Middle_Array_Init>
//	// ÂàùÂßãÂåñÁÅØÊù°
//	ws2812_lamp_strip_Init();
}
 8005fec:	bf00      	nop
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <ws2812_lamp_strip_Init>:

/**
 * 	ÂàùÂßãÂåñÁÅØÊù°
 * */
void ws2812_lamp_strip_Init(void)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	af00      	add	r7, sp, #0
	ws2812_rst_send( &htim1, TIM_CHANNEL_1);
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	4819      	ldr	r0, [pc, #100]	; (800605c <ws2812_lamp_strip_Init+0x6c>)
 8005ff8:	f000 fafa 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(1);
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	f7fb fc13 	bl	8001828 <HAL_Delay>
	ws2812_rst_send( &htim1, TIM_CHANNEL_2);
 8006002:	2104      	movs	r1, #4
 8006004:	4815      	ldr	r0, [pc, #84]	; (800605c <ws2812_lamp_strip_Init+0x6c>)
 8006006:	f000 faf3 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(1);
 800600a:	2001      	movs	r0, #1
 800600c:	f7fb fc0c 	bl	8001828 <HAL_Delay>
	ws2812_rst_send( &htim1, TIM_CHANNEL_3);
 8006010:	2108      	movs	r1, #8
 8006012:	4812      	ldr	r0, [pc, #72]	; (800605c <ws2812_lamp_strip_Init+0x6c>)
 8006014:	f000 faec 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(1);
 8006018:	2001      	movs	r0, #1
 800601a:	f7fb fc05 	bl	8001828 <HAL_Delay>

	ws2812_rst_send( &htim8, TIM_CHANNEL_2);
 800601e:	2104      	movs	r1, #4
 8006020:	480f      	ldr	r0, [pc, #60]	; (8006060 <ws2812_lamp_strip_Init+0x70>)
 8006022:	f000 fae5 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(1);
 8006026:	2001      	movs	r0, #1
 8006028:	f7fb fbfe 	bl	8001828 <HAL_Delay>
	ws2812_rst_send( &htim8, TIM_CHANNEL_3);
 800602c:	2108      	movs	r1, #8
 800602e:	480c      	ldr	r0, [pc, #48]	; (8006060 <ws2812_lamp_strip_Init+0x70>)
 8006030:	f000 fade 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(1);
 8006034:	2001      	movs	r0, #1
 8006036:	f7fb fbf7 	bl	8001828 <HAL_Delay>


	GPIO_State_Open();
 800603a:	f7ff fd29 	bl	8005a90 <GPIO_State_Open>
	HAL_Delay(100);
 800603e:	2064      	movs	r0, #100	; 0x64
 8006040:	f7fb fbf2 	bl	8001828 <HAL_Delay>
	ws2812_rst_send( &htim8, TIM_CHANNEL_4);
 8006044:	210c      	movs	r1, #12
 8006046:	4806      	ldr	r0, [pc, #24]	; (8006060 <ws2812_lamp_strip_Init+0x70>)
 8006048:	f000 fad2 	bl	80065f0 <ws2812_rst_send>
	HAL_Delay(100);						// ÈúÄË¶Å‰∏Ä‰∏™Âª∂Ëøü
 800604c:	2064      	movs	r0, #100	; 0x64
 800604e:	f7fb fbeb 	bl	8001828 <HAL_Delay>
	GPIO_State_Init();					// ÁªßÁîµÂô®ÂàùÂßãÂåñ
 8006052:	f7ff fcf7 	bl	8005a44 <GPIO_State_Init>
}
 8006056:	bf00      	nop
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20007b0c 	.word	0x20007b0c
 8006060:	200079ac 	.word	0x200079ac

08006064 <ws2812_set_RGB_data_Init>:
/**
   *   Â∞ÜÈ¢úËâ≤Êï∞ÊçÆËΩ¨Êç¢‰∏∫Âç†Á©∫ÊØîÊï∞ÊçÆ‰øùÂ≠òËøõÊï∞ÁªÑ‰∏≠
 *
 * */
void ws2812_set_RGB_data_Init(uint8_t R, uint8_t G, uint8_t B, uint16_t num, uint8_t state)
{
 8006064:	b490      	push	{r4, r7}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	4604      	mov	r4, r0
 800606c:	4608      	mov	r0, r1
 800606e:	4611      	mov	r1, r2
 8006070:	461a      	mov	r2, r3
 8006072:	4623      	mov	r3, r4
 8006074:	71fb      	strb	r3, [r7, #7]
 8006076:	4603      	mov	r3, r0
 8006078:	71bb      	strb	r3, [r7, #6]
 800607a:	460b      	mov	r3, r1
 800607c:	717b      	strb	r3, [r7, #5]
 800607e:	4613      	mov	r3, r2
 8006080:	807b      	strh	r3, [r7, #2]
    //ÊåáÈíàÂÅèÁßª:ÈúÄË¶ÅË∑≥ËøáÂ§ç‰Ωç‰ø°Âè∑ÁöÑN‰∏™0
	uint16_t* p;
	if( state == 0 )
 8006082:	7e3b      	ldrb	r3, [r7, #24]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d109      	bne.n	800609c <ws2812_set_RGB_data_Init+0x38>
		p = (RGB_Blade_Red_buffur  + RESET_PULSE) + (num * LED_DATA_LEN);
 8006088:	887a      	ldrh	r2, [r7, #2]
 800608a:	4613      	mov	r3, r2
 800608c:	005b      	lsls	r3, r3, #1
 800608e:	4413      	add	r3, r2
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	3350      	adds	r3, #80	; 0x50
 8006094:	4a27      	ldr	r2, [pc, #156]	; (8006134 <ws2812_set_RGB_data_Init+0xd0>)
 8006096:	4413      	add	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	e008      	b.n	80060ae <ws2812_set_RGB_data_Init+0x4a>
	else
		p = (RGB_Blade_Blue_buffur + RESET_PULSE) + (num * LED_DATA_LEN);
 800609c:	887a      	ldrh	r2, [r7, #2]
 800609e:	4613      	mov	r3, r2
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	4413      	add	r3, r2
 80060a4:	011b      	lsls	r3, r3, #4
 80060a6:	3350      	adds	r3, #80	; 0x50
 80060a8:	4a23      	ldr	r2, [pc, #140]	; (8006138 <ws2812_set_RGB_data_Init+0xd4>)
 80060aa:	4413      	add	r3, r2
 80060ac:	60fb      	str	r3, [r7, #12]

	for (uint16_t i = 0;i < 8;i++)
 80060ae:	2300      	movs	r3, #0
 80060b0:	817b      	strh	r3, [r7, #10]
 80060b2:	e037      	b.n	8006124 <ws2812_set_RGB_data_Init+0xc0>
	{
		//Â°´ÂÖÖÊï∞ÁªÑ
		p[i]      = (G << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80060b4:	79ba      	ldrb	r2, [r7, #6]
 80060b6:	897b      	ldrh	r3, [r7, #10]
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <ws2812_set_RGB_data_Init+0x64>
 80060c4:	2145      	movs	r1, #69	; 0x45
 80060c6:	e000      	b.n	80060ca <ws2812_set_RGB_data_Init+0x66>
 80060c8:	2122      	movs	r1, #34	; 0x22
 80060ca:	897b      	ldrh	r3, [r7, #10]
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	4413      	add	r3, r2
 80060d2:	460a      	mov	r2, r1
 80060d4:	801a      	strh	r2, [r3, #0]
		p[i + 8]  = (R << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80060d6:	79fa      	ldrb	r2, [r7, #7]
 80060d8:	897b      	ldrh	r3, [r7, #10]
 80060da:	fa02 f303 	lsl.w	r3, r2, r3
 80060de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <ws2812_set_RGB_data_Init+0x86>
 80060e6:	2145      	movs	r1, #69	; 0x45
 80060e8:	e000      	b.n	80060ec <ws2812_set_RGB_data_Init+0x88>
 80060ea:	2122      	movs	r1, #34	; 0x22
 80060ec:	897b      	ldrh	r3, [r7, #10]
 80060ee:	3308      	adds	r3, #8
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4413      	add	r3, r2
 80060f6:	460a      	mov	r2, r1
 80060f8:	801a      	strh	r2, [r3, #0]
		p[i + 16] = (B << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80060fa:	797a      	ldrb	r2, [r7, #5]
 80060fc:	897b      	ldrh	r3, [r7, #10]
 80060fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <ws2812_set_RGB_data_Init+0xaa>
 800610a:	2145      	movs	r1, #69	; 0x45
 800610c:	e000      	b.n	8006110 <ws2812_set_RGB_data_Init+0xac>
 800610e:	2122      	movs	r1, #34	; 0x22
 8006110:	897b      	ldrh	r3, [r7, #10]
 8006112:	3310      	adds	r3, #16
 8006114:	005b      	lsls	r3, r3, #1
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	4413      	add	r3, r2
 800611a:	460a      	mov	r2, r1
 800611c:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0;i < 8;i++)
 800611e:	897b      	ldrh	r3, [r7, #10]
 8006120:	3301      	adds	r3, #1
 8006122:	817b      	strh	r3, [r7, #10]
 8006124:	897b      	ldrh	r3, [r7, #10]
 8006126:	2b07      	cmp	r3, #7
 8006128:	d9c4      	bls.n	80060b4 <ws2812_set_RGB_data_Init+0x50>
	}
}
 800612a:	bf00      	nop
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bc90      	pop	{r4, r7}
 8006132:	4770      	bx	lr
 8006134:	20000090 	.word	0x20000090
 8006138:	20001850 	.word	0x20001850

0800613c <ws2812_set_RGB_rst_Init>:
/**
 * 	Â∞ÜÂ§ç‰ΩçÊï∞ÊçÆËΩ¨Êç¢‰∏∫Âç†Á©∫ÊØîÊï∞ÊçÆ‰øùÂ≠òËøõÊï∞ÁªÑ‰∏≠
 *
 * */
void ws2812_set_RGB_rst_Init(uint8_t R, uint8_t G, uint8_t B, uint16_t num)
{
 800613c:	b490      	push	{r4, r7}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	4611      	mov	r1, r2
 8006148:	461a      	mov	r2, r3
 800614a:	4623      	mov	r3, r4
 800614c:	71fb      	strb	r3, [r7, #7]
 800614e:	4603      	mov	r3, r0
 8006150:	71bb      	strb	r3, [r7, #6]
 8006152:	460b      	mov	r3, r1
 8006154:	717b      	strb	r3, [r7, #5]
 8006156:	4613      	mov	r3, r2
 8006158:	807b      	strh	r3, [r7, #2]
    //ÊåáÈíàÂÅèÁßª:ÈúÄË¶ÅË∑≥ËøáÂ§ç‰Ωç‰ø°Âè∑ÁöÑN‰∏™0
	uint16_t* p = (RGB_Rst_buffur + RESET_PULSE) + (num * LED_DATA_LEN);
 800615a:	887a      	ldrh	r2, [r7, #2]
 800615c:	4613      	mov	r3, r2
 800615e:	005b      	lsls	r3, r3, #1
 8006160:	4413      	add	r3, r2
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	3350      	adds	r3, #80	; 0x50
 8006166:	4a23      	ldr	r2, [pc, #140]	; (80061f4 <ws2812_set_RGB_rst_Init+0xb8>)
 8006168:	4413      	add	r3, r2
 800616a:	60bb      	str	r3, [r7, #8]

	for (uint16_t i = 0;i < 8;i++)
 800616c:	2300      	movs	r3, #0
 800616e:	81fb      	strh	r3, [r7, #14]
 8006170:	e037      	b.n	80061e2 <ws2812_set_RGB_rst_Init+0xa6>
	{
		//Â°´ÂÖÖÊï∞ÁªÑ
		p[i]      = (G << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 8006172:	79ba      	ldrb	r2, [r7, #6]
 8006174:	89fb      	ldrh	r3, [r7, #14]
 8006176:	fa02 f303 	lsl.w	r3, r2, r3
 800617a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <ws2812_set_RGB_rst_Init+0x4a>
 8006182:	2145      	movs	r1, #69	; 0x45
 8006184:	e000      	b.n	8006188 <ws2812_set_RGB_rst_Init+0x4c>
 8006186:	2122      	movs	r1, #34	; 0x22
 8006188:	89fb      	ldrh	r3, [r7, #14]
 800618a:	005b      	lsls	r3, r3, #1
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	4413      	add	r3, r2
 8006190:	460a      	mov	r2, r1
 8006192:	801a      	strh	r2, [r3, #0]
		p[i + 8]  = (R << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 8006194:	79fa      	ldrb	r2, [r7, #7]
 8006196:	89fb      	ldrh	r3, [r7, #14]
 8006198:	fa02 f303 	lsl.w	r3, r2, r3
 800619c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <ws2812_set_RGB_rst_Init+0x6c>
 80061a4:	2145      	movs	r1, #69	; 0x45
 80061a6:	e000      	b.n	80061aa <ws2812_set_RGB_rst_Init+0x6e>
 80061a8:	2122      	movs	r1, #34	; 0x22
 80061aa:	89fb      	ldrh	r3, [r7, #14]
 80061ac:	3308      	adds	r3, #8
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	4413      	add	r3, r2
 80061b4:	460a      	mov	r2, r1
 80061b6:	801a      	strh	r2, [r3, #0]
		p[i + 16] = (B << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80061b8:	797a      	ldrb	r2, [r7, #5]
 80061ba:	89fb      	ldrh	r3, [r7, #14]
 80061bc:	fa02 f303 	lsl.w	r3, r2, r3
 80061c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <ws2812_set_RGB_rst_Init+0x90>
 80061c8:	2145      	movs	r1, #69	; 0x45
 80061ca:	e000      	b.n	80061ce <ws2812_set_RGB_rst_Init+0x92>
 80061cc:	2122      	movs	r1, #34	; 0x22
 80061ce:	89fb      	ldrh	r3, [r7, #14]
 80061d0:	3310      	adds	r3, #16
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	4413      	add	r3, r2
 80061d8:	460a      	mov	r2, r1
 80061da:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0;i < 8;i++)
 80061dc:	89fb      	ldrh	r3, [r7, #14]
 80061de:	3301      	adds	r3, #1
 80061e0:	81fb      	strh	r3, [r7, #14]
 80061e2:	89fb      	ldrh	r3, [r7, #14]
 80061e4:	2b07      	cmp	r3, #7
 80061e6:	d9c4      	bls.n	8006172 <ws2812_set_RGB_rst_Init+0x36>
	}
}
 80061e8:	bf00      	nop
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bc90      	pop	{r4, r7}
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	20003010 	.word	0x20003010

080061f8 <Middle_Array_Init>:
    *   ÁªôÊï∞ÁªÑÊ∑ªÂä†Êï∞ÊçÆ
    *  ÁÆ≠Â§¥Êï∞ÊçÆ
 *
 * */
void Middle_Array_Init(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t j;
	for( i = 0; i < 50 ; i++ )
 80061fe:	2300      	movs	r3, #0
 8006200:	71fb      	strb	r3, [r7, #7]
 8006202:	e080      	b.n	8006306 <Middle_Array_Init+0x10e>
	{
		j = i % 7;
 8006204:	79fa      	ldrb	r2, [r7, #7]
 8006206:	4b45      	ldr	r3, [pc, #276]	; (800631c <Middle_Array_Init+0x124>)
 8006208:	fba3 1302 	umull	r1, r3, r3, r2
 800620c:	1ad1      	subs	r1, r2, r3
 800620e:	0849      	lsrs	r1, r1, #1
 8006210:	440b      	add	r3, r1
 8006212:	0899      	lsrs	r1, r3, #2
 8006214:	460b      	mov	r3, r1
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	1a5b      	subs	r3, r3, r1
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	71bb      	strb	r3, [r7, #6]
		switch(j)
 800621e:	79bb      	ldrb	r3, [r7, #6]
 8006220:	2b04      	cmp	r3, #4
 8006222:	d85d      	bhi.n	80062e0 <Middle_Array_Init+0xe8>
 8006224:	a201      	add	r2, pc, #4	; (adr r2, 800622c <Middle_Array_Init+0x34>)
 8006226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622a:	bf00      	nop
 800622c:	08006241 	.word	0x08006241
 8006230:	08006261 	.word	0x08006261
 8006234:	08006281 	.word	0x08006281
 8006238:	080062a1 	.word	0x080062a1
 800623c:	080062c1 	.word	0x080062c1
		{
		case 0:
			RGB_Array1[i] = 0;
 8006240:	79fb      	ldrb	r3, [r7, #7]
 8006242:	4a37      	ldr	r2, [pc, #220]	; (8006320 <Middle_Array_Init+0x128>)
 8006244:	2100      	movs	r1, #0
 8006246:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 1;
 800624a:	79fb      	ldrb	r3, [r7, #7]
 800624c:	4a35      	ldr	r2, [pc, #212]	; (8006324 <Middle_Array_Init+0x12c>)
 800624e:	2101      	movs	r1, #1
 8006250:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 1;
 8006254:	79fb      	ldrb	r3, [r7, #7]
 8006256:	4a34      	ldr	r2, [pc, #208]	; (8006328 <Middle_Array_Init+0x130>)
 8006258:	2101      	movs	r1, #1
 800625a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 800625e:	e04f      	b.n	8006300 <Middle_Array_Init+0x108>

		case 1:
			RGB_Array1[i] = 0;
 8006260:	79fb      	ldrb	r3, [r7, #7]
 8006262:	4a2f      	ldr	r2, [pc, #188]	; (8006320 <Middle_Array_Init+0x128>)
 8006264:	2100      	movs	r1, #0
 8006266:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 1;
 800626a:	79fb      	ldrb	r3, [r7, #7]
 800626c:	4a2d      	ldr	r2, [pc, #180]	; (8006324 <Middle_Array_Init+0x12c>)
 800626e:	2101      	movs	r1, #1
 8006270:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 1;
 8006274:	79fb      	ldrb	r3, [r7, #7]
 8006276:	4a2c      	ldr	r2, [pc, #176]	; (8006328 <Middle_Array_Init+0x130>)
 8006278:	2101      	movs	r1, #1
 800627a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 800627e:	e03f      	b.n	8006300 <Middle_Array_Init+0x108>

		case 2:
			RGB_Array1[i] = 1;
 8006280:	79fb      	ldrb	r3, [r7, #7]
 8006282:	4a27      	ldr	r2, [pc, #156]	; (8006320 <Middle_Array_Init+0x128>)
 8006284:	2101      	movs	r1, #1
 8006286:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 1;
 800628a:	79fb      	ldrb	r3, [r7, #7]
 800628c:	4a25      	ldr	r2, [pc, #148]	; (8006324 <Middle_Array_Init+0x12c>)
 800628e:	2101      	movs	r1, #1
 8006290:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 1;
 8006294:	79fb      	ldrb	r3, [r7, #7]
 8006296:	4a24      	ldr	r2, [pc, #144]	; (8006328 <Middle_Array_Init+0x130>)
 8006298:	2101      	movs	r1, #1
 800629a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 800629e:	e02f      	b.n	8006300 <Middle_Array_Init+0x108>

		case 3:
			RGB_Array1[i] = 0;
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	4a1f      	ldr	r2, [pc, #124]	; (8006320 <Middle_Array_Init+0x128>)
 80062a4:	2100      	movs	r1, #0
 80062a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 1;
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	4a1d      	ldr	r2, [pc, #116]	; (8006324 <Middle_Array_Init+0x12c>)
 80062ae:	2101      	movs	r1, #1
 80062b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 1;
 80062b4:	79fb      	ldrb	r3, [r7, #7]
 80062b6:	4a1c      	ldr	r2, [pc, #112]	; (8006328 <Middle_Array_Init+0x130>)
 80062b8:	2101      	movs	r1, #1
 80062ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 80062be:	e01f      	b.n	8006300 <Middle_Array_Init+0x108>

		case 4:
			RGB_Array1[i] = 0;
 80062c0:	79fb      	ldrb	r3, [r7, #7]
 80062c2:	4a17      	ldr	r2, [pc, #92]	; (8006320 <Middle_Array_Init+0x128>)
 80062c4:	2100      	movs	r1, #0
 80062c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 0;
 80062ca:	79fb      	ldrb	r3, [r7, #7]
 80062cc:	4a15      	ldr	r2, [pc, #84]	; (8006324 <Middle_Array_Init+0x12c>)
 80062ce:	2100      	movs	r1, #0
 80062d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 1;
 80062d4:	79fb      	ldrb	r3, [r7, #7]
 80062d6:	4a14      	ldr	r2, [pc, #80]	; (8006328 <Middle_Array_Init+0x130>)
 80062d8:	2101      	movs	r1, #1
 80062da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 80062de:	e00f      	b.n	8006300 <Middle_Array_Init+0x108>
		default:
			RGB_Array1[i] = 0;
 80062e0:	79fb      	ldrb	r3, [r7, #7]
 80062e2:	4a0f      	ldr	r2, [pc, #60]	; (8006320 <Middle_Array_Init+0x128>)
 80062e4:	2100      	movs	r1, #0
 80062e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array2[i] = 0;
 80062ea:	79fb      	ldrb	r3, [r7, #7]
 80062ec:	4a0d      	ldr	r2, [pc, #52]	; (8006324 <Middle_Array_Init+0x12c>)
 80062ee:	2100      	movs	r1, #0
 80062f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			RGB_Array3[i] = 0;
 80062f4:	79fb      	ldrb	r3, [r7, #7]
 80062f6:	4a0c      	ldr	r2, [pc, #48]	; (8006328 <Middle_Array_Init+0x130>)
 80062f8:	2100      	movs	r1, #0
 80062fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			break;
 80062fe:	bf00      	nop
	for( i = 0; i < 50 ; i++ )
 8006300:	79fb      	ldrb	r3, [r7, #7]
 8006302:	3301      	adds	r3, #1
 8006304:	71fb      	strb	r3, [r7, #7]
 8006306:	79fb      	ldrb	r3, [r7, #7]
 8006308:	2b31      	cmp	r3, #49	; 0x31
 800630a:	f67f af7b 	bls.w	8006204 <Middle_Array_Init+0xc>

		}
	}
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	24924925 	.word	0x24924925
 8006320:	200047d0 	.word	0x200047d0
 8006324:	20004834 	.word	0x20004834
 8006328:	20004898 	.word	0x20004898

0800632c <Middle_Data_combination>:
/**
 * 	‰∏≠Èó¥ÁÅØÊù°Êï∞ÊçÆÁªÑÂêà
 *
 * */
void Middle_Data_combination(uint16_t count)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	4603      	mov	r3, r0
 8006334:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for( i = 0; i < Middle_RGB_SIZE ; i++ )		// Â°´ÂÖÖÊï∞ÊçÆ
 8006336:	2300      	movs	r3, #0
 8006338:	73fb      	strb	r3, [r7, #15]
 800633a:	e06b      	b.n	8006414 <Middle_Data_combination+0xe8>
	{
		if(RGB_Array1[i+/*+ Áßª‰ΩçÈáè*/count] == 1)
 800633c:	7bfa      	ldrb	r2, [r7, #15]
 800633e:	88fb      	ldrh	r3, [r7, #6]
 8006340:	4413      	add	r3, r2
 8006342:	4a38      	ldr	r2, [pc, #224]	; (8006424 <Middle_Data_combination+0xf8>)
 8006344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d10e      	bne.n	800636a <Middle_Data_combination+0x3e>
		{
			ws2812_Middle_Data_fill( Middle_RGB_1_5+i, 1);
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	b29b      	uxth	r3, r3
 8006350:	2101      	movs	r1, #1
 8006352:	4618      	mov	r0, r3
 8006354:	f000 f86c 	bl	8006430 <ws2812_Middle_Data_fill>
			ws2812_Middle_Data_fill( Middle_RGB_5_5+i, 1);
 8006358:	7bfb      	ldrb	r3, [r7, #15]
 800635a:	b29b      	uxth	r3, r3
 800635c:	3364      	adds	r3, #100	; 0x64
 800635e:	b29b      	uxth	r3, r3
 8006360:	2101      	movs	r1, #1
 8006362:	4618      	mov	r0, r3
 8006364:	f000 f864 	bl	8006430 <ws2812_Middle_Data_fill>
 8006368:	e00d      	b.n	8006386 <Middle_Data_combination+0x5a>
		} else {
			ws2812_Middle_Data_fill( Middle_RGB_1_5+i, 0);
 800636a:	7bfb      	ldrb	r3, [r7, #15]
 800636c:	b29b      	uxth	r3, r3
 800636e:	2100      	movs	r1, #0
 8006370:	4618      	mov	r0, r3
 8006372:	f000 f85d 	bl	8006430 <ws2812_Middle_Data_fill>
			ws2812_Middle_Data_fill( Middle_RGB_5_5+i, 0);
 8006376:	7bfb      	ldrb	r3, [r7, #15]
 8006378:	b29b      	uxth	r3, r3
 800637a:	3364      	adds	r3, #100	; 0x64
 800637c:	b29b      	uxth	r3, r3
 800637e:	2100      	movs	r1, #0
 8006380:	4618      	mov	r0, r3
 8006382:	f000 f855 	bl	8006430 <ws2812_Middle_Data_fill>
		}

		if(RGB_Array2[25-i-1+/*+ Áßª‰ΩçÈáè*/count] == 1)
 8006386:	7bfb      	ldrb	r3, [r7, #15]
 8006388:	f1c3 0218 	rsb	r2, r3, #24
 800638c:	88fb      	ldrh	r3, [r7, #6]
 800638e:	4413      	add	r3, r2
 8006390:	4a25      	ldr	r2, [pc, #148]	; (8006428 <Middle_Data_combination+0xfc>)
 8006392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d110      	bne.n	80063bc <Middle_Data_combination+0x90>
		{
			ws2812_Middle_Data_fill( Middle_RGB_2_5+i, 1);
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	b29b      	uxth	r3, r3
 800639e:	3319      	adds	r3, #25
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	2101      	movs	r1, #1
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 f843 	bl	8006430 <ws2812_Middle_Data_fill>
			ws2812_Middle_Data_fill( Middle_RGB_4_5+i, 1);
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	334b      	adds	r3, #75	; 0x4b
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2101      	movs	r1, #1
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 f83b 	bl	8006430 <ws2812_Middle_Data_fill>
 80063ba:	e00f      	b.n	80063dc <Middle_Data_combination+0xb0>
		} else {
			ws2812_Middle_Data_fill( Middle_RGB_2_5+i, 0);
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
 80063be:	b29b      	uxth	r3, r3
 80063c0:	3319      	adds	r3, #25
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2100      	movs	r1, #0
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 f832 	bl	8006430 <ws2812_Middle_Data_fill>
			ws2812_Middle_Data_fill( Middle_RGB_4_5+i, 0);
 80063cc:	7bfb      	ldrb	r3, [r7, #15]
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	334b      	adds	r3, #75	; 0x4b
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	2100      	movs	r1, #0
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 f82a 	bl	8006430 <ws2812_Middle_Data_fill>
		}

		if(RGB_Array3[i+/*+ Áßª‰ΩçÈáè*/count] == 1)
 80063dc:	7bfa      	ldrb	r2, [r7, #15]
 80063de:	88fb      	ldrh	r3, [r7, #6]
 80063e0:	4413      	add	r3, r2
 80063e2:	4a12      	ldr	r2, [pc, #72]	; (800642c <Middle_Data_combination+0x100>)
 80063e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d108      	bne.n	80063fe <Middle_Data_combination+0xd2>
		{
			ws2812_Middle_Data_fill( Middle_RGB_3_5+i, 1);
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3332      	adds	r3, #50	; 0x32
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	2101      	movs	r1, #1
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 f81a 	bl	8006430 <ws2812_Middle_Data_fill>
 80063fc:	e007      	b.n	800640e <Middle_Data_combination+0xe2>
		} else {
			ws2812_Middle_Data_fill( Middle_RGB_3_5+i, 0);
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
 8006400:	b29b      	uxth	r3, r3
 8006402:	3332      	adds	r3, #50	; 0x32
 8006404:	b29b      	uxth	r3, r3
 8006406:	2100      	movs	r1, #0
 8006408:	4618      	mov	r0, r3
 800640a:	f000 f811 	bl	8006430 <ws2812_Middle_Data_fill>
	for( i = 0; i < Middle_RGB_SIZE ; i++ )		// Â°´ÂÖÖÊï∞ÊçÆ
 800640e:	7bfb      	ldrb	r3, [r7, #15]
 8006410:	3301      	adds	r3, #1
 8006412:	73fb      	strb	r3, [r7, #15]
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	2b18      	cmp	r3, #24
 8006418:	d990      	bls.n	800633c <Middle_Data_combination+0x10>
		}
	}
}
 800641a:	bf00      	nop
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	200047d0 	.word	0x200047d0
 8006428:	20004834 	.word	0x20004834
 800642c:	20004898 	.word	0x20004898

08006430 <ws2812_Middle_Data_fill>:
 *	È£éËΩ¶‰∏≠Èó¥ÁÅØÊù°Êï∞ÁªÑÂ°´ÂÖÖ
 *	num : ÁÅØÁè†Â∫èÂè∑
 *	state : Â°´ÂÖ•È¢úËâ≤ÊàñÁ©∫ÁôΩ
 * */
void ws2812_Middle_Data_fill( uint16_t num , uint8_t state)
{
 8006430:	b480      	push	{r7}
 8006432:	b087      	sub	sp, #28
 8006434:	af00      	add	r7, sp, #0
 8006436:	4603      	mov	r3, r0
 8006438:	460a      	mov	r2, r1
 800643a:	80fb      	strh	r3, [r7, #6]
 800643c:	4613      	mov	r3, r2
 800643e:	717b      	strb	r3, [r7, #5]
	uint16_t* p ;
	uint8_t R ;
	uint8_t G ;
	uint8_t B ;

	if( Globle_State == 0 )
 8006440:	4b43      	ldr	r3, [pc, #268]	; (8006550 <ws2812_Middle_Data_fill+0x120>)
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11f      	bne.n	8006488 <ws2812_Middle_Data_fill+0x58>
	{
		p = (RGB_Middle_Red_buffur  + RESET_PULSE) + (num * LED_DATA_LEN);
 8006448:	88fa      	ldrh	r2, [r7, #6]
 800644a:	4613      	mov	r3, r2
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	4413      	add	r3, r2
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	3350      	adds	r3, #80	; 0x50
 8006454:	4a3f      	ldr	r2, [pc, #252]	; (8006554 <ws2812_Middle_Data_fill+0x124>)
 8006456:	4413      	add	r3, r2
 8006458:	617b      	str	r3, [r7, #20]
		if( state == 1 )
 800645a:	797b      	ldrb	r3, [r7, #5]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d109      	bne.n	8006474 <ws2812_Middle_Data_fill+0x44>
		{
			R = red_value[0];
 8006460:	4b3d      	ldr	r3, [pc, #244]	; (8006558 <ws2812_Middle_Data_fill+0x128>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	74fb      	strb	r3, [r7, #19]
			G = red_value[1];
 8006466:	4b3c      	ldr	r3, [pc, #240]	; (8006558 <ws2812_Middle_Data_fill+0x128>)
 8006468:	785b      	ldrb	r3, [r3, #1]
 800646a:	74bb      	strb	r3, [r7, #18]
			B = red_value[2];
 800646c:	4b3a      	ldr	r3, [pc, #232]	; (8006558 <ws2812_Middle_Data_fill+0x128>)
 800646e:	789b      	ldrb	r3, [r3, #2]
 8006470:	747b      	strb	r3, [r7, #17]
 8006472:	e028      	b.n	80064c6 <ws2812_Middle_Data_fill+0x96>
		} else {
			R = rst_value[0];
 8006474:	4b39      	ldr	r3, [pc, #228]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 8006476:	781b      	ldrb	r3, [r3, #0]
 8006478:	74fb      	strb	r3, [r7, #19]
			G = rst_value[1];
 800647a:	4b38      	ldr	r3, [pc, #224]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 800647c:	785b      	ldrb	r3, [r3, #1]
 800647e:	74bb      	strb	r3, [r7, #18]
			B = rst_value[2];
 8006480:	4b36      	ldr	r3, [pc, #216]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 8006482:	789b      	ldrb	r3, [r3, #2]
 8006484:	747b      	strb	r3, [r7, #17]
 8006486:	e01e      	b.n	80064c6 <ws2812_Middle_Data_fill+0x96>
		}

	} else {
		p = (RGB_Middle_Blue_buffur + RESET_PULSE) + (num * LED_DATA_LEN);
 8006488:	88fa      	ldrh	r2, [r7, #6]
 800648a:	4613      	mov	r3, r2
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	4413      	add	r3, r2
 8006490:	011b      	lsls	r3, r3, #4
 8006492:	3350      	adds	r3, #80	; 0x50
 8006494:	4a32      	ldr	r2, [pc, #200]	; (8006560 <ws2812_Middle_Data_fill+0x130>)
 8006496:	4413      	add	r3, r2
 8006498:	617b      	str	r3, [r7, #20]
		if( state == 1 )
 800649a:	797b      	ldrb	r3, [r7, #5]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d109      	bne.n	80064b4 <ws2812_Middle_Data_fill+0x84>
		{
			R = blue_value[0];
 80064a0:	4b30      	ldr	r3, [pc, #192]	; (8006564 <ws2812_Middle_Data_fill+0x134>)
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	74fb      	strb	r3, [r7, #19]
			G = blue_value[1];
 80064a6:	4b2f      	ldr	r3, [pc, #188]	; (8006564 <ws2812_Middle_Data_fill+0x134>)
 80064a8:	785b      	ldrb	r3, [r3, #1]
 80064aa:	74bb      	strb	r3, [r7, #18]
			B = blue_value[2];
 80064ac:	4b2d      	ldr	r3, [pc, #180]	; (8006564 <ws2812_Middle_Data_fill+0x134>)
 80064ae:	789b      	ldrb	r3, [r3, #2]
 80064b0:	747b      	strb	r3, [r7, #17]
 80064b2:	e008      	b.n	80064c6 <ws2812_Middle_Data_fill+0x96>
		} else {
			R = rst_value[0];
 80064b4:	4b29      	ldr	r3, [pc, #164]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	74fb      	strb	r3, [r7, #19]
			G = rst_value[1];
 80064ba:	4b28      	ldr	r3, [pc, #160]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 80064bc:	785b      	ldrb	r3, [r3, #1]
 80064be:	74bb      	strb	r3, [r7, #18]
			B = rst_value[2];
 80064c0:	4b26      	ldr	r3, [pc, #152]	; (800655c <ws2812_Middle_Data_fill+0x12c>)
 80064c2:	789b      	ldrb	r3, [r3, #2]
 80064c4:	747b      	strb	r3, [r7, #17]
		}
	}


	for (uint16_t i = 0;i < 8;i++)
 80064c6:	2300      	movs	r3, #0
 80064c8:	81fb      	strh	r3, [r7, #14]
 80064ca:	e037      	b.n	800653c <ws2812_Middle_Data_fill+0x10c>
	{
		//Â°´ÂÖÖÊï∞ÁªÑ
		p[i]      = (G << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80064cc:	7cba      	ldrb	r2, [r7, #18]
 80064ce:	89fb      	ldrh	r3, [r7, #14]
 80064d0:	fa02 f303 	lsl.w	r3, r2, r3
 80064d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <ws2812_Middle_Data_fill+0xb0>
 80064dc:	2145      	movs	r1, #69	; 0x45
 80064de:	e000      	b.n	80064e2 <ws2812_Middle_Data_fill+0xb2>
 80064e0:	2122      	movs	r1, #34	; 0x22
 80064e2:	89fb      	ldrh	r3, [r7, #14]
 80064e4:	005b      	lsls	r3, r3, #1
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	4413      	add	r3, r2
 80064ea:	460a      	mov	r2, r1
 80064ec:	801a      	strh	r2, [r3, #0]
		p[i + 8]  = (R << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80064ee:	7cfa      	ldrb	r2, [r7, #19]
 80064f0:	89fb      	ldrh	r3, [r7, #14]
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <ws2812_Middle_Data_fill+0xd2>
 80064fe:	2145      	movs	r1, #69	; 0x45
 8006500:	e000      	b.n	8006504 <ws2812_Middle_Data_fill+0xd4>
 8006502:	2122      	movs	r1, #34	; 0x22
 8006504:	89fb      	ldrh	r3, [r7, #14]
 8006506:	3308      	adds	r3, #8
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	4413      	add	r3, r2
 800650e:	460a      	mov	r2, r1
 8006510:	801a      	strh	r2, [r3, #0]
		p[i + 16] = (B << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 8006512:	7c7a      	ldrb	r2, [r7, #17]
 8006514:	89fb      	ldrh	r3, [r7, #14]
 8006516:	fa02 f303 	lsl.w	r3, r2, r3
 800651a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800651e:	2b00      	cmp	r3, #0
 8006520:	d001      	beq.n	8006526 <ws2812_Middle_Data_fill+0xf6>
 8006522:	2145      	movs	r1, #69	; 0x45
 8006524:	e000      	b.n	8006528 <ws2812_Middle_Data_fill+0xf8>
 8006526:	2122      	movs	r1, #34	; 0x22
 8006528:	89fb      	ldrh	r3, [r7, #14]
 800652a:	3310      	adds	r3, #16
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	4413      	add	r3, r2
 8006532:	460a      	mov	r2, r1
 8006534:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0;i < 8;i++)
 8006536:	89fb      	ldrh	r3, [r7, #14]
 8006538:	3301      	adds	r3, #1
 800653a:	81fb      	strh	r3, [r7, #14]
 800653c:	89fb      	ldrh	r3, [r7, #14]
 800653e:	2b07      	cmp	r3, #7
 8006540:	d9c4      	bls.n	80064cc <ws2812_Middle_Data_fill+0x9c>
	}

}
 8006542:	bf00      	nop
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	2000008a 	.word	0x2000008a
 8006554:	200048fc 	.word	0x200048fc
 8006558:	20000010 	.word	0x20000010
 800655c:	2000008c 	.word	0x2000008c
 8006560:	200060bc 	.word	0x200060bc
 8006564:	20000014 	.word	0x20000014

08006568 <ws2812_frame_send>:
/**
 * 	ÂèëÈÄÅËæπÊ°ÜÊï∞ÊçÆ
 * 	state ÔºöÈÄâÊã©ÈòµÂÆπ Ôºà0 ÔºöÁ∫¢ÊñπÔºõ1 ÔºöËìùÊñπÔºâ
 * */
void ws2812_frame_send(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t state)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	71fb      	strb	r3, [r7, #7]
	if( state == 0 )
 8006576:	79fb      	ldrb	r3, [r7, #7]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d107      	bne.n	800658c <ws2812_frame_send+0x24>
		HAL_TIM_PWM_Start_DMA(htim, Channel,
 800657c:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 8006580:	4a08      	ldr	r2, [pc, #32]	; (80065a4 <ws2812_frame_send+0x3c>)
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f7fd fb63 	bl	8003c50 <HAL_TIM_PWM_Start_DMA>
				(uint32_t *)RGB_Blade_Red_buffur, (RESET_PULSE + WS2812_DATA_LEN1));
	else
		HAL_TIM_PWM_Start_DMA(htim, Channel,
				(uint32_t *)RGB_Blade_Blue_buffur, (RESET_PULSE + WS2812_DATA_LEN1));
}
 800658a:	e006      	b.n	800659a <ws2812_frame_send+0x32>
		HAL_TIM_PWM_Start_DMA(htim, Channel,
 800658c:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 8006590:	4a05      	ldr	r2, [pc, #20]	; (80065a8 <ws2812_frame_send+0x40>)
 8006592:	68b9      	ldr	r1, [r7, #8]
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f7fd fb5b 	bl	8003c50 <HAL_TIM_PWM_Start_DMA>
}
 800659a:	bf00      	nop
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000090 	.word	0x20000090
 80065a8:	20001850 	.word	0x20001850

080065ac <ws2812_middle_send>:

/**
 * 	ÂèëÈÄÅ‰∏≠Èó¥ÁÅØÊù°ËæπÊ°ÜÊï∞ÊçÆ
 * */
void ws2812_middle_send(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t state)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	4613      	mov	r3, r2
 80065b8:	71fb      	strb	r3, [r7, #7]
	if( state == 0 )
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d107      	bne.n	80065d0 <ws2812_middle_send+0x24>
			HAL_TIM_PWM_Start_DMA(htim, Channel,
 80065c0:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 80065c4:	4a08      	ldr	r2, [pc, #32]	; (80065e8 <ws2812_middle_send+0x3c>)
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f7fd fb41 	bl	8003c50 <HAL_TIM_PWM_Start_DMA>
					(uint32_t *)RGB_Middle_Red_buffur, (RESET_PULSE + WS2812_DATA_LEN1));
		else
			HAL_TIM_PWM_Start_DMA(htim, Channel,
					(uint32_t *)RGB_Middle_Blue_buffur, (RESET_PULSE + WS2812_DATA_LEN1));
}
 80065ce:	e006      	b.n	80065de <ws2812_middle_send+0x32>
			HAL_TIM_PWM_Start_DMA(htim, Channel,
 80065d0:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 80065d4:	4a05      	ldr	r2, [pc, #20]	; (80065ec <ws2812_middle_send+0x40>)
 80065d6:	68b9      	ldr	r1, [r7, #8]
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f7fd fb39 	bl	8003c50 <HAL_TIM_PWM_Start_DMA>
}
 80065de:	bf00      	nop
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	200048fc 	.word	0x200048fc
 80065ec:	200060bc 	.word	0x200060bc

080065f0 <ws2812_rst_send>:

/**
 * 	ÂèëÈÄÅÂ§ç‰Ωç‰ø°Âè∑
 * */
void ws2812_rst_send(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
	HAL_TIM_PWM_Start_DMA(htim, Channel,
 80065fa:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 80065fe:	4a04      	ldr	r2, [pc, #16]	; (8006610 <ws2812_rst_send+0x20>)
 8006600:	6839      	ldr	r1, [r7, #0]
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7fd fb24 	bl	8003c50 <HAL_TIM_PWM_Start_DMA>
					(uint32_t *)RGB_Rst_buffur, (RESET_PULSE + WS2812_DATA_LEN1));
}
 8006608:	bf00      	nop
 800660a:	3708      	adds	r7, #8
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	20003010 	.word	0x20003010

08006614 <array_set_init>:
   *   Ê∑ªÂä†Â§ßÈ£éËΩ¶ËæπÊ°ÜÈ¢úËâ≤Êï∞ÊçÆ
   *   Á∫¢Ëìù Êï∞ÊçÆÂêåÊó∂ÂàùÂßãÂåñ
 *
 * */
void array_set_init(void)
{
 8006614:	b590      	push	{r4, r7, lr}
 8006616:	b085      	sub	sp, #20
 8006618:	af02      	add	r7, sp, #8
	uint8_t i = 0;
 800661a:	2300      	movs	r3, #0
 800661c:	71fb      	strb	r3, [r7, #7]

	for( i = 0; i < LED_NUM1; i++)
 800661e:	2300      	movs	r3, #0
 8006620:	71fb      	strb	r3, [r7, #7]
 8006622:	e01c      	b.n	800665e <array_set_init+0x4a>
	{
		ws2812_set_RGB_data_Init(red_value[0] , red_value[1] , red_value[2] , i, 0);
 8006624:	4b11      	ldr	r3, [pc, #68]	; (800666c <array_set_init+0x58>)
 8006626:	7818      	ldrb	r0, [r3, #0]
 8006628:	4b10      	ldr	r3, [pc, #64]	; (800666c <array_set_init+0x58>)
 800662a:	7859      	ldrb	r1, [r3, #1]
 800662c:	4b0f      	ldr	r3, [pc, #60]	; (800666c <array_set_init+0x58>)
 800662e:	789a      	ldrb	r2, [r3, #2]
 8006630:	79fb      	ldrb	r3, [r7, #7]
 8006632:	b29c      	uxth	r4, r3
 8006634:	2300      	movs	r3, #0
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	4623      	mov	r3, r4
 800663a:	f7ff fd13 	bl	8006064 <ws2812_set_RGB_data_Init>
		ws2812_set_RGB_data_Init(blue_value[0], blue_value[1], blue_value[2], i, 1);
 800663e:	4b0c      	ldr	r3, [pc, #48]	; (8006670 <array_set_init+0x5c>)
 8006640:	7818      	ldrb	r0, [r3, #0]
 8006642:	4b0b      	ldr	r3, [pc, #44]	; (8006670 <array_set_init+0x5c>)
 8006644:	7859      	ldrb	r1, [r3, #1]
 8006646:	4b0a      	ldr	r3, [pc, #40]	; (8006670 <array_set_init+0x5c>)
 8006648:	789a      	ldrb	r2, [r3, #2]
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	b29c      	uxth	r4, r3
 800664e:	2301      	movs	r3, #1
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	4623      	mov	r3, r4
 8006654:	f7ff fd06 	bl	8006064 <ws2812_set_RGB_data_Init>
	for( i = 0; i < LED_NUM1; i++)
 8006658:	79fb      	ldrb	r3, [r7, #7]
 800665a:	3301      	adds	r3, #1
 800665c:	71fb      	strb	r3, [r7, #7]
 800665e:	79fb      	ldrb	r3, [r7, #7]
 8006660:	2b7c      	cmp	r3, #124	; 0x7c
 8006662:	d9df      	bls.n	8006624 <array_set_init+0x10>
	}
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	bd90      	pop	{r4, r7, pc}
 800666c:	20000010 	.word	0x20000010
 8006670:	20000014 	.word	0x20000014

08006674 <array_set_rst>:
 * 	Ê∑ªÂä†Â§ßÈ£éËΩ¶Ê∏ÖÈõ∂Êï∞ÊçÆ
 * 	ÈúÄË¶ÅÈÄê‰∏ÄÂèëÈÄÅ
 *
 * */
void array_set_rst(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	71fb      	strb	r3, [r7, #7]

	for( i = 0; i < LED_NUM1; i++)
 800667e:	2300      	movs	r3, #0
 8006680:	71fb      	strb	r3, [r7, #7]
 8006682:	e009      	b.n	8006698 <array_set_rst+0x24>
	{
		ws2812_set_RGB_rst_Init(0x00, 0x00, 0x00, i);
 8006684:	79fb      	ldrb	r3, [r7, #7]
 8006686:	b29b      	uxth	r3, r3
 8006688:	2200      	movs	r2, #0
 800668a:	2100      	movs	r1, #0
 800668c:	2000      	movs	r0, #0
 800668e:	f7ff fd55 	bl	800613c <ws2812_set_RGB_rst_Init>
	for( i = 0; i < LED_NUM1; i++)
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	3301      	adds	r3, #1
 8006696:	71fb      	strb	r3, [r7, #7]
 8006698:	79fb      	ldrb	r3, [r7, #7]
 800669a:	2b7c      	cmp	r3, #124	; 0x7c
 800669c:	d9f2      	bls.n	8006684 <array_set_rst+0x10>
	}
}
 800669e:	bf00      	nop
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
	...

080066a8 <HAL_TIM_PWM_PulseFinishedCallback>:

/**
 * 	PWM DMA‰∏≠Êñ≠‰º†ËæìÁªìÊùüÂõûË∞ÉÂáΩÊï∞
 * */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

	if ((htim->Instance == htim1.Instance)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4b2d      	ldr	r3, [pc, #180]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d108      	bne.n	80066ce <HAL_TIM_PWM_PulseFinishedCallback+0x26>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)) {
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	7f1b      	ldrb	r3, [r3, #28]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d104      	bne.n	80066ce <HAL_TIM_PWM_PulseFinishedCallback+0x26>
		HAL_TIM_PWM_Stop_DMA(&htim1,TIM_CHANNEL_1);
 80066c4:	2100      	movs	r1, #0
 80066c6:	4829      	ldr	r0, [pc, #164]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 80066c8:	f7fd fbd4 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
 80066cc:	e04a      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>

	} else if ((htim->Instance == htim1.Instance)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4b26      	ldr	r3, [pc, #152]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d108      	bne.n	80066ec <HAL_TIM_PWM_PulseFinishedCallback+0x44>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	7f1b      	ldrb	r3, [r3, #28]
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d104      	bne.n	80066ec <HAL_TIM_PWM_PulseFinishedCallback+0x44>
		HAL_TIM_PWM_Stop_DMA(&htim1,TIM_CHANNEL_2);
 80066e2:	2104      	movs	r1, #4
 80066e4:	4821      	ldr	r0, [pc, #132]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 80066e6:	f7fd fbc5 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
 80066ea:	e03b      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>

	} else if ((htim->Instance == htim1.Instance)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	4b1e      	ldr	r3, [pc, #120]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d108      	bne.n	800670a <HAL_TIM_PWM_PulseFinishedCallback+0x62>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)) {
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	7f1b      	ldrb	r3, [r3, #28]
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d104      	bne.n	800670a <HAL_TIM_PWM_PulseFinishedCallback+0x62>
		HAL_TIM_PWM_Stop_DMA(&htim1,TIM_CHANNEL_3);
 8006700:	2108      	movs	r1, #8
 8006702:	481a      	ldr	r0, [pc, #104]	; (800676c <HAL_TIM_PWM_PulseFinishedCallback+0xc4>)
 8006704:	f7fd fbb6 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
 8006708:	e02c      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>

	} else if ((htim->Instance == htim8.Instance)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4b18      	ldr	r3, [pc, #96]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d108      	bne.n	8006728 <HAL_TIM_PWM_PulseFinishedCallback+0x80>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	7f1b      	ldrb	r3, [r3, #28]
 800671a:	2b02      	cmp	r3, #2
 800671c:	d104      	bne.n	8006728 <HAL_TIM_PWM_PulseFinishedCallback+0x80>
		HAL_TIM_PWM_Stop_DMA(&htim8,TIM_CHANNEL_2);
 800671e:	2104      	movs	r1, #4
 8006720:	4813      	ldr	r0, [pc, #76]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 8006722:	f7fd fba7 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
 8006726:	e01d      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>

	} else if ((htim->Instance == htim8.Instance)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	4b10      	ldr	r3, [pc, #64]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	429a      	cmp	r2, r3
 8006732:	d108      	bne.n	8006746 <HAL_TIM_PWM_PulseFinishedCallback+0x9e>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)) {
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	7f1b      	ldrb	r3, [r3, #28]
 8006738:	2b04      	cmp	r3, #4
 800673a:	d104      	bne.n	8006746 <HAL_TIM_PWM_PulseFinishedCallback+0x9e>
		HAL_TIM_PWM_Stop_DMA(&htim8,TIM_CHANNEL_3);
 800673c:	2108      	movs	r1, #8
 800673e:	480c      	ldr	r0, [pc, #48]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 8006740:	f7fd fb98 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
 8006744:	e00e      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>

	} else if((htim->Instance == htim8.Instance)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	4b09      	ldr	r3, [pc, #36]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	429a      	cmp	r2, r3
 8006750:	d108      	bne.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
			&& (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)) {
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	7f1b      	ldrb	r3, [r3, #28]
 8006756:	2b08      	cmp	r3, #8
 8006758:	d104      	bne.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
		HAL_TIM_PWM_Stop_DMA(&htim8,TIM_CHANNEL_4);
 800675a:	210c      	movs	r1, #12
 800675c:	4804      	ldr	r0, [pc, #16]	; (8006770 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>)
 800675e:	f7fd fb89 	bl	8003e74 <HAL_TIM_PWM_Stop_DMA>
	}

}
 8006762:	e7ff      	b.n	8006764 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
 8006764:	bf00      	nop
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	20007b0c 	.word	0x20007b0c
 8006770:	200079ac 	.word	0x200079ac

08006774 <ws2812_Mission_Accomplished>:
/**
 * 	ÊâìÂáªÂÆåÊàêÂêéÁöÑÂìçÂ∫îÂáΩÊï∞
 * 	Mission accomplished
 * */
void ws2812_Mission_Accomplished(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
	GPIO_State_Open();				// ÂºÄÂêØÊâÄÊúâÁªßÁîµÂô®
 800677a:	f7ff f989 	bl	8005a90 <GPIO_State_Open>
	for( uint8_t i = 0; i < 5 ; i++ )
 800677e:	2300      	movs	r3, #0
 8006780:	71fb      	strb	r3, [r7, #7]
 8006782:	e015      	b.n	80067b0 <ws2812_Mission_Accomplished+0x3c>
	{
		ws2812_frame_send(&htim8, TIM_CHANNEL_4, Globle_State);		// Â°´ÂÖÖ‰∏≠Èó¥ÁÅØÊù°
 8006784:	4b0e      	ldr	r3, [pc, #56]	; (80067c0 <ws2812_Mission_Accomplished+0x4c>)
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	461a      	mov	r2, r3
 800678a:	210c      	movs	r1, #12
 800678c:	480d      	ldr	r0, [pc, #52]	; (80067c4 <ws2812_Mission_Accomplished+0x50>)
 800678e:	f7ff feeb 	bl	8006568 <ws2812_frame_send>
		HAL_Delay(500);
 8006792:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006796:	f7fb f847 	bl	8001828 <HAL_Delay>
		ws2812_rst_send( &htim8, TIM_CHANNEL_4);
 800679a:	210c      	movs	r1, #12
 800679c:	4809      	ldr	r0, [pc, #36]	; (80067c4 <ws2812_Mission_Accomplished+0x50>)
 800679e:	f7ff ff27 	bl	80065f0 <ws2812_rst_send>
		HAL_Delay(500);
 80067a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80067a6:	f7fb f83f 	bl	8001828 <HAL_Delay>
	for( uint8_t i = 0; i < 5 ; i++ )
 80067aa:	79fb      	ldrb	r3, [r7, #7]
 80067ac:	3301      	adds	r3, #1
 80067ae:	71fb      	strb	r3, [r7, #7]
 80067b0:	79fb      	ldrb	r3, [r7, #7]
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	d9e6      	bls.n	8006784 <ws2812_Mission_Accomplished+0x10>
	}


}
 80067b6:	bf00      	nop
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	2000008a 	.word	0x2000008a
 80067c4:	200079ac 	.word	0x200079ac

080067c8 <can_user_init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void can_user_init(CAN_HandleTypeDef* hcan )
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08c      	sub	sp, #48	; 0x30
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  CAN_FilterTypeDef  can_filter;

  can_filter.FilterBank = 0;                       // filter 0
 80067d0:	2300      	movs	r3, #0
 80067d2:	61fb      	str	r3, [r7, #28]
  can_filter.FilterMode =  CAN_FILTERMODE_IDMASK;  // mask mode
 80067d4:	2300      	movs	r3, #0
 80067d6:	623b      	str	r3, [r7, #32]
  can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80067d8:	2301      	movs	r3, #1
 80067da:	627b      	str	r3, [r7, #36]	; 0x24
  can_filter.FilterIdHigh = 0;
 80067dc:	2300      	movs	r3, #0
 80067de:	60bb      	str	r3, [r7, #8]
  can_filter.FilterIdLow  = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	60fb      	str	r3, [r7, #12]
  can_filter.FilterMaskIdHigh = 0;
 80067e4:	2300      	movs	r3, #0
 80067e6:	613b      	str	r3, [r7, #16]
  can_filter.FilterMaskIdLow  = 0;                // set mask 0 to receive all can id
 80067e8:	2300      	movs	r3, #0
 80067ea:	617b      	str	r3, [r7, #20]
  can_filter.FilterFIFOAssignment = CAN_RX_FIFO0; // assign to fifo0
 80067ec:	2300      	movs	r3, #0
 80067ee:	61bb      	str	r3, [r7, #24]
  can_filter.FilterActivation = ENABLE;           // enable can filter
 80067f0:	2301      	movs	r3, #1
 80067f2:	62bb      	str	r3, [r7, #40]	; 0x28
  can_filter.SlaveStartFilterBank  = 14;          // only meaningful in dual can mode
 80067f4:	230e      	movs	r3, #14
 80067f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  HAL_CAN_ConfigFilter(hcan, &can_filter);        // init can filter
 80067f8:	f107 0308 	add.w	r3, r7, #8
 80067fc:	4619      	mov	r1, r3
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7fb f930 	bl	8001a64 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(hcan);                          // start can1
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f7fb fa0d 	bl	8001c24 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING); // enable can1 rx interrupt
 800680a:	2102      	movs	r1, #2
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7fb fc3a 	bl	8002086 <HAL_CAN_ActivateNotification>
}
 8006812:	bf00      	nop
 8006814:	3730      	adds	r7, #48	; 0x30
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08c      	sub	sp, #48	; 0x30
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef rx_header;
  uint8_t             rx_data[8];
  if(hcan->Instance == CAN1)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a3d      	ldr	r2, [pc, #244]	; (8006920 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d107      	bne.n	800683e <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
  {
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data); //receive can data
 800682e:	f107 0308 	add.w	r3, r7, #8
 8006832:	f107 0210 	add.w	r2, r7, #16
 8006836:	2100      	movs	r1, #0
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7fb fb12 	bl	8001e62 <HAL_CAN_GetRxMessage>
  }
  if ((rx_header.StdId >= FEEDBACK_ID_BASE_1)
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006844:	d95f      	bls.n	8006906 <HAL_CAN_RxFifo0MsgPendingCallback+0xea>
   && (rx_header.StdId <=  FEEDBACK_ID_BASE_2 + MOTOR_MAX_NUM))                  // judge the can id
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 800684c:	d85b      	bhi.n	8006906 <HAL_CAN_RxFifo0MsgPendingCallback+0xea>
  {
    can_cnt ++;
 800684e:	4b35      	ldr	r3, [pc, #212]	; (8006924 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8006850:	881b      	ldrh	r3, [r3, #0]
 8006852:	3301      	adds	r3, #1
 8006854:	b29a      	uxth	r2, r3
 8006856:	4b33      	ldr	r3, [pc, #204]	; (8006924 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8006858:	801a      	strh	r2, [r3, #0]
		uint8_t index  = 0 ;
 800685a:	2300      	movs	r3, #0
 800685c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(rx_header.StdId < 0x207 )
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f240 2206 	movw	r2, #518	; 0x206
 8006866:	4293      	cmp	r3, r2
 8006868:	d805      	bhi.n	8006876 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
		  index = rx_header.StdId - FEEDBACK_ID_BASE_1; // get motor index by can_id 
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	b2db      	uxtb	r3, r3
 800686e:	3b01      	subs	r3, #1
 8006870:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006874:	e004      	b.n	8006880 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
    else index = rx_header.StdId - FEEDBACK_ID_BASE_2;                
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	b2db      	uxtb	r3, r3
 800687a:	3b05      	subs	r3, #5
 800687c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    motor_info[index].rotor_angle    = ((rx_data[0] << 8) | rx_data[1]);
 8006880:	7a3b      	ldrb	r3, [r7, #8]
 8006882:	021b      	lsls	r3, r3, #8
 8006884:	b21a      	sxth	r2, r3
 8006886:	7a7b      	ldrb	r3, [r7, #9]
 8006888:	b21b      	sxth	r3, r3
 800688a:	4313      	orrs	r3, r2
 800688c:	b21b      	sxth	r3, r3
 800688e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006892:	b298      	uxth	r0, r3
 8006894:	4924      	ldr	r1, [pc, #144]	; (8006928 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8006896:	4613      	mov	r3, r2
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	4413      	add	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	440b      	add	r3, r1
 80068a0:	3304      	adds	r3, #4
 80068a2:	4602      	mov	r2, r0
 80068a4:	801a      	strh	r2, [r3, #0]
    motor_info[index].rotor_speed    = ((rx_data[2] << 8) | rx_data[3]);
 80068a6:	7abb      	ldrb	r3, [r7, #10]
 80068a8:	021b      	lsls	r3, r3, #8
 80068aa:	b219      	sxth	r1, r3
 80068ac:	7afb      	ldrb	r3, [r7, #11]
 80068ae:	b21b      	sxth	r3, r3
 80068b0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80068b4:	430b      	orrs	r3, r1
 80068b6:	b218      	sxth	r0, r3
 80068b8:	491b      	ldr	r1, [pc, #108]	; (8006928 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80068ba:	4613      	mov	r3, r2
 80068bc:	005b      	lsls	r3, r3, #1
 80068be:	4413      	add	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	440b      	add	r3, r1
 80068c4:	3306      	adds	r3, #6
 80068c6:	4602      	mov	r2, r0
 80068c8:	801a      	strh	r2, [r3, #0]
    motor_info[index].torque_current = ((rx_data[4] << 8) | rx_data[5]);
 80068ca:	7b3b      	ldrb	r3, [r7, #12]
 80068cc:	021b      	lsls	r3, r3, #8
 80068ce:	b219      	sxth	r1, r3
 80068d0:	7b7b      	ldrb	r3, [r7, #13]
 80068d2:	b21b      	sxth	r3, r3
 80068d4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80068d8:	430b      	orrs	r3, r1
 80068da:	b218      	sxth	r0, r3
 80068dc:	4912      	ldr	r1, [pc, #72]	; (8006928 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80068de:	4613      	mov	r3, r2
 80068e0:	005b      	lsls	r3, r3, #1
 80068e2:	4413      	add	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	440b      	add	r3, r1
 80068e8:	3308      	adds	r3, #8
 80068ea:	4602      	mov	r2, r0
 80068ec:	801a      	strh	r2, [r3, #0]
    motor_info[index].temp           =   rx_data[6];
 80068ee:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80068f2:	7bb8      	ldrb	r0, [r7, #14]
 80068f4:	490c      	ldr	r1, [pc, #48]	; (8006928 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80068f6:	4613      	mov	r3, r2
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	440b      	add	r3, r1
 8006900:	330a      	adds	r3, #10
 8006902:	4602      	mov	r2, r0
 8006904:	701a      	strb	r2, [r3, #0]
  }
  if (can_cnt == 500)
 8006906:	4b07      	ldr	r3, [pc, #28]	; (8006924 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8006908:	881b      	ldrh	r3, [r3, #0]
 800690a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800690e:	d102      	bne.n	8006916 <HAL_CAN_RxFifo0MsgPendingCallback+0xfa>
  {
    can_cnt = 0;
 8006910:	4b04      	ldr	r3, [pc, #16]	; (8006924 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8006912:	2200      	movs	r2, #0
 8006914:	801a      	strh	r2, [r3, #0]
  }
}
 8006916:	bf00      	nop
 8006918:	3730      	adds	r7, #48	; 0x30
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	40006400 	.word	0x40006400
 8006924:	20007cd0 	.word	0x20007cd0
 8006928:	20000018 	.word	0x20000018

0800692c <set_motor_voltage>:
  * @param  motor voltage 1,2,3,4 or 5,6,7
  * @retval None
  */

void set_motor_voltage(uint8_t id_range, int16_t v1, int16_t v2, int16_t v3, int16_t v4)
{
 800692c:	b590      	push	{r4, r7, lr}
 800692e:	b08b      	sub	sp, #44	; 0x2c
 8006930:	af00      	add	r7, sp, #0
 8006932:	4604      	mov	r4, r0
 8006934:	4608      	mov	r0, r1
 8006936:	4611      	mov	r1, r2
 8006938:	461a      	mov	r2, r3
 800693a:	4623      	mov	r3, r4
 800693c:	71fb      	strb	r3, [r7, #7]
 800693e:	4603      	mov	r3, r0
 8006940:	80bb      	strh	r3, [r7, #4]
 8006942:	460b      	mov	r3, r1
 8006944:	807b      	strh	r3, [r7, #2]
 8006946:	4613      	mov	r3, r2
 8006948:	803b      	strh	r3, [r7, #0]
  CAN_TxHeaderTypeDef tx_header;
  uint8_t             tx_data[8];
    if(id_range == 2 )
 800694a:	79fb      	ldrb	r3, [r7, #7]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d103      	bne.n	8006958 <set_motor_voltage+0x2c>
    	tx_header.StdId = 0x2ff ;
 8006950:	f240 23ff 	movw	r3, #767	; 0x2ff
 8006954:	613b      	str	r3, [r7, #16]
 8006956:	e008      	b.n	800696a <set_motor_voltage+0x3e>
	else
		tx_header.StdId = (id_range == 0)?(0x1ff):(0x200);
 8006958:	79fb      	ldrb	r3, [r7, #7]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d102      	bne.n	8006964 <set_motor_voltage+0x38>
 800695e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8006962:	e001      	b.n	8006968 <set_motor_voltage+0x3c>
 8006964:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006968:	613b      	str	r3, [r7, #16]
			
      
  tx_header.IDE   = CAN_ID_STD;
 800696a:	2300      	movs	r3, #0
 800696c:	61bb      	str	r3, [r7, #24]
  tx_header.RTR   = CAN_RTR_DATA;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
  tx_header.DLC   = 8;
 8006972:	2308      	movs	r3, #8
 8006974:	623b      	str	r3, [r7, #32]

  tx_data[0] = (v1>>8)&0xff;
 8006976:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800697a:	121b      	asrs	r3, r3, #8
 800697c:	b21b      	sxth	r3, r3
 800697e:	b2db      	uxtb	r3, r3
 8006980:	723b      	strb	r3, [r7, #8]
  tx_data[1] =    (v1)&0xff;
 8006982:	88bb      	ldrh	r3, [r7, #4]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	727b      	strb	r3, [r7, #9]
  tx_data[2] = (v2>>8)&0xff;
 8006988:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800698c:	121b      	asrs	r3, r3, #8
 800698e:	b21b      	sxth	r3, r3
 8006990:	b2db      	uxtb	r3, r3
 8006992:	72bb      	strb	r3, [r7, #10]
  tx_data[3] =    (v2)&0xff;
 8006994:	887b      	ldrh	r3, [r7, #2]
 8006996:	b2db      	uxtb	r3, r3
 8006998:	72fb      	strb	r3, [r7, #11]
  tx_data[4] = (v3>>8)&0xff;
 800699a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800699e:	121b      	asrs	r3, r3, #8
 80069a0:	b21b      	sxth	r3, r3
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	733b      	strb	r3, [r7, #12]
  tx_data[5] =    (v3)&0xff;
 80069a6:	883b      	ldrh	r3, [r7, #0]
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	737b      	strb	r3, [r7, #13]
  tx_data[6] = (v4>>8)&0xff;
 80069ac:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80069b0:	121b      	asrs	r3, r3, #8
 80069b2:	b21b      	sxth	r3, r3
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	73bb      	strb	r3, [r7, #14]
  tx_data[7] =    (v4)&0xff;
 80069b8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0); 
 80069be:	f107 0208 	add.w	r2, r7, #8
 80069c2:	f107 0110 	add.w	r1, r7, #16
 80069c6:	2301      	movs	r3, #1
 80069c8:	4803      	ldr	r0, [pc, #12]	; (80069d8 <set_motor_voltage+0xac>)
 80069ca:	f7fb f96f 	bl	8001cac <HAL_CAN_AddTxMessage>
}
 80069ce:	bf00      	nop
 80069d0:	372c      	adds	r7, #44	; 0x2c
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd90      	pop	{r4, r7, pc}
 80069d6:	bf00      	nop
 80069d8:	2000787c 	.word	0x2000787c

080069dc <pid_init>:
              float ki,
              float kd,
              float i_max,
              float out_max,
			  float deadband)
	{
 80069dc:	b480      	push	{r7}
 80069de:	b089      	sub	sp, #36	; 0x24
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	61f8      	str	r0, [r7, #28]
 80069e4:	61b9      	str	r1, [r7, #24]
 80069e6:	ed87 0a05 	vstr	s0, [r7, #20]
 80069ea:	edc7 0a04 	vstr	s1, [r7, #16]
 80069ee:	ed87 1a03 	vstr	s2, [r7, #12]
 80069f2:	edc7 1a02 	vstr	s3, [r7, #8]
 80069f6:	ed87 2a01 	vstr	s4, [r7, #4]
 80069fa:	edc7 2a00 	vstr	s5, [r7]
	  pid->pid_mode = mode;
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	61da      	str	r2, [r3, #28]
	  pid->kp      = kp;
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	601a      	str	r2, [r3, #0]
	  pid->ki      = ki;
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	605a      	str	r2, [r3, #4]
	  pid->kd      = kd;
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	609a      	str	r2, [r3, #8]
	  pid->i_max   = i_max;
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	60da      	str	r2, [r3, #12]
	  pid->out_max = out_max;
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	611a      	str	r2, [r3, #16]
	  pid->deadband = deadband;
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	619a      	str	r2, [r3, #24]
	}
 8006a28:	bf00      	nop
 8006a2a:	3724      	adds	r7, #36	; 0x24
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <pid_calc>:
    @param  reference value // ÂèÇËÄÉÂÄº
    @param  feedback value  // ÂèçÈ¶àÂÄº
  * @retval calculation result
  */
float pid_calc(pid_struct_t *pid, float ref, float fdb)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	ed87 0a02 	vstr	s0, [r7, #8]
 8006a40:	edc7 0a01 	vstr	s1, [r7, #4]
  pid->ref = ref;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	621a      	str	r2, [r3, #32]
  pid->fdb = fdb;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	625a      	str	r2, [r3, #36]	; 0x24
  pid->err[2] = pid->err[1];
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	631a      	str	r2, [r3, #48]	; 0x30
  pid->err[1] = pid->err[0];
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  pid->err[0] = pid->ref - pid->fdb;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	ed93 7a08 	vldr	s14, [r3, #32]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	
	if (pid->deadband != 0 && ABS(pid->err[0]) < pid->deadband)               //ÔøΩÔøΩerr–°ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ ±ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩpidÔøΩÔøΩÔøΩÔøΩ
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	edd3 7a06 	vldr	s15, [r3, #24]
 8006a7c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a84:	d01b      	beq.n	8006abe <pid_calc+0x8a>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006a8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a94:	dd03      	ble.n	8006a9e <pid_calc+0x6a>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006a9c:	e004      	b.n	8006aa8 <pid_calc+0x74>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006aa4:	eef1 7a67 	vneg.f32	s15, s15
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	ed93 7a06 	vldr	s14, [r3, #24]
 8006aae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab6:	d502      	bpl.n	8006abe <pid_calc+0x8a>
		return 0;
 8006ab8:	f04f 0300 	mov.w	r3, #0
 8006abc:	e133      	b.n	8006d26 <pid_calc+0x2f2>
		
		
	if(pid->pid_mode == POSITION_PID) //ŒªÔøΩÔøΩ Ω
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	69db      	ldr	r3, [r3, #28]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f040 808c 	bne.w	8006be0 <pid_calc+0x1ac>
	{
	  pid->p_out  = pid->kp * pid->err[0];
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	ed93 7a00 	vldr	s14, [r3]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	  pid->i_out += pid->ki * pid->err[0];
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	edd3 6a01 	vldr	s13, [r3, #4]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006af0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	  pid->d_out  = pid->kd * (pid->err[0] - pid->err[1]);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	ed93 7a02 	vldr	s14, [r3, #8]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006b10:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	  LIMIT_MIN_MAX(pid->i_out, -pid->i_max, pid->i_max);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b2a:	eef1 7a67 	vneg.f32	s15, s15
 8006b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b36:	d805      	bhi.n	8006b44 <pid_calc+0x110>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b3e:	eef1 7a67 	vneg.f32	s15, s15
 8006b42:	e011      	b.n	8006b68 <pid_calc+0x134>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b58:	db03      	blt.n	8006b62 <pid_calc+0x12e>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b60:	e002      	b.n	8006b68 <pid_calc+0x134>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	  pid->output = pid->p_out + pid->i_out + pid->d_out;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006b7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8006b84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	  LIMIT_MIN_MAX(pid->output, -pid->out_max, pid->out_max);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	edd3 7a04 	vldr	s15, [r3, #16]
 8006b9a:	eef1 7a67 	vneg.f32	s15, s15
 8006b9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ba6:	d805      	bhi.n	8006bb4 <pid_calc+0x180>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	edd3 7a04 	vldr	s15, [r3, #16]
 8006bae:	eef1 7a67 	vneg.f32	s15, s15
 8006bb2:	e011      	b.n	8006bd8 <pid_calc+0x1a4>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8006bc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bc8:	db03      	blt.n	8006bd2 <pid_calc+0x19e>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	edd3 7a04 	vldr	s15, [r3, #16]
 8006bd0:	e002      	b.n	8006bd8 <pid_calc+0x1a4>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 8006bde:	e0a0      	b.n	8006d22 <pid_calc+0x2ee>
	//  return pid->output;
	}
	else if(pid->pid_mode == DELTA_PID)//ÔøΩÔøΩÔøΩÔøΩ Ω
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	f040 809c 	bne.w	8006d22 <pid_calc+0x2ee>
	{
	  pid->p_out  = pid->kp * pid->err[0]-pid->kp * pid->err[1];
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	ed93 7a00 	vldr	s14, [r3]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006bf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	edd3 6a00 	vldr	s13, [r3]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006c06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	  pid->i_out  = pid->ki * pid->err[0];
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	ed93 7a01 	vldr	s14, [r3, #4]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8006c20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	  pid->d_out  = pid->kd * (pid->err[0] - 2*pid->err[1]+pid->err[2]);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006c3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006c40:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	  LIMIT_MIN_MAX(pid->i_out, -pid->i_max, pid->i_max);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	edd3 7a03 	vldr	s15, [r3, #12]
 8006c64:	eef1 7a67 	vneg.f32	s15, s15
 8006c68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c70:	d805      	bhi.n	8006c7e <pid_calc+0x24a>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	edd3 7a03 	vldr	s15, [r3, #12]
 8006c78:	eef1 7a67 	vneg.f32	s15, s15
 8006c7c:	e011      	b.n	8006ca2 <pid_calc+0x26e>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	edd3 7a03 	vldr	s15, [r3, #12]
 8006c8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c92:	db03      	blt.n	8006c9c <pid_calc+0x268>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	edd3 7a03 	vldr	s15, [r3, #12]
 8006c9a:	e002      	b.n	8006ca2 <pid_calc+0x26e>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	  pid->output += (pid->p_out + pid->i_out + pid->d_out);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006cba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8006cc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	  LIMIT_MIN_MAX(pid->output, -pid->out_max, pid->out_max);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	edd3 7a04 	vldr	s15, [r3, #16]
 8006cde:	eef1 7a67 	vneg.f32	s15, s15
 8006ce2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cea:	d805      	bhi.n	8006cf8 <pid_calc+0x2c4>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	edd3 7a04 	vldr	s15, [r3, #16]
 8006cf2:	eef1 7a67 	vneg.f32	s15, s15
 8006cf6:	e011      	b.n	8006d1c <pid_calc+0x2e8>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	edd3 7a04 	vldr	s15, [r3, #16]
 8006d04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d0c:	db03      	blt.n	8006d16 <pid_calc+0x2e2>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	edd3 7a04 	vldr	s15, [r3, #16]
 8006d14:	e002      	b.n	8006d1c <pid_calc+0x2e8>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	}
	return pid->output;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d26:	ee07 3a90 	vmov	s15, r3
}
 8006d2a:	eeb0 0a67 	vmov.f32	s0, s15
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <__libc_init_array>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	4e0d      	ldr	r6, [pc, #52]	; (8006d70 <__libc_init_array+0x38>)
 8006d3c:	4c0d      	ldr	r4, [pc, #52]	; (8006d74 <__libc_init_array+0x3c>)
 8006d3e:	1ba4      	subs	r4, r4, r6
 8006d40:	10a4      	asrs	r4, r4, #2
 8006d42:	2500      	movs	r5, #0
 8006d44:	42a5      	cmp	r5, r4
 8006d46:	d109      	bne.n	8006d5c <__libc_init_array+0x24>
 8006d48:	4e0b      	ldr	r6, [pc, #44]	; (8006d78 <__libc_init_array+0x40>)
 8006d4a:	4c0c      	ldr	r4, [pc, #48]	; (8006d7c <__libc_init_array+0x44>)
 8006d4c:	f000 f820 	bl	8006d90 <_init>
 8006d50:	1ba4      	subs	r4, r4, r6
 8006d52:	10a4      	asrs	r4, r4, #2
 8006d54:	2500      	movs	r5, #0
 8006d56:	42a5      	cmp	r5, r4
 8006d58:	d105      	bne.n	8006d66 <__libc_init_array+0x2e>
 8006d5a:	bd70      	pop	{r4, r5, r6, pc}
 8006d5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d60:	4798      	blx	r3
 8006d62:	3501      	adds	r5, #1
 8006d64:	e7ee      	b.n	8006d44 <__libc_init_array+0xc>
 8006d66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d6a:	4798      	blx	r3
 8006d6c:	3501      	adds	r5, #1
 8006d6e:	e7f2      	b.n	8006d56 <__libc_init_array+0x1e>
 8006d70:	08006dd0 	.word	0x08006dd0
 8006d74:	08006dd0 	.word	0x08006dd0
 8006d78:	08006dd0 	.word	0x08006dd0
 8006d7c:	08006dd4 	.word	0x08006dd4

08006d80 <memset>:
 8006d80:	4402      	add	r2, r0
 8006d82:	4603      	mov	r3, r0
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d100      	bne.n	8006d8a <memset+0xa>
 8006d88:	4770      	bx	lr
 8006d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d8e:	e7f9      	b.n	8006d84 <memset+0x4>

08006d90 <_init>:
 8006d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d92:	bf00      	nop
 8006d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d96:	bc08      	pop	{r3}
 8006d98:	469e      	mov	lr, r3
 8006d9a:	4770      	bx	lr

08006d9c <_fini>:
 8006d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d9e:	bf00      	nop
 8006da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006da2:	bc08      	pop	{r3}
 8006da4:	469e      	mov	lr, r3
 8006da6:	4770      	bx	lr
