Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 07 03:59:16 2017
| Host         : ECE419-1WCVM02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           21 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |              92 |           25 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|                   Clock Signal                   |                 Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|  control/FSM_sequential_nextState_reg[2]_i_2_n_0 |                                               |                                  |                1 |              3 |
|  buzzerController/clkDiv1000/CLK                 | buzzerController/bcdCnt/cntr1/q[3]_i_2_n_0    | control/SR[0]                    |                1 |              4 |
|  buzzerController/clkDiv1000/CLK                 | buzzerController/bcdCnt/cntr2/q[3]_i_1_n_0    | control/SR[0]                    |                1 |              4 |
|  buzzerController/clkDiv1000/CLK                 | buzzerController/bcdCnt/cntr3/q[3]_i_1__1_n_0 | control/SR[0]                    |                1 |              4 |
|  buzzerController/clkDiv1000/CLK                 | buzzerController/bcdCnt/cntr4/q[3]_i_1__0_n_0 | control/SR[0]                    |                1 |              4 |
|  display/Cnt_reg_n_0_[2]                         |                                               |                                  |                1 |              4 |
|  clk_BUFG                                        | keyPad/decoder/counter/SR[0]                  |                                  |                1 |              4 |
| ~keyPad/decoder/counter/Q[2]                     |                                               |                                  |                2 |              5 |
|  clk_BUFG                                        |                                               | keyPad/decoder/counter/SR[0]     |                1 |              5 |
|  clk_BUFG                                        | keyPad/store/digits                           | keyPad/decoder/SR[0]             |                2 |              5 |
|  clk_BUFG                                        | keyPad/store/digits[0][4]_i_2_n_0             | keyPad/decoder/SR[0]             |                1 |              5 |
|  clk_BUFG                                        | keyPad/store/digits[1][4]_i_1_n_0             | keyPad/decoder/SR[0]             |                2 |              5 |
|  clk_BUFG                                        | keyPad/store/digits[2][4]_i_1_n_0             | keyPad/decoder/SR[0]             |                2 |              5 |
|  clk_BUFG                                        |                                               |                                  |                4 |              7 |
|  clk_BUFG                                        |                                               | reset_IBUF                       |                2 |              7 |
|  clk_BUFG                                        | keyPad/store/E[0]                             | reset_IBUF                       |                4 |             16 |
|  clk_raw_IBUF_BUFG                               |                                               | buzzerController/clkDiv1000/sclk |                8 |             29 |
|  clk_raw_IBUF_BUFG                               |                                               | buzzerController/clkDiv800/sclk  |                8 |             29 |
|  clk_raw_IBUF_BUFG                               |                                               | buzzerController/clkDiv2k/sclk   |                8 |             29 |
|  clk_raw_IBUF_BUFG                               |                                               |                                  |               13 |             37 |
+--------------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+


