<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3802" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3802{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3802{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3802{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3802{left:69px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t5_3802{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t6_3802{left:69px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#t7_3802{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3802{left:69px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#t9_3802{left:69px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ta_3802{left:69px;bottom:950px;letter-spacing:0.13px;}
#tb_3802{left:155px;bottom:950px;letter-spacing:0.14px;word-spacing:-0.08px;}
#tc_3802{left:69px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#td_3802{left:69px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3802{left:69px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3802{left:69px;bottom:842px;letter-spacing:-0.09px;}
#tg_3802{left:154px;bottom:842px;letter-spacing:-0.1px;word-spacing:0.02px;}
#th_3802{left:69px;bottom:818px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#ti_3802{left:69px;bottom:801px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3802{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3802{left:69px;bottom:760px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3802{left:69px;bottom:710px;letter-spacing:-0.09px;}
#tm_3802{left:154px;bottom:710px;letter-spacing:-0.1px;}
#tn_3802{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3802{left:69px;bottom:661px;letter-spacing:-0.18px;word-spacing:-1.17px;}
#tp_3802{left:69px;bottom:645px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tq_3802{left:249px;bottom:600px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tr_3802{left:344px;bottom:600px;letter-spacing:0.14px;word-spacing:-0.02px;}
#ts_3802{left:75px;bottom:577px;letter-spacing:-0.16px;word-spacing:0.07px;}
#tt_3802{left:273px;bottom:577px;letter-spacing:-0.13px;}
#tu_3802{left:369px;bottom:577px;letter-spacing:-0.14px;}
#tv_3802{left:75px;bottom:553px;letter-spacing:-0.15px;}
#tw_3802{left:273px;bottom:553px;}
#tx_3802{left:369px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_3802{left:75px;bottom:529px;letter-spacing:-0.15px;}
#tz_3802{left:273px;bottom:529px;}
#t10_3802{left:369px;bottom:529px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_3802{left:369px;bottom:512px;letter-spacing:-0.12px;}
#t12_3802{left:75px;bottom:487px;letter-spacing:-0.16px;}
#t13_3802{left:273px;bottom:487px;}
#t14_3802{left:369px;bottom:487px;letter-spacing:-0.11px;}
#t15_3802{left:75px;bottom:463px;letter-spacing:-0.16px;}
#t16_3802{left:273px;bottom:463px;}
#t17_3802{left:369px;bottom:463px;letter-spacing:-0.12px;}
#t18_3802{left:75px;bottom:438px;letter-spacing:-0.16px;}
#t19_3802{left:273px;bottom:438px;}
#t1a_3802{left:369px;bottom:438px;letter-spacing:-0.11px;}
#t1b_3802{left:75px;bottom:414px;letter-spacing:-0.15px;}
#t1c_3802{left:273px;bottom:414px;}
#t1d_3802{left:369px;bottom:414px;letter-spacing:-0.11px;}
#t1e_3802{left:75px;bottom:389px;letter-spacing:-0.15px;}
#t1f_3802{left:273px;bottom:389px;}
#t1g_3802{left:369px;bottom:389px;letter-spacing:-0.11px;}
#t1h_3802{left:75px;bottom:365px;letter-spacing:-0.14px;}
#t1i_3802{left:273px;bottom:365px;letter-spacing:-0.12px;}
#t1j_3802{left:369px;bottom:365px;letter-spacing:-0.13px;}
#t1k_3802{left:75px;bottom:341px;letter-spacing:-0.16px;}
#t1l_3802{left:273px;bottom:341px;letter-spacing:-0.12px;}
#t1m_3802{left:369px;bottom:341px;letter-spacing:-0.12px;}
#t1n_3802{left:369px;bottom:324px;letter-spacing:-0.12px;}
#t1o_3802{left:75px;bottom:299px;letter-spacing:-0.16px;}
#t1p_3802{left:273px;bottom:299px;letter-spacing:-0.12px;}
#t1q_3802{left:369px;bottom:299px;letter-spacing:-0.11px;}
#t1r_3802{left:75px;bottom:275px;letter-spacing:-0.17px;}
#t1s_3802{left:273px;bottom:275px;letter-spacing:-0.12px;}
#t1t_3802{left:369px;bottom:275px;letter-spacing:-0.12px;}
#t1u_3802{left:75px;bottom:250px;letter-spacing:-0.14px;}
#t1v_3802{left:273px;bottom:250px;letter-spacing:-0.12px;}
#t1w_3802{left:369px;bottom:250px;letter-spacing:-0.14px;}
#t1x_3802{left:75px;bottom:226px;letter-spacing:-0.17px;}
#t1y_3802{left:273px;bottom:226px;letter-spacing:-0.12px;}
#t1z_3802{left:369px;bottom:226px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#t20_3802{left:75px;bottom:202px;letter-spacing:-0.15px;}
#t21_3802{left:273px;bottom:202px;letter-spacing:-0.12px;}
#t22_3802{left:369px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_3802{left:75px;bottom:177px;letter-spacing:-0.16px;}
#t24_3802{left:273px;bottom:177px;letter-spacing:-0.12px;}
#t25_3802{left:369px;bottom:177px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t26_3802{left:75px;bottom:153px;letter-spacing:-0.15px;}
#t27_3802{left:273px;bottom:153px;letter-spacing:-0.17px;}
#t28_3802{left:369px;bottom:153px;letter-spacing:-0.11px;}
#t29_3802{left:75px;bottom:128px;letter-spacing:-0.16px;}
#t2a_3802{left:273px;bottom:128px;letter-spacing:-0.17px;}
#t2b_3802{left:369px;bottom:128px;letter-spacing:-0.11px;}

.s1_3802{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3802{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3802{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3802{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3802{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3802{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3802{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3802" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3802Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3802" style="-webkit-user-select: none;"><object width="935" height="1210" data="3802/3802.svg" type="image/svg+xml" id="pdf3802" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3802" class="t s1_3802">20-94 </span><span id="t2_3802" class="t s1_3802">Vol. 3B </span>
<span id="t3_3802" class="t s2_3802">PERFORMANCE MONITORING </span>
<span id="t4_3802" class="t s3_3802">The PEBS threshold mechanism for generating PerfMon Interrupts (PMIs) is not available in this mode. However, </span>
<span id="t5_3802" class="t s3_3802">there exist other means to generate PMIs based on PEBS output. When the Intel PT ToPA output mechanism is </span>
<span id="t6_3802" class="t s3_3802">chosen, a PMI can optionally be pended when a ToPA region is filled; see Section 33.2.7.2 for details. Further, soft- </span>
<span id="t7_3802" class="t s3_3802">ware can opt to generate a PMI on each PEBS record by setting the new IA32_PEBS_EN- </span>
<span id="t8_3802" class="t s3_3802">ABLE.PMI_AFTER_EACH_RECORD[60] bit. </span>
<span id="t9_3802" class="t s3_3802">The IA32_PERF_GLOBAL_STATUS.OvfDSBuffer bit will not be set in this mode. </span>
<span id="ta_3802" class="t s4_3802">20.5.5.2.3 </span><span id="tb_3802" class="t s4_3802">PEBS Counter Reload </span>
<span id="tc_3802" class="t s3_3802">When PEBS output is directed into Intel PT (IA32_PEBS_ENABLE.PEBS_OUTPUT = 01B), new MSR_RELOAD_PMCx </span>
<span id="td_3802" class="t s3_3802">MSRs are used by the PEBS routine to reload PerfMon counters. The value from the associated reload MSR will be </span>
<span id="te_3802" class="t s3_3802">loaded to the appropriate counter on each PEBS event. </span>
<span id="tf_3802" class="t s5_3802">20.5.5.3 </span><span id="tg_3802" class="t s5_3802">Precise Distribution Support on Fixed Counter 0 </span>
<span id="th_3802" class="t s3_3802">The Tremont microarchitecture supports the PDIR (Precise Distribution of Retired Instructions) facility, as described </span>
<span id="ti_3802" class="t s3_3802">in Section 20.3.4.4.4, on Fixed Counter 0. Fixed Counter 0 counts the INST_RETIRED.ALL event. PEBS skid for </span>
<span id="tj_3802" class="t s3_3802">Fixed Counter 0 will be precisely one instruction. </span>
<span id="tk_3802" class="t s3_3802">This is in addition to the reduced skid PEBS behavior on IA32_PMC0; see Section 20.5.3.1.2. </span>
<span id="tl_3802" class="t s5_3802">20.5.5.4 </span><span id="tm_3802" class="t s5_3802">Compatibility Enhancements to Offcore Response MSRs </span>
<span id="tn_3802" class="t s3_3802">The Off-core Response facility is similar to that described in Section 20.5.3.2. </span>
<span id="to_3802" class="t s3_3802">The layout of MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 are organized as shown below. RequestType bits are </span>
<span id="tp_3802" class="t s3_3802">defined in Table 20-74, ResponseType bits in Table 20-75, and SnoopInfo bits in Table 20-76. </span>
<span id="tq_3802" class="t s4_3802">Table 20-74. </span><span id="tr_3802" class="t s4_3802">MSR_OFFCORE_RSPx Request Type Definition </span>
<span id="ts_3802" class="t s6_3802">Bit Name </span><span id="tt_3802" class="t s6_3802">Offset </span><span id="tu_3802" class="t s6_3802">Description </span>
<span id="tv_3802" class="t s7_3802">DEMAND_DATA_RD </span><span id="tw_3802" class="t s7_3802">0 </span><span id="tx_3802" class="t s7_3802">Counts demand data reads. </span>
<span id="ty_3802" class="t s7_3802">DEMAND_RFO </span><span id="tz_3802" class="t s7_3802">1 </span><span id="t10_3802" class="t s7_3802">Counts all demand reads for ownership (RFO) requests and software based </span>
<span id="t11_3802" class="t s7_3802">prefetches for exclusive ownership (prefetchw). </span>
<span id="t12_3802" class="t s7_3802">DEMAND_CODE_RD </span><span id="t13_3802" class="t s7_3802">2 </span><span id="t14_3802" class="t s7_3802">Counts demand instruction fetches and L1 instruction cache prefetches. </span>
<span id="t15_3802" class="t s7_3802">COREWB_M </span><span id="t16_3802" class="t s7_3802">3 </span><span id="t17_3802" class="t s7_3802">Counts modified write backs from L1 and L2. </span>
<span id="t18_3802" class="t s7_3802">HWPF_L2_DATA_RD </span><span id="t19_3802" class="t s7_3802">4 </span><span id="t1a_3802" class="t s7_3802">Counts prefetch (that bring data to L2) data reads. </span>
<span id="t1b_3802" class="t s7_3802">HWPF_L2_RFO </span><span id="t1c_3802" class="t s7_3802">5 </span><span id="t1d_3802" class="t s7_3802">Counts all prefetch (that bring data to L2) RFOs. </span>
<span id="t1e_3802" class="t s7_3802">HWPF_L2_CODE_RD </span><span id="t1f_3802" class="t s7_3802">6 </span><span id="t1g_3802" class="t s7_3802">Counts all prefetch (that bring data to L2 only) code reads. </span>
<span id="t1h_3802" class="t s7_3802">Reserved </span><span id="t1i_3802" class="t s7_3802">9:7 </span><span id="t1j_3802" class="t s7_3802">Reserved. </span>
<span id="t1k_3802" class="t s7_3802">HWPF_L1D_AND_SWPF </span><span id="t1l_3802" class="t s7_3802">10 </span><span id="t1m_3802" class="t s7_3802">Counts L1 data cache hardware prefetch requests, read for ownership prefetch </span>
<span id="t1n_3802" class="t s7_3802">requests and software prefetch requests (except prefetchw). </span>
<span id="t1o_3802" class="t s7_3802">STREAMING_WR </span><span id="t1p_3802" class="t s7_3802">11 </span><span id="t1q_3802" class="t s7_3802">Counts all streaming stores. </span>
<span id="t1r_3802" class="t s7_3802">COREWB_NONM </span><span id="t1s_3802" class="t s7_3802">12 </span><span id="t1t_3802" class="t s7_3802">Counts non-modified write backs from L2. </span>
<span id="t1u_3802" class="t s7_3802">Reserved </span><span id="t1v_3802" class="t s7_3802">14:13 </span><span id="t1w_3802" class="t s7_3802">Reserved. </span>
<span id="t1x_3802" class="t s7_3802">OTHER </span><span id="t1y_3802" class="t s7_3802">15 </span><span id="t1z_3802" class="t s7_3802">Counts miscellaneous requests, such as I/O accesses that have any response type. </span>
<span id="t20_3802" class="t s7_3802">UC_RD </span><span id="t21_3802" class="t s7_3802">44 </span><span id="t22_3802" class="t s7_3802">Counts uncached memory reads (PRd, UCRdF). </span>
<span id="t23_3802" class="t s7_3802">UC_WR </span><span id="t24_3802" class="t s7_3802">45 </span><span id="t25_3802" class="t s7_3802">Counts uncached memory writes (WiL). </span>
<span id="t26_3802" class="t s7_3802">PARTIAL_STREAMING_WR </span><span id="t27_3802" class="t s7_3802">46 </span><span id="t28_3802" class="t s7_3802">Counts partial (less than 64 byte) streaming stores (WCiL). </span>
<span id="t29_3802" class="t s7_3802">FULL_STREAMING_WR </span><span id="t2a_3802" class="t s7_3802">47 </span><span id="t2b_3802" class="t s7_3802">Counts full, 64 byte streaming stores (WCiLF). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
