
*** Running vivado
    with args -log design_2_SPI_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_SPI_ip_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_SPI_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.164 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Asus/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Asus/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_SPI_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_SPI_ip_0_0' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/synth/design_2_SPI_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'SPI_ip_v1_0' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'SPI_ip_v1_0_S00_AXI' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:243]
INFO: [Synth 8-226] default block is never used [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:384]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:732]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:482]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'mux_8_to_1' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:453]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_to_1' (2#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:453]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:482]
INFO: [Synth 8-6157] synthesizing module 'leftShiftRegister25bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:569]
INFO: [Synth 8-6155] done synthesizing module 'leftShiftRegister25bits' (4#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:569]
INFO: [Synth 8-6157] synthesizing module 'downCounter5Bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:539]
INFO: [Synth 8-6155] done synthesizing module 'downCounter5Bits' (5#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:539]
INFO: [Synth 8-6157] synthesizing module 'SPI_fsm' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:601]
INFO: [Synth 8-6155] done synthesizing module 'SPI_fsm' (6#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:601]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (7#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:236]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ip_v1_0_S00_AXI' (8#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ip_v1_0' (9#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_2_SPI_ip_0_0' (10#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/synth/design_2_SPI_ip_0_0.v:57]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SPI_ip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1352.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1352.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1352.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1352.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1377.012 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                           000001 |                              000
                      S1 |                           000010 |                              001
                      S2 |                           000100 |                              010
                      S3 |                           001000 |                              011
                      S5 |                           010000 |                              101
                      S4 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPI_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_SPI_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_SPI_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_SPI_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_SPI_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_SPI_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_SPI_ip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.012 ; gain = 24.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1379.969 ; gain = 27.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     9|
|2     |LUT2  |     5|
|3     |LUT3  |    78|
|4     |LUT4  |    19|
|5     |LUT5  |    10|
|6     |LUT6  |    36|
|7     |MUXF7 |     1|
|8     |FDCE  |    38|
|9     |FDPE  |    26|
|10    |FDRE  |   142|
|11    |FDSE  |     2|
|12    |LDC   |    25|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1386.758 ; gain = 9.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1386.758 ; gain = 34.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1398.813 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LDC => LDCE: 25 instances

Synth Design complete, checksum: 7132b25
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1411.809 ; gain = 59.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_SPI_ip_0_0_synth_1/design_2_SPI_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_SPI_ip_0_0, cache-ID = 60e1256e935360d2
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_SPI_ip_0_0_synth_1/design_2_SPI_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_SPI_ip_0_0_utilization_synth.rpt -pb design_2_SPI_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 00:03:41 2022...
