Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: MainTest7Seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainTest7Seg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainTest7Seg"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MainTest7Seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\whony\Desktop\Embedded\lab5\asads.v" into library work
Parsing module <MainTest7Seg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MainTest7Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainTest7Seg>.
    Related source file is "C:\Users\whony\Desktop\Embedded\lab5\asads.v".
    Found 4-bit register for signal <Counter>.
    Found 28-bit register for signal <Dly_Counter>.
    Found 28-bit adder for signal <Dly_Counter[27]_GND_1_o_add_1_OUT> created at line 12.
    Found 4-bit adder for signal <Counter[3]_GND_1_o_add_4_OUT> created at line 16.
    Found 16x9-bit Read Only RAM for signal <_n0065>
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED_Output<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 28-bit comparator greater for signal <n0002> created at line 13
    Found 4-bit comparator lessequal for signal <n0004> created at line 15
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <MainTest7Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x9-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 28-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MainTest7Seg>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
The following registers are absorbed into counter <Dly_Counter>: 1 register on signal <Dly_Counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0065> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MainTest7Seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x9-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 28-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MainTest7Seg> ...
WARNING:Xst:1710 - FF/Latch <Dly_Counter_23> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_24> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_25> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_26> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_27> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainTest7Seg, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainTest7Seg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 119
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT3                        : 1
#      LUT4                        : 36
#      LUT5                        : 4
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 35
#      FD                          : 21
#      FDCE                        : 4
#      FDRE                        : 2
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  11440     0%  
 Number of Slice LUTs:                   66  out of   5720     1%  
    Number used as Logic:                66  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      39  out of     66    59%  
   Number with an unused LUT:             0  out of     66     0%  
   Number of fully used LUT-FF pairs:    27  out of     66    40%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Mram__n00657(Mram__n006571:O)      | NONE(*)(rLED_Output_7) | 8     |
Clk_50MHz                          | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.069ns (Maximum Frequency: 245.778MHz)
   Minimum input arrival time before clock: 4.623ns
   Maximum output required time after clock: 4.174ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 4.069ns (frequency: 245.778MHz)
  Total number of paths / destination ports: 1123 / 33
-------------------------------------------------------------------------
Delay:               4.069ns (Levels of Logic = 7)
  Source:            Dly_Counter_5 (FF)
  Destination:       Dly_Counter_0 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: Dly_Counter_5 to Dly_Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.234  Dly_Counter_5 (Dly_Counter_5)
     LUT5:I0->O            1   0.254   0.000  Mcompar_n0002_lut<0> (Mcompar_n0002_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_n0002_cy<0> (Mcompar_n0002_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0002_cy<1> (Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0002_cy<2> (Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0002_cy<3> (Mcompar_n0002_cy<3>)
     MUXCY:CI->O          26   0.023   1.420  Mcompar_n0002_cy<4> (Mcompar_n0002_cy<4>)
     LUT4:I3->O            1   0.254   0.000  Dly_Counter_0_rstpot (Dly_Counter_0_rstpot)
     FD:D                      0.074          Dly_Counter_0
    ----------------------------------------
    Total                      4.069ns (1.415ns logic, 2.654ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.623ns (Levels of Logic = 3)
  Source:            Reset_Onboard (PAD)
  Destination:       Dly_Counter_21 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: Reset_Onboard to Dly_Counter_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.328   1.403  Reset_Onboard_IBUF (Reset_Onboard_IBUF)
     LUT1:I0->O            1   0.254   0.000  _n00481_cy_rt (_n00481_cy_rt)
     MUXCY:S->O            2   0.454   0.725  _n00481_cy (_n0048)
     FDRE:R                    0.459          Dly_Counter_21
    ----------------------------------------
    Total                      4.623ns (2.495ns logic, 2.128ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n00657'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            rLED_Output_7 (LATCH)
  Destination:       LED_Output<7> (PAD)
  Source Clock:      Mram__n00657 falling

  Data Path: rLED_Output_7 to LED_Output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  rLED_Output_7 (rLED_Output_7)
     OBUF:I->O                 2.912          LED_Output_7_OBUF (LED_Output<7>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    4.069|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n00657
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |         |         |    2.189|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.38 secs
 
--> 

Total memory usage is 281820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

