
SWV_ADC1_Channel_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037b4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003984  08003984  00013984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a44  08003a44  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a44  08003a44  00013a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a4c  08003a4c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a4c  08003a4c  00013a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a50  08003a50  00013a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000070  08003ac4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003ac4  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000712e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000185f  00000000  00000000  000271ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a0  00000000  00000000  00028a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  000290d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c62  00000000  00000000  00029698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a8b  00000000  00000000  0004c2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3cb7  00000000  00000000  00054d85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00128a3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002264  00000000  00000000  00128a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800396c 	.word	0x0800396c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800396c 	.word	0x0800396c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d013      	beq.n	80005f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00b      	beq.n	80005f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	e000      	b.n	80005e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0f9      	beq.n	80005de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ea:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	b2d2      	uxtb	r2, r2
 80005f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f4:	687b      	ldr	r3, [r7, #4]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file ,char *ptr,int len) {
 8000602:	b580      	push	{r7, lr}
 8000604:	b086      	sub	sp, #24
 8000606:	af00      	add	r7, sp, #0
 8000608:	60f8      	str	r0, [r7, #12]
 800060a:	60b9      	str	r1, [r7, #8]
 800060c:	607a      	str	r2, [r7, #4]

	int i=0;
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++) {
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
 8000616:	e009      	b.n	800062c <_write+0x2a>
		ITM_SendChar(*ptr++);
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	60ba      	str	r2, [r7, #8]
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff ffc7 	bl	80005b4 <ITM_SendChar>
	for(i=0;i<len;i++) {
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	3301      	adds	r3, #1
 800062a:	617b      	str	r3, [r7, #20]
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	429a      	cmp	r2, r3
 8000632:	dbf1      	blt.n	8000618 <_write+0x16>
	}
	return len;
 8000634:	687b      	ldr	r3, [r7, #4]
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fa9e 	bl	8000b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f836 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f8f8 	bl	8000840 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000650:	f000 f8a4 	bl	800079c <MX_ADC1_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start(&hadc1);
 8000654:	4813      	ldr	r0, [pc, #76]	; (80006a4 <main+0x64>)
 8000656:	f000 fb6f 	bl	8000d38 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800065a:	f04f 31ff 	mov.w	r1, #4294967295
 800065e:	4811      	ldr	r0, [pc, #68]	; (80006a4 <main+0x64>)
 8000660:	f000 fc6f 	bl	8000f42 <HAL_ADC_PollForConversion>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d106      	bne.n	8000678 <main+0x38>

		  adc_value = HAL_ADC_GetValue(&hadc1);
 800066a:	480e      	ldr	r0, [pc, #56]	; (80006a4 <main+0x64>)
 800066c:	f000 fcf4 	bl	8001058 <HAL_ADC_GetValue>
 8000670:	4603      	mov	r3, r0
 8000672:	b29a      	uxth	r2, r3
 8000674:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <main+0x68>)
 8000676:	801a      	strh	r2, [r3, #0]
	  }

	  HAL_ADC_Stop(&hadc1);
 8000678:	480a      	ldr	r0, [pc, #40]	; (80006a4 <main+0x64>)
 800067a:	f000 fc2f 	bl	8000edc <HAL_ADC_Stop>

	  sprintf(arr, "ADC1 Channel 0 : %04d \n", adc_value);
 800067e:	4b0a      	ldr	r3, [pc, #40]	; (80006a8 <main+0x68>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	4909      	ldr	r1, [pc, #36]	; (80006ac <main+0x6c>)
 8000686:	480a      	ldr	r0, [pc, #40]	; (80006b0 <main+0x70>)
 8000688:	f002 f81e 	bl	80026c8 <siprintf>

	  HAL_GPIO_TogglePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin);
 800068c:	2120      	movs	r1, #32
 800068e:	4809      	ldr	r0, [pc, #36]	; (80006b4 <main+0x74>)
 8000690:	f001 f9b1 	bl	80019f6 <HAL_GPIO_TogglePin>

	  printf(arr);
 8000694:	4806      	ldr	r0, [pc, #24]	; (80006b0 <main+0x70>)
 8000696:	f001 ffff 	bl	8002698 <iprintf>

	  HAL_Delay(1000);
 800069a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800069e:	f000 fae3 	bl	8000c68 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80006a2:	e7d7      	b.n	8000654 <main+0x14>
 80006a4:	2000008c 	.word	0x2000008c
 80006a8:	200000d4 	.word	0x200000d4
 80006ac:	08003984 	.word	0x08003984
 80006b0:	200000d8 	.word	0x200000d8
 80006b4:	40020000 	.word	0x40020000

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	; 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 031c 	add.w	r3, r7, #28
 80006c2:	2234      	movs	r2, #52	; 0x34
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 ffde 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0308 	add.w	r3, r7, #8
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <SystemClock_Config+0xdc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	4a2b      	ldr	r2, [pc, #172]	; (8000794 <SystemClock_Config+0xdc>)
 80006e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ea:	6413      	str	r3, [r2, #64]	; 0x40
 80006ec:	4b29      	ldr	r3, [pc, #164]	; (8000794 <SystemClock_Config+0xdc>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f8:	2300      	movs	r3, #0
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	4b26      	ldr	r3, [pc, #152]	; (8000798 <SystemClock_Config+0xe0>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a25      	ldr	r2, [pc, #148]	; (8000798 <SystemClock_Config+0xe0>)
 8000702:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b23      	ldr	r3, [pc, #140]	; (8000798 <SystemClock_Config+0xe0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000710:	603b      	str	r3, [r7, #0]
 8000712:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000714:	2301      	movs	r3, #1
 8000716:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800071c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000726:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000728:	2304      	movs	r3, #4
 800072a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800072c:	23b4      	movs	r3, #180	; 0xb4
 800072e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000734:	2302      	movs	r3, #2
 8000736:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000738:	2302      	movs	r3, #2
 800073a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4618      	mov	r0, r3
 8000742:	f001 fcd9 	bl	80020f8 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800074c:	f000 f8ba 	bl	80008c4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000750:	f001 f96c 	bl	8001a2c <HAL_PWREx_EnableOverDrive>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800075a:	f000 f8b3 	bl	80008c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075e:	230f      	movs	r3, #15
 8000760:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000762:	2302      	movs	r3, #2
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800076a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800076e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000774:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000776:	f107 0308 	add.w	r3, r7, #8
 800077a:	2105      	movs	r1, #5
 800077c:	4618      	mov	r0, r3
 800077e:	f001 f9a5 	bl	8001acc <HAL_RCC_ClockConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000788:	f000 f89c 	bl	80008c4 <Error_Handler>
  }
}
 800078c:	bf00      	nop
 800078e:	3750      	adds	r7, #80	; 0x50
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40023800 	.word	0x40023800
 8000798:	40007000 	.word	0x40007000

0800079c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007ae:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_ADC1_Init+0x98>)
 80007b0:	4a21      	ldr	r2, [pc, #132]	; (8000838 <MX_ADC1_Init+0x9c>)
 80007b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b4:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <MX_ADC1_Init+0x98>)
 80007b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_ADC1_Init+0x98>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	; (8000834 <MX_ADC1_Init+0x98>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_ADC1_Init+0x98>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ce:	4b19      	ldr	r3, [pc, #100]	; (8000834 <MX_ADC1_Init+0x98>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d6:	4b17      	ldr	r3, [pc, #92]	; (8000834 <MX_ADC1_Init+0x98>)
 80007d8:	2200      	movs	r2, #0
 80007da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <MX_ADC1_Init+0x98>)
 80007de:	4a17      	ldr	r2, [pc, #92]	; (800083c <MX_ADC1_Init+0xa0>)
 80007e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007e2:	4b14      	ldr	r3, [pc, #80]	; (8000834 <MX_ADC1_Init+0x98>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <MX_ADC1_Init+0x98>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ee:	4b11      	ldr	r3, [pc, #68]	; (8000834 <MX_ADC1_Init+0x98>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <MX_ADC1_Init+0x98>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007fc:	480d      	ldr	r0, [pc, #52]	; (8000834 <MX_ADC1_Init+0x98>)
 80007fe:	f000 fa57 	bl	8000cb0 <HAL_ADC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000808:	f000 f85c 	bl	80008c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800080c:	2300      	movs	r3, #0
 800080e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000810:	2301      	movs	r3, #1
 8000812:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000814:	2300      	movs	r3, #0
 8000816:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000818:	463b      	mov	r3, r7
 800081a:	4619      	mov	r1, r3
 800081c:	4805      	ldr	r0, [pc, #20]	; (8000834 <MX_ADC1_Init+0x98>)
 800081e:	f000 fc29 	bl	8001074 <HAL_ADC_ConfigChannel>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000828:	f000 f84c 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	2000008c 	.word	0x2000008c
 8000838:	40012000 	.word	0x40012000
 800083c:	0f000001 	.word	0x0f000001

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	4b18      	ldr	r3, [pc, #96]	; (80008bc <MX_GPIO_Init+0x7c>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a17      	ldr	r2, [pc, #92]	; (80008bc <MX_GPIO_Init+0x7c>)
 8000860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b15      	ldr	r3, [pc, #84]	; (80008bc <MX_GPIO_Init+0x7c>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_GPIO_Init+0x7c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a10      	ldr	r2, [pc, #64]	; (80008bc <MX_GPIO_Init+0x7c>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_GPIO_Init+0x7c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2120      	movs	r1, #32
 8000892:	480b      	ldr	r0, [pc, #44]	; (80008c0 <MX_GPIO_Init+0x80>)
 8000894:	f001 f896 	bl	80019c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 8000898:	2320      	movs	r3, #32
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	4619      	mov	r1, r3
 80008ae:	4804      	ldr	r0, [pc, #16]	; (80008c0 <MX_GPIO_Init+0x80>)
 80008b0:	f000 fef4 	bl	800169c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008b4:	bf00      	nop
 80008b6:	3720      	adds	r7, #32
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020000 	.word	0x40020000

080008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008cc:	e7fe      	b.n	80008cc <Error_Handler+0x8>
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	4b10      	ldr	r3, [pc, #64]	; (800091c <HAL_MspInit+0x4c>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	4a0f      	ldr	r2, [pc, #60]	; (800091c <HAL_MspInit+0x4c>)
 80008e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e4:	6453      	str	r3, [r2, #68]	; 0x44
 80008e6:	4b0d      	ldr	r3, [pc, #52]	; (800091c <HAL_MspInit+0x4c>)
 80008e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <HAL_MspInit+0x4c>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	4a08      	ldr	r2, [pc, #32]	; (800091c <HAL_MspInit+0x4c>)
 80008fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000900:	6413      	str	r3, [r2, #64]	; 0x40
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <HAL_MspInit+0x4c>)
 8000904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800

08000920 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	; 0x28
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a17      	ldr	r2, [pc, #92]	; (800099c <HAL_ADC_MspInit+0x7c>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d127      	bne.n	8000992 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	4b16      	ldr	r3, [pc, #88]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094a:	4a15      	ldr	r2, [pc, #84]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 800094c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000950:	6453      	str	r3, [r2, #68]	; 0x44
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a0e      	ldr	r2, [pc, #56]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <HAL_ADC_MspInit+0x80>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800097a:	2301      	movs	r3, #1
 800097c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800097e:	2303      	movs	r3, #3
 8000980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4805      	ldr	r0, [pc, #20]	; (80009a4 <HAL_ADC_MspInit+0x84>)
 800098e:	f000 fe85 	bl	800169c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000992:	bf00      	nop
 8000994:	3728      	adds	r7, #40	; 0x28
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40012000 	.word	0x40012000
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40020000 	.word	0x40020000

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009ac:	e7fe      	b.n	80009ac <NMI_Handler+0x4>

080009ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ae:	b480      	push	{r7}
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b2:	e7fe      	b.n	80009b2 <HardFault_Handler+0x4>

080009b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <MemManage_Handler+0x4>

080009ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ba:	b480      	push	{r7}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009be:	e7fe      	b.n	80009be <BusFault_Handler+0x4>

080009c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <UsageFault_Handler+0x4>

080009c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009e2:	b480      	push	{r7}
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f4:	f000 f918 	bl	8000c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}

080009fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	e00a      	b.n	8000a24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a0e:	f3af 8000 	nop.w
 8000a12:	4601      	mov	r1, r0
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	60ba      	str	r2, [r7, #8]
 8000a1a:	b2ca      	uxtb	r2, r1
 8000a1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	3301      	adds	r3, #1
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	dbf0      	blt.n	8000a0e <_read+0x12>
  }

  return len;
 8000a2c:	687b      	ldr	r3, [r7, #4]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b083      	sub	sp, #12
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
 8000a56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <_isatty>:

int _isatty(int file)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr

08000a84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa8:	4a14      	ldr	r2, [pc, #80]	; (8000afc <_sbrk+0x5c>)
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <_sbrk+0x60>)
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <_sbrk+0x64>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d102      	bne.n	8000ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <_sbrk+0x64>)
 8000abe:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <_sbrk+0x68>)
 8000ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <_sbrk+0x64>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4413      	add	r3, r2
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d207      	bcs.n	8000ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad0:	f001 fdb0 	bl	8002634 <__errno>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295
 8000ade:	e009      	b.n	8000af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <_sbrk+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ae6:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	4a05      	ldr	r2, [pc, #20]	; (8000b04 <_sbrk+0x64>)
 8000af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af2:	68fb      	ldr	r3, [r7, #12]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20020000 	.word	0x20020000
 8000b00:	00000400 	.word	0x00000400
 8000b04:	200000f4 	.word	0x200000f4
 8000b08:	20000110 	.word	0x20000110

08000b0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <SystemInit+0x20>)
 8000b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b16:	4a05      	ldr	r2, [pc, #20]	; (8000b2c <SystemInit+0x20>)
 8000b18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b36:	490e      	ldr	r1, [pc, #56]	; (8000b70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b38:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b3c:	e002      	b.n	8000b44 <LoopCopyDataInit>

08000b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b42:	3304      	adds	r3, #4

08000b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b48:	d3f9      	bcc.n	8000b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b4c:	4c0b      	ldr	r4, [pc, #44]	; (8000b7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b50:	e001      	b.n	8000b56 <LoopFillZerobss>

08000b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b54:	3204      	adds	r2, #4

08000b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b58:	d3fb      	bcc.n	8000b52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b5a:	f7ff ffd7 	bl	8000b0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b5e:	f001 fd6f 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b62:	f7ff fd6d 	bl	8000640 <main>
  bx  lr    
 8000b66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b74:	08003a54 	.word	0x08003a54
  ldr r2, =_sbss
 8000b78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b7c:	2000010c 	.word	0x2000010c

08000b80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC_IRQHandler>
	...

08000b84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b88:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <HAL_Init+0x40>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	; (8000bc4 <HAL_Init+0x40>)
 8000b8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b94:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <HAL_Init+0x40>)
 8000b9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a07      	ldr	r2, [pc, #28]	; (8000bc4 <HAL_Init+0x40>)
 8000ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bac:	2003      	movs	r0, #3
 8000bae:	f000 fd41 	bl	8001634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bb2:	200f      	movs	r0, #15
 8000bb4:	f000 f808 	bl	8000bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bb8:	f7ff fe8a 	bl	80008d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40023c00 	.word	0x40023c00

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bd0:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <HAL_InitTick+0x54>)
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <HAL_InitTick+0x58>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fd4b 	bl	8001682 <HAL_SYSTICK_Config>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e00e      	b.n	8000c14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b0f      	cmp	r3, #15
 8000bfa:	d80a      	bhi.n	8000c12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	f04f 30ff 	mov.w	r0, #4294967295
 8000c04:	f000 fd21 	bl	800164a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c08:	4a06      	ldr	r2, [pc, #24]	; (8000c24 <HAL_InitTick+0x5c>)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e000      	b.n	8000c14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000000 	.word	0x20000000
 8000c20:	20000008 	.word	0x20000008
 8000c24:	20000004 	.word	0x20000004

08000c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <HAL_IncTick+0x20>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <HAL_IncTick+0x24>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	4a04      	ldr	r2, [pc, #16]	; (8000c4c <HAL_IncTick+0x24>)
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	200000f8 	.word	0x200000f8

08000c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return uwTick;
 8000c54:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <HAL_GetTick+0x14>)
 8000c56:	681b      	ldr	r3, [r3, #0]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	200000f8 	.word	0x200000f8

08000c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c70:	f7ff ffee 	bl	8000c50 <HAL_GetTick>
 8000c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c80:	d005      	beq.n	8000c8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c82:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <HAL_Delay+0x44>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	461a      	mov	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c8e:	bf00      	nop
 8000c90:	f7ff ffde 	bl	8000c50 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d8f7      	bhi.n	8000c90 <HAL_Delay+0x28>
  {
  }
}
 8000ca0:	bf00      	nop
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000008 	.word	0x20000008

08000cb0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d101      	bne.n	8000cc6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e033      	b.n	8000d2e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d109      	bne.n	8000ce2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff fe26 	bl	8000920 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	f003 0310 	and.w	r3, r3, #16
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d118      	bne.n	8000d20 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cf6:	f023 0302 	bic.w	r3, r3, #2
 8000cfa:	f043 0202 	orr.w	r2, r3, #2
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f000 fae8 	bl	80012d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d12:	f023 0303 	bic.w	r3, r3, #3
 8000d16:	f043 0201 	orr.w	r2, r3, #1
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	641a      	str	r2, [r3, #64]	; 0x40
 8000d1e:	e001      	b.n	8000d24 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2200      	movs	r2, #0
 8000d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d101      	bne.n	8000d52 <HAL_ADC_Start+0x1a>
 8000d4e:	2302      	movs	r3, #2
 8000d50:	e0b2      	b.n	8000eb8 <HAL_ADC_Start+0x180>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d018      	beq.n	8000d9a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	689a      	ldr	r2, [r3, #8]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f042 0201 	orr.w	r2, r2, #1
 8000d76:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d78:	4b52      	ldr	r3, [pc, #328]	; (8000ec4 <HAL_ADC_Start+0x18c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a52      	ldr	r2, [pc, #328]	; (8000ec8 <HAL_ADC_Start+0x190>)
 8000d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d82:	0c9a      	lsrs	r2, r3, #18
 8000d84:	4613      	mov	r3, r2
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	4413      	add	r3, r2
 8000d8a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000d8c:	e002      	b.n	8000d94 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f9      	bne.n	8000d8e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d17a      	bne.n	8000e9e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000db0:	f023 0301 	bic.w	r3, r3, #1
 8000db4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d007      	beq.n	8000dda <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000dd2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000de6:	d106      	bne.n	8000df6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	f023 0206 	bic.w	r2, r3, #6
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	645a      	str	r2, [r3, #68]	; 0x44
 8000df4:	e002      	b.n	8000dfc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e04:	4b31      	ldr	r3, [pc, #196]	; (8000ecc <HAL_ADC_Start+0x194>)
 8000e06:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000e10:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 031f 	and.w	r3, r3, #31
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d12a      	bne.n	8000e74 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a2b      	ldr	r2, [pc, #172]	; (8000ed0 <HAL_ADC_Start+0x198>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d015      	beq.n	8000e54 <HAL_ADC_Start+0x11c>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a29      	ldr	r2, [pc, #164]	; (8000ed4 <HAL_ADC_Start+0x19c>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d105      	bne.n	8000e3e <HAL_ADC_Start+0x106>
 8000e32:	4b26      	ldr	r3, [pc, #152]	; (8000ecc <HAL_ADC_Start+0x194>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f003 031f 	and.w	r3, r3, #31
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d00a      	beq.n	8000e54 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a25      	ldr	r2, [pc, #148]	; (8000ed8 <HAL_ADC_Start+0x1a0>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d136      	bne.n	8000eb6 <HAL_ADC_Start+0x17e>
 8000e48:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <HAL_ADC_Start+0x194>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0310 	and.w	r3, r3, #16
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d130      	bne.n	8000eb6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d129      	bne.n	8000eb6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	689a      	ldr	r2, [r3, #8]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	e020      	b.n	8000eb6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a15      	ldr	r2, [pc, #84]	; (8000ed0 <HAL_ADC_Start+0x198>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d11b      	bne.n	8000eb6 <HAL_ADC_Start+0x17e>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d114      	bne.n	8000eb6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	e00b      	b.n	8000eb6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea2:	f043 0210 	orr.w	r2, r3, #16
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eae:	f043 0201 	orr.w	r2, r3, #1
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000eb6:	2300      	movs	r3, #0
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	431bde83 	.word	0x431bde83
 8000ecc:	40012300 	.word	0x40012300
 8000ed0:	40012000 	.word	0x40012000
 8000ed4:	40012100 	.word	0x40012100
 8000ed8:	40012200 	.word	0x40012200

08000edc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_ADC_Stop+0x16>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e021      	b.n	8000f36 <HAL_ADC_Stop+0x5a>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	689a      	ldr	r2, [r3, #8]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f022 0201 	bic.w	r2, r2, #1
 8000f08:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d109      	bne.n	8000f2c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f20:	f023 0301 	bic.w	r3, r3, #1
 8000f24:	f043 0201 	orr.w	r2, r3, #1
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b084      	sub	sp, #16
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f5e:	d113      	bne.n	8000f88 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000f6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f6e:	d10b      	bne.n	8000f88 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	f043 0220 	orr.w	r2, r3, #32
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e063      	b.n	8001050 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000f88:	f7ff fe62 	bl	8000c50 <HAL_GetTick>
 8000f8c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000f8e:	e021      	b.n	8000fd4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f96:	d01d      	beq.n	8000fd4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d007      	beq.n	8000fae <HAL_ADC_PollForConversion+0x6c>
 8000f9e:	f7ff fe57 	bl	8000c50 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	683a      	ldr	r2, [r7, #0]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d212      	bcs.n	8000fd4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d00b      	beq.n	8000fd4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	f043 0204 	orr.w	r2, r3, #4
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e03d      	b.n	8001050 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d1d6      	bne.n	8000f90 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f06f 0212 	mvn.w	r2, #18
 8000fea:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d123      	bne.n	800104e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800100a:	2b00      	cmp	r3, #0
 800100c:	d11f      	bne.n	800104e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001014:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001018:	2b00      	cmp	r3, #0
 800101a:	d006      	beq.n	800102a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001026:	2b00      	cmp	r3, #0
 8001028:	d111      	bne.n	800104e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d105      	bne.n	800104e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f043 0201 	orr.w	r2, r3, #1
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800107e:	2300      	movs	r3, #0
 8001080:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001088:	2b01      	cmp	r3, #1
 800108a:	d101      	bne.n	8001090 <HAL_ADC_ConfigChannel+0x1c>
 800108c:	2302      	movs	r3, #2
 800108e:	e113      	b.n	80012b8 <HAL_ADC_ConfigChannel+0x244>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2201      	movs	r2, #1
 8001094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b09      	cmp	r3, #9
 800109e:	d925      	bls.n	80010ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	68d9      	ldr	r1, [r3, #12]
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	3b1e      	subs	r3, #30
 80010b6:	2207      	movs	r2, #7
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43da      	mvns	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	400a      	ands	r2, r1
 80010c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	68d9      	ldr	r1, [r3, #12]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	4603      	mov	r3, r0
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	4403      	add	r3, r0
 80010de:	3b1e      	subs	r3, #30
 80010e0:	409a      	lsls	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	430a      	orrs	r2, r1
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	e022      	b.n	8001132 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	6919      	ldr	r1, [r3, #16]
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	461a      	mov	r2, r3
 80010fa:	4613      	mov	r3, r2
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4413      	add	r3, r2
 8001100:	2207      	movs	r2, #7
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43da      	mvns	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	400a      	ands	r2, r1
 800110e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6919      	ldr	r1, [r3, #16]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	b29b      	uxth	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	4603      	mov	r3, r0
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4403      	add	r3, r0
 8001128:	409a      	lsls	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	430a      	orrs	r2, r1
 8001130:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b06      	cmp	r3, #6
 8001138:	d824      	bhi.n	8001184 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	4613      	mov	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	3b05      	subs	r3, #5
 800114c:	221f      	movs	r2, #31
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43da      	mvns	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	400a      	ands	r2, r1
 800115a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	b29b      	uxth	r3, r3
 8001168:	4618      	mov	r0, r3
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	3b05      	subs	r3, #5
 8001176:	fa00 f203 	lsl.w	r2, r0, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	430a      	orrs	r2, r1
 8001180:	635a      	str	r2, [r3, #52]	; 0x34
 8001182:	e04c      	b.n	800121e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b0c      	cmp	r3, #12
 800118a:	d824      	bhi.n	80011d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685a      	ldr	r2, [r3, #4]
 8001196:	4613      	mov	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	4413      	add	r3, r2
 800119c:	3b23      	subs	r3, #35	; 0x23
 800119e:	221f      	movs	r2, #31
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43da      	mvns	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	400a      	ands	r2, r1
 80011ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	3b23      	subs	r3, #35	; 0x23
 80011c8:	fa00 f203 	lsl.w	r2, r0, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	430a      	orrs	r2, r1
 80011d2:	631a      	str	r2, [r3, #48]	; 0x30
 80011d4:	e023      	b.n	800121e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	4613      	mov	r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	3b41      	subs	r3, #65	; 0x41
 80011e8:	221f      	movs	r2, #31
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43da      	mvns	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	400a      	ands	r2, r1
 80011f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	b29b      	uxth	r3, r3
 8001204:	4618      	mov	r0, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685a      	ldr	r2, [r3, #4]
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	3b41      	subs	r3, #65	; 0x41
 8001212:	fa00 f203 	lsl.w	r2, r0, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	430a      	orrs	r2, r1
 800121c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800121e:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <HAL_ADC_ConfigChannel+0x250>)
 8001220:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a28      	ldr	r2, [pc, #160]	; (80012c8 <HAL_ADC_ConfigChannel+0x254>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d10f      	bne.n	800124c <HAL_ADC_ConfigChannel+0x1d8>
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b12      	cmp	r3, #18
 8001232:	d10b      	bne.n	800124c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1d      	ldr	r2, [pc, #116]	; (80012c8 <HAL_ADC_ConfigChannel+0x254>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d12b      	bne.n	80012ae <HAL_ADC_ConfigChannel+0x23a>
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a1c      	ldr	r2, [pc, #112]	; (80012cc <HAL_ADC_ConfigChannel+0x258>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d003      	beq.n	8001268 <HAL_ADC_ConfigChannel+0x1f4>
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b11      	cmp	r3, #17
 8001266:	d122      	bne.n	80012ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a11      	ldr	r2, [pc, #68]	; (80012cc <HAL_ADC_ConfigChannel+0x258>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d111      	bne.n	80012ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800128a:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <HAL_ADC_ConfigChannel+0x25c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a11      	ldr	r2, [pc, #68]	; (80012d4 <HAL_ADC_ConfigChannel+0x260>)
 8001290:	fba2 2303 	umull	r2, r3, r2, r3
 8001294:	0c9a      	lsrs	r2, r3, #18
 8001296:	4613      	mov	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4413      	add	r3, r2
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012a0:	e002      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f9      	bne.n	80012a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40012300 	.word	0x40012300
 80012c8:	40012000 	.word	0x40012000
 80012cc:	10000012 	.word	0x10000012
 80012d0:	20000000 	.word	0x20000000
 80012d4:	431bde83 	.word	0x431bde83

080012d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012e0:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <ADC_Init+0x1f0>)
 80012e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	431a      	orrs	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	685a      	ldr	r2, [r3, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800130c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6859      	ldr	r1, [r3, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	021a      	lsls	r2, r3, #8
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	430a      	orrs	r2, r1
 8001320:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	685a      	ldr	r2, [r3, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001330:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6859      	ldr	r1, [r3, #4]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	430a      	orrs	r2, r1
 8001342:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001352:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6899      	ldr	r1, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	430a      	orrs	r2, r1
 8001364:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136a:	4a58      	ldr	r2, [pc, #352]	; (80014cc <ADC_Init+0x1f4>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d022      	beq.n	80013b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800137e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6899      	ldr	r1, [r3, #8]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	430a      	orrs	r2, r1
 8001390:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6899      	ldr	r1, [r3, #8]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	e00f      	b.n	80013d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	689a      	ldr	r2, [r3, #8]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f022 0202 	bic.w	r2, r2, #2
 80013e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6899      	ldr	r1, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	7e1b      	ldrb	r3, [r3, #24]
 80013f0:	005a      	lsls	r2, r3, #1
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d01b      	beq.n	800143c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001412:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	685a      	ldr	r2, [r3, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001422:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6859      	ldr	r1, [r3, #4]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142e:	3b01      	subs	r3, #1
 8001430:	035a      	lsls	r2, r3, #13
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	e007      	b.n	800144c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800144a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800145a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	3b01      	subs	r3, #1
 8001468:	051a      	lsls	r2, r3, #20
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001480:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6899      	ldr	r1, [r3, #8]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800148e:	025a      	lsls	r2, r3, #9
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	430a      	orrs	r2, r1
 8001496:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	689a      	ldr	r2, [r3, #8]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	6899      	ldr	r1, [r3, #8]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	029a      	lsls	r2, r3, #10
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	430a      	orrs	r2, r1
 80014ba:	609a      	str	r2, [r3, #8]
}
 80014bc:	bf00      	nop
 80014be:	3714      	adds	r7, #20
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	40012300 	.word	0x40012300
 80014cc:	0f000001 	.word	0x0f000001

080014d0 <__NVIC_SetPriorityGrouping>:
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <__NVIC_SetPriorityGrouping+0x44>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014ec:	4013      	ands	r3, r2
 80014ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001502:	4a04      	ldr	r2, [pc, #16]	; (8001514 <__NVIC_SetPriorityGrouping+0x44>)
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	60d3      	str	r3, [r2, #12]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <__NVIC_GetPriorityGrouping>:
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800151c:	4b04      	ldr	r3, [pc, #16]	; (8001530 <__NVIC_GetPriorityGrouping+0x18>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	0a1b      	lsrs	r3, r3, #8
 8001522:	f003 0307 	and.w	r3, r3, #7
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_SetPriority>:
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	db0a      	blt.n	800155e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	b2da      	uxtb	r2, r3
 800154c:	490c      	ldr	r1, [pc, #48]	; (8001580 <__NVIC_SetPriority+0x4c>)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	b2d2      	uxtb	r2, r2
 8001556:	440b      	add	r3, r1
 8001558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800155c:	e00a      	b.n	8001574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4908      	ldr	r1, [pc, #32]	; (8001584 <__NVIC_SetPriority+0x50>)
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	3b04      	subs	r3, #4
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	440b      	add	r3, r1
 8001572:	761a      	strb	r2, [r3, #24]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	e000e100 	.word	0xe000e100
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <NVIC_EncodePriority>:
{
 8001588:	b480      	push	{r7}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f1c3 0307 	rsb	r3, r3, #7
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	bf28      	it	cs
 80015a6:	2304      	movcs	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3304      	adds	r3, #4
 80015ae:	2b06      	cmp	r3, #6
 80015b0:	d902      	bls.n	80015b8 <NVIC_EncodePriority+0x30>
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3b03      	subs	r3, #3
 80015b6:	e000      	b.n	80015ba <NVIC_EncodePriority+0x32>
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43da      	mvns	r2, r3
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	401a      	ands	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d0:	f04f 31ff 	mov.w	r1, #4294967295
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43d9      	mvns	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e0:	4313      	orrs	r3, r2
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3724      	adds	r7, #36	; 0x24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <SysTick_Config>:
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3b01      	subs	r3, #1
 80015fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001600:	d301      	bcc.n	8001606 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001602:	2301      	movs	r3, #1
 8001604:	e00f      	b.n	8001626 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001606:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <SysTick_Config+0x40>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800160e:	210f      	movs	r1, #15
 8001610:	f04f 30ff 	mov.w	r0, #4294967295
 8001614:	f7ff ff8e 	bl	8001534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <SysTick_Config+0x40>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161e:	4b04      	ldr	r3, [pc, #16]	; (8001630 <SysTick_Config+0x40>)
 8001620:	2207      	movs	r2, #7
 8001622:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	e000e010 	.word	0xe000e010

08001634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff47 	bl	80014d0 <__NVIC_SetPriorityGrouping>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800164a:	b580      	push	{r7, lr}
 800164c:	b086      	sub	sp, #24
 800164e:	af00      	add	r7, sp, #0
 8001650:	4603      	mov	r3, r0
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	607a      	str	r2, [r7, #4]
 8001656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800165c:	f7ff ff5c 	bl	8001518 <__NVIC_GetPriorityGrouping>
 8001660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	6978      	ldr	r0, [r7, #20]
 8001668:	f7ff ff8e 	bl	8001588 <NVIC_EncodePriority>
 800166c:	4602      	mov	r2, r0
 800166e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff5d 	bl	8001534 <__NVIC_SetPriority>
}
 800167a:	bf00      	nop
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffb0 	bl	80015f0 <SysTick_Config>
 8001690:	4603      	mov	r3, r0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	; 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
 80016b6:	e165      	b.n	8001984 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016b8:	2201      	movs	r2, #1
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	f040 8154 	bne.w	800197e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 0303 	and.w	r3, r3, #3
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d005      	beq.n	80016ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d130      	bne.n	8001750 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	2203      	movs	r2, #3
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4013      	ands	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	68da      	ldr	r2, [r3, #12]
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001724:	2201      	movs	r2, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4013      	ands	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	091b      	lsrs	r3, r3, #4
 800173a:	f003 0201 	and.w	r2, r3, #1
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	2b03      	cmp	r3, #3
 800175a:	d017      	beq.n	800178c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4013      	ands	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0303 	and.w	r3, r3, #3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d123      	bne.n	80017e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	08da      	lsrs	r2, r3, #3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3208      	adds	r2, #8
 80017a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	220f      	movs	r2, #15
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	691a      	ldr	r2, [r3, #16]
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	08da      	lsrs	r2, r3, #3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3208      	adds	r2, #8
 80017da:	69b9      	ldr	r1, [r7, #24]
 80017dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	2203      	movs	r2, #3
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0203 	and.w	r2, r3, #3
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4313      	orrs	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 80ae 	beq.w	800197e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b5d      	ldr	r3, [pc, #372]	; (800199c <HAL_GPIO_Init+0x300>)
 8001828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182a:	4a5c      	ldr	r2, [pc, #368]	; (800199c <HAL_GPIO_Init+0x300>)
 800182c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001830:	6453      	str	r3, [r2, #68]	; 0x44
 8001832:	4b5a      	ldr	r3, [pc, #360]	; (800199c <HAL_GPIO_Init+0x300>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001836:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800183e:	4a58      	ldr	r2, [pc, #352]	; (80019a0 <HAL_GPIO_Init+0x304>)
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	089b      	lsrs	r3, r3, #2
 8001844:	3302      	adds	r3, #2
 8001846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	220f      	movs	r2, #15
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4013      	ands	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4f      	ldr	r2, [pc, #316]	; (80019a4 <HAL_GPIO_Init+0x308>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d025      	beq.n	80018b6 <HAL_GPIO_Init+0x21a>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4e      	ldr	r2, [pc, #312]	; (80019a8 <HAL_GPIO_Init+0x30c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d01f      	beq.n	80018b2 <HAL_GPIO_Init+0x216>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4d      	ldr	r2, [pc, #308]	; (80019ac <HAL_GPIO_Init+0x310>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d019      	beq.n	80018ae <HAL_GPIO_Init+0x212>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a4c      	ldr	r2, [pc, #304]	; (80019b0 <HAL_GPIO_Init+0x314>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <HAL_GPIO_Init+0x20e>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a4b      	ldr	r2, [pc, #300]	; (80019b4 <HAL_GPIO_Init+0x318>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00d      	beq.n	80018a6 <HAL_GPIO_Init+0x20a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a4a      	ldr	r2, [pc, #296]	; (80019b8 <HAL_GPIO_Init+0x31c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d007      	beq.n	80018a2 <HAL_GPIO_Init+0x206>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a49      	ldr	r2, [pc, #292]	; (80019bc <HAL_GPIO_Init+0x320>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_GPIO_Init+0x202>
 800189a:	2306      	movs	r3, #6
 800189c:	e00c      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 800189e:	2307      	movs	r3, #7
 80018a0:	e00a      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018a2:	2305      	movs	r3, #5
 80018a4:	e008      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018a6:	2304      	movs	r3, #4
 80018a8:	e006      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018aa:	2303      	movs	r3, #3
 80018ac:	e004      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018ae:	2302      	movs	r3, #2
 80018b0:	e002      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018b2:	2301      	movs	r3, #1
 80018b4:	e000      	b.n	80018b8 <HAL_GPIO_Init+0x21c>
 80018b6:	2300      	movs	r3, #0
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	f002 0203 	and.w	r2, r2, #3
 80018be:	0092      	lsls	r2, r2, #2
 80018c0:	4093      	lsls	r3, r2
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018c8:	4935      	ldr	r1, [pc, #212]	; (80019a0 <HAL_GPIO_Init+0x304>)
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	089b      	lsrs	r3, r3, #2
 80018ce:	3302      	adds	r3, #2
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018d6:	4b3a      	ldr	r3, [pc, #232]	; (80019c0 <HAL_GPIO_Init+0x324>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	43db      	mvns	r3, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4013      	ands	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018fa:	4a31      	ldr	r2, [pc, #196]	; (80019c0 <HAL_GPIO_Init+0x324>)
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001900:	4b2f      	ldr	r3, [pc, #188]	; (80019c0 <HAL_GPIO_Init+0x324>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001924:	4a26      	ldr	r2, [pc, #152]	; (80019c0 <HAL_GPIO_Init+0x324>)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800192a:	4b25      	ldr	r3, [pc, #148]	; (80019c0 <HAL_GPIO_Init+0x324>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800194e:	4a1c      	ldr	r2, [pc, #112]	; (80019c0 <HAL_GPIO_Init+0x324>)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001954:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <HAL_GPIO_Init+0x324>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001978:	4a11      	ldr	r2, [pc, #68]	; (80019c0 <HAL_GPIO_Init+0x324>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3301      	adds	r3, #1
 8001982:	61fb      	str	r3, [r7, #28]
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	2b0f      	cmp	r3, #15
 8001988:	f67f ae96 	bls.w	80016b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3724      	adds	r7, #36	; 0x24
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800
 80019a0:	40013800 	.word	0x40013800
 80019a4:	40020000 	.word	0x40020000
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40020800 	.word	0x40020800
 80019b0:	40020c00 	.word	0x40020c00
 80019b4:	40021000 	.word	0x40021000
 80019b8:	40021400 	.word	0x40021400
 80019bc:	40021800 	.word	0x40021800
 80019c0:	40013c00 	.word	0x40013c00

080019c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	807b      	strh	r3, [r7, #2]
 80019d0:	4613      	mov	r3, r2
 80019d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019d4:	787b      	ldrb	r3, [r7, #1]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019da:	887a      	ldrh	r2, [r7, #2]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019e0:	e003      	b.n	80019ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019e2:	887b      	ldrh	r3, [r7, #2]
 80019e4:	041a      	lsls	r2, r3, #16
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	619a      	str	r2, [r3, #24]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b085      	sub	sp, #20
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
 80019fe:	460b      	mov	r3, r1
 8001a00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a08:	887a      	ldrh	r2, [r7, #2]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	041a      	lsls	r2, r3, #16
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	43d9      	mvns	r1, r3
 8001a14:	887b      	ldrh	r3, [r7, #2]
 8001a16:	400b      	ands	r3, r1
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	619a      	str	r2, [r3, #24]
}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
	...

08001a2c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	603b      	str	r3, [r7, #0]
 8001a3a:	4b20      	ldr	r3, [pc, #128]	; (8001abc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	4a1f      	ldr	r2, [pc, #124]	; (8001abc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a44:	6413      	str	r3, [r2, #64]	; 0x40
 8001a46:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a52:	4b1b      	ldr	r3, [pc, #108]	; (8001ac0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a58:	f7ff f8fa 	bl	8000c50 <HAL_GetTick>
 8001a5c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a5e:	e009      	b.n	8001a74 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a60:	f7ff f8f6 	bl	8000c50 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a6e:	d901      	bls.n	8001a74 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e01f      	b.n	8001ab4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a80:	d1ee      	bne.n	8001a60 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001a82:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a88:	f7ff f8e2 	bl	8000c50 <HAL_GetTick>
 8001a8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001a8e:	e009      	b.n	8001aa4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a90:	f7ff f8de 	bl	8000c50 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a9e:	d901      	bls.n	8001aa4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e007      	b.n	8001ab4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ab0:	d1ee      	bne.n	8001a90 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	420e0040 	.word	0x420e0040
 8001ac4:	40007000 	.word	0x40007000
 8001ac8:	420e0044 	.word	0x420e0044

08001acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d101      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e0cc      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae0:	4b68      	ldr	r3, [pc, #416]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 030f 	and.w	r3, r3, #15
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d90c      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aee:	4b65      	ldr	r3, [pc, #404]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b8      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b20:	4b59      	ldr	r3, [pc, #356]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4a58      	ldr	r2, [pc, #352]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0308 	and.w	r3, r3, #8
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b38:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	4a52      	ldr	r2, [pc, #328]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b44:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	494d      	ldr	r1, [pc, #308]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d044      	beq.n	8001bec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d119      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e07f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d003      	beq.n	8001b8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d107      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b8a:	4b3f      	ldr	r3, [pc, #252]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e06f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e067      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001baa:	4b37      	ldr	r3, [pc, #220]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f023 0203 	bic.w	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4934      	ldr	r1, [pc, #208]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bbc:	f7ff f848 	bl	8000c50 <HAL_GetTick>
 8001bc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc2:	e00a      	b.n	8001bda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc4:	f7ff f844 	bl	8000c50 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e04f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 020c 	and.w	r2, r3, #12
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1eb      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bec:	4b25      	ldr	r3, [pc, #148]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 030f 	and.w	r3, r3, #15
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d20c      	bcs.n	8001c14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b22      	ldr	r3, [pc, #136]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e032      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4916      	ldr	r1, [pc, #88]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	490e      	ldr	r1, [pc, #56]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c52:	f000 f821 	bl	8001c98 <HAL_RCC_GetSysClockFreq>
 8001c56:	4602      	mov	r2, r0
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	490a      	ldr	r1, [pc, #40]	; (8001c8c <HAL_RCC_ClockConfig+0x1c0>)
 8001c64:	5ccb      	ldrb	r3, [r1, r3]
 8001c66:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6a:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1c8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe ffa8 	bl	8000bc8 <HAL_InitTick>

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40023c00 	.word	0x40023c00
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	0800399c 	.word	0x0800399c
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c9c:	b0ae      	sub	sp, #184	; 0xb8
 8001c9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cbe:	4bcb      	ldr	r3, [pc, #812]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 030c 	and.w	r3, r3, #12
 8001cc6:	2b0c      	cmp	r3, #12
 8001cc8:	f200 8206 	bhi.w	80020d8 <HAL_RCC_GetSysClockFreq+0x440>
 8001ccc:	a201      	add	r2, pc, #4	; (adr r2, 8001cd4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001d09 	.word	0x08001d09
 8001cd8:	080020d9 	.word	0x080020d9
 8001cdc:	080020d9 	.word	0x080020d9
 8001ce0:	080020d9 	.word	0x080020d9
 8001ce4:	08001d11 	.word	0x08001d11
 8001ce8:	080020d9 	.word	0x080020d9
 8001cec:	080020d9 	.word	0x080020d9
 8001cf0:	080020d9 	.word	0x080020d9
 8001cf4:	08001d19 	.word	0x08001d19
 8001cf8:	080020d9 	.word	0x080020d9
 8001cfc:	080020d9 	.word	0x080020d9
 8001d00:	080020d9 	.word	0x080020d9
 8001d04:	08001f09 	.word	0x08001f09
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d08:	4bb9      	ldr	r3, [pc, #740]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001d0e:	e1e7      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d10:	4bb8      	ldr	r3, [pc, #736]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d16:	e1e3      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d18:	4bb4      	ldr	r3, [pc, #720]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d24:	4bb1      	ldr	r3, [pc, #708]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d071      	beq.n	8001e14 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d30:	4bae      	ldr	r3, [pc, #696]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	099b      	lsrs	r3, r3, #6
 8001d36:	2200      	movs	r2, #0
 8001d38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001d3c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001d40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d48:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d56:	4622      	mov	r2, r4
 8001d58:	462b      	mov	r3, r5
 8001d5a:	f04f 0000 	mov.w	r0, #0
 8001d5e:	f04f 0100 	mov.w	r1, #0
 8001d62:	0159      	lsls	r1, r3, #5
 8001d64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d68:	0150      	lsls	r0, r2, #5
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4621      	mov	r1, r4
 8001d70:	1a51      	subs	r1, r2, r1
 8001d72:	6439      	str	r1, [r7, #64]	; 0x40
 8001d74:	4629      	mov	r1, r5
 8001d76:	eb63 0301 	sbc.w	r3, r3, r1
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	f04f 0300 	mov.w	r3, #0
 8001d84:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001d88:	4649      	mov	r1, r9
 8001d8a:	018b      	lsls	r3, r1, #6
 8001d8c:	4641      	mov	r1, r8
 8001d8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d92:	4641      	mov	r1, r8
 8001d94:	018a      	lsls	r2, r1, #6
 8001d96:	4641      	mov	r1, r8
 8001d98:	1a51      	subs	r1, r2, r1
 8001d9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d9c:	4649      	mov	r1, r9
 8001d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8001da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001db0:	4649      	mov	r1, r9
 8001db2:	00cb      	lsls	r3, r1, #3
 8001db4:	4641      	mov	r1, r8
 8001db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001dba:	4641      	mov	r1, r8
 8001dbc:	00ca      	lsls	r2, r1, #3
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4622      	mov	r2, r4
 8001dc6:	189b      	adds	r3, r3, r2
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8001dca:	462b      	mov	r3, r5
 8001dcc:	460a      	mov	r2, r1
 8001dce:	eb42 0303 	adc.w	r3, r2, r3
 8001dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001de0:	4629      	mov	r1, r5
 8001de2:	024b      	lsls	r3, r1, #9
 8001de4:	4621      	mov	r1, r4
 8001de6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001dea:	4621      	mov	r1, r4
 8001dec:	024a      	lsls	r2, r1, #9
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001df6:	2200      	movs	r2, #0
 8001df8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001dfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001e00:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001e04:	f7fe fa54 	bl	80002b0 <__aeabi_uldivmod>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001e12:	e067      	b.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e14:	4b75      	ldr	r3, [pc, #468]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	099b      	lsrs	r3, r3, #6
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e20:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001e24:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e2e:	2300      	movs	r3, #0
 8001e30:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001e32:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001e36:	4622      	mov	r2, r4
 8001e38:	462b      	mov	r3, r5
 8001e3a:	f04f 0000 	mov.w	r0, #0
 8001e3e:	f04f 0100 	mov.w	r1, #0
 8001e42:	0159      	lsls	r1, r3, #5
 8001e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e48:	0150      	lsls	r0, r2, #5
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4621      	mov	r1, r4
 8001e50:	1a51      	subs	r1, r2, r1
 8001e52:	62b9      	str	r1, [r7, #40]	; 0x28
 8001e54:	4629      	mov	r1, r5
 8001e56:	eb63 0301 	sbc.w	r3, r3, r1
 8001e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f04f 0300 	mov.w	r3, #0
 8001e64:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001e68:	4649      	mov	r1, r9
 8001e6a:	018b      	lsls	r3, r1, #6
 8001e6c:	4641      	mov	r1, r8
 8001e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e72:	4641      	mov	r1, r8
 8001e74:	018a      	lsls	r2, r1, #6
 8001e76:	4641      	mov	r1, r8
 8001e78:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e7c:	4649      	mov	r1, r9
 8001e7e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	f04f 0300 	mov.w	r3, #0
 8001e8a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e8e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e96:	4692      	mov	sl, r2
 8001e98:	469b      	mov	fp, r3
 8001e9a:	4623      	mov	r3, r4
 8001e9c:	eb1a 0303 	adds.w	r3, sl, r3
 8001ea0:	623b      	str	r3, [r7, #32]
 8001ea2:	462b      	mov	r3, r5
 8001ea4:	eb4b 0303 	adc.w	r3, fp, r3
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001eb6:	4629      	mov	r1, r5
 8001eb8:	028b      	lsls	r3, r1, #10
 8001eba:	4621      	mov	r1, r4
 8001ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	028a      	lsls	r2, r1, #10
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ecc:	2200      	movs	r2, #0
 8001ece:	673b      	str	r3, [r7, #112]	; 0x70
 8001ed0:	677a      	str	r2, [r7, #116]	; 0x74
 8001ed2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ed6:	f7fe f9eb 	bl	80002b0 <__aeabi_uldivmod>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4613      	mov	r3, r2
 8001ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ee4:	4b41      	ldr	r3, [pc, #260]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	0c1b      	lsrs	r3, r3, #16
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	3301      	adds	r3, #1
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001ef6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001efa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f06:	e0eb      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f08:	4b38      	ldr	r3, [pc, #224]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f14:	4b35      	ldr	r3, [pc, #212]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d06b      	beq.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f20:	4b32      	ldr	r3, [pc, #200]	; (8001fec <HAL_RCC_GetSysClockFreq+0x354>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	099b      	lsrs	r3, r3, #6
 8001f26:	2200      	movs	r2, #0
 8001f28:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001f2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f32:	663b      	str	r3, [r7, #96]	; 0x60
 8001f34:	2300      	movs	r3, #0
 8001f36:	667b      	str	r3, [r7, #100]	; 0x64
 8001f38:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001f3c:	4622      	mov	r2, r4
 8001f3e:	462b      	mov	r3, r5
 8001f40:	f04f 0000 	mov.w	r0, #0
 8001f44:	f04f 0100 	mov.w	r1, #0
 8001f48:	0159      	lsls	r1, r3, #5
 8001f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f4e:	0150      	lsls	r0, r2, #5
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4621      	mov	r1, r4
 8001f56:	1a51      	subs	r1, r2, r1
 8001f58:	61b9      	str	r1, [r7, #24]
 8001f5a:	4629      	mov	r1, r5
 8001f5c:	eb63 0301 	sbc.w	r3, r3, r1
 8001f60:	61fb      	str	r3, [r7, #28]
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001f6e:	4659      	mov	r1, fp
 8001f70:	018b      	lsls	r3, r1, #6
 8001f72:	4651      	mov	r1, sl
 8001f74:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f78:	4651      	mov	r1, sl
 8001f7a:	018a      	lsls	r2, r1, #6
 8001f7c:	4651      	mov	r1, sl
 8001f7e:	ebb2 0801 	subs.w	r8, r2, r1
 8001f82:	4659      	mov	r1, fp
 8001f84:	eb63 0901 	sbc.w	r9, r3, r1
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	f04f 0300 	mov.w	r3, #0
 8001f90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f9c:	4690      	mov	r8, r2
 8001f9e:	4699      	mov	r9, r3
 8001fa0:	4623      	mov	r3, r4
 8001fa2:	eb18 0303 	adds.w	r3, r8, r3
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	462b      	mov	r3, r5
 8001faa:	eb49 0303 	adc.w	r3, r9, r3
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001fbc:	4629      	mov	r1, r5
 8001fbe:	024b      	lsls	r3, r1, #9
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	024a      	lsls	r2, r1, #9
 8001fca:	4610      	mov	r0, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	65bb      	str	r3, [r7, #88]	; 0x58
 8001fd6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001fd8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001fdc:	f7fe f968 	bl	80002b0 <__aeabi_uldivmod>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001fea:	e065      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0x420>
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	00f42400 	.word	0x00f42400
 8001ff4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ff8:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	099b      	lsrs	r3, r3, #6
 8001ffe:	2200      	movs	r2, #0
 8002000:	4618      	mov	r0, r3
 8002002:	4611      	mov	r1, r2
 8002004:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002008:	653b      	str	r3, [r7, #80]	; 0x50
 800200a:	2300      	movs	r3, #0
 800200c:	657b      	str	r3, [r7, #84]	; 0x54
 800200e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002012:	4642      	mov	r2, r8
 8002014:	464b      	mov	r3, r9
 8002016:	f04f 0000 	mov.w	r0, #0
 800201a:	f04f 0100 	mov.w	r1, #0
 800201e:	0159      	lsls	r1, r3, #5
 8002020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002024:	0150      	lsls	r0, r2, #5
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4641      	mov	r1, r8
 800202c:	1a51      	subs	r1, r2, r1
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	4649      	mov	r1, r9
 8002032:	eb63 0301 	sbc.w	r3, r3, r1
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	f04f 0300 	mov.w	r3, #0
 8002040:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002044:	4659      	mov	r1, fp
 8002046:	018b      	lsls	r3, r1, #6
 8002048:	4651      	mov	r1, sl
 800204a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800204e:	4651      	mov	r1, sl
 8002050:	018a      	lsls	r2, r1, #6
 8002052:	4651      	mov	r1, sl
 8002054:	1a54      	subs	r4, r2, r1
 8002056:	4659      	mov	r1, fp
 8002058:	eb63 0501 	sbc.w	r5, r3, r1
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	f04f 0300 	mov.w	r3, #0
 8002064:	00eb      	lsls	r3, r5, #3
 8002066:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800206a:	00e2      	lsls	r2, r4, #3
 800206c:	4614      	mov	r4, r2
 800206e:	461d      	mov	r5, r3
 8002070:	4643      	mov	r3, r8
 8002072:	18e3      	adds	r3, r4, r3
 8002074:	603b      	str	r3, [r7, #0]
 8002076:	464b      	mov	r3, r9
 8002078:	eb45 0303 	adc.w	r3, r5, r3
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	f04f 0300 	mov.w	r3, #0
 8002086:	e9d7 4500 	ldrd	r4, r5, [r7]
 800208a:	4629      	mov	r1, r5
 800208c:	028b      	lsls	r3, r1, #10
 800208e:	4621      	mov	r1, r4
 8002090:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002094:	4621      	mov	r1, r4
 8002096:	028a      	lsls	r2, r1, #10
 8002098:	4610      	mov	r0, r2
 800209a:	4619      	mov	r1, r3
 800209c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020a0:	2200      	movs	r2, #0
 80020a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80020a4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80020a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80020aa:	f7fe f901 	bl	80002b0 <__aeabi_uldivmod>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4613      	mov	r3, r2
 80020b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80020b8:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	0f1b      	lsrs	r3, r3, #28
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80020c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80020ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80020ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80020d6:	e003      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80020da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80020de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	37b8      	adds	r7, #184	; 0xb8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800
 80020f4:	00f42400 	.word	0x00f42400

080020f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e28d      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 8083 	beq.w	800221e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002118:	4b94      	ldr	r3, [pc, #592]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 030c 	and.w	r3, r3, #12
 8002120:	2b04      	cmp	r3, #4
 8002122:	d019      	beq.n	8002158 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002124:	4b91      	ldr	r3, [pc, #580]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800212c:	2b08      	cmp	r3, #8
 800212e:	d106      	bne.n	800213e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002130:	4b8e      	ldr	r3, [pc, #568]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002138:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800213c:	d00c      	beq.n	8002158 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800213e:	4b8b      	ldr	r3, [pc, #556]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002146:	2b0c      	cmp	r3, #12
 8002148:	d112      	bne.n	8002170 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800214a:	4b88      	ldr	r3, [pc, #544]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002156:	d10b      	bne.n	8002170 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	4b84      	ldr	r3, [pc, #528]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d05b      	beq.n	800221c <HAL_RCC_OscConfig+0x124>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d157      	bne.n	800221c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e25a      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002178:	d106      	bne.n	8002188 <HAL_RCC_OscConfig+0x90>
 800217a:	4b7c      	ldr	r3, [pc, #496]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a7b      	ldr	r2, [pc, #492]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e01d      	b.n	80021c4 <HAL_RCC_OscConfig+0xcc>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002190:	d10c      	bne.n	80021ac <HAL_RCC_OscConfig+0xb4>
 8002192:	4b76      	ldr	r3, [pc, #472]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a75      	ldr	r2, [pc, #468]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800219c:	6013      	str	r3, [r2, #0]
 800219e:	4b73      	ldr	r3, [pc, #460]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a72      	ldr	r2, [pc, #456]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	e00b      	b.n	80021c4 <HAL_RCC_OscConfig+0xcc>
 80021ac:	4b6f      	ldr	r3, [pc, #444]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a6e      	ldr	r2, [pc, #440]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b6c      	ldr	r3, [pc, #432]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a6b      	ldr	r2, [pc, #428]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d013      	beq.n	80021f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021cc:	f7fe fd40 	bl	8000c50 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021d4:	f7fe fd3c 	bl	8000c50 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	; 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e21f      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e6:	4b61      	ldr	r3, [pc, #388]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0xdc>
 80021f2:	e014      	b.n	800221e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f4:	f7fe fd2c 	bl	8000c50 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021fc:	f7fe fd28 	bl	8000c50 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b64      	cmp	r3, #100	; 0x64
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e20b      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220e:	4b57      	ldr	r3, [pc, #348]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0x104>
 800221a:	e000      	b.n	800221e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d06f      	beq.n	800230a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800222a:	4b50      	ldr	r3, [pc, #320]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b00      	cmp	r3, #0
 8002234:	d017      	beq.n	8002266 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002236:	4b4d      	ldr	r3, [pc, #308]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800223e:	2b08      	cmp	r3, #8
 8002240:	d105      	bne.n	800224e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002242:	4b4a      	ldr	r3, [pc, #296]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00b      	beq.n	8002266 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800224e:	4b47      	ldr	r3, [pc, #284]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002256:	2b0c      	cmp	r3, #12
 8002258:	d11c      	bne.n	8002294 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800225a:	4b44      	ldr	r3, [pc, #272]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d116      	bne.n	8002294 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002266:	4b41      	ldr	r3, [pc, #260]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d005      	beq.n	800227e <HAL_RCC_OscConfig+0x186>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d001      	beq.n	800227e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e1d3      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800227e:	4b3b      	ldr	r3, [pc, #236]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4937      	ldr	r1, [pc, #220]	; (800236c <HAL_RCC_OscConfig+0x274>)
 800228e:	4313      	orrs	r3, r2
 8002290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002292:	e03a      	b.n	800230a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d020      	beq.n	80022de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800229c:	4b34      	ldr	r3, [pc, #208]	; (8002370 <HAL_RCC_OscConfig+0x278>)
 800229e:	2201      	movs	r2, #1
 80022a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a2:	f7fe fcd5 	bl	8000c50 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022aa:	f7fe fcd1 	bl	8000c50 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e1b4      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022bc:	4b2b      	ldr	r3, [pc, #172]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c8:	4b28      	ldr	r3, [pc, #160]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	4925      	ldr	r1, [pc, #148]	; (800236c <HAL_RCC_OscConfig+0x274>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	600b      	str	r3, [r1, #0]
 80022dc:	e015      	b.n	800230a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022de:	4b24      	ldr	r3, [pc, #144]	; (8002370 <HAL_RCC_OscConfig+0x278>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7fe fcb4 	bl	8000c50 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ec:	f7fe fcb0 	bl	8000c50 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e193      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fe:	4b1b      	ldr	r3, [pc, #108]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d036      	beq.n	8002384 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d016      	beq.n	800234c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <HAL_RCC_OscConfig+0x27c>)
 8002320:	2201      	movs	r2, #1
 8002322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002324:	f7fe fc94 	bl	8000c50 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800232c:	f7fe fc90 	bl	8000c50 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e173      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <HAL_RCC_OscConfig+0x274>)
 8002340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0x234>
 800234a:	e01b      	b.n	8002384 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234c:	4b09      	ldr	r3, [pc, #36]	; (8002374 <HAL_RCC_OscConfig+0x27c>)
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002352:	f7fe fc7d 	bl	8000c50 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002358:	e00e      	b.n	8002378 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235a:	f7fe fc79 	bl	8000c50 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d907      	bls.n	8002378 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e15c      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
 800236c:	40023800 	.word	0x40023800
 8002370:	42470000 	.word	0x42470000
 8002374:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002378:	4b8a      	ldr	r3, [pc, #552]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800237a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1ea      	bne.n	800235a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 8097 	beq.w	80024c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002392:	2300      	movs	r3, #0
 8002394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002396:	4b83      	ldr	r3, [pc, #524]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10f      	bne.n	80023c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	4b7f      	ldr	r3, [pc, #508]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a7e      	ldr	r2, [pc, #504]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80023ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b7c      	ldr	r3, [pc, #496]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023be:	2301      	movs	r3, #1
 80023c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c2:	4b79      	ldr	r3, [pc, #484]	; (80025a8 <HAL_RCC_OscConfig+0x4b0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d118      	bne.n	8002400 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ce:	4b76      	ldr	r3, [pc, #472]	; (80025a8 <HAL_RCC_OscConfig+0x4b0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a75      	ldr	r2, [pc, #468]	; (80025a8 <HAL_RCC_OscConfig+0x4b0>)
 80023d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023da:	f7fe fc39 	bl	8000c50 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e2:	f7fe fc35 	bl	8000c50 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e118      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f4:	4b6c      	ldr	r3, [pc, #432]	; (80025a8 <HAL_RCC_OscConfig+0x4b0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d106      	bne.n	8002416 <HAL_RCC_OscConfig+0x31e>
 8002408:	4b66      	ldr	r3, [pc, #408]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800240a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240c:	4a65      	ldr	r2, [pc, #404]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6713      	str	r3, [r2, #112]	; 0x70
 8002414:	e01c      	b.n	8002450 <HAL_RCC_OscConfig+0x358>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b05      	cmp	r3, #5
 800241c:	d10c      	bne.n	8002438 <HAL_RCC_OscConfig+0x340>
 800241e:	4b61      	ldr	r3, [pc, #388]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002422:	4a60      	ldr	r2, [pc, #384]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002424:	f043 0304 	orr.w	r3, r3, #4
 8002428:	6713      	str	r3, [r2, #112]	; 0x70
 800242a:	4b5e      	ldr	r3, [pc, #376]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800242c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242e:	4a5d      	ldr	r2, [pc, #372]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6713      	str	r3, [r2, #112]	; 0x70
 8002436:	e00b      	b.n	8002450 <HAL_RCC_OscConfig+0x358>
 8002438:	4b5a      	ldr	r3, [pc, #360]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800243a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800243c:	4a59      	ldr	r2, [pc, #356]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800243e:	f023 0301 	bic.w	r3, r3, #1
 8002442:	6713      	str	r3, [r2, #112]	; 0x70
 8002444:	4b57      	ldr	r3, [pc, #348]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002448:	4a56      	ldr	r2, [pc, #344]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800244a:	f023 0304 	bic.w	r3, r3, #4
 800244e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d015      	beq.n	8002484 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002458:	f7fe fbfa 	bl	8000c50 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800245e:	e00a      	b.n	8002476 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002460:	f7fe fbf6 	bl	8000c50 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f241 3288 	movw	r2, #5000	; 0x1388
 800246e:	4293      	cmp	r3, r2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e0d7      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002476:	4b4b      	ldr	r3, [pc, #300]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0ee      	beq.n	8002460 <HAL_RCC_OscConfig+0x368>
 8002482:	e014      	b.n	80024ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002484:	f7fe fbe4 	bl	8000c50 <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800248a:	e00a      	b.n	80024a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800248c:	f7fe fbe0 	bl	8000c50 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f241 3288 	movw	r2, #5000	; 0x1388
 800249a:	4293      	cmp	r3, r2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e0c1      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a2:	4b40      	ldr	r3, [pc, #256]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80024a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1ee      	bne.n	800248c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ae:	7dfb      	ldrb	r3, [r7, #23]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d105      	bne.n	80024c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b4:	4b3b      	ldr	r3, [pc, #236]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	4a3a      	ldr	r2, [pc, #232]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80024ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80ad 	beq.w	8002624 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024ca:	4b36      	ldr	r3, [pc, #216]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d060      	beq.n	8002598 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d145      	bne.n	800256a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024de:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_RCC_OscConfig+0x4b4>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e4:	f7fe fbb4 	bl	8000c50 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ec:	f7fe fbb0 	bl	8000c50 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e093      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fe:	4b29      	ldr	r3, [pc, #164]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69da      	ldr	r2, [r3, #28]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	431a      	orrs	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	019b      	lsls	r3, r3, #6
 800251a:	431a      	orrs	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002520:	085b      	lsrs	r3, r3, #1
 8002522:	3b01      	subs	r3, #1
 8002524:	041b      	lsls	r3, r3, #16
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	061b      	lsls	r3, r3, #24
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002534:	071b      	lsls	r3, r3, #28
 8002536:	491b      	ldr	r1, [pc, #108]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 8002538:	4313      	orrs	r3, r2
 800253a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800253c:	4b1b      	ldr	r3, [pc, #108]	; (80025ac <HAL_RCC_OscConfig+0x4b4>)
 800253e:	2201      	movs	r2, #1
 8002540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002542:	f7fe fb85 	bl	8000c50 <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800254a:	f7fe fb81 	bl	8000c50 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e064      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800255c:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0x452>
 8002568:	e05c      	b.n	8002624 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256a:	4b10      	ldr	r3, [pc, #64]	; (80025ac <HAL_RCC_OscConfig+0x4b4>)
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fb6e 	bl	8000c50 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fb6a 	bl	8000c50 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e04d      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_RCC_OscConfig+0x4ac>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x480>
 8002596:	e045      	b.n	8002624 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d107      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e040      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40007000 	.word	0x40007000
 80025ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025b0:	4b1f      	ldr	r3, [pc, #124]	; (8002630 <HAL_RCC_OscConfig+0x538>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d030      	beq.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d129      	bne.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d122      	bne.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025e0:	4013      	ands	r3, r2
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d119      	bne.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f6:	085b      	lsrs	r3, r3, #1
 80025f8:	3b01      	subs	r3, #1
 80025fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d10f      	bne.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800260c:	429a      	cmp	r2, r3
 800260e:	d107      	bne.n	8002620 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800261c:	429a      	cmp	r2, r3
 800261e:	d001      	beq.n	8002624 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40023800 	.word	0x40023800

08002634 <__errno>:
 8002634:	4b01      	ldr	r3, [pc, #4]	; (800263c <__errno+0x8>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	2000000c 	.word	0x2000000c

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	4d0d      	ldr	r5, [pc, #52]	; (8002678 <__libc_init_array+0x38>)
 8002644:	4c0d      	ldr	r4, [pc, #52]	; (800267c <__libc_init_array+0x3c>)
 8002646:	1b64      	subs	r4, r4, r5
 8002648:	10a4      	asrs	r4, r4, #2
 800264a:	2600      	movs	r6, #0
 800264c:	42a6      	cmp	r6, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	4d0b      	ldr	r5, [pc, #44]	; (8002680 <__libc_init_array+0x40>)
 8002652:	4c0c      	ldr	r4, [pc, #48]	; (8002684 <__libc_init_array+0x44>)
 8002654:	f001 f98a 	bl	800396c <_init>
 8002658:	1b64      	subs	r4, r4, r5
 800265a:	10a4      	asrs	r4, r4, #2
 800265c:	2600      	movs	r6, #0
 800265e:	42a6      	cmp	r6, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	f855 3b04 	ldr.w	r3, [r5], #4
 8002668:	4798      	blx	r3
 800266a:	3601      	adds	r6, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002672:	4798      	blx	r3
 8002674:	3601      	adds	r6, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	08003a4c 	.word	0x08003a4c
 800267c:	08003a4c 	.word	0x08003a4c
 8002680:	08003a4c 	.word	0x08003a4c
 8002684:	08003a50 	.word	0x08003a50

08002688 <memset>:
 8002688:	4402      	add	r2, r0
 800268a:	4603      	mov	r3, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	f803 1b01 	strb.w	r1, [r3], #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <iprintf>:
 8002698:	b40f      	push	{r0, r1, r2, r3}
 800269a:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <iprintf+0x2c>)
 800269c:	b513      	push	{r0, r1, r4, lr}
 800269e:	681c      	ldr	r4, [r3, #0]
 80026a0:	b124      	cbz	r4, 80026ac <iprintf+0x14>
 80026a2:	69a3      	ldr	r3, [r4, #24]
 80026a4:	b913      	cbnz	r3, 80026ac <iprintf+0x14>
 80026a6:	4620      	mov	r0, r4
 80026a8:	f000 f886 	bl	80027b8 <__sinit>
 80026ac:	ab05      	add	r3, sp, #20
 80026ae:	9a04      	ldr	r2, [sp, #16]
 80026b0:	68a1      	ldr	r1, [r4, #8]
 80026b2:	9301      	str	r3, [sp, #4]
 80026b4:	4620      	mov	r0, r4
 80026b6:	f000 fb39 	bl	8002d2c <_vfiprintf_r>
 80026ba:	b002      	add	sp, #8
 80026bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026c0:	b004      	add	sp, #16
 80026c2:	4770      	bx	lr
 80026c4:	2000000c 	.word	0x2000000c

080026c8 <siprintf>:
 80026c8:	b40e      	push	{r1, r2, r3}
 80026ca:	b500      	push	{lr}
 80026cc:	b09c      	sub	sp, #112	; 0x70
 80026ce:	ab1d      	add	r3, sp, #116	; 0x74
 80026d0:	9002      	str	r0, [sp, #8]
 80026d2:	9006      	str	r0, [sp, #24]
 80026d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026d8:	4809      	ldr	r0, [pc, #36]	; (8002700 <siprintf+0x38>)
 80026da:	9107      	str	r1, [sp, #28]
 80026dc:	9104      	str	r1, [sp, #16]
 80026de:	4909      	ldr	r1, [pc, #36]	; (8002704 <siprintf+0x3c>)
 80026e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80026e4:	9105      	str	r1, [sp, #20]
 80026e6:	6800      	ldr	r0, [r0, #0]
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	a902      	add	r1, sp, #8
 80026ec:	f000 f9f4 	bl	8002ad8 <_svfiprintf_r>
 80026f0:	9b02      	ldr	r3, [sp, #8]
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
 80026f6:	b01c      	add	sp, #112	; 0x70
 80026f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026fc:	b003      	add	sp, #12
 80026fe:	4770      	bx	lr
 8002700:	2000000c 	.word	0x2000000c
 8002704:	ffff0208 	.word	0xffff0208

08002708 <std>:
 8002708:	2300      	movs	r3, #0
 800270a:	b510      	push	{r4, lr}
 800270c:	4604      	mov	r4, r0
 800270e:	e9c0 3300 	strd	r3, r3, [r0]
 8002712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002716:	6083      	str	r3, [r0, #8]
 8002718:	8181      	strh	r1, [r0, #12]
 800271a:	6643      	str	r3, [r0, #100]	; 0x64
 800271c:	81c2      	strh	r2, [r0, #14]
 800271e:	6183      	str	r3, [r0, #24]
 8002720:	4619      	mov	r1, r3
 8002722:	2208      	movs	r2, #8
 8002724:	305c      	adds	r0, #92	; 0x5c
 8002726:	f7ff ffaf 	bl	8002688 <memset>
 800272a:	4b05      	ldr	r3, [pc, #20]	; (8002740 <std+0x38>)
 800272c:	6263      	str	r3, [r4, #36]	; 0x24
 800272e:	4b05      	ldr	r3, [pc, #20]	; (8002744 <std+0x3c>)
 8002730:	62a3      	str	r3, [r4, #40]	; 0x28
 8002732:	4b05      	ldr	r3, [pc, #20]	; (8002748 <std+0x40>)
 8002734:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002736:	4b05      	ldr	r3, [pc, #20]	; (800274c <std+0x44>)
 8002738:	6224      	str	r4, [r4, #32]
 800273a:	6323      	str	r3, [r4, #48]	; 0x30
 800273c:	bd10      	pop	{r4, pc}
 800273e:	bf00      	nop
 8002740:	080032d5 	.word	0x080032d5
 8002744:	080032f7 	.word	0x080032f7
 8002748:	0800332f 	.word	0x0800332f
 800274c:	08003353 	.word	0x08003353

08002750 <_cleanup_r>:
 8002750:	4901      	ldr	r1, [pc, #4]	; (8002758 <_cleanup_r+0x8>)
 8002752:	f000 b8af 	b.w	80028b4 <_fwalk_reent>
 8002756:	bf00      	nop
 8002758:	0800362d 	.word	0x0800362d

0800275c <__sfmoreglue>:
 800275c:	b570      	push	{r4, r5, r6, lr}
 800275e:	2268      	movs	r2, #104	; 0x68
 8002760:	1e4d      	subs	r5, r1, #1
 8002762:	4355      	muls	r5, r2
 8002764:	460e      	mov	r6, r1
 8002766:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800276a:	f000 f8e5 	bl	8002938 <_malloc_r>
 800276e:	4604      	mov	r4, r0
 8002770:	b140      	cbz	r0, 8002784 <__sfmoreglue+0x28>
 8002772:	2100      	movs	r1, #0
 8002774:	e9c0 1600 	strd	r1, r6, [r0]
 8002778:	300c      	adds	r0, #12
 800277a:	60a0      	str	r0, [r4, #8]
 800277c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002780:	f7ff ff82 	bl	8002688 <memset>
 8002784:	4620      	mov	r0, r4
 8002786:	bd70      	pop	{r4, r5, r6, pc}

08002788 <__sfp_lock_acquire>:
 8002788:	4801      	ldr	r0, [pc, #4]	; (8002790 <__sfp_lock_acquire+0x8>)
 800278a:	f000 b8b3 	b.w	80028f4 <__retarget_lock_acquire_recursive>
 800278e:	bf00      	nop
 8002790:	200000fd 	.word	0x200000fd

08002794 <__sfp_lock_release>:
 8002794:	4801      	ldr	r0, [pc, #4]	; (800279c <__sfp_lock_release+0x8>)
 8002796:	f000 b8ae 	b.w	80028f6 <__retarget_lock_release_recursive>
 800279a:	bf00      	nop
 800279c:	200000fd 	.word	0x200000fd

080027a0 <__sinit_lock_acquire>:
 80027a0:	4801      	ldr	r0, [pc, #4]	; (80027a8 <__sinit_lock_acquire+0x8>)
 80027a2:	f000 b8a7 	b.w	80028f4 <__retarget_lock_acquire_recursive>
 80027a6:	bf00      	nop
 80027a8:	200000fe 	.word	0x200000fe

080027ac <__sinit_lock_release>:
 80027ac:	4801      	ldr	r0, [pc, #4]	; (80027b4 <__sinit_lock_release+0x8>)
 80027ae:	f000 b8a2 	b.w	80028f6 <__retarget_lock_release_recursive>
 80027b2:	bf00      	nop
 80027b4:	200000fe 	.word	0x200000fe

080027b8 <__sinit>:
 80027b8:	b510      	push	{r4, lr}
 80027ba:	4604      	mov	r4, r0
 80027bc:	f7ff fff0 	bl	80027a0 <__sinit_lock_acquire>
 80027c0:	69a3      	ldr	r3, [r4, #24]
 80027c2:	b11b      	cbz	r3, 80027cc <__sinit+0x14>
 80027c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027c8:	f7ff bff0 	b.w	80027ac <__sinit_lock_release>
 80027cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80027d0:	6523      	str	r3, [r4, #80]	; 0x50
 80027d2:	4b13      	ldr	r3, [pc, #76]	; (8002820 <__sinit+0x68>)
 80027d4:	4a13      	ldr	r2, [pc, #76]	; (8002824 <__sinit+0x6c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80027da:	42a3      	cmp	r3, r4
 80027dc:	bf04      	itt	eq
 80027de:	2301      	moveq	r3, #1
 80027e0:	61a3      	streq	r3, [r4, #24]
 80027e2:	4620      	mov	r0, r4
 80027e4:	f000 f820 	bl	8002828 <__sfp>
 80027e8:	6060      	str	r0, [r4, #4]
 80027ea:	4620      	mov	r0, r4
 80027ec:	f000 f81c 	bl	8002828 <__sfp>
 80027f0:	60a0      	str	r0, [r4, #8]
 80027f2:	4620      	mov	r0, r4
 80027f4:	f000 f818 	bl	8002828 <__sfp>
 80027f8:	2200      	movs	r2, #0
 80027fa:	60e0      	str	r0, [r4, #12]
 80027fc:	2104      	movs	r1, #4
 80027fe:	6860      	ldr	r0, [r4, #4]
 8002800:	f7ff ff82 	bl	8002708 <std>
 8002804:	68a0      	ldr	r0, [r4, #8]
 8002806:	2201      	movs	r2, #1
 8002808:	2109      	movs	r1, #9
 800280a:	f7ff ff7d 	bl	8002708 <std>
 800280e:	68e0      	ldr	r0, [r4, #12]
 8002810:	2202      	movs	r2, #2
 8002812:	2112      	movs	r1, #18
 8002814:	f7ff ff78 	bl	8002708 <std>
 8002818:	2301      	movs	r3, #1
 800281a:	61a3      	str	r3, [r4, #24]
 800281c:	e7d2      	b.n	80027c4 <__sinit+0xc>
 800281e:	bf00      	nop
 8002820:	080039ac 	.word	0x080039ac
 8002824:	08002751 	.word	0x08002751

08002828 <__sfp>:
 8002828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282a:	4607      	mov	r7, r0
 800282c:	f7ff ffac 	bl	8002788 <__sfp_lock_acquire>
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <__sfp+0x84>)
 8002832:	681e      	ldr	r6, [r3, #0]
 8002834:	69b3      	ldr	r3, [r6, #24]
 8002836:	b913      	cbnz	r3, 800283e <__sfp+0x16>
 8002838:	4630      	mov	r0, r6
 800283a:	f7ff ffbd 	bl	80027b8 <__sinit>
 800283e:	3648      	adds	r6, #72	; 0x48
 8002840:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002844:	3b01      	subs	r3, #1
 8002846:	d503      	bpl.n	8002850 <__sfp+0x28>
 8002848:	6833      	ldr	r3, [r6, #0]
 800284a:	b30b      	cbz	r3, 8002890 <__sfp+0x68>
 800284c:	6836      	ldr	r6, [r6, #0]
 800284e:	e7f7      	b.n	8002840 <__sfp+0x18>
 8002850:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002854:	b9d5      	cbnz	r5, 800288c <__sfp+0x64>
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <__sfp+0x88>)
 8002858:	60e3      	str	r3, [r4, #12]
 800285a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800285e:	6665      	str	r5, [r4, #100]	; 0x64
 8002860:	f000 f847 	bl	80028f2 <__retarget_lock_init_recursive>
 8002864:	f7ff ff96 	bl	8002794 <__sfp_lock_release>
 8002868:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800286c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002870:	6025      	str	r5, [r4, #0]
 8002872:	61a5      	str	r5, [r4, #24]
 8002874:	2208      	movs	r2, #8
 8002876:	4629      	mov	r1, r5
 8002878:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800287c:	f7ff ff04 	bl	8002688 <memset>
 8002880:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002884:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002888:	4620      	mov	r0, r4
 800288a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800288c:	3468      	adds	r4, #104	; 0x68
 800288e:	e7d9      	b.n	8002844 <__sfp+0x1c>
 8002890:	2104      	movs	r1, #4
 8002892:	4638      	mov	r0, r7
 8002894:	f7ff ff62 	bl	800275c <__sfmoreglue>
 8002898:	4604      	mov	r4, r0
 800289a:	6030      	str	r0, [r6, #0]
 800289c:	2800      	cmp	r0, #0
 800289e:	d1d5      	bne.n	800284c <__sfp+0x24>
 80028a0:	f7ff ff78 	bl	8002794 <__sfp_lock_release>
 80028a4:	230c      	movs	r3, #12
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	e7ee      	b.n	8002888 <__sfp+0x60>
 80028aa:	bf00      	nop
 80028ac:	080039ac 	.word	0x080039ac
 80028b0:	ffff0001 	.word	0xffff0001

080028b4 <_fwalk_reent>:
 80028b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028b8:	4606      	mov	r6, r0
 80028ba:	4688      	mov	r8, r1
 80028bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80028c0:	2700      	movs	r7, #0
 80028c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80028c6:	f1b9 0901 	subs.w	r9, r9, #1
 80028ca:	d505      	bpl.n	80028d8 <_fwalk_reent+0x24>
 80028cc:	6824      	ldr	r4, [r4, #0]
 80028ce:	2c00      	cmp	r4, #0
 80028d0:	d1f7      	bne.n	80028c2 <_fwalk_reent+0xe>
 80028d2:	4638      	mov	r0, r7
 80028d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028d8:	89ab      	ldrh	r3, [r5, #12]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d907      	bls.n	80028ee <_fwalk_reent+0x3a>
 80028de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80028e2:	3301      	adds	r3, #1
 80028e4:	d003      	beq.n	80028ee <_fwalk_reent+0x3a>
 80028e6:	4629      	mov	r1, r5
 80028e8:	4630      	mov	r0, r6
 80028ea:	47c0      	blx	r8
 80028ec:	4307      	orrs	r7, r0
 80028ee:	3568      	adds	r5, #104	; 0x68
 80028f0:	e7e9      	b.n	80028c6 <_fwalk_reent+0x12>

080028f2 <__retarget_lock_init_recursive>:
 80028f2:	4770      	bx	lr

080028f4 <__retarget_lock_acquire_recursive>:
 80028f4:	4770      	bx	lr

080028f6 <__retarget_lock_release_recursive>:
 80028f6:	4770      	bx	lr

080028f8 <sbrk_aligned>:
 80028f8:	b570      	push	{r4, r5, r6, lr}
 80028fa:	4e0e      	ldr	r6, [pc, #56]	; (8002934 <sbrk_aligned+0x3c>)
 80028fc:	460c      	mov	r4, r1
 80028fe:	6831      	ldr	r1, [r6, #0]
 8002900:	4605      	mov	r5, r0
 8002902:	b911      	cbnz	r1, 800290a <sbrk_aligned+0x12>
 8002904:	f000 fcd6 	bl	80032b4 <_sbrk_r>
 8002908:	6030      	str	r0, [r6, #0]
 800290a:	4621      	mov	r1, r4
 800290c:	4628      	mov	r0, r5
 800290e:	f000 fcd1 	bl	80032b4 <_sbrk_r>
 8002912:	1c43      	adds	r3, r0, #1
 8002914:	d00a      	beq.n	800292c <sbrk_aligned+0x34>
 8002916:	1cc4      	adds	r4, r0, #3
 8002918:	f024 0403 	bic.w	r4, r4, #3
 800291c:	42a0      	cmp	r0, r4
 800291e:	d007      	beq.n	8002930 <sbrk_aligned+0x38>
 8002920:	1a21      	subs	r1, r4, r0
 8002922:	4628      	mov	r0, r5
 8002924:	f000 fcc6 	bl	80032b4 <_sbrk_r>
 8002928:	3001      	adds	r0, #1
 800292a:	d101      	bne.n	8002930 <sbrk_aligned+0x38>
 800292c:	f04f 34ff 	mov.w	r4, #4294967295
 8002930:	4620      	mov	r0, r4
 8002932:	bd70      	pop	{r4, r5, r6, pc}
 8002934:	20000104 	.word	0x20000104

08002938 <_malloc_r>:
 8002938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800293c:	1ccd      	adds	r5, r1, #3
 800293e:	f025 0503 	bic.w	r5, r5, #3
 8002942:	3508      	adds	r5, #8
 8002944:	2d0c      	cmp	r5, #12
 8002946:	bf38      	it	cc
 8002948:	250c      	movcc	r5, #12
 800294a:	2d00      	cmp	r5, #0
 800294c:	4607      	mov	r7, r0
 800294e:	db01      	blt.n	8002954 <_malloc_r+0x1c>
 8002950:	42a9      	cmp	r1, r5
 8002952:	d905      	bls.n	8002960 <_malloc_r+0x28>
 8002954:	230c      	movs	r3, #12
 8002956:	603b      	str	r3, [r7, #0]
 8002958:	2600      	movs	r6, #0
 800295a:	4630      	mov	r0, r6
 800295c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002960:	4e2e      	ldr	r6, [pc, #184]	; (8002a1c <_malloc_r+0xe4>)
 8002962:	f000 ff3f 	bl	80037e4 <__malloc_lock>
 8002966:	6833      	ldr	r3, [r6, #0]
 8002968:	461c      	mov	r4, r3
 800296a:	bb34      	cbnz	r4, 80029ba <_malloc_r+0x82>
 800296c:	4629      	mov	r1, r5
 800296e:	4638      	mov	r0, r7
 8002970:	f7ff ffc2 	bl	80028f8 <sbrk_aligned>
 8002974:	1c43      	adds	r3, r0, #1
 8002976:	4604      	mov	r4, r0
 8002978:	d14d      	bne.n	8002a16 <_malloc_r+0xde>
 800297a:	6834      	ldr	r4, [r6, #0]
 800297c:	4626      	mov	r6, r4
 800297e:	2e00      	cmp	r6, #0
 8002980:	d140      	bne.n	8002a04 <_malloc_r+0xcc>
 8002982:	6823      	ldr	r3, [r4, #0]
 8002984:	4631      	mov	r1, r6
 8002986:	4638      	mov	r0, r7
 8002988:	eb04 0803 	add.w	r8, r4, r3
 800298c:	f000 fc92 	bl	80032b4 <_sbrk_r>
 8002990:	4580      	cmp	r8, r0
 8002992:	d13a      	bne.n	8002a0a <_malloc_r+0xd2>
 8002994:	6821      	ldr	r1, [r4, #0]
 8002996:	3503      	adds	r5, #3
 8002998:	1a6d      	subs	r5, r5, r1
 800299a:	f025 0503 	bic.w	r5, r5, #3
 800299e:	3508      	adds	r5, #8
 80029a0:	2d0c      	cmp	r5, #12
 80029a2:	bf38      	it	cc
 80029a4:	250c      	movcc	r5, #12
 80029a6:	4629      	mov	r1, r5
 80029a8:	4638      	mov	r0, r7
 80029aa:	f7ff ffa5 	bl	80028f8 <sbrk_aligned>
 80029ae:	3001      	adds	r0, #1
 80029b0:	d02b      	beq.n	8002a0a <_malloc_r+0xd2>
 80029b2:	6823      	ldr	r3, [r4, #0]
 80029b4:	442b      	add	r3, r5
 80029b6:	6023      	str	r3, [r4, #0]
 80029b8:	e00e      	b.n	80029d8 <_malloc_r+0xa0>
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	1b52      	subs	r2, r2, r5
 80029be:	d41e      	bmi.n	80029fe <_malloc_r+0xc6>
 80029c0:	2a0b      	cmp	r2, #11
 80029c2:	d916      	bls.n	80029f2 <_malloc_r+0xba>
 80029c4:	1961      	adds	r1, r4, r5
 80029c6:	42a3      	cmp	r3, r4
 80029c8:	6025      	str	r5, [r4, #0]
 80029ca:	bf18      	it	ne
 80029cc:	6059      	strne	r1, [r3, #4]
 80029ce:	6863      	ldr	r3, [r4, #4]
 80029d0:	bf08      	it	eq
 80029d2:	6031      	streq	r1, [r6, #0]
 80029d4:	5162      	str	r2, [r4, r5]
 80029d6:	604b      	str	r3, [r1, #4]
 80029d8:	4638      	mov	r0, r7
 80029da:	f104 060b 	add.w	r6, r4, #11
 80029de:	f000 ff07 	bl	80037f0 <__malloc_unlock>
 80029e2:	f026 0607 	bic.w	r6, r6, #7
 80029e6:	1d23      	adds	r3, r4, #4
 80029e8:	1af2      	subs	r2, r6, r3
 80029ea:	d0b6      	beq.n	800295a <_malloc_r+0x22>
 80029ec:	1b9b      	subs	r3, r3, r6
 80029ee:	50a3      	str	r3, [r4, r2]
 80029f0:	e7b3      	b.n	800295a <_malloc_r+0x22>
 80029f2:	6862      	ldr	r2, [r4, #4]
 80029f4:	42a3      	cmp	r3, r4
 80029f6:	bf0c      	ite	eq
 80029f8:	6032      	streq	r2, [r6, #0]
 80029fa:	605a      	strne	r2, [r3, #4]
 80029fc:	e7ec      	b.n	80029d8 <_malloc_r+0xa0>
 80029fe:	4623      	mov	r3, r4
 8002a00:	6864      	ldr	r4, [r4, #4]
 8002a02:	e7b2      	b.n	800296a <_malloc_r+0x32>
 8002a04:	4634      	mov	r4, r6
 8002a06:	6876      	ldr	r6, [r6, #4]
 8002a08:	e7b9      	b.n	800297e <_malloc_r+0x46>
 8002a0a:	230c      	movs	r3, #12
 8002a0c:	603b      	str	r3, [r7, #0]
 8002a0e:	4638      	mov	r0, r7
 8002a10:	f000 feee 	bl	80037f0 <__malloc_unlock>
 8002a14:	e7a1      	b.n	800295a <_malloc_r+0x22>
 8002a16:	6025      	str	r5, [r4, #0]
 8002a18:	e7de      	b.n	80029d8 <_malloc_r+0xa0>
 8002a1a:	bf00      	nop
 8002a1c:	20000100 	.word	0x20000100

08002a20 <__ssputs_r>:
 8002a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a24:	688e      	ldr	r6, [r1, #8]
 8002a26:	429e      	cmp	r6, r3
 8002a28:	4682      	mov	sl, r0
 8002a2a:	460c      	mov	r4, r1
 8002a2c:	4690      	mov	r8, r2
 8002a2e:	461f      	mov	r7, r3
 8002a30:	d838      	bhi.n	8002aa4 <__ssputs_r+0x84>
 8002a32:	898a      	ldrh	r2, [r1, #12]
 8002a34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a38:	d032      	beq.n	8002aa0 <__ssputs_r+0x80>
 8002a3a:	6825      	ldr	r5, [r4, #0]
 8002a3c:	6909      	ldr	r1, [r1, #16]
 8002a3e:	eba5 0901 	sub.w	r9, r5, r1
 8002a42:	6965      	ldr	r5, [r4, #20]
 8002a44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	444b      	add	r3, r9
 8002a50:	106d      	asrs	r5, r5, #1
 8002a52:	429d      	cmp	r5, r3
 8002a54:	bf38      	it	cc
 8002a56:	461d      	movcc	r5, r3
 8002a58:	0553      	lsls	r3, r2, #21
 8002a5a:	d531      	bpl.n	8002ac0 <__ssputs_r+0xa0>
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	f7ff ff6b 	bl	8002938 <_malloc_r>
 8002a62:	4606      	mov	r6, r0
 8002a64:	b950      	cbnz	r0, 8002a7c <__ssputs_r+0x5c>
 8002a66:	230c      	movs	r3, #12
 8002a68:	f8ca 3000 	str.w	r3, [sl]
 8002a6c:	89a3      	ldrh	r3, [r4, #12]
 8002a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a72:	81a3      	strh	r3, [r4, #12]
 8002a74:	f04f 30ff 	mov.w	r0, #4294967295
 8002a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a7c:	6921      	ldr	r1, [r4, #16]
 8002a7e:	464a      	mov	r2, r9
 8002a80:	f000 fe88 	bl	8003794 <memcpy>
 8002a84:	89a3      	ldrh	r3, [r4, #12]
 8002a86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a8e:	81a3      	strh	r3, [r4, #12]
 8002a90:	6126      	str	r6, [r4, #16]
 8002a92:	6165      	str	r5, [r4, #20]
 8002a94:	444e      	add	r6, r9
 8002a96:	eba5 0509 	sub.w	r5, r5, r9
 8002a9a:	6026      	str	r6, [r4, #0]
 8002a9c:	60a5      	str	r5, [r4, #8]
 8002a9e:	463e      	mov	r6, r7
 8002aa0:	42be      	cmp	r6, r7
 8002aa2:	d900      	bls.n	8002aa6 <__ssputs_r+0x86>
 8002aa4:	463e      	mov	r6, r7
 8002aa6:	6820      	ldr	r0, [r4, #0]
 8002aa8:	4632      	mov	r2, r6
 8002aaa:	4641      	mov	r1, r8
 8002aac:	f000 fe80 	bl	80037b0 <memmove>
 8002ab0:	68a3      	ldr	r3, [r4, #8]
 8002ab2:	1b9b      	subs	r3, r3, r6
 8002ab4:	60a3      	str	r3, [r4, #8]
 8002ab6:	6823      	ldr	r3, [r4, #0]
 8002ab8:	4433      	add	r3, r6
 8002aba:	6023      	str	r3, [r4, #0]
 8002abc:	2000      	movs	r0, #0
 8002abe:	e7db      	b.n	8002a78 <__ssputs_r+0x58>
 8002ac0:	462a      	mov	r2, r5
 8002ac2:	f000 fee7 	bl	8003894 <_realloc_r>
 8002ac6:	4606      	mov	r6, r0
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	d1e1      	bne.n	8002a90 <__ssputs_r+0x70>
 8002acc:	6921      	ldr	r1, [r4, #16]
 8002ace:	4650      	mov	r0, sl
 8002ad0:	f000 fe94 	bl	80037fc <_free_r>
 8002ad4:	e7c7      	b.n	8002a66 <__ssputs_r+0x46>
	...

08002ad8 <_svfiprintf_r>:
 8002ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002adc:	4698      	mov	r8, r3
 8002ade:	898b      	ldrh	r3, [r1, #12]
 8002ae0:	061b      	lsls	r3, r3, #24
 8002ae2:	b09d      	sub	sp, #116	; 0x74
 8002ae4:	4607      	mov	r7, r0
 8002ae6:	460d      	mov	r5, r1
 8002ae8:	4614      	mov	r4, r2
 8002aea:	d50e      	bpl.n	8002b0a <_svfiprintf_r+0x32>
 8002aec:	690b      	ldr	r3, [r1, #16]
 8002aee:	b963      	cbnz	r3, 8002b0a <_svfiprintf_r+0x32>
 8002af0:	2140      	movs	r1, #64	; 0x40
 8002af2:	f7ff ff21 	bl	8002938 <_malloc_r>
 8002af6:	6028      	str	r0, [r5, #0]
 8002af8:	6128      	str	r0, [r5, #16]
 8002afa:	b920      	cbnz	r0, 8002b06 <_svfiprintf_r+0x2e>
 8002afc:	230c      	movs	r3, #12
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	e0d1      	b.n	8002caa <_svfiprintf_r+0x1d2>
 8002b06:	2340      	movs	r3, #64	; 0x40
 8002b08:	616b      	str	r3, [r5, #20]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b0e:	2320      	movs	r3, #32
 8002b10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b18:	2330      	movs	r3, #48	; 0x30
 8002b1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002cc4 <_svfiprintf_r+0x1ec>
 8002b1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b22:	f04f 0901 	mov.w	r9, #1
 8002b26:	4623      	mov	r3, r4
 8002b28:	469a      	mov	sl, r3
 8002b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b2e:	b10a      	cbz	r2, 8002b34 <_svfiprintf_r+0x5c>
 8002b30:	2a25      	cmp	r2, #37	; 0x25
 8002b32:	d1f9      	bne.n	8002b28 <_svfiprintf_r+0x50>
 8002b34:	ebba 0b04 	subs.w	fp, sl, r4
 8002b38:	d00b      	beq.n	8002b52 <_svfiprintf_r+0x7a>
 8002b3a:	465b      	mov	r3, fp
 8002b3c:	4622      	mov	r2, r4
 8002b3e:	4629      	mov	r1, r5
 8002b40:	4638      	mov	r0, r7
 8002b42:	f7ff ff6d 	bl	8002a20 <__ssputs_r>
 8002b46:	3001      	adds	r0, #1
 8002b48:	f000 80aa 	beq.w	8002ca0 <_svfiprintf_r+0x1c8>
 8002b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b4e:	445a      	add	r2, fp
 8002b50:	9209      	str	r2, [sp, #36]	; 0x24
 8002b52:	f89a 3000 	ldrb.w	r3, [sl]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 80a2 	beq.w	8002ca0 <_svfiprintf_r+0x1c8>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b66:	f10a 0a01 	add.w	sl, sl, #1
 8002b6a:	9304      	str	r3, [sp, #16]
 8002b6c:	9307      	str	r3, [sp, #28]
 8002b6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b72:	931a      	str	r3, [sp, #104]	; 0x68
 8002b74:	4654      	mov	r4, sl
 8002b76:	2205      	movs	r2, #5
 8002b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b7c:	4851      	ldr	r0, [pc, #324]	; (8002cc4 <_svfiprintf_r+0x1ec>)
 8002b7e:	f7fd fb47 	bl	8000210 <memchr>
 8002b82:	9a04      	ldr	r2, [sp, #16]
 8002b84:	b9d8      	cbnz	r0, 8002bbe <_svfiprintf_r+0xe6>
 8002b86:	06d0      	lsls	r0, r2, #27
 8002b88:	bf44      	itt	mi
 8002b8a:	2320      	movmi	r3, #32
 8002b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b90:	0711      	lsls	r1, r2, #28
 8002b92:	bf44      	itt	mi
 8002b94:	232b      	movmi	r3, #43	; 0x2b
 8002b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8002b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8002ba0:	d015      	beq.n	8002bce <_svfiprintf_r+0xf6>
 8002ba2:	9a07      	ldr	r2, [sp, #28]
 8002ba4:	4654      	mov	r4, sl
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f04f 0c0a 	mov.w	ip, #10
 8002bac:	4621      	mov	r1, r4
 8002bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002bb2:	3b30      	subs	r3, #48	; 0x30
 8002bb4:	2b09      	cmp	r3, #9
 8002bb6:	d94e      	bls.n	8002c56 <_svfiprintf_r+0x17e>
 8002bb8:	b1b0      	cbz	r0, 8002be8 <_svfiprintf_r+0x110>
 8002bba:	9207      	str	r2, [sp, #28]
 8002bbc:	e014      	b.n	8002be8 <_svfiprintf_r+0x110>
 8002bbe:	eba0 0308 	sub.w	r3, r0, r8
 8002bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	9304      	str	r3, [sp, #16]
 8002bca:	46a2      	mov	sl, r4
 8002bcc:	e7d2      	b.n	8002b74 <_svfiprintf_r+0x9c>
 8002bce:	9b03      	ldr	r3, [sp, #12]
 8002bd0:	1d19      	adds	r1, r3, #4
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	9103      	str	r1, [sp, #12]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	bfbb      	ittet	lt
 8002bda:	425b      	neglt	r3, r3
 8002bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8002be0:	9307      	strge	r3, [sp, #28]
 8002be2:	9307      	strlt	r3, [sp, #28]
 8002be4:	bfb8      	it	lt
 8002be6:	9204      	strlt	r2, [sp, #16]
 8002be8:	7823      	ldrb	r3, [r4, #0]
 8002bea:	2b2e      	cmp	r3, #46	; 0x2e
 8002bec:	d10c      	bne.n	8002c08 <_svfiprintf_r+0x130>
 8002bee:	7863      	ldrb	r3, [r4, #1]
 8002bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8002bf2:	d135      	bne.n	8002c60 <_svfiprintf_r+0x188>
 8002bf4:	9b03      	ldr	r3, [sp, #12]
 8002bf6:	1d1a      	adds	r2, r3, #4
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	9203      	str	r2, [sp, #12]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	bfb8      	it	lt
 8002c00:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c04:	3402      	adds	r4, #2
 8002c06:	9305      	str	r3, [sp, #20]
 8002c08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002cd4 <_svfiprintf_r+0x1fc>
 8002c0c:	7821      	ldrb	r1, [r4, #0]
 8002c0e:	2203      	movs	r2, #3
 8002c10:	4650      	mov	r0, sl
 8002c12:	f7fd fafd 	bl	8000210 <memchr>
 8002c16:	b140      	cbz	r0, 8002c2a <_svfiprintf_r+0x152>
 8002c18:	2340      	movs	r3, #64	; 0x40
 8002c1a:	eba0 000a 	sub.w	r0, r0, sl
 8002c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8002c22:	9b04      	ldr	r3, [sp, #16]
 8002c24:	4303      	orrs	r3, r0
 8002c26:	3401      	adds	r4, #1
 8002c28:	9304      	str	r3, [sp, #16]
 8002c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c2e:	4826      	ldr	r0, [pc, #152]	; (8002cc8 <_svfiprintf_r+0x1f0>)
 8002c30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c34:	2206      	movs	r2, #6
 8002c36:	f7fd faeb 	bl	8000210 <memchr>
 8002c3a:	2800      	cmp	r0, #0
 8002c3c:	d038      	beq.n	8002cb0 <_svfiprintf_r+0x1d8>
 8002c3e:	4b23      	ldr	r3, [pc, #140]	; (8002ccc <_svfiprintf_r+0x1f4>)
 8002c40:	bb1b      	cbnz	r3, 8002c8a <_svfiprintf_r+0x1b2>
 8002c42:	9b03      	ldr	r3, [sp, #12]
 8002c44:	3307      	adds	r3, #7
 8002c46:	f023 0307 	bic.w	r3, r3, #7
 8002c4a:	3308      	adds	r3, #8
 8002c4c:	9303      	str	r3, [sp, #12]
 8002c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c50:	4433      	add	r3, r6
 8002c52:	9309      	str	r3, [sp, #36]	; 0x24
 8002c54:	e767      	b.n	8002b26 <_svfiprintf_r+0x4e>
 8002c56:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c5a:	460c      	mov	r4, r1
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	e7a5      	b.n	8002bac <_svfiprintf_r+0xd4>
 8002c60:	2300      	movs	r3, #0
 8002c62:	3401      	adds	r4, #1
 8002c64:	9305      	str	r3, [sp, #20]
 8002c66:	4619      	mov	r1, r3
 8002c68:	f04f 0c0a 	mov.w	ip, #10
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c72:	3a30      	subs	r2, #48	; 0x30
 8002c74:	2a09      	cmp	r2, #9
 8002c76:	d903      	bls.n	8002c80 <_svfiprintf_r+0x1a8>
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0c5      	beq.n	8002c08 <_svfiprintf_r+0x130>
 8002c7c:	9105      	str	r1, [sp, #20]
 8002c7e:	e7c3      	b.n	8002c08 <_svfiprintf_r+0x130>
 8002c80:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c84:	4604      	mov	r4, r0
 8002c86:	2301      	movs	r3, #1
 8002c88:	e7f0      	b.n	8002c6c <_svfiprintf_r+0x194>
 8002c8a:	ab03      	add	r3, sp, #12
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	462a      	mov	r2, r5
 8002c90:	4b0f      	ldr	r3, [pc, #60]	; (8002cd0 <_svfiprintf_r+0x1f8>)
 8002c92:	a904      	add	r1, sp, #16
 8002c94:	4638      	mov	r0, r7
 8002c96:	f3af 8000 	nop.w
 8002c9a:	1c42      	adds	r2, r0, #1
 8002c9c:	4606      	mov	r6, r0
 8002c9e:	d1d6      	bne.n	8002c4e <_svfiprintf_r+0x176>
 8002ca0:	89ab      	ldrh	r3, [r5, #12]
 8002ca2:	065b      	lsls	r3, r3, #25
 8002ca4:	f53f af2c 	bmi.w	8002b00 <_svfiprintf_r+0x28>
 8002ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002caa:	b01d      	add	sp, #116	; 0x74
 8002cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cb0:	ab03      	add	r3, sp, #12
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	462a      	mov	r2, r5
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <_svfiprintf_r+0x1f8>)
 8002cb8:	a904      	add	r1, sp, #16
 8002cba:	4638      	mov	r0, r7
 8002cbc:	f000 f9d4 	bl	8003068 <_printf_i>
 8002cc0:	e7eb      	b.n	8002c9a <_svfiprintf_r+0x1c2>
 8002cc2:	bf00      	nop
 8002cc4:	08003a10 	.word	0x08003a10
 8002cc8:	08003a1a 	.word	0x08003a1a
 8002ccc:	00000000 	.word	0x00000000
 8002cd0:	08002a21 	.word	0x08002a21
 8002cd4:	08003a16 	.word	0x08003a16

08002cd8 <__sfputc_r>:
 8002cd8:	6893      	ldr	r3, [r2, #8]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	b410      	push	{r4}
 8002ce0:	6093      	str	r3, [r2, #8]
 8002ce2:	da08      	bge.n	8002cf6 <__sfputc_r+0x1e>
 8002ce4:	6994      	ldr	r4, [r2, #24]
 8002ce6:	42a3      	cmp	r3, r4
 8002ce8:	db01      	blt.n	8002cee <__sfputc_r+0x16>
 8002cea:	290a      	cmp	r1, #10
 8002cec:	d103      	bne.n	8002cf6 <__sfputc_r+0x1e>
 8002cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cf2:	f000 bb33 	b.w	800335c <__swbuf_r>
 8002cf6:	6813      	ldr	r3, [r2, #0]
 8002cf8:	1c58      	adds	r0, r3, #1
 8002cfa:	6010      	str	r0, [r2, #0]
 8002cfc:	7019      	strb	r1, [r3, #0]
 8002cfe:	4608      	mov	r0, r1
 8002d00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <__sfputs_r>:
 8002d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d08:	4606      	mov	r6, r0
 8002d0a:	460f      	mov	r7, r1
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	18d5      	adds	r5, r2, r3
 8002d10:	42ac      	cmp	r4, r5
 8002d12:	d101      	bne.n	8002d18 <__sfputs_r+0x12>
 8002d14:	2000      	movs	r0, #0
 8002d16:	e007      	b.n	8002d28 <__sfputs_r+0x22>
 8002d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d1c:	463a      	mov	r2, r7
 8002d1e:	4630      	mov	r0, r6
 8002d20:	f7ff ffda 	bl	8002cd8 <__sfputc_r>
 8002d24:	1c43      	adds	r3, r0, #1
 8002d26:	d1f3      	bne.n	8002d10 <__sfputs_r+0xa>
 8002d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d2c <_vfiprintf_r>:
 8002d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d30:	460d      	mov	r5, r1
 8002d32:	b09d      	sub	sp, #116	; 0x74
 8002d34:	4614      	mov	r4, r2
 8002d36:	4698      	mov	r8, r3
 8002d38:	4606      	mov	r6, r0
 8002d3a:	b118      	cbz	r0, 8002d44 <_vfiprintf_r+0x18>
 8002d3c:	6983      	ldr	r3, [r0, #24]
 8002d3e:	b90b      	cbnz	r3, 8002d44 <_vfiprintf_r+0x18>
 8002d40:	f7ff fd3a 	bl	80027b8 <__sinit>
 8002d44:	4b89      	ldr	r3, [pc, #548]	; (8002f6c <_vfiprintf_r+0x240>)
 8002d46:	429d      	cmp	r5, r3
 8002d48:	d11b      	bne.n	8002d82 <_vfiprintf_r+0x56>
 8002d4a:	6875      	ldr	r5, [r6, #4]
 8002d4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d4e:	07d9      	lsls	r1, r3, #31
 8002d50:	d405      	bmi.n	8002d5e <_vfiprintf_r+0x32>
 8002d52:	89ab      	ldrh	r3, [r5, #12]
 8002d54:	059a      	lsls	r2, r3, #22
 8002d56:	d402      	bmi.n	8002d5e <_vfiprintf_r+0x32>
 8002d58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d5a:	f7ff fdcb 	bl	80028f4 <__retarget_lock_acquire_recursive>
 8002d5e:	89ab      	ldrh	r3, [r5, #12]
 8002d60:	071b      	lsls	r3, r3, #28
 8002d62:	d501      	bpl.n	8002d68 <_vfiprintf_r+0x3c>
 8002d64:	692b      	ldr	r3, [r5, #16]
 8002d66:	b9eb      	cbnz	r3, 8002da4 <_vfiprintf_r+0x78>
 8002d68:	4629      	mov	r1, r5
 8002d6a:	4630      	mov	r0, r6
 8002d6c:	f000 fb5a 	bl	8003424 <__swsetup_r>
 8002d70:	b1c0      	cbz	r0, 8002da4 <_vfiprintf_r+0x78>
 8002d72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d74:	07dc      	lsls	r4, r3, #31
 8002d76:	d50e      	bpl.n	8002d96 <_vfiprintf_r+0x6a>
 8002d78:	f04f 30ff 	mov.w	r0, #4294967295
 8002d7c:	b01d      	add	sp, #116	; 0x74
 8002d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d82:	4b7b      	ldr	r3, [pc, #492]	; (8002f70 <_vfiprintf_r+0x244>)
 8002d84:	429d      	cmp	r5, r3
 8002d86:	d101      	bne.n	8002d8c <_vfiprintf_r+0x60>
 8002d88:	68b5      	ldr	r5, [r6, #8]
 8002d8a:	e7df      	b.n	8002d4c <_vfiprintf_r+0x20>
 8002d8c:	4b79      	ldr	r3, [pc, #484]	; (8002f74 <_vfiprintf_r+0x248>)
 8002d8e:	429d      	cmp	r5, r3
 8002d90:	bf08      	it	eq
 8002d92:	68f5      	ldreq	r5, [r6, #12]
 8002d94:	e7da      	b.n	8002d4c <_vfiprintf_r+0x20>
 8002d96:	89ab      	ldrh	r3, [r5, #12]
 8002d98:	0598      	lsls	r0, r3, #22
 8002d9a:	d4ed      	bmi.n	8002d78 <_vfiprintf_r+0x4c>
 8002d9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d9e:	f7ff fdaa 	bl	80028f6 <__retarget_lock_release_recursive>
 8002da2:	e7e9      	b.n	8002d78 <_vfiprintf_r+0x4c>
 8002da4:	2300      	movs	r3, #0
 8002da6:	9309      	str	r3, [sp, #36]	; 0x24
 8002da8:	2320      	movs	r3, #32
 8002daa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8002db2:	2330      	movs	r3, #48	; 0x30
 8002db4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002f78 <_vfiprintf_r+0x24c>
 8002db8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002dbc:	f04f 0901 	mov.w	r9, #1
 8002dc0:	4623      	mov	r3, r4
 8002dc2:	469a      	mov	sl, r3
 8002dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dc8:	b10a      	cbz	r2, 8002dce <_vfiprintf_r+0xa2>
 8002dca:	2a25      	cmp	r2, #37	; 0x25
 8002dcc:	d1f9      	bne.n	8002dc2 <_vfiprintf_r+0x96>
 8002dce:	ebba 0b04 	subs.w	fp, sl, r4
 8002dd2:	d00b      	beq.n	8002dec <_vfiprintf_r+0xc0>
 8002dd4:	465b      	mov	r3, fp
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	4629      	mov	r1, r5
 8002dda:	4630      	mov	r0, r6
 8002ddc:	f7ff ff93 	bl	8002d06 <__sfputs_r>
 8002de0:	3001      	adds	r0, #1
 8002de2:	f000 80aa 	beq.w	8002f3a <_vfiprintf_r+0x20e>
 8002de6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002de8:	445a      	add	r2, fp
 8002dea:	9209      	str	r2, [sp, #36]	; 0x24
 8002dec:	f89a 3000 	ldrb.w	r3, [sl]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 80a2 	beq.w	8002f3a <_vfiprintf_r+0x20e>
 8002df6:	2300      	movs	r3, #0
 8002df8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e00:	f10a 0a01 	add.w	sl, sl, #1
 8002e04:	9304      	str	r3, [sp, #16]
 8002e06:	9307      	str	r3, [sp, #28]
 8002e08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e0c:	931a      	str	r3, [sp, #104]	; 0x68
 8002e0e:	4654      	mov	r4, sl
 8002e10:	2205      	movs	r2, #5
 8002e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e16:	4858      	ldr	r0, [pc, #352]	; (8002f78 <_vfiprintf_r+0x24c>)
 8002e18:	f7fd f9fa 	bl	8000210 <memchr>
 8002e1c:	9a04      	ldr	r2, [sp, #16]
 8002e1e:	b9d8      	cbnz	r0, 8002e58 <_vfiprintf_r+0x12c>
 8002e20:	06d1      	lsls	r1, r2, #27
 8002e22:	bf44      	itt	mi
 8002e24:	2320      	movmi	r3, #32
 8002e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e2a:	0713      	lsls	r3, r2, #28
 8002e2c:	bf44      	itt	mi
 8002e2e:	232b      	movmi	r3, #43	; 0x2b
 8002e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e34:	f89a 3000 	ldrb.w	r3, [sl]
 8002e38:	2b2a      	cmp	r3, #42	; 0x2a
 8002e3a:	d015      	beq.n	8002e68 <_vfiprintf_r+0x13c>
 8002e3c:	9a07      	ldr	r2, [sp, #28]
 8002e3e:	4654      	mov	r4, sl
 8002e40:	2000      	movs	r0, #0
 8002e42:	f04f 0c0a 	mov.w	ip, #10
 8002e46:	4621      	mov	r1, r4
 8002e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e4c:	3b30      	subs	r3, #48	; 0x30
 8002e4e:	2b09      	cmp	r3, #9
 8002e50:	d94e      	bls.n	8002ef0 <_vfiprintf_r+0x1c4>
 8002e52:	b1b0      	cbz	r0, 8002e82 <_vfiprintf_r+0x156>
 8002e54:	9207      	str	r2, [sp, #28]
 8002e56:	e014      	b.n	8002e82 <_vfiprintf_r+0x156>
 8002e58:	eba0 0308 	sub.w	r3, r0, r8
 8002e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8002e60:	4313      	orrs	r3, r2
 8002e62:	9304      	str	r3, [sp, #16]
 8002e64:	46a2      	mov	sl, r4
 8002e66:	e7d2      	b.n	8002e0e <_vfiprintf_r+0xe2>
 8002e68:	9b03      	ldr	r3, [sp, #12]
 8002e6a:	1d19      	adds	r1, r3, #4
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	9103      	str	r1, [sp, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	bfbb      	ittet	lt
 8002e74:	425b      	neglt	r3, r3
 8002e76:	f042 0202 	orrlt.w	r2, r2, #2
 8002e7a:	9307      	strge	r3, [sp, #28]
 8002e7c:	9307      	strlt	r3, [sp, #28]
 8002e7e:	bfb8      	it	lt
 8002e80:	9204      	strlt	r2, [sp, #16]
 8002e82:	7823      	ldrb	r3, [r4, #0]
 8002e84:	2b2e      	cmp	r3, #46	; 0x2e
 8002e86:	d10c      	bne.n	8002ea2 <_vfiprintf_r+0x176>
 8002e88:	7863      	ldrb	r3, [r4, #1]
 8002e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8002e8c:	d135      	bne.n	8002efa <_vfiprintf_r+0x1ce>
 8002e8e:	9b03      	ldr	r3, [sp, #12]
 8002e90:	1d1a      	adds	r2, r3, #4
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	9203      	str	r2, [sp, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	bfb8      	it	lt
 8002e9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e9e:	3402      	adds	r4, #2
 8002ea0:	9305      	str	r3, [sp, #20]
 8002ea2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002f88 <_vfiprintf_r+0x25c>
 8002ea6:	7821      	ldrb	r1, [r4, #0]
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	4650      	mov	r0, sl
 8002eac:	f7fd f9b0 	bl	8000210 <memchr>
 8002eb0:	b140      	cbz	r0, 8002ec4 <_vfiprintf_r+0x198>
 8002eb2:	2340      	movs	r3, #64	; 0x40
 8002eb4:	eba0 000a 	sub.w	r0, r0, sl
 8002eb8:	fa03 f000 	lsl.w	r0, r3, r0
 8002ebc:	9b04      	ldr	r3, [sp, #16]
 8002ebe:	4303      	orrs	r3, r0
 8002ec0:	3401      	adds	r4, #1
 8002ec2:	9304      	str	r3, [sp, #16]
 8002ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ec8:	482c      	ldr	r0, [pc, #176]	; (8002f7c <_vfiprintf_r+0x250>)
 8002eca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ece:	2206      	movs	r2, #6
 8002ed0:	f7fd f99e 	bl	8000210 <memchr>
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	d03f      	beq.n	8002f58 <_vfiprintf_r+0x22c>
 8002ed8:	4b29      	ldr	r3, [pc, #164]	; (8002f80 <_vfiprintf_r+0x254>)
 8002eda:	bb1b      	cbnz	r3, 8002f24 <_vfiprintf_r+0x1f8>
 8002edc:	9b03      	ldr	r3, [sp, #12]
 8002ede:	3307      	adds	r3, #7
 8002ee0:	f023 0307 	bic.w	r3, r3, #7
 8002ee4:	3308      	adds	r3, #8
 8002ee6:	9303      	str	r3, [sp, #12]
 8002ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eea:	443b      	add	r3, r7
 8002eec:	9309      	str	r3, [sp, #36]	; 0x24
 8002eee:	e767      	b.n	8002dc0 <_vfiprintf_r+0x94>
 8002ef0:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ef4:	460c      	mov	r4, r1
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	e7a5      	b.n	8002e46 <_vfiprintf_r+0x11a>
 8002efa:	2300      	movs	r3, #0
 8002efc:	3401      	adds	r4, #1
 8002efe:	9305      	str	r3, [sp, #20]
 8002f00:	4619      	mov	r1, r3
 8002f02:	f04f 0c0a 	mov.w	ip, #10
 8002f06:	4620      	mov	r0, r4
 8002f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f0c:	3a30      	subs	r2, #48	; 0x30
 8002f0e:	2a09      	cmp	r2, #9
 8002f10:	d903      	bls.n	8002f1a <_vfiprintf_r+0x1ee>
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0c5      	beq.n	8002ea2 <_vfiprintf_r+0x176>
 8002f16:	9105      	str	r1, [sp, #20]
 8002f18:	e7c3      	b.n	8002ea2 <_vfiprintf_r+0x176>
 8002f1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f1e:	4604      	mov	r4, r0
 8002f20:	2301      	movs	r3, #1
 8002f22:	e7f0      	b.n	8002f06 <_vfiprintf_r+0x1da>
 8002f24:	ab03      	add	r3, sp, #12
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	462a      	mov	r2, r5
 8002f2a:	4b16      	ldr	r3, [pc, #88]	; (8002f84 <_vfiprintf_r+0x258>)
 8002f2c:	a904      	add	r1, sp, #16
 8002f2e:	4630      	mov	r0, r6
 8002f30:	f3af 8000 	nop.w
 8002f34:	4607      	mov	r7, r0
 8002f36:	1c78      	adds	r0, r7, #1
 8002f38:	d1d6      	bne.n	8002ee8 <_vfiprintf_r+0x1bc>
 8002f3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f3c:	07d9      	lsls	r1, r3, #31
 8002f3e:	d405      	bmi.n	8002f4c <_vfiprintf_r+0x220>
 8002f40:	89ab      	ldrh	r3, [r5, #12]
 8002f42:	059a      	lsls	r2, r3, #22
 8002f44:	d402      	bmi.n	8002f4c <_vfiprintf_r+0x220>
 8002f46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f48:	f7ff fcd5 	bl	80028f6 <__retarget_lock_release_recursive>
 8002f4c:	89ab      	ldrh	r3, [r5, #12]
 8002f4e:	065b      	lsls	r3, r3, #25
 8002f50:	f53f af12 	bmi.w	8002d78 <_vfiprintf_r+0x4c>
 8002f54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f56:	e711      	b.n	8002d7c <_vfiprintf_r+0x50>
 8002f58:	ab03      	add	r3, sp, #12
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	462a      	mov	r2, r5
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <_vfiprintf_r+0x258>)
 8002f60:	a904      	add	r1, sp, #16
 8002f62:	4630      	mov	r0, r6
 8002f64:	f000 f880 	bl	8003068 <_printf_i>
 8002f68:	e7e4      	b.n	8002f34 <_vfiprintf_r+0x208>
 8002f6a:	bf00      	nop
 8002f6c:	080039d0 	.word	0x080039d0
 8002f70:	080039f0 	.word	0x080039f0
 8002f74:	080039b0 	.word	0x080039b0
 8002f78:	08003a10 	.word	0x08003a10
 8002f7c:	08003a1a 	.word	0x08003a1a
 8002f80:	00000000 	.word	0x00000000
 8002f84:	08002d07 	.word	0x08002d07
 8002f88:	08003a16 	.word	0x08003a16

08002f8c <_printf_common>:
 8002f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f90:	4616      	mov	r6, r2
 8002f92:	4699      	mov	r9, r3
 8002f94:	688a      	ldr	r2, [r1, #8]
 8002f96:	690b      	ldr	r3, [r1, #16]
 8002f98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	bfb8      	it	lt
 8002fa0:	4613      	movlt	r3, r2
 8002fa2:	6033      	str	r3, [r6, #0]
 8002fa4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fa8:	4607      	mov	r7, r0
 8002faa:	460c      	mov	r4, r1
 8002fac:	b10a      	cbz	r2, 8002fb2 <_printf_common+0x26>
 8002fae:	3301      	adds	r3, #1
 8002fb0:	6033      	str	r3, [r6, #0]
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	0699      	lsls	r1, r3, #26
 8002fb6:	bf42      	ittt	mi
 8002fb8:	6833      	ldrmi	r3, [r6, #0]
 8002fba:	3302      	addmi	r3, #2
 8002fbc:	6033      	strmi	r3, [r6, #0]
 8002fbe:	6825      	ldr	r5, [r4, #0]
 8002fc0:	f015 0506 	ands.w	r5, r5, #6
 8002fc4:	d106      	bne.n	8002fd4 <_printf_common+0x48>
 8002fc6:	f104 0a19 	add.w	sl, r4, #25
 8002fca:	68e3      	ldr	r3, [r4, #12]
 8002fcc:	6832      	ldr	r2, [r6, #0]
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	42ab      	cmp	r3, r5
 8002fd2:	dc26      	bgt.n	8003022 <_printf_common+0x96>
 8002fd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002fd8:	1e13      	subs	r3, r2, #0
 8002fda:	6822      	ldr	r2, [r4, #0]
 8002fdc:	bf18      	it	ne
 8002fde:	2301      	movne	r3, #1
 8002fe0:	0692      	lsls	r2, r2, #26
 8002fe2:	d42b      	bmi.n	800303c <_printf_common+0xb0>
 8002fe4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fe8:	4649      	mov	r1, r9
 8002fea:	4638      	mov	r0, r7
 8002fec:	47c0      	blx	r8
 8002fee:	3001      	adds	r0, #1
 8002ff0:	d01e      	beq.n	8003030 <_printf_common+0xa4>
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	68e5      	ldr	r5, [r4, #12]
 8002ff6:	6832      	ldr	r2, [r6, #0]
 8002ff8:	f003 0306 	and.w	r3, r3, #6
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	bf08      	it	eq
 8003000:	1aad      	subeq	r5, r5, r2
 8003002:	68a3      	ldr	r3, [r4, #8]
 8003004:	6922      	ldr	r2, [r4, #16]
 8003006:	bf0c      	ite	eq
 8003008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800300c:	2500      	movne	r5, #0
 800300e:	4293      	cmp	r3, r2
 8003010:	bfc4      	itt	gt
 8003012:	1a9b      	subgt	r3, r3, r2
 8003014:	18ed      	addgt	r5, r5, r3
 8003016:	2600      	movs	r6, #0
 8003018:	341a      	adds	r4, #26
 800301a:	42b5      	cmp	r5, r6
 800301c:	d11a      	bne.n	8003054 <_printf_common+0xc8>
 800301e:	2000      	movs	r0, #0
 8003020:	e008      	b.n	8003034 <_printf_common+0xa8>
 8003022:	2301      	movs	r3, #1
 8003024:	4652      	mov	r2, sl
 8003026:	4649      	mov	r1, r9
 8003028:	4638      	mov	r0, r7
 800302a:	47c0      	blx	r8
 800302c:	3001      	adds	r0, #1
 800302e:	d103      	bne.n	8003038 <_printf_common+0xac>
 8003030:	f04f 30ff 	mov.w	r0, #4294967295
 8003034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003038:	3501      	adds	r5, #1
 800303a:	e7c6      	b.n	8002fca <_printf_common+0x3e>
 800303c:	18e1      	adds	r1, r4, r3
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	2030      	movs	r0, #48	; 0x30
 8003042:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003046:	4422      	add	r2, r4
 8003048:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800304c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003050:	3302      	adds	r3, #2
 8003052:	e7c7      	b.n	8002fe4 <_printf_common+0x58>
 8003054:	2301      	movs	r3, #1
 8003056:	4622      	mov	r2, r4
 8003058:	4649      	mov	r1, r9
 800305a:	4638      	mov	r0, r7
 800305c:	47c0      	blx	r8
 800305e:	3001      	adds	r0, #1
 8003060:	d0e6      	beq.n	8003030 <_printf_common+0xa4>
 8003062:	3601      	adds	r6, #1
 8003064:	e7d9      	b.n	800301a <_printf_common+0x8e>
	...

08003068 <_printf_i>:
 8003068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800306c:	7e0f      	ldrb	r7, [r1, #24]
 800306e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003070:	2f78      	cmp	r7, #120	; 0x78
 8003072:	4691      	mov	r9, r2
 8003074:	4680      	mov	r8, r0
 8003076:	460c      	mov	r4, r1
 8003078:	469a      	mov	sl, r3
 800307a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800307e:	d807      	bhi.n	8003090 <_printf_i+0x28>
 8003080:	2f62      	cmp	r7, #98	; 0x62
 8003082:	d80a      	bhi.n	800309a <_printf_i+0x32>
 8003084:	2f00      	cmp	r7, #0
 8003086:	f000 80d8 	beq.w	800323a <_printf_i+0x1d2>
 800308a:	2f58      	cmp	r7, #88	; 0x58
 800308c:	f000 80a3 	beq.w	80031d6 <_printf_i+0x16e>
 8003090:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003094:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003098:	e03a      	b.n	8003110 <_printf_i+0xa8>
 800309a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800309e:	2b15      	cmp	r3, #21
 80030a0:	d8f6      	bhi.n	8003090 <_printf_i+0x28>
 80030a2:	a101      	add	r1, pc, #4	; (adr r1, 80030a8 <_printf_i+0x40>)
 80030a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030a8:	08003101 	.word	0x08003101
 80030ac:	08003115 	.word	0x08003115
 80030b0:	08003091 	.word	0x08003091
 80030b4:	08003091 	.word	0x08003091
 80030b8:	08003091 	.word	0x08003091
 80030bc:	08003091 	.word	0x08003091
 80030c0:	08003115 	.word	0x08003115
 80030c4:	08003091 	.word	0x08003091
 80030c8:	08003091 	.word	0x08003091
 80030cc:	08003091 	.word	0x08003091
 80030d0:	08003091 	.word	0x08003091
 80030d4:	08003221 	.word	0x08003221
 80030d8:	08003145 	.word	0x08003145
 80030dc:	08003203 	.word	0x08003203
 80030e0:	08003091 	.word	0x08003091
 80030e4:	08003091 	.word	0x08003091
 80030e8:	08003243 	.word	0x08003243
 80030ec:	08003091 	.word	0x08003091
 80030f0:	08003145 	.word	0x08003145
 80030f4:	08003091 	.word	0x08003091
 80030f8:	08003091 	.word	0x08003091
 80030fc:	0800320b 	.word	0x0800320b
 8003100:	682b      	ldr	r3, [r5, #0]
 8003102:	1d1a      	adds	r2, r3, #4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	602a      	str	r2, [r5, #0]
 8003108:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800310c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003110:	2301      	movs	r3, #1
 8003112:	e0a3      	b.n	800325c <_printf_i+0x1f4>
 8003114:	6820      	ldr	r0, [r4, #0]
 8003116:	6829      	ldr	r1, [r5, #0]
 8003118:	0606      	lsls	r6, r0, #24
 800311a:	f101 0304 	add.w	r3, r1, #4
 800311e:	d50a      	bpl.n	8003136 <_printf_i+0xce>
 8003120:	680e      	ldr	r6, [r1, #0]
 8003122:	602b      	str	r3, [r5, #0]
 8003124:	2e00      	cmp	r6, #0
 8003126:	da03      	bge.n	8003130 <_printf_i+0xc8>
 8003128:	232d      	movs	r3, #45	; 0x2d
 800312a:	4276      	negs	r6, r6
 800312c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003130:	485e      	ldr	r0, [pc, #376]	; (80032ac <_printf_i+0x244>)
 8003132:	230a      	movs	r3, #10
 8003134:	e019      	b.n	800316a <_printf_i+0x102>
 8003136:	680e      	ldr	r6, [r1, #0]
 8003138:	602b      	str	r3, [r5, #0]
 800313a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800313e:	bf18      	it	ne
 8003140:	b236      	sxthne	r6, r6
 8003142:	e7ef      	b.n	8003124 <_printf_i+0xbc>
 8003144:	682b      	ldr	r3, [r5, #0]
 8003146:	6820      	ldr	r0, [r4, #0]
 8003148:	1d19      	adds	r1, r3, #4
 800314a:	6029      	str	r1, [r5, #0]
 800314c:	0601      	lsls	r1, r0, #24
 800314e:	d501      	bpl.n	8003154 <_printf_i+0xec>
 8003150:	681e      	ldr	r6, [r3, #0]
 8003152:	e002      	b.n	800315a <_printf_i+0xf2>
 8003154:	0646      	lsls	r6, r0, #25
 8003156:	d5fb      	bpl.n	8003150 <_printf_i+0xe8>
 8003158:	881e      	ldrh	r6, [r3, #0]
 800315a:	4854      	ldr	r0, [pc, #336]	; (80032ac <_printf_i+0x244>)
 800315c:	2f6f      	cmp	r7, #111	; 0x6f
 800315e:	bf0c      	ite	eq
 8003160:	2308      	moveq	r3, #8
 8003162:	230a      	movne	r3, #10
 8003164:	2100      	movs	r1, #0
 8003166:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800316a:	6865      	ldr	r5, [r4, #4]
 800316c:	60a5      	str	r5, [r4, #8]
 800316e:	2d00      	cmp	r5, #0
 8003170:	bfa2      	ittt	ge
 8003172:	6821      	ldrge	r1, [r4, #0]
 8003174:	f021 0104 	bicge.w	r1, r1, #4
 8003178:	6021      	strge	r1, [r4, #0]
 800317a:	b90e      	cbnz	r6, 8003180 <_printf_i+0x118>
 800317c:	2d00      	cmp	r5, #0
 800317e:	d04d      	beq.n	800321c <_printf_i+0x1b4>
 8003180:	4615      	mov	r5, r2
 8003182:	fbb6 f1f3 	udiv	r1, r6, r3
 8003186:	fb03 6711 	mls	r7, r3, r1, r6
 800318a:	5dc7      	ldrb	r7, [r0, r7]
 800318c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003190:	4637      	mov	r7, r6
 8003192:	42bb      	cmp	r3, r7
 8003194:	460e      	mov	r6, r1
 8003196:	d9f4      	bls.n	8003182 <_printf_i+0x11a>
 8003198:	2b08      	cmp	r3, #8
 800319a:	d10b      	bne.n	80031b4 <_printf_i+0x14c>
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	07de      	lsls	r6, r3, #31
 80031a0:	d508      	bpl.n	80031b4 <_printf_i+0x14c>
 80031a2:	6923      	ldr	r3, [r4, #16]
 80031a4:	6861      	ldr	r1, [r4, #4]
 80031a6:	4299      	cmp	r1, r3
 80031a8:	bfde      	ittt	le
 80031aa:	2330      	movle	r3, #48	; 0x30
 80031ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031b4:	1b52      	subs	r2, r2, r5
 80031b6:	6122      	str	r2, [r4, #16]
 80031b8:	f8cd a000 	str.w	sl, [sp]
 80031bc:	464b      	mov	r3, r9
 80031be:	aa03      	add	r2, sp, #12
 80031c0:	4621      	mov	r1, r4
 80031c2:	4640      	mov	r0, r8
 80031c4:	f7ff fee2 	bl	8002f8c <_printf_common>
 80031c8:	3001      	adds	r0, #1
 80031ca:	d14c      	bne.n	8003266 <_printf_i+0x1fe>
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295
 80031d0:	b004      	add	sp, #16
 80031d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d6:	4835      	ldr	r0, [pc, #212]	; (80032ac <_printf_i+0x244>)
 80031d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80031dc:	6829      	ldr	r1, [r5, #0]
 80031de:	6823      	ldr	r3, [r4, #0]
 80031e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80031e4:	6029      	str	r1, [r5, #0]
 80031e6:	061d      	lsls	r5, r3, #24
 80031e8:	d514      	bpl.n	8003214 <_printf_i+0x1ac>
 80031ea:	07df      	lsls	r7, r3, #31
 80031ec:	bf44      	itt	mi
 80031ee:	f043 0320 	orrmi.w	r3, r3, #32
 80031f2:	6023      	strmi	r3, [r4, #0]
 80031f4:	b91e      	cbnz	r6, 80031fe <_printf_i+0x196>
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	f023 0320 	bic.w	r3, r3, #32
 80031fc:	6023      	str	r3, [r4, #0]
 80031fe:	2310      	movs	r3, #16
 8003200:	e7b0      	b.n	8003164 <_printf_i+0xfc>
 8003202:	6823      	ldr	r3, [r4, #0]
 8003204:	f043 0320 	orr.w	r3, r3, #32
 8003208:	6023      	str	r3, [r4, #0]
 800320a:	2378      	movs	r3, #120	; 0x78
 800320c:	4828      	ldr	r0, [pc, #160]	; (80032b0 <_printf_i+0x248>)
 800320e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003212:	e7e3      	b.n	80031dc <_printf_i+0x174>
 8003214:	0659      	lsls	r1, r3, #25
 8003216:	bf48      	it	mi
 8003218:	b2b6      	uxthmi	r6, r6
 800321a:	e7e6      	b.n	80031ea <_printf_i+0x182>
 800321c:	4615      	mov	r5, r2
 800321e:	e7bb      	b.n	8003198 <_printf_i+0x130>
 8003220:	682b      	ldr	r3, [r5, #0]
 8003222:	6826      	ldr	r6, [r4, #0]
 8003224:	6961      	ldr	r1, [r4, #20]
 8003226:	1d18      	adds	r0, r3, #4
 8003228:	6028      	str	r0, [r5, #0]
 800322a:	0635      	lsls	r5, r6, #24
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	d501      	bpl.n	8003234 <_printf_i+0x1cc>
 8003230:	6019      	str	r1, [r3, #0]
 8003232:	e002      	b.n	800323a <_printf_i+0x1d2>
 8003234:	0670      	lsls	r0, r6, #25
 8003236:	d5fb      	bpl.n	8003230 <_printf_i+0x1c8>
 8003238:	8019      	strh	r1, [r3, #0]
 800323a:	2300      	movs	r3, #0
 800323c:	6123      	str	r3, [r4, #16]
 800323e:	4615      	mov	r5, r2
 8003240:	e7ba      	b.n	80031b8 <_printf_i+0x150>
 8003242:	682b      	ldr	r3, [r5, #0]
 8003244:	1d1a      	adds	r2, r3, #4
 8003246:	602a      	str	r2, [r5, #0]
 8003248:	681d      	ldr	r5, [r3, #0]
 800324a:	6862      	ldr	r2, [r4, #4]
 800324c:	2100      	movs	r1, #0
 800324e:	4628      	mov	r0, r5
 8003250:	f7fc ffde 	bl	8000210 <memchr>
 8003254:	b108      	cbz	r0, 800325a <_printf_i+0x1f2>
 8003256:	1b40      	subs	r0, r0, r5
 8003258:	6060      	str	r0, [r4, #4]
 800325a:	6863      	ldr	r3, [r4, #4]
 800325c:	6123      	str	r3, [r4, #16]
 800325e:	2300      	movs	r3, #0
 8003260:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003264:	e7a8      	b.n	80031b8 <_printf_i+0x150>
 8003266:	6923      	ldr	r3, [r4, #16]
 8003268:	462a      	mov	r2, r5
 800326a:	4649      	mov	r1, r9
 800326c:	4640      	mov	r0, r8
 800326e:	47d0      	blx	sl
 8003270:	3001      	adds	r0, #1
 8003272:	d0ab      	beq.n	80031cc <_printf_i+0x164>
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	079b      	lsls	r3, r3, #30
 8003278:	d413      	bmi.n	80032a2 <_printf_i+0x23a>
 800327a:	68e0      	ldr	r0, [r4, #12]
 800327c:	9b03      	ldr	r3, [sp, #12]
 800327e:	4298      	cmp	r0, r3
 8003280:	bfb8      	it	lt
 8003282:	4618      	movlt	r0, r3
 8003284:	e7a4      	b.n	80031d0 <_printf_i+0x168>
 8003286:	2301      	movs	r3, #1
 8003288:	4632      	mov	r2, r6
 800328a:	4649      	mov	r1, r9
 800328c:	4640      	mov	r0, r8
 800328e:	47d0      	blx	sl
 8003290:	3001      	adds	r0, #1
 8003292:	d09b      	beq.n	80031cc <_printf_i+0x164>
 8003294:	3501      	adds	r5, #1
 8003296:	68e3      	ldr	r3, [r4, #12]
 8003298:	9903      	ldr	r1, [sp, #12]
 800329a:	1a5b      	subs	r3, r3, r1
 800329c:	42ab      	cmp	r3, r5
 800329e:	dcf2      	bgt.n	8003286 <_printf_i+0x21e>
 80032a0:	e7eb      	b.n	800327a <_printf_i+0x212>
 80032a2:	2500      	movs	r5, #0
 80032a4:	f104 0619 	add.w	r6, r4, #25
 80032a8:	e7f5      	b.n	8003296 <_printf_i+0x22e>
 80032aa:	bf00      	nop
 80032ac:	08003a21 	.word	0x08003a21
 80032b0:	08003a32 	.word	0x08003a32

080032b4 <_sbrk_r>:
 80032b4:	b538      	push	{r3, r4, r5, lr}
 80032b6:	4d06      	ldr	r5, [pc, #24]	; (80032d0 <_sbrk_r+0x1c>)
 80032b8:	2300      	movs	r3, #0
 80032ba:	4604      	mov	r4, r0
 80032bc:	4608      	mov	r0, r1
 80032be:	602b      	str	r3, [r5, #0]
 80032c0:	f7fd fbee 	bl	8000aa0 <_sbrk>
 80032c4:	1c43      	adds	r3, r0, #1
 80032c6:	d102      	bne.n	80032ce <_sbrk_r+0x1a>
 80032c8:	682b      	ldr	r3, [r5, #0]
 80032ca:	b103      	cbz	r3, 80032ce <_sbrk_r+0x1a>
 80032cc:	6023      	str	r3, [r4, #0]
 80032ce:	bd38      	pop	{r3, r4, r5, pc}
 80032d0:	20000108 	.word	0x20000108

080032d4 <__sread>:
 80032d4:	b510      	push	{r4, lr}
 80032d6:	460c      	mov	r4, r1
 80032d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032dc:	f000 fb0a 	bl	80038f4 <_read_r>
 80032e0:	2800      	cmp	r0, #0
 80032e2:	bfab      	itete	ge
 80032e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80032e6:	89a3      	ldrhlt	r3, [r4, #12]
 80032e8:	181b      	addge	r3, r3, r0
 80032ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80032ee:	bfac      	ite	ge
 80032f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80032f2:	81a3      	strhlt	r3, [r4, #12]
 80032f4:	bd10      	pop	{r4, pc}

080032f6 <__swrite>:
 80032f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032fa:	461f      	mov	r7, r3
 80032fc:	898b      	ldrh	r3, [r1, #12]
 80032fe:	05db      	lsls	r3, r3, #23
 8003300:	4605      	mov	r5, r0
 8003302:	460c      	mov	r4, r1
 8003304:	4616      	mov	r6, r2
 8003306:	d505      	bpl.n	8003314 <__swrite+0x1e>
 8003308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330c:	2302      	movs	r3, #2
 800330e:	2200      	movs	r2, #0
 8003310:	f000 f9c8 	bl	80036a4 <_lseek_r>
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800331a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800331e:	81a3      	strh	r3, [r4, #12]
 8003320:	4632      	mov	r2, r6
 8003322:	463b      	mov	r3, r7
 8003324:	4628      	mov	r0, r5
 8003326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800332a:	f000 b869 	b.w	8003400 <_write_r>

0800332e <__sseek>:
 800332e:	b510      	push	{r4, lr}
 8003330:	460c      	mov	r4, r1
 8003332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003336:	f000 f9b5 	bl	80036a4 <_lseek_r>
 800333a:	1c43      	adds	r3, r0, #1
 800333c:	89a3      	ldrh	r3, [r4, #12]
 800333e:	bf15      	itete	ne
 8003340:	6560      	strne	r0, [r4, #84]	; 0x54
 8003342:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003346:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800334a:	81a3      	strheq	r3, [r4, #12]
 800334c:	bf18      	it	ne
 800334e:	81a3      	strhne	r3, [r4, #12]
 8003350:	bd10      	pop	{r4, pc}

08003352 <__sclose>:
 8003352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003356:	f000 b8d3 	b.w	8003500 <_close_r>
	...

0800335c <__swbuf_r>:
 800335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335e:	460e      	mov	r6, r1
 8003360:	4614      	mov	r4, r2
 8003362:	4605      	mov	r5, r0
 8003364:	b118      	cbz	r0, 800336e <__swbuf_r+0x12>
 8003366:	6983      	ldr	r3, [r0, #24]
 8003368:	b90b      	cbnz	r3, 800336e <__swbuf_r+0x12>
 800336a:	f7ff fa25 	bl	80027b8 <__sinit>
 800336e:	4b21      	ldr	r3, [pc, #132]	; (80033f4 <__swbuf_r+0x98>)
 8003370:	429c      	cmp	r4, r3
 8003372:	d12b      	bne.n	80033cc <__swbuf_r+0x70>
 8003374:	686c      	ldr	r4, [r5, #4]
 8003376:	69a3      	ldr	r3, [r4, #24]
 8003378:	60a3      	str	r3, [r4, #8]
 800337a:	89a3      	ldrh	r3, [r4, #12]
 800337c:	071a      	lsls	r2, r3, #28
 800337e:	d52f      	bpl.n	80033e0 <__swbuf_r+0x84>
 8003380:	6923      	ldr	r3, [r4, #16]
 8003382:	b36b      	cbz	r3, 80033e0 <__swbuf_r+0x84>
 8003384:	6923      	ldr	r3, [r4, #16]
 8003386:	6820      	ldr	r0, [r4, #0]
 8003388:	1ac0      	subs	r0, r0, r3
 800338a:	6963      	ldr	r3, [r4, #20]
 800338c:	b2f6      	uxtb	r6, r6
 800338e:	4283      	cmp	r3, r0
 8003390:	4637      	mov	r7, r6
 8003392:	dc04      	bgt.n	800339e <__swbuf_r+0x42>
 8003394:	4621      	mov	r1, r4
 8003396:	4628      	mov	r0, r5
 8003398:	f000 f948 	bl	800362c <_fflush_r>
 800339c:	bb30      	cbnz	r0, 80033ec <__swbuf_r+0x90>
 800339e:	68a3      	ldr	r3, [r4, #8]
 80033a0:	3b01      	subs	r3, #1
 80033a2:	60a3      	str	r3, [r4, #8]
 80033a4:	6823      	ldr	r3, [r4, #0]
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	6022      	str	r2, [r4, #0]
 80033aa:	701e      	strb	r6, [r3, #0]
 80033ac:	6963      	ldr	r3, [r4, #20]
 80033ae:	3001      	adds	r0, #1
 80033b0:	4283      	cmp	r3, r0
 80033b2:	d004      	beq.n	80033be <__swbuf_r+0x62>
 80033b4:	89a3      	ldrh	r3, [r4, #12]
 80033b6:	07db      	lsls	r3, r3, #31
 80033b8:	d506      	bpl.n	80033c8 <__swbuf_r+0x6c>
 80033ba:	2e0a      	cmp	r6, #10
 80033bc:	d104      	bne.n	80033c8 <__swbuf_r+0x6c>
 80033be:	4621      	mov	r1, r4
 80033c0:	4628      	mov	r0, r5
 80033c2:	f000 f933 	bl	800362c <_fflush_r>
 80033c6:	b988      	cbnz	r0, 80033ec <__swbuf_r+0x90>
 80033c8:	4638      	mov	r0, r7
 80033ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033cc:	4b0a      	ldr	r3, [pc, #40]	; (80033f8 <__swbuf_r+0x9c>)
 80033ce:	429c      	cmp	r4, r3
 80033d0:	d101      	bne.n	80033d6 <__swbuf_r+0x7a>
 80033d2:	68ac      	ldr	r4, [r5, #8]
 80033d4:	e7cf      	b.n	8003376 <__swbuf_r+0x1a>
 80033d6:	4b09      	ldr	r3, [pc, #36]	; (80033fc <__swbuf_r+0xa0>)
 80033d8:	429c      	cmp	r4, r3
 80033da:	bf08      	it	eq
 80033dc:	68ec      	ldreq	r4, [r5, #12]
 80033de:	e7ca      	b.n	8003376 <__swbuf_r+0x1a>
 80033e0:	4621      	mov	r1, r4
 80033e2:	4628      	mov	r0, r5
 80033e4:	f000 f81e 	bl	8003424 <__swsetup_r>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d0cb      	beq.n	8003384 <__swbuf_r+0x28>
 80033ec:	f04f 37ff 	mov.w	r7, #4294967295
 80033f0:	e7ea      	b.n	80033c8 <__swbuf_r+0x6c>
 80033f2:	bf00      	nop
 80033f4:	080039d0 	.word	0x080039d0
 80033f8:	080039f0 	.word	0x080039f0
 80033fc:	080039b0 	.word	0x080039b0

08003400 <_write_r>:
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4d07      	ldr	r5, [pc, #28]	; (8003420 <_write_r+0x20>)
 8003404:	4604      	mov	r4, r0
 8003406:	4608      	mov	r0, r1
 8003408:	4611      	mov	r1, r2
 800340a:	2200      	movs	r2, #0
 800340c:	602a      	str	r2, [r5, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	f7fd f8f7 	bl	8000602 <_write>
 8003414:	1c43      	adds	r3, r0, #1
 8003416:	d102      	bne.n	800341e <_write_r+0x1e>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b103      	cbz	r3, 800341e <_write_r+0x1e>
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	20000108 	.word	0x20000108

08003424 <__swsetup_r>:
 8003424:	4b32      	ldr	r3, [pc, #200]	; (80034f0 <__swsetup_r+0xcc>)
 8003426:	b570      	push	{r4, r5, r6, lr}
 8003428:	681d      	ldr	r5, [r3, #0]
 800342a:	4606      	mov	r6, r0
 800342c:	460c      	mov	r4, r1
 800342e:	b125      	cbz	r5, 800343a <__swsetup_r+0x16>
 8003430:	69ab      	ldr	r3, [r5, #24]
 8003432:	b913      	cbnz	r3, 800343a <__swsetup_r+0x16>
 8003434:	4628      	mov	r0, r5
 8003436:	f7ff f9bf 	bl	80027b8 <__sinit>
 800343a:	4b2e      	ldr	r3, [pc, #184]	; (80034f4 <__swsetup_r+0xd0>)
 800343c:	429c      	cmp	r4, r3
 800343e:	d10f      	bne.n	8003460 <__swsetup_r+0x3c>
 8003440:	686c      	ldr	r4, [r5, #4]
 8003442:	89a3      	ldrh	r3, [r4, #12]
 8003444:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003448:	0719      	lsls	r1, r3, #28
 800344a:	d42c      	bmi.n	80034a6 <__swsetup_r+0x82>
 800344c:	06dd      	lsls	r5, r3, #27
 800344e:	d411      	bmi.n	8003474 <__swsetup_r+0x50>
 8003450:	2309      	movs	r3, #9
 8003452:	6033      	str	r3, [r6, #0]
 8003454:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003458:	81a3      	strh	r3, [r4, #12]
 800345a:	f04f 30ff 	mov.w	r0, #4294967295
 800345e:	e03e      	b.n	80034de <__swsetup_r+0xba>
 8003460:	4b25      	ldr	r3, [pc, #148]	; (80034f8 <__swsetup_r+0xd4>)
 8003462:	429c      	cmp	r4, r3
 8003464:	d101      	bne.n	800346a <__swsetup_r+0x46>
 8003466:	68ac      	ldr	r4, [r5, #8]
 8003468:	e7eb      	b.n	8003442 <__swsetup_r+0x1e>
 800346a:	4b24      	ldr	r3, [pc, #144]	; (80034fc <__swsetup_r+0xd8>)
 800346c:	429c      	cmp	r4, r3
 800346e:	bf08      	it	eq
 8003470:	68ec      	ldreq	r4, [r5, #12]
 8003472:	e7e6      	b.n	8003442 <__swsetup_r+0x1e>
 8003474:	0758      	lsls	r0, r3, #29
 8003476:	d512      	bpl.n	800349e <__swsetup_r+0x7a>
 8003478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800347a:	b141      	cbz	r1, 800348e <__swsetup_r+0x6a>
 800347c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003480:	4299      	cmp	r1, r3
 8003482:	d002      	beq.n	800348a <__swsetup_r+0x66>
 8003484:	4630      	mov	r0, r6
 8003486:	f000 f9b9 	bl	80037fc <_free_r>
 800348a:	2300      	movs	r3, #0
 800348c:	6363      	str	r3, [r4, #52]	; 0x34
 800348e:	89a3      	ldrh	r3, [r4, #12]
 8003490:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003494:	81a3      	strh	r3, [r4, #12]
 8003496:	2300      	movs	r3, #0
 8003498:	6063      	str	r3, [r4, #4]
 800349a:	6923      	ldr	r3, [r4, #16]
 800349c:	6023      	str	r3, [r4, #0]
 800349e:	89a3      	ldrh	r3, [r4, #12]
 80034a0:	f043 0308 	orr.w	r3, r3, #8
 80034a4:	81a3      	strh	r3, [r4, #12]
 80034a6:	6923      	ldr	r3, [r4, #16]
 80034a8:	b94b      	cbnz	r3, 80034be <__swsetup_r+0x9a>
 80034aa:	89a3      	ldrh	r3, [r4, #12]
 80034ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80034b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034b4:	d003      	beq.n	80034be <__swsetup_r+0x9a>
 80034b6:	4621      	mov	r1, r4
 80034b8:	4630      	mov	r0, r6
 80034ba:	f000 f92b 	bl	8003714 <__smakebuf_r>
 80034be:	89a0      	ldrh	r0, [r4, #12]
 80034c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034c4:	f010 0301 	ands.w	r3, r0, #1
 80034c8:	d00a      	beq.n	80034e0 <__swsetup_r+0xbc>
 80034ca:	2300      	movs	r3, #0
 80034cc:	60a3      	str	r3, [r4, #8]
 80034ce:	6963      	ldr	r3, [r4, #20]
 80034d0:	425b      	negs	r3, r3
 80034d2:	61a3      	str	r3, [r4, #24]
 80034d4:	6923      	ldr	r3, [r4, #16]
 80034d6:	b943      	cbnz	r3, 80034ea <__swsetup_r+0xc6>
 80034d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80034dc:	d1ba      	bne.n	8003454 <__swsetup_r+0x30>
 80034de:	bd70      	pop	{r4, r5, r6, pc}
 80034e0:	0781      	lsls	r1, r0, #30
 80034e2:	bf58      	it	pl
 80034e4:	6963      	ldrpl	r3, [r4, #20]
 80034e6:	60a3      	str	r3, [r4, #8]
 80034e8:	e7f4      	b.n	80034d4 <__swsetup_r+0xb0>
 80034ea:	2000      	movs	r0, #0
 80034ec:	e7f7      	b.n	80034de <__swsetup_r+0xba>
 80034ee:	bf00      	nop
 80034f0:	2000000c 	.word	0x2000000c
 80034f4:	080039d0 	.word	0x080039d0
 80034f8:	080039f0 	.word	0x080039f0
 80034fc:	080039b0 	.word	0x080039b0

08003500 <_close_r>:
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	4d06      	ldr	r5, [pc, #24]	; (800351c <_close_r+0x1c>)
 8003504:	2300      	movs	r3, #0
 8003506:	4604      	mov	r4, r0
 8003508:	4608      	mov	r0, r1
 800350a:	602b      	str	r3, [r5, #0]
 800350c:	f7fd fa93 	bl	8000a36 <_close>
 8003510:	1c43      	adds	r3, r0, #1
 8003512:	d102      	bne.n	800351a <_close_r+0x1a>
 8003514:	682b      	ldr	r3, [r5, #0]
 8003516:	b103      	cbz	r3, 800351a <_close_r+0x1a>
 8003518:	6023      	str	r3, [r4, #0]
 800351a:	bd38      	pop	{r3, r4, r5, pc}
 800351c:	20000108 	.word	0x20000108

08003520 <__sflush_r>:
 8003520:	898a      	ldrh	r2, [r1, #12]
 8003522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003526:	4605      	mov	r5, r0
 8003528:	0710      	lsls	r0, r2, #28
 800352a:	460c      	mov	r4, r1
 800352c:	d458      	bmi.n	80035e0 <__sflush_r+0xc0>
 800352e:	684b      	ldr	r3, [r1, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	dc05      	bgt.n	8003540 <__sflush_r+0x20>
 8003534:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	dc02      	bgt.n	8003540 <__sflush_r+0x20>
 800353a:	2000      	movs	r0, #0
 800353c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003540:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003542:	2e00      	cmp	r6, #0
 8003544:	d0f9      	beq.n	800353a <__sflush_r+0x1a>
 8003546:	2300      	movs	r3, #0
 8003548:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800354c:	682f      	ldr	r7, [r5, #0]
 800354e:	602b      	str	r3, [r5, #0]
 8003550:	d032      	beq.n	80035b8 <__sflush_r+0x98>
 8003552:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003554:	89a3      	ldrh	r3, [r4, #12]
 8003556:	075a      	lsls	r2, r3, #29
 8003558:	d505      	bpl.n	8003566 <__sflush_r+0x46>
 800355a:	6863      	ldr	r3, [r4, #4]
 800355c:	1ac0      	subs	r0, r0, r3
 800355e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003560:	b10b      	cbz	r3, 8003566 <__sflush_r+0x46>
 8003562:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003564:	1ac0      	subs	r0, r0, r3
 8003566:	2300      	movs	r3, #0
 8003568:	4602      	mov	r2, r0
 800356a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800356c:	6a21      	ldr	r1, [r4, #32]
 800356e:	4628      	mov	r0, r5
 8003570:	47b0      	blx	r6
 8003572:	1c43      	adds	r3, r0, #1
 8003574:	89a3      	ldrh	r3, [r4, #12]
 8003576:	d106      	bne.n	8003586 <__sflush_r+0x66>
 8003578:	6829      	ldr	r1, [r5, #0]
 800357a:	291d      	cmp	r1, #29
 800357c:	d82c      	bhi.n	80035d8 <__sflush_r+0xb8>
 800357e:	4a2a      	ldr	r2, [pc, #168]	; (8003628 <__sflush_r+0x108>)
 8003580:	40ca      	lsrs	r2, r1
 8003582:	07d6      	lsls	r6, r2, #31
 8003584:	d528      	bpl.n	80035d8 <__sflush_r+0xb8>
 8003586:	2200      	movs	r2, #0
 8003588:	6062      	str	r2, [r4, #4]
 800358a:	04d9      	lsls	r1, r3, #19
 800358c:	6922      	ldr	r2, [r4, #16]
 800358e:	6022      	str	r2, [r4, #0]
 8003590:	d504      	bpl.n	800359c <__sflush_r+0x7c>
 8003592:	1c42      	adds	r2, r0, #1
 8003594:	d101      	bne.n	800359a <__sflush_r+0x7a>
 8003596:	682b      	ldr	r3, [r5, #0]
 8003598:	b903      	cbnz	r3, 800359c <__sflush_r+0x7c>
 800359a:	6560      	str	r0, [r4, #84]	; 0x54
 800359c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800359e:	602f      	str	r7, [r5, #0]
 80035a0:	2900      	cmp	r1, #0
 80035a2:	d0ca      	beq.n	800353a <__sflush_r+0x1a>
 80035a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035a8:	4299      	cmp	r1, r3
 80035aa:	d002      	beq.n	80035b2 <__sflush_r+0x92>
 80035ac:	4628      	mov	r0, r5
 80035ae:	f000 f925 	bl	80037fc <_free_r>
 80035b2:	2000      	movs	r0, #0
 80035b4:	6360      	str	r0, [r4, #52]	; 0x34
 80035b6:	e7c1      	b.n	800353c <__sflush_r+0x1c>
 80035b8:	6a21      	ldr	r1, [r4, #32]
 80035ba:	2301      	movs	r3, #1
 80035bc:	4628      	mov	r0, r5
 80035be:	47b0      	blx	r6
 80035c0:	1c41      	adds	r1, r0, #1
 80035c2:	d1c7      	bne.n	8003554 <__sflush_r+0x34>
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0c4      	beq.n	8003554 <__sflush_r+0x34>
 80035ca:	2b1d      	cmp	r3, #29
 80035cc:	d001      	beq.n	80035d2 <__sflush_r+0xb2>
 80035ce:	2b16      	cmp	r3, #22
 80035d0:	d101      	bne.n	80035d6 <__sflush_r+0xb6>
 80035d2:	602f      	str	r7, [r5, #0]
 80035d4:	e7b1      	b.n	800353a <__sflush_r+0x1a>
 80035d6:	89a3      	ldrh	r3, [r4, #12]
 80035d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035dc:	81a3      	strh	r3, [r4, #12]
 80035de:	e7ad      	b.n	800353c <__sflush_r+0x1c>
 80035e0:	690f      	ldr	r7, [r1, #16]
 80035e2:	2f00      	cmp	r7, #0
 80035e4:	d0a9      	beq.n	800353a <__sflush_r+0x1a>
 80035e6:	0793      	lsls	r3, r2, #30
 80035e8:	680e      	ldr	r6, [r1, #0]
 80035ea:	bf08      	it	eq
 80035ec:	694b      	ldreq	r3, [r1, #20]
 80035ee:	600f      	str	r7, [r1, #0]
 80035f0:	bf18      	it	ne
 80035f2:	2300      	movne	r3, #0
 80035f4:	eba6 0807 	sub.w	r8, r6, r7
 80035f8:	608b      	str	r3, [r1, #8]
 80035fa:	f1b8 0f00 	cmp.w	r8, #0
 80035fe:	dd9c      	ble.n	800353a <__sflush_r+0x1a>
 8003600:	6a21      	ldr	r1, [r4, #32]
 8003602:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003604:	4643      	mov	r3, r8
 8003606:	463a      	mov	r2, r7
 8003608:	4628      	mov	r0, r5
 800360a:	47b0      	blx	r6
 800360c:	2800      	cmp	r0, #0
 800360e:	dc06      	bgt.n	800361e <__sflush_r+0xfe>
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003616:	81a3      	strh	r3, [r4, #12]
 8003618:	f04f 30ff 	mov.w	r0, #4294967295
 800361c:	e78e      	b.n	800353c <__sflush_r+0x1c>
 800361e:	4407      	add	r7, r0
 8003620:	eba8 0800 	sub.w	r8, r8, r0
 8003624:	e7e9      	b.n	80035fa <__sflush_r+0xda>
 8003626:	bf00      	nop
 8003628:	20400001 	.word	0x20400001

0800362c <_fflush_r>:
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	690b      	ldr	r3, [r1, #16]
 8003630:	4605      	mov	r5, r0
 8003632:	460c      	mov	r4, r1
 8003634:	b913      	cbnz	r3, 800363c <_fflush_r+0x10>
 8003636:	2500      	movs	r5, #0
 8003638:	4628      	mov	r0, r5
 800363a:	bd38      	pop	{r3, r4, r5, pc}
 800363c:	b118      	cbz	r0, 8003646 <_fflush_r+0x1a>
 800363e:	6983      	ldr	r3, [r0, #24]
 8003640:	b90b      	cbnz	r3, 8003646 <_fflush_r+0x1a>
 8003642:	f7ff f8b9 	bl	80027b8 <__sinit>
 8003646:	4b14      	ldr	r3, [pc, #80]	; (8003698 <_fflush_r+0x6c>)
 8003648:	429c      	cmp	r4, r3
 800364a:	d11b      	bne.n	8003684 <_fflush_r+0x58>
 800364c:	686c      	ldr	r4, [r5, #4]
 800364e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0ef      	beq.n	8003636 <_fflush_r+0xa>
 8003656:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003658:	07d0      	lsls	r0, r2, #31
 800365a:	d404      	bmi.n	8003666 <_fflush_r+0x3a>
 800365c:	0599      	lsls	r1, r3, #22
 800365e:	d402      	bmi.n	8003666 <_fflush_r+0x3a>
 8003660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003662:	f7ff f947 	bl	80028f4 <__retarget_lock_acquire_recursive>
 8003666:	4628      	mov	r0, r5
 8003668:	4621      	mov	r1, r4
 800366a:	f7ff ff59 	bl	8003520 <__sflush_r>
 800366e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003670:	07da      	lsls	r2, r3, #31
 8003672:	4605      	mov	r5, r0
 8003674:	d4e0      	bmi.n	8003638 <_fflush_r+0xc>
 8003676:	89a3      	ldrh	r3, [r4, #12]
 8003678:	059b      	lsls	r3, r3, #22
 800367a:	d4dd      	bmi.n	8003638 <_fflush_r+0xc>
 800367c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800367e:	f7ff f93a 	bl	80028f6 <__retarget_lock_release_recursive>
 8003682:	e7d9      	b.n	8003638 <_fflush_r+0xc>
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <_fflush_r+0x70>)
 8003686:	429c      	cmp	r4, r3
 8003688:	d101      	bne.n	800368e <_fflush_r+0x62>
 800368a:	68ac      	ldr	r4, [r5, #8]
 800368c:	e7df      	b.n	800364e <_fflush_r+0x22>
 800368e:	4b04      	ldr	r3, [pc, #16]	; (80036a0 <_fflush_r+0x74>)
 8003690:	429c      	cmp	r4, r3
 8003692:	bf08      	it	eq
 8003694:	68ec      	ldreq	r4, [r5, #12]
 8003696:	e7da      	b.n	800364e <_fflush_r+0x22>
 8003698:	080039d0 	.word	0x080039d0
 800369c:	080039f0 	.word	0x080039f0
 80036a0:	080039b0 	.word	0x080039b0

080036a4 <_lseek_r>:
 80036a4:	b538      	push	{r3, r4, r5, lr}
 80036a6:	4d07      	ldr	r5, [pc, #28]	; (80036c4 <_lseek_r+0x20>)
 80036a8:	4604      	mov	r4, r0
 80036aa:	4608      	mov	r0, r1
 80036ac:	4611      	mov	r1, r2
 80036ae:	2200      	movs	r2, #0
 80036b0:	602a      	str	r2, [r5, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	f7fd f9e6 	bl	8000a84 <_lseek>
 80036b8:	1c43      	adds	r3, r0, #1
 80036ba:	d102      	bne.n	80036c2 <_lseek_r+0x1e>
 80036bc:	682b      	ldr	r3, [r5, #0]
 80036be:	b103      	cbz	r3, 80036c2 <_lseek_r+0x1e>
 80036c0:	6023      	str	r3, [r4, #0]
 80036c2:	bd38      	pop	{r3, r4, r5, pc}
 80036c4:	20000108 	.word	0x20000108

080036c8 <__swhatbuf_r>:
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	460e      	mov	r6, r1
 80036cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036d0:	2900      	cmp	r1, #0
 80036d2:	b096      	sub	sp, #88	; 0x58
 80036d4:	4614      	mov	r4, r2
 80036d6:	461d      	mov	r5, r3
 80036d8:	da08      	bge.n	80036ec <__swhatbuf_r+0x24>
 80036da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	602a      	str	r2, [r5, #0]
 80036e2:	061a      	lsls	r2, r3, #24
 80036e4:	d410      	bmi.n	8003708 <__swhatbuf_r+0x40>
 80036e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ea:	e00e      	b.n	800370a <__swhatbuf_r+0x42>
 80036ec:	466a      	mov	r2, sp
 80036ee:	f000 f913 	bl	8003918 <_fstat_r>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	dbf1      	blt.n	80036da <__swhatbuf_r+0x12>
 80036f6:	9a01      	ldr	r2, [sp, #4]
 80036f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80036fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003700:	425a      	negs	r2, r3
 8003702:	415a      	adcs	r2, r3
 8003704:	602a      	str	r2, [r5, #0]
 8003706:	e7ee      	b.n	80036e6 <__swhatbuf_r+0x1e>
 8003708:	2340      	movs	r3, #64	; 0x40
 800370a:	2000      	movs	r0, #0
 800370c:	6023      	str	r3, [r4, #0]
 800370e:	b016      	add	sp, #88	; 0x58
 8003710:	bd70      	pop	{r4, r5, r6, pc}
	...

08003714 <__smakebuf_r>:
 8003714:	898b      	ldrh	r3, [r1, #12]
 8003716:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003718:	079d      	lsls	r5, r3, #30
 800371a:	4606      	mov	r6, r0
 800371c:	460c      	mov	r4, r1
 800371e:	d507      	bpl.n	8003730 <__smakebuf_r+0x1c>
 8003720:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	6123      	str	r3, [r4, #16]
 8003728:	2301      	movs	r3, #1
 800372a:	6163      	str	r3, [r4, #20]
 800372c:	b002      	add	sp, #8
 800372e:	bd70      	pop	{r4, r5, r6, pc}
 8003730:	ab01      	add	r3, sp, #4
 8003732:	466a      	mov	r2, sp
 8003734:	f7ff ffc8 	bl	80036c8 <__swhatbuf_r>
 8003738:	9900      	ldr	r1, [sp, #0]
 800373a:	4605      	mov	r5, r0
 800373c:	4630      	mov	r0, r6
 800373e:	f7ff f8fb 	bl	8002938 <_malloc_r>
 8003742:	b948      	cbnz	r0, 8003758 <__smakebuf_r+0x44>
 8003744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003748:	059a      	lsls	r2, r3, #22
 800374a:	d4ef      	bmi.n	800372c <__smakebuf_r+0x18>
 800374c:	f023 0303 	bic.w	r3, r3, #3
 8003750:	f043 0302 	orr.w	r3, r3, #2
 8003754:	81a3      	strh	r3, [r4, #12]
 8003756:	e7e3      	b.n	8003720 <__smakebuf_r+0xc>
 8003758:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <__smakebuf_r+0x7c>)
 800375a:	62b3      	str	r3, [r6, #40]	; 0x28
 800375c:	89a3      	ldrh	r3, [r4, #12]
 800375e:	6020      	str	r0, [r4, #0]
 8003760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003764:	81a3      	strh	r3, [r4, #12]
 8003766:	9b00      	ldr	r3, [sp, #0]
 8003768:	6163      	str	r3, [r4, #20]
 800376a:	9b01      	ldr	r3, [sp, #4]
 800376c:	6120      	str	r0, [r4, #16]
 800376e:	b15b      	cbz	r3, 8003788 <__smakebuf_r+0x74>
 8003770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003774:	4630      	mov	r0, r6
 8003776:	f000 f8e1 	bl	800393c <_isatty_r>
 800377a:	b128      	cbz	r0, 8003788 <__smakebuf_r+0x74>
 800377c:	89a3      	ldrh	r3, [r4, #12]
 800377e:	f023 0303 	bic.w	r3, r3, #3
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	81a3      	strh	r3, [r4, #12]
 8003788:	89a0      	ldrh	r0, [r4, #12]
 800378a:	4305      	orrs	r5, r0
 800378c:	81a5      	strh	r5, [r4, #12]
 800378e:	e7cd      	b.n	800372c <__smakebuf_r+0x18>
 8003790:	08002751 	.word	0x08002751

08003794 <memcpy>:
 8003794:	440a      	add	r2, r1
 8003796:	4291      	cmp	r1, r2
 8003798:	f100 33ff 	add.w	r3, r0, #4294967295
 800379c:	d100      	bne.n	80037a0 <memcpy+0xc>
 800379e:	4770      	bx	lr
 80037a0:	b510      	push	{r4, lr}
 80037a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037aa:	4291      	cmp	r1, r2
 80037ac:	d1f9      	bne.n	80037a2 <memcpy+0xe>
 80037ae:	bd10      	pop	{r4, pc}

080037b0 <memmove>:
 80037b0:	4288      	cmp	r0, r1
 80037b2:	b510      	push	{r4, lr}
 80037b4:	eb01 0402 	add.w	r4, r1, r2
 80037b8:	d902      	bls.n	80037c0 <memmove+0x10>
 80037ba:	4284      	cmp	r4, r0
 80037bc:	4623      	mov	r3, r4
 80037be:	d807      	bhi.n	80037d0 <memmove+0x20>
 80037c0:	1e43      	subs	r3, r0, #1
 80037c2:	42a1      	cmp	r1, r4
 80037c4:	d008      	beq.n	80037d8 <memmove+0x28>
 80037c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80037ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80037ce:	e7f8      	b.n	80037c2 <memmove+0x12>
 80037d0:	4402      	add	r2, r0
 80037d2:	4601      	mov	r1, r0
 80037d4:	428a      	cmp	r2, r1
 80037d6:	d100      	bne.n	80037da <memmove+0x2a>
 80037d8:	bd10      	pop	{r4, pc}
 80037da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80037de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037e2:	e7f7      	b.n	80037d4 <memmove+0x24>

080037e4 <__malloc_lock>:
 80037e4:	4801      	ldr	r0, [pc, #4]	; (80037ec <__malloc_lock+0x8>)
 80037e6:	f7ff b885 	b.w	80028f4 <__retarget_lock_acquire_recursive>
 80037ea:	bf00      	nop
 80037ec:	200000fc 	.word	0x200000fc

080037f0 <__malloc_unlock>:
 80037f0:	4801      	ldr	r0, [pc, #4]	; (80037f8 <__malloc_unlock+0x8>)
 80037f2:	f7ff b880 	b.w	80028f6 <__retarget_lock_release_recursive>
 80037f6:	bf00      	nop
 80037f8:	200000fc 	.word	0x200000fc

080037fc <_free_r>:
 80037fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80037fe:	2900      	cmp	r1, #0
 8003800:	d044      	beq.n	800388c <_free_r+0x90>
 8003802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003806:	9001      	str	r0, [sp, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	f1a1 0404 	sub.w	r4, r1, #4
 800380e:	bfb8      	it	lt
 8003810:	18e4      	addlt	r4, r4, r3
 8003812:	f7ff ffe7 	bl	80037e4 <__malloc_lock>
 8003816:	4a1e      	ldr	r2, [pc, #120]	; (8003890 <_free_r+0x94>)
 8003818:	9801      	ldr	r0, [sp, #4]
 800381a:	6813      	ldr	r3, [r2, #0]
 800381c:	b933      	cbnz	r3, 800382c <_free_r+0x30>
 800381e:	6063      	str	r3, [r4, #4]
 8003820:	6014      	str	r4, [r2, #0]
 8003822:	b003      	add	sp, #12
 8003824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003828:	f7ff bfe2 	b.w	80037f0 <__malloc_unlock>
 800382c:	42a3      	cmp	r3, r4
 800382e:	d908      	bls.n	8003842 <_free_r+0x46>
 8003830:	6825      	ldr	r5, [r4, #0]
 8003832:	1961      	adds	r1, r4, r5
 8003834:	428b      	cmp	r3, r1
 8003836:	bf01      	itttt	eq
 8003838:	6819      	ldreq	r1, [r3, #0]
 800383a:	685b      	ldreq	r3, [r3, #4]
 800383c:	1949      	addeq	r1, r1, r5
 800383e:	6021      	streq	r1, [r4, #0]
 8003840:	e7ed      	b.n	800381e <_free_r+0x22>
 8003842:	461a      	mov	r2, r3
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	b10b      	cbz	r3, 800384c <_free_r+0x50>
 8003848:	42a3      	cmp	r3, r4
 800384a:	d9fa      	bls.n	8003842 <_free_r+0x46>
 800384c:	6811      	ldr	r1, [r2, #0]
 800384e:	1855      	adds	r5, r2, r1
 8003850:	42a5      	cmp	r5, r4
 8003852:	d10b      	bne.n	800386c <_free_r+0x70>
 8003854:	6824      	ldr	r4, [r4, #0]
 8003856:	4421      	add	r1, r4
 8003858:	1854      	adds	r4, r2, r1
 800385a:	42a3      	cmp	r3, r4
 800385c:	6011      	str	r1, [r2, #0]
 800385e:	d1e0      	bne.n	8003822 <_free_r+0x26>
 8003860:	681c      	ldr	r4, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	6053      	str	r3, [r2, #4]
 8003866:	4421      	add	r1, r4
 8003868:	6011      	str	r1, [r2, #0]
 800386a:	e7da      	b.n	8003822 <_free_r+0x26>
 800386c:	d902      	bls.n	8003874 <_free_r+0x78>
 800386e:	230c      	movs	r3, #12
 8003870:	6003      	str	r3, [r0, #0]
 8003872:	e7d6      	b.n	8003822 <_free_r+0x26>
 8003874:	6825      	ldr	r5, [r4, #0]
 8003876:	1961      	adds	r1, r4, r5
 8003878:	428b      	cmp	r3, r1
 800387a:	bf04      	itt	eq
 800387c:	6819      	ldreq	r1, [r3, #0]
 800387e:	685b      	ldreq	r3, [r3, #4]
 8003880:	6063      	str	r3, [r4, #4]
 8003882:	bf04      	itt	eq
 8003884:	1949      	addeq	r1, r1, r5
 8003886:	6021      	streq	r1, [r4, #0]
 8003888:	6054      	str	r4, [r2, #4]
 800388a:	e7ca      	b.n	8003822 <_free_r+0x26>
 800388c:	b003      	add	sp, #12
 800388e:	bd30      	pop	{r4, r5, pc}
 8003890:	20000100 	.word	0x20000100

08003894 <_realloc_r>:
 8003894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003898:	4680      	mov	r8, r0
 800389a:	4614      	mov	r4, r2
 800389c:	460e      	mov	r6, r1
 800389e:	b921      	cbnz	r1, 80038aa <_realloc_r+0x16>
 80038a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038a4:	4611      	mov	r1, r2
 80038a6:	f7ff b847 	b.w	8002938 <_malloc_r>
 80038aa:	b92a      	cbnz	r2, 80038b8 <_realloc_r+0x24>
 80038ac:	f7ff ffa6 	bl	80037fc <_free_r>
 80038b0:	4625      	mov	r5, r4
 80038b2:	4628      	mov	r0, r5
 80038b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038b8:	f000 f850 	bl	800395c <_malloc_usable_size_r>
 80038bc:	4284      	cmp	r4, r0
 80038be:	4607      	mov	r7, r0
 80038c0:	d802      	bhi.n	80038c8 <_realloc_r+0x34>
 80038c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80038c6:	d812      	bhi.n	80038ee <_realloc_r+0x5a>
 80038c8:	4621      	mov	r1, r4
 80038ca:	4640      	mov	r0, r8
 80038cc:	f7ff f834 	bl	8002938 <_malloc_r>
 80038d0:	4605      	mov	r5, r0
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d0ed      	beq.n	80038b2 <_realloc_r+0x1e>
 80038d6:	42bc      	cmp	r4, r7
 80038d8:	4622      	mov	r2, r4
 80038da:	4631      	mov	r1, r6
 80038dc:	bf28      	it	cs
 80038de:	463a      	movcs	r2, r7
 80038e0:	f7ff ff58 	bl	8003794 <memcpy>
 80038e4:	4631      	mov	r1, r6
 80038e6:	4640      	mov	r0, r8
 80038e8:	f7ff ff88 	bl	80037fc <_free_r>
 80038ec:	e7e1      	b.n	80038b2 <_realloc_r+0x1e>
 80038ee:	4635      	mov	r5, r6
 80038f0:	e7df      	b.n	80038b2 <_realloc_r+0x1e>
	...

080038f4 <_read_r>:
 80038f4:	b538      	push	{r3, r4, r5, lr}
 80038f6:	4d07      	ldr	r5, [pc, #28]	; (8003914 <_read_r+0x20>)
 80038f8:	4604      	mov	r4, r0
 80038fa:	4608      	mov	r0, r1
 80038fc:	4611      	mov	r1, r2
 80038fe:	2200      	movs	r2, #0
 8003900:	602a      	str	r2, [r5, #0]
 8003902:	461a      	mov	r2, r3
 8003904:	f7fd f87a 	bl	80009fc <_read>
 8003908:	1c43      	adds	r3, r0, #1
 800390a:	d102      	bne.n	8003912 <_read_r+0x1e>
 800390c:	682b      	ldr	r3, [r5, #0]
 800390e:	b103      	cbz	r3, 8003912 <_read_r+0x1e>
 8003910:	6023      	str	r3, [r4, #0]
 8003912:	bd38      	pop	{r3, r4, r5, pc}
 8003914:	20000108 	.word	0x20000108

08003918 <_fstat_r>:
 8003918:	b538      	push	{r3, r4, r5, lr}
 800391a:	4d07      	ldr	r5, [pc, #28]	; (8003938 <_fstat_r+0x20>)
 800391c:	2300      	movs	r3, #0
 800391e:	4604      	mov	r4, r0
 8003920:	4608      	mov	r0, r1
 8003922:	4611      	mov	r1, r2
 8003924:	602b      	str	r3, [r5, #0]
 8003926:	f7fd f892 	bl	8000a4e <_fstat>
 800392a:	1c43      	adds	r3, r0, #1
 800392c:	d102      	bne.n	8003934 <_fstat_r+0x1c>
 800392e:	682b      	ldr	r3, [r5, #0]
 8003930:	b103      	cbz	r3, 8003934 <_fstat_r+0x1c>
 8003932:	6023      	str	r3, [r4, #0]
 8003934:	bd38      	pop	{r3, r4, r5, pc}
 8003936:	bf00      	nop
 8003938:	20000108 	.word	0x20000108

0800393c <_isatty_r>:
 800393c:	b538      	push	{r3, r4, r5, lr}
 800393e:	4d06      	ldr	r5, [pc, #24]	; (8003958 <_isatty_r+0x1c>)
 8003940:	2300      	movs	r3, #0
 8003942:	4604      	mov	r4, r0
 8003944:	4608      	mov	r0, r1
 8003946:	602b      	str	r3, [r5, #0]
 8003948:	f7fd f891 	bl	8000a6e <_isatty>
 800394c:	1c43      	adds	r3, r0, #1
 800394e:	d102      	bne.n	8003956 <_isatty_r+0x1a>
 8003950:	682b      	ldr	r3, [r5, #0]
 8003952:	b103      	cbz	r3, 8003956 <_isatty_r+0x1a>
 8003954:	6023      	str	r3, [r4, #0]
 8003956:	bd38      	pop	{r3, r4, r5, pc}
 8003958:	20000108 	.word	0x20000108

0800395c <_malloc_usable_size_r>:
 800395c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003960:	1f18      	subs	r0, r3, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	bfbc      	itt	lt
 8003966:	580b      	ldrlt	r3, [r1, r0]
 8003968:	18c0      	addlt	r0, r0, r3
 800396a:	4770      	bx	lr

0800396c <_init>:
 800396c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800396e:	bf00      	nop
 8003970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003972:	bc08      	pop	{r3}
 8003974:	469e      	mov	lr, r3
 8003976:	4770      	bx	lr

08003978 <_fini>:
 8003978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397a:	bf00      	nop
 800397c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800397e:	bc08      	pop	{r3}
 8003980:	469e      	mov	lr, r3
 8003982:	4770      	bx	lr
