#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri May 22 01:16:09 2020
# Process ID: 20216
# Current directory: D:/final_project/digital-design-project/music/music-1/music-1.runs/synth_1
# Command line: vivado.exe -log speaker.vds -mode batch -messageDb vivado.pb -notrace -source speaker.tcl
# Log file: D:/final_project/digital-design-project/music/music-1/music-1.runs/synth_1/speaker.vds
# Journal file: D:/final_project/digital-design-project/music/music-1/music-1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source speaker.tcl -notrace
Command: synth_design -top speaker -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 274.344 ; gain = 66.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'speaker' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:23]
INFO: [Synth 8-638] synthesizing module 'inputs' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/inputs.v:23]
INFO: [Synth 8-638] synthesizing module 'pb_long_reset' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/pb_long_reset.v:23]
INFO: [Synth 8-256] done synthesizing module 'pb_long_reset' (1#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/pb_long_reset.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_generator_pb' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/clock_generator_pb.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_generator_pb' (2#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/clock_generator_pb.v:23]
INFO: [Synth 8-638] synthesizing module 'pb_click' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/pb_click.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/debounce_circuit.v:22]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (3#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/debounce_circuit.v:22]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/one_pulse.v:22]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (4#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/one_pulse.v:22]
INFO: [Synth 8-256] done synthesizing module 'pb_click' (5#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/pb_click.v:23]
INFO: [Synth 8-256] done synthesizing module 'inputs' (6#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/inputs.v:23]
INFO: [Synth 8-638] synthesizing module 'freqdiv27' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/freqdiv27.v:23]
INFO: [Synth 8-256] done synthesizing module 'freqdiv27' (7#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/freqdiv27.v:23]
INFO: [Synth 8-638] synthesizing module 'ring_note' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/ring_note.v:24]
WARNING: [Synth 8-5788] Register ring_reg in module ring_note is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/ring_note.v:80]
WARNING: [Synth 8-3848] Net beat in module/entity ring_note does not have driver. [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/ring_note.v:32]
INFO: [Synth 8-256] done synthesizing module 'ring_note' (8#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/ring_note.v:24]
INFO: [Synth 8-638] synthesizing module 'buzzer_control' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/buzzer_control.v:23]
INFO: [Synth 8-638] synthesizing module 'freqdiv' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/freqdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'freqdiv' (9#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/freqdiv.v:23]
WARNING: [Synth 8-3848] Net audio_left in module/entity buzzer_control does not have driver. [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/buzzer_control.v:39]
INFO: [Synth 8-256] done synthesizing module 'buzzer_control' (10#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/buzzer_control.v:23]
WARNING: [Synth 8-350] instance 'U_bc' of module 'buzzer_control' requires 10 connections, but only 9 given [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:90]
INFO: [Synth 8-638] synthesizing module 'speaker_control' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker_control.v:23]
INFO: [Synth 8-638] synthesizing module 'parallel_to_serial' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/parallel_to_serial.v:23]
INFO: [Synth 8-226] default block is never used [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/parallel_to_serial.v:45]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_serial' (11#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/parallel_to_serial.v:23]
INFO: [Synth 8-256] done synthesizing module 'speaker_control' (12#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker_control.v:23]
INFO: [Synth 8-638] synthesizing module 'scan_ctl' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/scan_ctl.v:23]
INFO: [Synth 8-226] default block is never used [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/scan_ctl.v:30]
INFO: [Synth 8-256] done synthesizing module 'scan_ctl' (13#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/scan_ctl.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'display' (14#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-3848] Net dig0 in module/entity speaker does not have driver. [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:50]
WARNING: [Synth 8-3848] Net dig1 in module/entity speaker does not have driver. [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:50]
INFO: [Synth 8-256] done synthesizing module 'speaker' (15#1) [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:23]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[15]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[14]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[13]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[12]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[11]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[10]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[9]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[8]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[7]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[6]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[5]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[4]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[3]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[2]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[1]
WARNING: [Synth 8-3331] design buzzer_control has unconnected port audio_left[0]
WARNING: [Synth 8-3331] design ring_note has unconnected port beat
WARNING: [Synth 8-3331] design speaker has unconnected port leds[15]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[14]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[13]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[12]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[11]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[10]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[9]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[8]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[7]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[6]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[5]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[4]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[3]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[2]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 311.773 ; gain = 104.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_bc:note_num[1] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:90]
WARNING: [Synth 8-3295] tying undriven pin U_bc:note_num[0] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:90]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in0[3] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in0[2] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in0[1] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in0[0] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in1[3] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in1[2] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in1[1] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
WARNING: [Synth 8-3295] tying undriven pin U_sc:in1[0] to constant 0 [D:/final_project/digital-design-project/music/music-1/music-1.srcs/sources_1/new/speaker.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 311.773 ; gain = 104.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/final_project/digital-design-project/music/music-1/music-1.srcs/constrs_1/stopwatch.xdc]
Finished Parsing XDC File [D:/final_project/digital-design-project/music/music-1/music-1.srcs/constrs_1/stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/final_project/digital-design-project/music/music-1/music-1.srcs/constrs_1/stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/speaker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/speaker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 599.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cnt_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    510 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pb_long_reset 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_generator_pb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module freqdiv27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ring_note 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    510 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module freqdiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module buzzer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
Module parallel_to_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module scan_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design speaker has port segs[0] driven by constant 1
WARNING: [Synth 8-3331] design ring_note has unconnected port beat
WARNING: [Synth 8-3331] design speaker has unconnected port leds[15]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[14]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[13]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[12]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[11]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[10]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[9]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[8]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[7]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[6]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[5]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[4]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[3]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[2]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[1]
WARNING: [Synth 8-3331] design speaker has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 599.227 ; gain = 391.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ring_note   | note       | 256x21        | LUT            | 
|ring_note   | note       | 256x21        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[0]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[1]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[2]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[3]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[4]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[5]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[6]' (FDC_1) to 'U_spc/U_pts/parallel_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_spc/U_pts/parallel_reg[7] )
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[8]' (FDC_1) to 'U_spc/U_pts/parallel_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[10]' (FDC_1) to 'U_spc/U_pts/parallel_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[11]' (FDC_1) to 'U_spc/U_pts/parallel_reg[12]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[12]' (FDC_1) to 'U_spc/U_pts/parallel_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[13]' (FDC_1) to 'U_spc/U_pts/parallel_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[14]' (FDC_1) to 'U_spc/U_pts/parallel_reg[15]'
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[511]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[510]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[509]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[508]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[507]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[506]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[505]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[504]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[503]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[502]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[501]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[500]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[499]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[498]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[497]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[496]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[495]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[494]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[493]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[492]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[491]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[490]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[489]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[488]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[487]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[486]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[485]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[484]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[483]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[482]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[481]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[480]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[479]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[478]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[477]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[476]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[475]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[474]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[473]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[472]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[471]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[470]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[469]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[468]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[467]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[466]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[465]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[464]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[463]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[462]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[461]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[460]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[459]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[458]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[457]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[456]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[455]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[454]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[453]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[452]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[451]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[450]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[449]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[448]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[447]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[446]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[445]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[444]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[443]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[442]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[441]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[440]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[439]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[438]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[437]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[436]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[435]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[434]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[433]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[432]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[431]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[430]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[429]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[428]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[427]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[426]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[425]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[424]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[423]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[422]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[421]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[420]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[419]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[418]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[417]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[416]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[415]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[414]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[413]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (U_rn/ring_reg_rep[412]) is unused and will be removed from module speaker.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[3]_P' (FDP) to 'U_rn/ring_reg_rep[3]_P'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[3]_C' (FDC) to 'U_rn/ring_reg_rep[3]_C'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[0]_P' (FDP) to 'U_rn/ring_reg_rep[0]_P'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[0]_C' (FDC) to 'U_rn/ring_reg_rep[0]_C'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[2]_P' (FDP) to 'U_rn/ring_reg_rep[2]_P'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[2]_C' (FDC) to 'U_rn/ring_reg_rep[2]_C'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[5]_P' (FDP) to 'U_rn/ring_reg_rep[5]_P'
INFO: [Synth 8-3886] merging instance 'U_rn/ring_reg[5]_C' (FDC) to 'U_rn/ring_reg_rep[5]_C'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 599.227 ; gain = 391.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[16]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[17]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[18]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[19]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[20]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[21]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[22]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[23]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[24]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[25]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[26]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[27]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[28]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[29]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_spc/U_pts/parallel_reg[30]' (FDC_1) to 'U_spc/U_pts/parallel_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_spc/U_pts/parallel_reg[31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 599.227 ; gain = 391.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|speaker     | U_rn/ring_reg[255] | 32     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|speaker     | U_rn/ring_reg[219] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|speaker     | U_rn/ring_reg[204] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|speaker     | U_rn/ring_reg[170] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|speaker     | U_rn/ring_reg[100] | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |    50|
|3     |LUT1    |    33|
|4     |LUT2    |   274|
|5     |LUT3    |    97|
|6     |LUT4    |   100|
|7     |LUT5    |   101|
|8     |LUT6    |    81|
|9     |SRL16E  |     7|
|10    |SRLC32E |     2|
|11    |FDCE    |   608|
|12    |FDPE    |   201|
|13    |FDRE    |     9|
|14    |LDC     |     2|
|15    |IBUF    |     3|
|16    |OBUF    |    16|
|17    |OBUFT   |    16|
+------+--------+------+

Report Instance Areas: 
+------+-----------+-------------------+------+
|      |Instance   |Module             |Cells |
+------+-----------+-------------------+------+
|1     |top        |                   |  1604|
|2     |  U_bc     |buzzer_control     |    63|
|3     |    U_fd1  |freqdiv_3          |    63|
|4     |  U_fd     |freqdiv27          |    74|
|5     |  U_in     |inputs             |    69|
|6     |    U_pblr |pb_long_reset      |    69|
|7     |  U_rn     |ring_note          |  1171|
|8     |    U_fd1  |freqdiv27_2        |    77|
|9     |  U_spc    |speaker_control    |   188|
|10    |    U_fd0  |freqdiv            |    57|
|11    |    U_fd1  |freqdiv_0          |    57|
|12    |    U_fd2  |freqdiv_1          |    57|
|13    |    U_pts  |parallel_to_serial |    17|
+------+-----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 686 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 599.227 ; gain = 104.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 599.227 ; gain = 391.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 599.227 ; gain = 391.801
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 599.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 22 01:16:35 2020...
