<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 16 13:27:38 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-50t:part0:1.0" DEVICE="7a50ti" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="LED_0" SIGIS="undef" SIGNAME="d_ff_rst_0_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_0" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED_1" SIGIS="undef" SIGNAME="d_ff_rst_1_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_1" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED_2" SIGIS="undef" SIGNAME="d_ff_rst_2_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_2" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED_3" SIGIS="undef" SIGNAME="d_ff_rst_3_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_3" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTN" SIGIS="undef" SIGNAME="External_Ports_BTN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_clk_in1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_1" PORT="clk"/>
        <CONNECTION INSTANCE="d_ff_rst_0" PORT="clk"/>
        <CONNECTION INSTANCE="d_ff_rst_2" PORT="clk"/>
        <CONNECTION INSTANCE="d_ff_rst_3" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_ff_rst_0" PORT="rst"/>
        <CONNECTION INSTANCE="d_ff_rst_1" PORT="rst"/>
        <CONNECTION INSTANCE="d_ff_rst_2" PORT="rst"/>
        <CONNECTION INSTANCE="d_ff_rst_3" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/d_ff_rst_0" HWVERSION="1.0" INSTANCE="d_ff_rst_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_ff_rst" VLNV="xilinx.com:module_ref:d_ff_rst:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_d_ff_rst_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_in1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_BTN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="d_ff_rst_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_1" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q_bar" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/d_ff_rst_1" HWVERSION="1.0" INSTANCE="d_ff_rst_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_ff_rst" VLNV="xilinx.com:module_ref:d_ff_rst:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_d_ff_rst_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_in1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="d_ff_rst_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="d_ff_rst_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_2" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q_bar" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/d_ff_rst_2" HWVERSION="1.0" INSTANCE="d_ff_rst_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_ff_rst" VLNV="xilinx.com:module_ref:d_ff_rst:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_d_ff_rst_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_in1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="d_ff_rst_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="d_ff_rst_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_3" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q_bar" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/d_ff_rst_3" HWVERSION="1.0" INSTANCE="d_ff_rst_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_ff_rst" VLNV="xilinx.com:module_ref:d_ff_rst:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_d_ff_rst_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_in1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="d_ff_rst_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_ff_rst_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="d_ff_rst_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q_bar" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
