{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_Out.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_Out.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":168
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1792 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":166
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_Out.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":320
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1792 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_Out.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":14
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":190
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":171
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"21"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":22
      , "name":"kernel_aLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":23
          , "name":"kernel_aLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"kernel_aLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"26"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"kernel_aLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":26
          , "name":"kernel_aLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"kernel_aLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":98
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":106
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"31"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":33
      , "name":"kernel_bLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":34
          , "name":"kernel_bLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_bLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"38"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"kernel_bLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"kernel_bLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"46"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"kernel_bLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"kernel_bLoader.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":137
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"175"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":124
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"44"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"185"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"185"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"kernel_bLoader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":42
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1792 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":47
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":48
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":49
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"51"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"kernel_unloader.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":55
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"kernel_unloader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":56
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":339
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1792 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":78
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":80
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":337
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"54"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"kernel_unloader.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":85
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_Out_unloader_channel_array.s"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":346
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":342
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"92"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"kernel_unloader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":93
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":94
              , "name":"_Out_unloader_channel_array.s"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"224B requested\n256B implemented"
                    }
                  ]
                  , "Requested size":"224 bytes"
                  , "Implemented size":"256 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"64 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Additional Information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":32
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"_Out_unloader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":151
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1792 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"_aLoader_uA_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":151
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"_bLoader_uX_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":151
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1792 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":11
      , "to":10
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":15
      , "to":14
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":19
      , "to":6
    }
    , {
      "from":19
      , "to":16
    }
    , {
      "from":4
      , "to":16
    }
    , {
      "from":10
      , "to":17
    }
    , {
      "from":21
      , "to":18
    }
    , {
      "from":12
      , "to":19
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":17
      , "to":20
    }
    , {
      "from":14
      , "to":21
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":18
      , "to":12
    }
    , {
      "from":20
      , "to":14
    }
    , {
      "from":29
      , "to":15
    }
    , {
      "from":26
      , "to":24
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":31
      , "to":26
    }
    , {
      "from":31
      , "to":30
    }
    , {
      "from":24
      , "to":30
    }
    , {
      "from":28
      , "to":31
    }
    , {
      "from":29
      , "to":31
    }
    , {
      "from":30
      , "to":28
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":32
      , "to":28
    }
    , {
      "from":42
      , "to":11
    }
    , {
      "from":38
      , "to":35
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":38
      , "to":36
    }
    , {
      "from":46
      , "to":37
    }
    , {
      "from":35
      , "to":37
    }
    , {
      "from":46
      , "to":38
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":37
      , "to":43
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":44
      , "to":45
    }
    , {
      "from":42
      , "to":46
    }
    , {
      "from":43
      , "to":41
    }
    , {
      "from":45
      , "to":42
    }
    , {
      "from":32
      , "to":41
    }
    , {
      "from":13
      , "to":56
    }
    , {
      "from":94
      , "to":85
    }
    , {
      "from":55
      , "to":94
    }
    , {
      "from":57
      , "to":94
    }
    , {
      "from":58
      , "to":94
    }
    , {
      "from":59
      , "to":94
    }
    , {
      "from":60
      , "to":94
    }
    , {
      "from":61
      , "to":94
    }
    , {
      "from":62
      , "to":94
    }
    , {
      "from":63
      , "to":94
    }
    , {
      "from":64
      , "to":94
    }
    , {
      "from":65
      , "to":94
    }
    , {
      "from":66
      , "to":94
    }
    , {
      "from":67
      , "to":94
    }
    , {
      "from":68
      , "to":94
    }
    , {
      "from":69
      , "to":94
    }
    , {
      "from":70
      , "to":94
    }
    , {
      "from":71
      , "to":94
    }
    , {
      "from":72
      , "to":94
    }
    , {
      "from":73
      , "to":94
    }
    , {
      "from":74
      , "to":94
    }
    , {
      "from":75
      , "to":94
    }
    , {
      "from":76
      , "to":94
    }
    , {
      "from":77
      , "to":94
    }
    , {
      "from":78
      , "to":94
    }
    , {
      "from":79
      , "to":94
    }
    , {
      "from":80
      , "to":94
    }
    , {
      "from":81
      , "to":94
    }
    , {
      "from":82
      , "to":94
    }
    , {
      "from":83
      , "to":94
    }
    , {
      "from":84
      , "to":94
    }
    , {
      "from":51
      , "to":49
    }
    , {
      "from":48
      , "to":49
    }
    , {
      "from":51
      , "to":87
    }
    , {
      "from":55
      , "to":88
    }
    , {
      "from":54
      , "to":51
    }
    , {
      "from":54
      , "to":89
    }
    , {
      "from":49
      , "to":89
    }
    , {
      "from":56
      , "to":90
    }
    , {
      "from":57
      , "to":90
    }
    , {
      "from":58
      , "to":90
    }
    , {
      "from":59
      , "to":90
    }
    , {
      "from":60
      , "to":90
    }
    , {
      "from":61
      , "to":90
    }
    , {
      "from":62
      , "to":90
    }
    , {
      "from":63
      , "to":90
    }
    , {
      "from":64
      , "to":90
    }
    , {
      "from":65
      , "to":90
    }
    , {
      "from":66
      , "to":90
    }
    , {
      "from":67
      , "to":90
    }
    , {
      "from":68
      , "to":90
    }
    , {
      "from":69
      , "to":90
    }
    , {
      "from":70
      , "to":90
    }
    , {
      "from":71
      , "to":90
    }
    , {
      "from":72
      , "to":90
    }
    , {
      "from":73
      , "to":90
    }
    , {
      "from":74
      , "to":90
    }
    , {
      "from":75
      , "to":90
    }
    , {
      "from":76
      , "to":90
    }
    , {
      "from":77
      , "to":90
    }
    , {
      "from":78
      , "to":90
    }
    , {
      "from":79
      , "to":90
    }
    , {
      "from":80
      , "to":90
    }
    , {
      "from":81
      , "to":90
    }
    , {
      "from":82
      , "to":90
    }
    , {
      "from":83
      , "to":90
    }
    , {
      "from":84
      , "to":90
    }
    , {
      "from":92
      , "to":91
    }
    , {
      "from":90
      , "to":91
    }
    , {
      "from":85
      , "to":92
    }
    , {
      "from":86
      , "to":92
    }
    , {
      "from":92
      , "to":54
    }
    , {
      "from":87
      , "to":55
    }
    , {
      "from":89
      , "to":56
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":56
      , "to":58
    }
    , {
      "from":56
      , "to":59
    }
    , {
      "from":56
      , "to":60
    }
    , {
      "from":56
      , "to":61
    }
    , {
      "from":56
      , "to":62
    }
    , {
      "from":56
      , "to":63
    }
    , {
      "from":56
      , "to":64
    }
    , {
      "from":56
      , "to":65
    }
    , {
      "from":56
      , "to":66
    }
    , {
      "from":56
      , "to":67
    }
    , {
      "from":56
      , "to":68
    }
    , {
      "from":56
      , "to":69
    }
    , {
      "from":56
      , "to":70
    }
    , {
      "from":56
      , "to":71
    }
    , {
      "from":56
      , "to":72
    }
    , {
      "from":56
      , "to":73
    }
    , {
      "from":56
      , "to":74
    }
    , {
      "from":56
      , "to":75
    }
    , {
      "from":56
      , "to":76
    }
    , {
      "from":56
      , "to":77
    }
    , {
      "from":56
      , "to":78
    }
    , {
      "from":56
      , "to":79
    }
    , {
      "from":56
      , "to":80
    }
    , {
      "from":56
      , "to":81
    }
    , {
      "from":56
      , "to":82
    }
    , {
      "from":56
      , "to":83
    }
    , {
      "from":56
      , "to":84
    }
    , {
      "from":91
      , "to":85
    }
    , {
      "from":85
      , "to":86
    }
    , {
      "from":86
      , "to":32
    }
  ]
}
