 SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += ./verilog/wishbone.v
TOPLEVEL = wishbone
MODULE = testbench
include $(shell cocotb-config --makefiles)/Makefile.sim
