{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571578962763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571578962763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:42:42 2019 " "Processing started: Sun Oct 20 21:42:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571578962763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571578962763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571578962764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571578963106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu2.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU2 " "Found entity 1: MCU2" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU2 " "Elaborating entity \"MCU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571578963272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Macc MCU2.v(6) " "Output port \"Macc\" at MCU2.v(6) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571578963274 "|MCU2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MaccH MCU2.v(7) " "Output port \"MaccH\" at MCU2.v(7) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571578963274 "|MCU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:myRam " "Elaborating entity \"Ram\" for hierarchy \"Ram:myRam\"" {  } { { "MCU2.v" "myRam" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:ProgramMemory " "Elaborating entity \"Rom\" for hierarchy \"Rom:ProgramMemory\"" {  } { { "MCU2.v" "ProgramMemory" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i Rom.v(14) " "Verilog HDL or VHDL warning at Rom.v(14): object \"i\" assigned a value but never read" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571578963301 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 255 Rom.v(20) " "Verilog HDL warning at Rom.v(20): number of words (10) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1571578963301 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Rom.v(16) " "Net \"rom.data_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571578963301 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Rom.v(16) " "Net \"rom.waddr_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571578963301 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Rom.v(16) " "Net \"rom.we_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571578963301 "|MCU2|Rom:ProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "MCU2.v" "MainALU" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963302 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAcc ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"dataAcc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[0\] ALU.v(12) " "Inferred latch for \"dataAcc\[0\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[1\] ALU.v(12) " "Inferred latch for \"dataAcc\[1\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[2\] ALU.v(12) " "Inferred latch for \"dataAcc\[2\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[3\] ALU.v(12) " "Inferred latch for \"dataAcc\[3\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[4\] ALU.v(12) " "Inferred latch for \"dataAcc\[4\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[5\] ALU.v(12) " "Inferred latch for \"dataAcc\[5\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[6\] ALU.v(12) " "Inferred latch for \"dataAcc\[6\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[7\] ALU.v(12) " "Inferred latch for \"dataAcc\[7\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[8\] ALU.v(12) " "Inferred latch for \"dataAcc\[8\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[9\] ALU.v(12) " "Inferred latch for \"dataAcc\[9\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[10\] ALU.v(12) " "Inferred latch for \"dataAcc\[10\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[11\] ALU.v(12) " "Inferred latch for \"dataAcc\[11\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[12\] ALU.v(12) " "Inferred latch for \"dataAcc\[12\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963304 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[13\] ALU.v(12) " "Inferred latch for \"dataAcc\[13\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[14\] ALU.v(12) " "Inferred latch for \"dataAcc\[14\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[15\] ALU.v(12) " "Inferred latch for \"dataAcc\[15\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[16\] ALU.v(12) " "Inferred latch for \"dataAcc\[16\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[17\] ALU.v(12) " "Inferred latch for \"dataAcc\[17\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[18\] ALU.v(12) " "Inferred latch for \"dataAcc\[18\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[19\] ALU.v(12) " "Inferred latch for \"dataAcc\[19\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[20\] ALU.v(12) " "Inferred latch for \"dataAcc\[20\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[21\] ALU.v(12) " "Inferred latch for \"dataAcc\[21\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[22\] ALU.v(12) " "Inferred latch for \"dataAcc\[22\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[23\] ALU.v(12) " "Inferred latch for \"dataAcc\[23\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[24\] ALU.v(12) " "Inferred latch for \"dataAcc\[24\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[25\] ALU.v(12) " "Inferred latch for \"dataAcc\[25\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[26\] ALU.v(12) " "Inferred latch for \"dataAcc\[26\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[27\] ALU.v(12) " "Inferred latch for \"dataAcc\[27\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[28\] ALU.v(12) " "Inferred latch for \"dataAcc\[28\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[29\] ALU.v(12) " "Inferred latch for \"dataAcc\[29\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[30\] ALU.v(12) " "Inferred latch for \"dataAcc\[30\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[31\] ALU.v(12) " "Inferred latch for \"dataAcc\[31\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571578963305 "|MCU2|ALU:MainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:MainController " "Elaborating entity \"controller\" for hierarchy \"controller:MainController\"" {  } { { "MCU2.v" "MainController" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ar32 controller.v(47) " "Verilog HDL or VHDL warning at controller.v(47): object \"ar32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571578963309 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br32 controller.v(47) " "Verilog HDL or VHDL warning at controller.v(47): object \"br32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571578963309 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(99) " "Verilog HDL Case Statement warning at controller.v(99): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571578963309 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(145) " "Verilog HDL Case Statement warning at controller.v(145): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 145 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571578963309 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(146) " "Verilog HDL Case Statement warning at controller.v(146): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 146 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571578963310 "|MCU2|controller:MainController"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Ram:myRam\|ram_rtl_0 " "Inferred dual-clock RAM node \"Ram:myRam\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1571578963625 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:myRam\|ram " "RAM logic \"Ram:myRam\|ram\" is uninferred due to asynchronous read logic" {  } { { "Ram.v" "ram" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Ram.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1571578963625 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1571578963625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Rom:ProgramMemory\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Rom:ProgramMemory\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter INIT_FILE set to db/MCU2.ram0_Rom_15fa0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram:myRam\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ram:myRam\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571578963825 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1571578963825 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1571578963825 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:MainALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:MainALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578963827 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:MainALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:MainALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578963827 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1571578963827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MCU2.ram0_Rom_15fa0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578963877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u61 " "Found entity 1: altsyncram_0u61" {  } { { "db/altsyncram_0u61.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_0u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578963943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578963943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram:myRam\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Ram:myRam\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram:myRam\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Ram:myRam\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578963953 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578963953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87d1 " "Found entity 1: altsyncram_87d1" {  } { { "db/altsyncram_87d1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_87d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964041 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578964041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:MainALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964123 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578964123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fom " "Found entity 1: lpm_divide_fom" {  } { { "db/lpm_divide_fom.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/lpm_divide_fom.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ef " "Found entity 1: alt_u_div_8ef" {  } { { "db/alt_u_div_8ef.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/alt_u_div_8ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964391 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1571578964505 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1571578964505 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964505 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964505 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964505 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1571578964505 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1571578964505 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1571578964505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964549 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578964549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_mult_r2h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_jul.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578964710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571578964711 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571578964711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_out_kv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571578964769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571578964769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1571578964992 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "496 " "Ignored 496 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1571578965019 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "480 " "Ignored 480 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1571578965019 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1571578965019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[0\] " "Latch ALU:MainALU\|dataAcc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[1\] " "Latch ALU:MainALU\|dataAcc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[2\] " "Latch ALU:MainALU\|dataAcc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[3\] " "Latch ALU:MainALU\|dataAcc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[4\] " "Latch ALU:MainALU\|dataAcc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[5\] " "Latch ALU:MainALU\|dataAcc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[6\] " "Latch ALU:MainALU\|dataAcc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965024 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[7\] " "Latch ALU:MainALU\|dataAcc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[8\] " "Latch ALU:MainALU\|dataAcc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[9\] " "Latch ALU:MainALU\|dataAcc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[10\] " "Latch ALU:MainALU\|dataAcc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[11\] " "Latch ALU:MainALU\|dataAcc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[12\] " "Latch ALU:MainALU\|dataAcc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[13\] " "Latch ALU:MainALU\|dataAcc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[14\] " "Latch ALU:MainALU\|dataAcc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[15\] " "Latch ALU:MainALU\|dataAcc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[16\] " "Latch ALU:MainALU\|dataAcc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[17\] " "Latch ALU:MainALU\|dataAcc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[18\] " "Latch ALU:MainALU\|dataAcc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[19\] " "Latch ALU:MainALU\|dataAcc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[20\] " "Latch ALU:MainALU\|dataAcc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[21\] " "Latch ALU:MainALU\|dataAcc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965026 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[22\] " "Latch ALU:MainALU\|dataAcc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[23\] " "Latch ALU:MainALU\|dataAcc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[24\] " "Latch ALU:MainALU\|dataAcc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[25\] " "Latch ALU:MainALU\|dataAcc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[26\] " "Latch ALU:MainALU\|dataAcc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[27\] " "Latch ALU:MainALU\|dataAcc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[28\] " "Latch ALU:MainALU\|dataAcc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[29\] " "Latch ALU:MainALU\|dataAcc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965027 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[30\] " "Latch ALU:MainALU\|dataAcc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965028 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[31\] " "Latch ALU:MainALU\|dataAcc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571578965028 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571578965028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[0\] GND " "Pin \"Macc\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[1\] GND " "Pin \"Macc\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[2\] GND " "Pin \"Macc\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[3\] GND " "Pin \"Macc\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[4\] GND " "Pin \"Macc\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[5\] GND " "Pin \"Macc\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[6\] GND " "Pin \"Macc\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[7\] GND " "Pin \"Macc\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[8\] GND " "Pin \"Macc\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[9\] GND " "Pin \"Macc\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[10\] GND " "Pin \"Macc\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[11\] GND " "Pin \"Macc\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[12\] GND " "Pin \"Macc\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[13\] GND " "Pin \"Macc\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[14\] GND " "Pin \"Macc\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[15\] GND " "Pin \"Macc\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|Macc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[0\] GND " "Pin \"MaccH\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[1\] GND " "Pin \"MaccH\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[2\] GND " "Pin \"MaccH\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[3\] GND " "Pin \"MaccH\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[4\] GND " "Pin \"MaccH\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[5\] GND " "Pin \"MaccH\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[6\] GND " "Pin \"MaccH\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[7\] GND " "Pin \"MaccH\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[8\] GND " "Pin \"MaccH\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[9\] GND " "Pin \"MaccH\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[10\] GND " "Pin \"MaccH\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[11\] GND " "Pin \"MaccH\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[12\] GND " "Pin \"MaccH\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[13\] GND " "Pin \"MaccH\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[14\] GND " "Pin \"MaccH\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[15\] GND " "Pin \"MaccH\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571578966085 "|MCU2|MaccH[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571578966085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1571578966241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1571578967655 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Ram:myRam\|altsyncram:ram_rtl_0\|altsyncram_87d1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"Ram:myRam\|altsyncram:ram_rtl_0\|altsyncram_87d1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_87d1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_87d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 38 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578967660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571578967965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578967965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[0\] " "No output dependent on input pin \"portIn\[0\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[1\] " "No output dependent on input pin \"portIn\[1\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[2\] " "No output dependent on input pin \"portIn\[2\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[3\] " "No output dependent on input pin \"portIn\[3\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[4\] " "No output dependent on input pin \"portIn\[4\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[5\] " "No output dependent on input pin \"portIn\[5\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[6\] " "No output dependent on input pin \"portIn\[6\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[7\] " "No output dependent on input pin \"portIn\[7\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[8\] " "No output dependent on input pin \"portIn\[8\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[9\] " "No output dependent on input pin \"portIn\[9\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[10\] " "No output dependent on input pin \"portIn\[10\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[11\] " "No output dependent on input pin \"portIn\[11\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[12\] " "No output dependent on input pin \"portIn\[12\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[13\] " "No output dependent on input pin \"portIn\[13\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[14\] " "No output dependent on input pin \"portIn\[14\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "portIn\[15\] " "No output dependent on input pin \"portIn\[15\]\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571578968159 "|MCU2|portIn[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1571578968159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1374 " "Implemented 1374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571578968160 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571578968160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1244 " "Implemented 1244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571578968160 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1571578968160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571578968160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571578968215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:42:48 2019 " "Processing ended: Sun Oct 20 21:42:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571578968215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571578968215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571578968215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571578968215 ""}
