{
  "processor": "Intel i860",
  "manufacturer": "Intel",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Intel i860 64-Bit Microprocessor Programmer's Reference Manual, 1989",
  "clock_mhz_range": "25-40",
  "notes": "RISC/VLIW architecture. Most integer ALU instructions are single-cycle. FP operations have 3-stage pipeline (3 cycles latency, 1 cycle throughput). Supports dual-instruction mode where integer and FP instructions execute in parallel. Load latency is typically 1-3 cycles depending on cache hit. No hardware integer multiply; MUL traps to software emulation.",
  "instruction_count": 121,
  "instructions": [
    {
      "mnemonic": "adds",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Signed integer add (32-bit)"
    },
    {
      "mnemonic": "addu",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Unsigned integer add"
    },
    {
      "mnemonic": "subs",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Signed integer subtract"
    },
    {
      "mnemonic": "subu",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Unsigned integer subtract"
    },
    {
      "mnemonic": "and",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise AND (lower 32 bits)"
    },
    {
      "mnemonic": "andh",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise AND (upper 16 bits with immediate)"
    },
    {
      "mnemonic": "andnot",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise AND NOT"
    },
    {
      "mnemonic": "andnoth",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise AND NOT (upper half)"
    },
    {
      "mnemonic": "or",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise OR"
    },
    {
      "mnemonic": "orh",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise OR (upper half)"
    },
    {
      "mnemonic": "ornot",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise OR NOT"
    },
    {
      "mnemonic": "ornoth",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise OR NOT (upper half)"
    },
    {
      "mnemonic": "xor",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise XOR"
    },
    {
      "mnemonic": "xorh",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Bitwise XOR (upper half)"
    },
    {
      "mnemonic": "shl",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Shift left logical"
    },
    {
      "mnemonic": "shr",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Shift right logical"
    },
    {
      "mnemonic": "shra",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Shift right arithmetic"
    },
    {
      "mnemonic": "shrd",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Shift right double (64-bit concatenated shift)"
    },
    {
      "mnemonic": "bte",
      "operands": "src1, src2, target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Branch if equal (1 cycle with delay slot)"
    },
    {
      "mnemonic": "btne",
      "operands": "src1, src2, target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Branch if not equal"
    },
    {
      "mnemonic": "br",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch unconditional (1 delay slot)"
    },
    {
      "mnemonic": "bri",
      "operands": "src1",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Branch indirect (1 delay slot)"
    },
    {
      "mnemonic": "call",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Call subroutine (saves return addr in r1; 1 delay slot)"
    },
    {
      "mnemonic": "calli",
      "operands": "src1",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Call indirect"
    },
    {
      "mnemonic": "bc",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch if CC set (no delay slot; squash if not taken)"
    },
    {
      "mnemonic": "bnc",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch if CC not set"
    },
    {
      "mnemonic": "bc.t",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch if CC set (1 delay slot; squash if taken)"
    },
    {
      "mnemonic": "bnc.t",
      "operands": "target",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch if CC not set (1 delay slot; squash if taken)"
    },
    {
      "mnemonic": "trap",
      "operands": "src1, src2, dest",
      "bytes": 4,
      "cycles": 9,
      "cycles_note": "~9 minimum for trap handler entry",
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Software trap"
    },
    {
      "mnemonic": "intovr",
      "operands": "",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 if no overflow; trap if overflow",
      "category": "control",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Trap on integer overflow"
    },
    {
      "mnemonic": "ld.b",
      "operands": "src1(src2), dest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 cache hit; 3+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Load byte (zero-extended)"
    },
    {
      "mnemonic": "ld.s",
      "operands": "src1(src2), dest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 cache hit; 3+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Load short (16-bit, zero-extended)"
    },
    {
      "mnemonic": "ld.l",
      "operands": "src1(src2), dest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 cache hit; 3+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Load long (32-bit)"
    },
    {
      "mnemonic": "st.b",
      "operands": "src1, src2(dest)",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Store byte"
    },
    {
      "mnemonic": "st.s",
      "operands": "src1, src2(dest)",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Store short (16-bit)"
    },
    {
      "mnemonic": "st.l",
      "operands": "src1, src2(dest)",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Store long (32-bit)"
    },
    {
      "mnemonic": "ld.c",
      "operands": "csrc, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load from control register"
    },
    {
      "mnemonic": "st.c",
      "operands": "src1, cdest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Store to control register"
    },
    {
      "mnemonic": "ixfr",
      "operands": "src1, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Transfer integer register to FP register"
    },
    {
      "mnemonic": "fld.l",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 cache hit; 3+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP load single (32-bit)"
    },
    {
      "mnemonic": "fld.d",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 cache hit; 3+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP load double (64-bit)"
    },
    {
      "mnemonic": "fld.q",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 2,
      "cycles_note": "2 cache hit; 4+ cache miss",
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP load quad (128-bit)"
    },
    {
      "mnemonic": "fst.l",
      "operands": "fsrc, src1(src2)",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP store single (32-bit)"
    },
    {
      "mnemonic": "fst.d",
      "operands": "fsrc, src1(src2)",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP store double (64-bit)"
    },
    {
      "mnemonic": "fst.q",
      "operands": "fsrc, src1(src2)",
      "bytes": 4,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "FP store quad (128-bit)"
    },
    {
      "mnemonic": "pfld.l",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Pipelined FP load single (for dual-instruction mode)"
    },
    {
      "mnemonic": "pfld.d",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Pipelined FP load double"
    },
    {
      "mnemonic": "pfld.q",
      "operands": "src1(src2), fdest",
      "bytes": 4,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Pipelined FP load quad"
    },
    {
      "mnemonic": "flush",
      "operands": "src1(src2)",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "Variable; may stall for write-back",
      "category": "memory",
      "addressing_mode": "memory",
      "flags_affected": "none",
      "notes": "Flush data cache line"
    },
    {
      "mnemonic": "lock",
      "operands": "",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Lock bus for atomic operation"
    },
    {
      "mnemonic": "unlock",
      "operands": "",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Unlock bus"
    },
    {
      "mnemonic": "nop",
      "operands": "",
      "bytes": 4,
      "cycles": 1,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "No operation (encodes as or r0,r0,r0 or similar)"
    },
    {
      "mnemonic": "fnop",
      "operands": "",
      "bytes": 4,
      "cycles": 1,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "FP no operation (occupies FP pipeline slot)"
    },
    {
      "mnemonic": "fadd.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (pipelined)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP add single-single"
    },
    {
      "mnemonic": "fadd.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP add single-double (mixed precision)"
    },
    {
      "mnemonic": "fadd.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP add double-double"
    },
    {
      "mnemonic": "fsub.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP subtract single-single"
    },
    {
      "mnemonic": "fsub.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP subtract single-double"
    },
    {
      "mnemonic": "fsub.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP subtract double-double"
    },
    {
      "mnemonic": "fmul.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (pipelined)",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP multiply single-single"
    },
    {
      "mnemonic": "fmul.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP multiply single-double"
    },
    {
      "mnemonic": "fmul.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP multiply double-double"
    },
    {
      "mnemonic": "fmlow.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP multiply low-order double (for extended precision)"
    },
    {
      "mnemonic": "frcp.ss",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal approximation single"
    },
    {
      "mnemonic": "frcp.sd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal approximation single-to-double"
    },
    {
      "mnemonic": "frcp.dd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal approximation double"
    },
    {
      "mnemonic": "frsqr.ss",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal square root approximation single"
    },
    {
      "mnemonic": "frsqr.sd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal square root approximation single-to-double"
    },
    {
      "mnemonic": "frsqr.dd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP reciprocal square root approximation double"
    },
    {
      "mnemonic": "fiadd.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP integer add (operates on FP register file as integers) single"
    },
    {
      "mnemonic": "fiadd.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP integer add double"
    },
    {
      "mnemonic": "fisub.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP integer subtract single"
    },
    {
      "mnemonic": "fisub.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP integer subtract double"
    },
    {
      "mnemonic": "fix.ss",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (uses adder pipeline)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Convert FP single to integer single"
    },
    {
      "mnemonic": "fix.sd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Convert FP single to integer double"
    },
    {
      "mnemonic": "fix.dd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Convert FP double to integer double"
    },
    {
      "mnemonic": "ftrunc.ss",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Truncate FP single to integer single"
    },
    {
      "mnemonic": "ftrunc.sd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Truncate FP single to integer double"
    },
    {
      "mnemonic": "ftrunc.dd",
      "operands": "fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Truncate FP double to integer double"
    },
    {
      "mnemonic": "fxfr",
      "operands": "fsrc1, dest",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Transfer FP register to integer register"
    },
    {
      "mnemonic": "fzchkl",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency (uses adder)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Z-buffer check lower bound (graphics)"
    },
    {
      "mnemonic": "fzchks",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency (uses adder)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Z-buffer check upper bound (graphics)"
    },
    {
      "mnemonic": "faddp",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP add and update pipeline KR register (graphics pipeline)"
    },
    {
      "mnemonic": "faddz",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "FP add and update pipeline KI register (graphics pipeline)"
    },
    {
      "mnemonic": "pfadd.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (pipelined, dual-instruction mode)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add single (for dual-op mode)"
    },
    {
      "mnemonic": "pfadd.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add single-double"
    },
    {
      "mnemonic": "pfadd.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add double-double"
    },
    {
      "mnemonic": "pfsub.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract single"
    },
    {
      "mnemonic": "pfsub.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract single-double"
    },
    {
      "mnemonic": "pfsub.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract double-double"
    },
    {
      "mnemonic": "pfmul.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (pipelined, dual-instruction mode)",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply single"
    },
    {
      "mnemonic": "pfmul.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply single-double"
    },
    {
      "mnemonic": "pfmul.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply double-double"
    },
    {
      "mnemonic": "pfmul3.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply double, 3-stage result"
    },
    {
      "mnemonic": "pfam.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (dual add+mul)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add + multiply (FMAC: adder does add, multiplier does mul simultaneously)"
    },
    {
      "mnemonic": "pfam.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add + multiply single-double"
    },
    {
      "mnemonic": "pfam.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP add + multiply double-double"
    },
    {
      "mnemonic": "pfsm.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract + multiply"
    },
    {
      "mnemonic": "pfsm.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract + multiply single-double"
    },
    {
      "mnemonic": "pfsm.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP subtract + multiply double-double"
    },
    {
      "mnemonic": "pfmam.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + add (reversed pipe order)"
    },
    {
      "mnemonic": "pfmam.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + add single-double"
    },
    {
      "mnemonic": "pfmam.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + add double-double"
    },
    {
      "mnemonic": "pfmsm.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + subtract"
    },
    {
      "mnemonic": "pfmsm.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + subtract single-double"
    },
    {
      "mnemonic": "pfmsm.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP multiply + subtract double-double"
    },
    {
      "mnemonic": "pform.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP OR merge (graphics, 32-bit pixel merge)"
    },
    {
      "mnemonic": "pform.sd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP OR merge single-double"
    },
    {
      "mnemonic": "pform.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP OR merge double-double"
    },
    {
      "mnemonic": "d.fadd.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 throughput; dual-instruction mode, runs concurrently with integer op",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Dual-mode FP add single (d. prefix enables dual instruction execution)"
    },
    {
      "mnemonic": "d.fmul.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 throughput; dual-instruction mode",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Dual-mode FP multiply single"
    },
    {
      "mnemonic": "d.pfadd.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 throughput; dual-instruction mode with pipelined result",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Dual-mode pipelined FP add single"
    },
    {
      "mnemonic": "d.pfmul.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 throughput; dual-instruction mode with pipelined result",
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Dual-mode pipelined FP multiply single"
    },
    {
      "mnemonic": "d.pfam.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "cycles_note": "1 throughput; issues both add and mul in one cycle",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Dual-mode pipelined FP add+multiply single"
    },
    {
      "mnemonic": "form",
      "operands": "fsrc1, fdest",
      "bytes": 4,
      "cycles": 3,
      "cycles_note": "3 latency / 1 throughput (uses adder)",
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "OR merge operation (bitwise OR into pipeline result)"
    },
    {
      "mnemonic": "pfgt.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP greater-than compare single (sets CC)"
    },
    {
      "mnemonic": "pfgt.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP greater-than compare double"
    },
    {
      "mnemonic": "pfle.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP less-or-equal compare single"
    },
    {
      "mnemonic": "pfle.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP less-or-equal compare double"
    },
    {
      "mnemonic": "pfeq.ss",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP equal compare single"
    },
    {
      "mnemonic": "pfeq.dd",
      "operands": "fsrc1, fsrc2, fdest",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pipelined FP equal compare double"
    }
  ]
}
