Release 14.6 Map P.68d (nt64)
Xilinx Mapping Report File for Design 'CPU'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx100-fgg676-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
Target Device  : xc6slx100
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Jul 24 11:13:23 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   32
Slice Logic Utilization:
  Number of Slice Registers:                 3,167 out of 126,576    2%
    Number used as Flip Flops:               3,130
    Number used as Latches:                     34
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      5,390 out of  63,288    8%
    Number used as logic:                    5,365 out of  63,288    8%
      Number using O6 output only:           4,308
      Number using O5 output only:             102
      Number using O5 and O6:                  955
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  15,616    0%
    Number used exclusively as route-thrus:     25
      Number with same-slice register load:     13
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,491 out of  15,822   15%
  Number of MUXCYs used:                     1,332 out of  31,644    4%
  Number of LUT Flip Flop pairs used:        7,327
    Number with an unused Flip Flop:         4,268 out of   7,327   58%
    Number with an unused LUT:               1,937 out of   7,327   26%
    Number of fully used LUT-FF pairs:       1,122 out of   7,327   15%
    Number of unique control sets:             193
    Number of slice register sites lost
      to control set restrictions:             820 out of 126,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       228 out of     480   47%
    Number of LOCed IOBs:                      228 out of     228  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     268    0%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     506    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     506    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     506    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.05

Peak Memory Usage:  710 MB
Total REAL time to MAP completion:  2 mins 21 secs 
Total CPU time to MAP completion:   2 mins 21 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[27]_AND_280_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[29]_AND_276_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[10]_AND_313_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[20]_AND_293_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[13]_AND_307_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[30]_AND_273_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[25]_AND_284_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[18]_AND_297_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[28]_AND_278_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[12]_AND_309_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[16]_AND_301_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[17]_AND_299_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[24]_AND_286_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[1]_AND_331_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[2]_AND_329_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[3]_AND_327_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[7]_AND_319_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[8]_AND_317_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[9]_AND_315_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[23]_AND_288_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[15]_AND_303_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[0]_AND_333_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[4]_AND_325_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[5]_AND_323_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[6]_AND_321_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[11]_AND_311_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[31]_AND_272_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[14]_AND_305_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[21]_AND_291_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[22]_AND_290_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[26]_AND_282_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rst_SW[19]_AND_295_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network clk50_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 1 more times for the following
   (max. 5 shown):
   clk11_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		u4/m/blk00000001/blk00000002

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DYP0<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP0<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DYP1<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<20>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<21>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashAddr<22>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashByte                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashCE<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashCE<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashCE<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<0>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<1>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<2>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<3>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<4>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<5>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<6>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<7>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<8>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<9>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<10>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<11>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<12>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<13>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<14>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashData<15>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashOE                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashRP                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashVpen                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FlashWE                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<16>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<17>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<18>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Addr<19>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<16>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<17>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<18>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<19>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<20>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<21>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<22>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<23>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<24>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<25>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<26>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<27>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<28>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<29>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<30>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1Data<31>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1EN                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1OE                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram1WE                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<16>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<17>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<18>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Addr<19>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<16>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<17>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<18>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<19>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<20>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<21>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<22>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<23>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<24>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<25>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<26>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<27>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<28>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<29>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<30>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2Data<31>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2EN                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2OE                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Ram2WE                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<12>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<13>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<16>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<17>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<18>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<19>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<20>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<21>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<22>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<23>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<24>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<25>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<26>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<27>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<28>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<29>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<30>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW<31>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk11                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk50                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk_step                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| data_ready                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rdn                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tbre                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tsre                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| wrn                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
