# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT --x-assign unique --output-split 20000 --output-split-cfuncs 20000 --top-module TestAccel -Mdir /home/amirali/git/dandelion-sim/hardware/verilog/build /home/amirali/git/dandelion-sim/hardware/verilog/src/Accel.v /home/amirali/git/dandelion-sim/hardware/verilog/src/RegFile.v /home/amirali/git/dandelion-sim/hardware/verilog/src/TestAccel.v /home/amirali/git/dandelion-sim/hardware/verilog/src/Compute.v /home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v /home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v /home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTASimDPI.v"
S      2761 1855024247  1569388411    20436310  1569388411    20436310 "/home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v"
S      3104 1855024248  1569388411    20436310  1569388411    20436310 "/home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v"
S      1829 1855024503  1569388411    20436310  1569388411    20436310 "/home/amirali/git/dandelion-sim/hardware/chisel/src/main/resources/verilog/VTASimDPI.v"
T     33627 248019422  1569388427   578519708  1569388427   578519708 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel.cpp"
T      5100 248019421  1569388427   578519708  1569388427   578519708 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel.h"
T      1453 234345500  1569388427   579519713  1569388427   579519713 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel.mk"
T       687 248019420  1569388427   577519703  1569388427   577519703 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__Dpi.cpp"
T      1342 248019419  1569388427   577519703  1569388427   577519703 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__Dpi.h"
T      6386 248019423  1569388427   578519708  1569388427   578519708 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__Slow.cpp"
T       632 248019418  1569388427   577519703  1569388427   577519703 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__Syms.cpp"
T       786 248019417  1569388427   577519703  1569388427   577519703 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__Syms.h"
T      1309 234345501  1569388427   579519713  1569388427   579519713 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__ver.d"
T         0        0  1569388427   579519713  1569388427   579519713 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel__verFiles.dat"
T      1224 171643210  1569388427   578519708  1569388427   578519708 "/home/amirali/git/dandelion-sim/hardware/verilog/build/VTestAccel_classes.mk"
S      4287 1611975380  1569386241   868658105  1569386241   868658105 "/home/amirali/git/dandelion-sim/hardware/verilog/src/Accel.v"
S      4887 1611975381  1569386241   868658105  1569386241   868658105 "/home/amirali/git/dandelion-sim/hardware/verilog/src/Compute.v"
S      4998 1611975382  1569386241   868658105  1569386241   868658105 "/home/amirali/git/dandelion-sim/hardware/verilog/src/RegFile.v"
S      3638 1611975383  1569386241   868658105  1569386241   868658105 "/home/amirali/git/dandelion-sim/hardware/verilog/src/TestAccel.v"
S   5150400 97162518  1558670213   493729957  1558670213   491729946 "/usr/local/bin/verilator_bin"
