model,Multi Group Metrics
LNL,Mispredictions;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Irregular_Overhead;Other_Bottlenecks
GNR,Big_Code;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
MTL,Big_Code;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
SPR-HBM,Lock_Latency;Big_Code;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
SPR,Lock_Latency;Big_Code;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
ADL,Lock_Latency;Big_Code;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
TGL,Lock_Latency;Big_Code;L2_Bound;Contested_Accesses;Data_Sharing;DRAM_Bound;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Useful_Work;Instruction_Fetch_BW;Compute_Bound_Est;Branch_Misprediction_Cost;Irregular_Overhead;Other_Bottlenecks
ICX,Lock_Latency;Big_Code;L2_Bound;Contested_Accesses;Data_Sharing;DRAM_Bound;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Useful_Work;Instruction_Fetch_BW;Compute_Bound_Est;Branch_Misprediction_Cost;Irregular_Overhead;Other_Bottlenecks
CLX,L1_Latency_Dependency;Lock_Latency;L2_Bound;Big_Code;Branch_Mispredicts;Contested_Accesses;Data_Sharing;DRAM_Bound;Other_Mispredicts;Machine_Clears;Other_Nukes;Ports_Utilization;Mispredictions;Useful_Work;Memory_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Core_Bound;Branch_Misprediction_Cost;Compute_Bound_Est;Irregular_Overhead;Other_Bottlenecks
SKL,L1_Latency_Dependency;Lock_Latency;L2_Bound;Big_Code;Branch_Mispredicts;DRAM_Bound;Other_Mispredicts;Machine_Clears;Other_Nukes;Ports_Utilization;Mispredictions;Useful_Work;Memory_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Core_Bound;Branch_Misprediction_Cost;Compute_Bound_Est;Irregular_Overhead;Other_Bottlenecks
SKX,L1_Latency_Dependency;Lock_Latency;L2_Bound;Big_Code;Branch_Mispredicts;DRAM_Bound;Other_Mispredicts;Machine_Clears;Other_Nukes;Ports_Utilization;Mispredictions;Useful_Work;Memory_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Core_Bound;Branch_Misprediction_Cost;Compute_Bound_Est;Irregular_Overhead;Other_Bottlenecks
