0.7
2020.2
Nov  8 2024
22:36:55
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/glbl.v,1724786425,systemVerilog,,,,glbl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
