{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576039524381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576039524387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 11:45:24 2019 " "Processing started: Wed Dec 11 11:45:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576039524387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039524387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039524387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576039524934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576039524934 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "car.v(350) " "Verilog HDL syntax warning at car.v(350): extra block comment delimiter characters /* within block comment" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 350 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key car.v(8) " "Verilog HDL Declaration information at car.v(8): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 car.v(5) " "Verilog HDL Declaration information at car.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr car.v(6) " "Verilog HDL Declaration information at car.v(6): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg car.v(7) " "Verilog HDL Declaration information at car.v(7): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw car.v(9) " "Verilog HDL Declaration information at car.v(9): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.v 3 3 " "Found 3 design units, including 3 entities, in source file car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536403 ""} { "Info" "ISGN_ENTITY_NAME" "2 reduce_HZ_10HZ " "Found entity 2: reduce_HZ_10HZ" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536403 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_to_1 " "Found entity 3: div_to_1" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 led_run.v(70) " "Verilog HDL Expression warning at led_run.v(70): truncated literal to match 18 bits" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_run.v(74) " "Verilog HDL information at led_run.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_run.v 2 2 " "Found 2 design units, including 2 entities, in source file led_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_run " "Found entity 1: led_run" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536419 ""} { "Info" "ISGN_ENTITY_NAME" "2 effect2 " "Found entity 2: effect2" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Study/verilog source code/asscar/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_run.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_run " "Found entity 1: lcd_run" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_run.v(116) " "Verilog HDL information at seg7_run.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_run.v(186) " "Verilog HDL information at seg7_run.v(186): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 186 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 seg7_run.v(13) " "Verilog HDL Declaration information at seg7_run.v(13): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_run.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_run " "Found entity 1: seg7_run" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR_RECEIVE.v" "" { Text "D:/Study/verilog source code/asscar/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "D:/Study/verilog source code/asscar/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_hex " "Found entity 1: SEG_hex" {  } { { "SEG_hex.v" "" { Text "D:/Study/verilog source code/asscar/SEG_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "D:/Study/verilog source code/asscar/pll1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file ledbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledbouncer " "Found entity 1: ledbouncer" {  } { { "ledbouncer.v" "" { Text "D:/Study/verilog source code/asscar/ledbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(25) " "Verilog HDL information at test.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "D:/Study/verilog source code/asscar/test.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Study/verilog source code/asscar/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576039536427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "car.v(39) " "Verilog HDL Instantiation warning at car.v(39): instance has no name" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_run.v(96) " "Verilog HDL Instantiation warning at led_run.v(96): instance has no name" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_run.v(27) " "Verilog HDL or VHDL warning at lcd_run.v(27): conditional expression evaluates to a constant" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576039536427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableir car.v(14) " "Verilog HDL or VHDL warning at car.v(14): object \"enableir\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first car.v(19) " "Verilog HDL or VHDL warning at car.v(19): object \"first\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_lcd car.v(24) " "Verilog HDL or VHDL warning at car.v(24): object \"select_lcd\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_seg7 car.v(25) " "Verilog HDL or VHDL warning at car.v(25): object \"select_seg7\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i car.v(60) " "Verilog HDL or VHDL warning at car.v(60): object \"i\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checkpasss car.v(103) " "Verilog HDL or VHDL warning at car.v(103): object \"checkpasss\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw car.v(121) " "Verilog HDL or VHDL warning at car.v(121): object \"sw\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checkalert car.v(141) " "Verilog HDL or VHDL warning at car.v(141): object \"checkalert\" assigned a value but never read" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 car.v(139) " "Verilog HDL assignment warning at car.v(139): truncated value with size 9 to match size of target (7)" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reduce_HZ_10HZ reduce_HZ_10HZ:comb_11 " "Elaborating entity \"reduce_HZ_10HZ\" for hierarchy \"reduce_HZ_10HZ:comb_11\"" {  } { { "car.v" "comb_11" { Text "D:/Study/verilog source code/asscar/car.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE IR_RECEIVE:u1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"IR_RECEIVE:u1\"" {  } { { "car.v" "u1" { Text "D:/Study/verilog source code/asscar/car.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_to_1 div_to_1:c0 " "Elaborating entity \"div_to_1\" for hierarchy \"div_to_1:c0\"" {  } { { "car.v" "c0" { Text "D:/Study/verilog source code/asscar/car.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 car.v(457) " "Verilog HDL assignment warning at car.v(457): truncated value with size 32 to match size of target (25)" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|div_to_1:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_run led_run:d " "Elaborating entity \"led_run\" for hierarchy \"led_run:d\"" {  } { { "car.v" "d" { Text "D:/Study/verilog source code/asscar/car.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p led_run.v(44) " "Verilog HDL or VHDL warning at led_run.v(44): object \"p\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pp led_run.v(44) " "Verilog HDL or VHDL warning at led_run.v(44): object \"pp\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s led_run.v(48) " "Verilog HDL or VHDL warning at led_run.v(48): object \"s\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter led_run.v(49) " "Verilog HDL or VHDL warning at led_run.v(49): object \"counter\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter1 led_run.v(50) " "Verilog HDL or VHDL warning at led_run.v(50): object \"counter1\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endled led_run.v(51) " "Verilog HDL or VHDL warning at led_run.v(51): object \"endled\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppp led_run.v(52) " "Verilog HDL or VHDL warning at led_run.v(52): object \"ppp\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_run.v(16) " "Verilog HDL assignment warning at led_run.v(16): truncated value with size 32 to match size of target (4)" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 led_run.v(17) " "Verilog HDL assignment warning at led_run.v(17): truncated value with size 32 to match size of target (1)" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_run.v(28) " "Verilog HDL assignment warning at led_run.v(28): truncated value with size 32 to match size of target (4)" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536524 "|car|led_run:d"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "led_run.v(77) " "Verilog HDL Case Statement warning at led_run.v(77): can't check case statement for completeness because the case expression has too many possible states" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 77 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1576039536541 "|car|led_run:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 9 led_run.v(101) " "Verilog HDL assignment warning at led_run.v(101): truncated value with size 18 to match size of target (9)" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536541 "|car|led_run:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "effect2 led_run:d\|effect2:comb_1155 " "Elaborating entity \"effect2\" for hierarchy \"led_run:d\|effect2:comb_1155\"" {  } { { "led_run.v" "comb_1155" { Text "D:/Study/verilog source code/asscar/led_run.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p led_run.v(109) " "Verilog HDL or VHDL warning at led_run.v(109): object \"p\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pp led_run.v(109) " "Verilog HDL or VHDL warning at led_run.v(109): object \"pp\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s led_run.v(114) " "Verilog HDL or VHDL warning at led_run.v(114): object \"s\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter led_run.v(115) " "Verilog HDL or VHDL warning at led_run.v(115): object \"counter\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter1 led_run.v(116) " "Verilog HDL or VHDL warning at led_run.v(116): object \"counter1\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endled led_run.v(117) " "Verilog HDL or VHDL warning at led_run.v(117): object \"endled\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppp led_run.v(118) " "Verilog HDL or VHDL warning at led_run.v(118): object \"ppp\" assigned a value but never read" {  } { { "led_run.v" "" { Text "D:/Study/verilog source code/asscar/led_run.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576039536558 "|car|led_run:d|effect2:comb_1155"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_run lcd_run:dd " "Elaborating entity \"lcd_run\" for hierarchy \"lcd_run:dd\"" {  } { { "car.v" "dd" { Text "D:/Study/verilog source code/asscar/car.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_run.v(56) " "Verilog HDL assignment warning at lcd_run.v(56): truncated value with size 32 to match size of target (18)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_run.v(65) " "Verilog HDL assignment warning at lcd_run.v(65): truncated value with size 32 to match size of target (6)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_run.v(70) " "Verilog HDL assignment warning at lcd_run.v(70): truncated value with size 32 to match size of target (6)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_run.v(76) " "Verilog HDL Case Statement warning at lcd_run.v(76): incomplete case statement has no default case item" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA lcd_run.v(76) " "Verilog HDL Always Construct warning at lcd_run.v(76): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[0\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[1\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[2\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[3\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[4\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[5\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[6\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[7\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] lcd_run.v(76) " "Inferred latch for \"LUT_DATA\[8\]\" at lcd_run.v(76)" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_to_1 lcd_run:dd\|div_to_1:clock_out " "Elaborating entity \"div_to_1\" for hierarchy \"lcd_run:dd\|div_to_1:clock_out\"" {  } { { "lcd_run.v" "clock_out" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 car.v(457) " "Verilog HDL assignment warning at car.v(457): truncated value with size 32 to match size of target (25)" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|car|lcd_run:dd|div_to_1:clock_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller lcd_run:dd\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"lcd_run:dd\|LCD_Controller:u0\"" {  } { { "lcd_run.v" "u0" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Study/verilog source code/asscar/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 "|lcd_run|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_run seg7_run:re " "Elaborating entity \"seg7_run\" for hierarchy \"seg7_run:re\"" {  } { { "car.v" "re" { Text "D:/Study/verilog source code/asscar/car.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039536594 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "seg7_run.v(49) " "Verilog HDL Case Statement warning at seg7_run.v(49): can't check case statement for completeness because the case expression has too many possible states" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 49 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "seg7_run.v(67) " "Verilog HDL Case Statement warning at seg7_run.v(67): can't check case statement for completeness because the case expression has too many possible states" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 67 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "seg7_run.v(119) " "Verilog HDL Case Statement warning at seg7_run.v(119): can't check case statement for completeness because the case expression has too many possible states" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 119 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(215) " "Verilog HDL assignment warning at seg7_run.v(215): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(225) " "Verilog HDL assignment warning at seg7_run.v(225): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(234) " "Verilog HDL assignment warning at seg7_run.v(234): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(243) " "Verilog HDL assignment warning at seg7_run.v(243): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(252) " "Verilog HDL assignment warning at seg7_run.v(252): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(261) " "Verilog HDL assignment warning at seg7_run.v(261): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(269) " "Verilog HDL assignment warning at seg7_run.v(269): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(278) " "Verilog HDL assignment warning at seg7_run.v(278): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(287) " "Verilog HDL assignment warning at seg7_run.v(287): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 seg7_run.v(296) " "Verilog HDL assignment warning at seg7_run.v(296): truncated value with size 8 to match size of target (1)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex_out seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"hex_out\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t seg7_run.v(376) " "Verilog HDL Always Construct warning at seg7_run.v(376): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] seg7_run.v(376) " "Inferred latch for \"t\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] seg7_run.v(376) " "Inferred latch for \"t\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] seg7_run.v(376) " "Inferred latch for \"t\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] seg7_run.v(376) " "Inferred latch for \"t\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] seg7_run.v(376) " "Inferred latch for \"t\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] seg7_run.v(376) " "Inferred latch for \"t\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] seg7_run.v(376) " "Inferred latch for \"t\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] seg7_run.v(376) " "Inferred latch for \"t\[7\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] seg7_run.v(376) " "Inferred latch for \"t\[8\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] seg7_run.v(376) " "Inferred latch for \"t\[9\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[10\] seg7_run.v(376) " "Inferred latch for \"t\[10\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[11\] seg7_run.v(376) " "Inferred latch for \"t\[11\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[12\] seg7_run.v(376) " "Inferred latch for \"t\[12\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[13\] seg7_run.v(376) " "Inferred latch for \"t\[13\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[14\] seg7_run.v(376) " "Inferred latch for \"t\[14\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[15\] seg7_run.v(376) " "Inferred latch for \"t\[15\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[16\] seg7_run.v(376) " "Inferred latch for \"t\[16\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[17\] seg7_run.v(376) " "Inferred latch for \"t\[17\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[18\] seg7_run.v(376) " "Inferred latch for \"t\[18\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[19\] seg7_run.v(376) " "Inferred latch for \"t\[19\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[20\] seg7_run.v(376) " "Inferred latch for \"t\[20\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[21\] seg7_run.v(376) " "Inferred latch for \"t\[21\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[22\] seg7_run.v(376) " "Inferred latch for \"t\[22\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[23\] seg7_run.v(376) " "Inferred latch for \"t\[23\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[24\] seg7_run.v(376) " "Inferred latch for \"t\[24\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[25\] seg7_run.v(376) " "Inferred latch for \"t\[25\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[26\] seg7_run.v(376) " "Inferred latch for \"t\[26\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[27\] seg7_run.v(376) " "Inferred latch for \"t\[27\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[28\] seg7_run.v(376) " "Inferred latch for \"t\[28\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[29\] seg7_run.v(376) " "Inferred latch for \"t\[29\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[30\] seg7_run.v(376) " "Inferred latch for \"t\[30\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[31\] seg7_run.v(376) " "Inferred latch for \"t\[31\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] seg7_run.v(376) " "Inferred latch for \"hex5\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] seg7_run.v(376) " "Inferred latch for \"hex5\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] seg7_run.v(376) " "Inferred latch for \"hex5\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] seg7_run.v(376) " "Inferred latch for \"hex5\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] seg7_run.v(376) " "Inferred latch for \"hex5\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] seg7_run.v(376) " "Inferred latch for \"hex5\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] seg7_run.v(376) " "Inferred latch for \"hex5\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] seg7_run.v(376) " "Inferred latch for \"hex4\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] seg7_run.v(376) " "Inferred latch for \"hex4\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] seg7_run.v(376) " "Inferred latch for \"hex4\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] seg7_run.v(376) " "Inferred latch for \"hex4\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] seg7_run.v(376) " "Inferred latch for \"hex4\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] seg7_run.v(376) " "Inferred latch for \"hex4\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] seg7_run.v(376) " "Inferred latch for \"hex4\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] seg7_run.v(376) " "Inferred latch for \"hex3\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] seg7_run.v(376) " "Inferred latch for \"hex3\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] seg7_run.v(376) " "Inferred latch for \"hex3\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] seg7_run.v(376) " "Inferred latch for \"hex3\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] seg7_run.v(376) " "Inferred latch for \"hex3\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] seg7_run.v(376) " "Inferred latch for \"hex3\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] seg7_run.v(376) " "Inferred latch for \"hex3\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] seg7_run.v(376) " "Inferred latch for \"hex2\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] seg7_run.v(376) " "Inferred latch for \"hex2\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] seg7_run.v(376) " "Inferred latch for \"hex2\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] seg7_run.v(376) " "Inferred latch for \"hex2\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] seg7_run.v(376) " "Inferred latch for \"hex2\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] seg7_run.v(376) " "Inferred latch for \"hex2\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] seg7_run.v(376) " "Inferred latch for \"hex2\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[0\] seg7_run.v(376) " "Inferred latch for \"hex_out\[0\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[1\] seg7_run.v(376) " "Inferred latch for \"hex_out\[1\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[2\] seg7_run.v(376) " "Inferred latch for \"hex_out\[2\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[3\] seg7_run.v(376) " "Inferred latch for \"hex_out\[3\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[4\] seg7_run.v(376) " "Inferred latch for \"hex_out\[4\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[5\] seg7_run.v(376) " "Inferred latch for \"hex_out\[5\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_out\[6\] seg7_run.v(376) " "Inferred latch for \"hex_out\[6\]\" at seg7_run.v(376)" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039536608 "|car|seg7_run:re"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[7\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[7\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[6\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[6\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[5\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[5\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[4\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[4\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[3\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[3\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[2\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[2\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[1\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[1\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[0\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[0\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[8\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[8\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[0\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[0\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[1\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[1\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[2\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[2\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[3\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[3\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[4\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[4\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[5\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[5\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[6\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[6\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[7\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[7\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_run:dd\|LUT_DATA\[8\] " "LATCH primitive \"lcd_run:dd\|LUT_DATA\[8\]\" is permanently enabled" {  } { { "lcd_run.v" "" { Text "D:/Study/verilog source code/asscar/lcd_run.v" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039537523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7_run:re\|t\[2\] " "LATCH primitive \"seg7_run:re\|t\[2\]\" is permanently enabled" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039538155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7_run:re\|t\[1\] " "LATCH primitive \"seg7_run:re\|t\[1\]\" is permanently enabled" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039538155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7_run:re\|t\[0\] " "LATCH primitive \"seg7_run:re\|t\[0\]\" is permanently enabled" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576039538155 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[3\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[3\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[1\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[1\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[2\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[2\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[4\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[4\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[5\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[5\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7_run:re\|hex_out\[6\] seg7_run:re\|hex_out\[0\] " "Duplicate LATCH primitive \"seg7_run:re\|hex_out\[6\]\" merged with LATCH primitive \"seg7_run:re\|hex_out\[0\]\"" {  } { { "seg7_run.v" "" { Text "D:/Study/verilog source code/asscar/seg7_run.v" 376 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576039538683 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1576039538683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "car.v" "" { Text "D:/Study/verilog source code/asscar/car.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576039539257 "|car|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576039539257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576039539409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576039541489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/verilog source code/asscar/output_files/car.map.smsg " "Generated suppressed messages file D:/Study/verilog source code/asscar/output_files/car.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039541573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576039541750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576039541750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1525 " "Implemented 1525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576039541906 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576039541906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1409 " "Implemented 1409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576039541906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576039541906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576039541921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 11:45:41 2019 " "Processing ended: Wed Dec 11 11:45:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576039541921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576039541921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576039541921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576039541921 ""}
