// Seed: 1243420674
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  wire id_6 = ~id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wand id_7,
    output wand id_8,
    input uwire id_9,
    input wand id_10,
    output uwire id_11,
    input tri id_12,
    inout tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    output wire id_18,
    input supply0 id_19
);
  assign id_13 = 1;
  module_0(
      id_15, id_1, id_2, id_4, id_6
  );
endmodule
