{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface cnn ",
      "set_directive_interface cnn ",
      "set_directive_interface cnn ",
      "set_directive_pipeline conv_1\/Filter1_Loop ",
      "set_directive_unroll conv_1\/Filter1_Loop -factor 2",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn "
    ],
    "DirectiveInfo": [
      "interface cnn {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle CRTL_BUS}} {}",
      "interface cnn {{bram positionBoolean0mode} {port positionBooleanTextRequiredcnn_input}} {}",
      "interface cnn {{bram positionBoolean0mode} {port positionBooleanTextRequiredprediction}} {}",
      "pipeline conv_1\/Filter1_Loop {} {}",
      "unroll conv_1\/Filter1_Loop {{factor 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_input} {cyclic positionBoolean0type} {factor 3} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_input} {cyclic positionBoolean0type} {factor 3} {dim 2}} {}"
    ]
  },
  "Args": {
    "cnn_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["784"],
        "interfaceRef": "cnn_input"
      }
    },
    "prediction": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "prediction"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "975956",
    "Uncertainty": "2.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/max_pool_2.cpp",
      "..\/max_pool_1.cpp",
      "..\/flat.cpp",
      "..\/dense_out.cpp",
      "..\/dense_2.cpp",
      "..\/dense_1.cpp",
      "..\/conv_2.cpp",
      "..\/conv_1.cpp",
      "..\/cnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_conv_1_input_ncg.vhd",
      "impl\/vhdl\/cnn_conv_1_input_ocq.vhd",
      "impl\/vhdl\/cnn_conv_1_input_rcU.vhd",
      "impl\/vhdl\/cnn_conv_1_out.vhd",
      "impl\/vhdl\/cnn_conv_2_out.vhd",
      "impl\/vhdl\/cnn_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/cnn_dense_1_bias.vhd",
      "impl\/vhdl\/cnn_dense_1_out.vhd",
      "impl\/vhdl\/cnn_dense_1_weights.vhd",
      "impl\/vhdl\/cnn_dense_2_bias.vhd",
      "impl\/vhdl\/cnn_dense_2_out.vhd",
      "impl\/vhdl\/cnn_dense_2_weights.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32ncud.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32neOg.vhd",
      "impl\/vhdl\/cnn_fdiv_32ns_32nibs.vhd",
      "impl\/vhdl\/cnn_fexp_32ns_32njbC.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32ndEe.vhd",
      "impl\/vhdl\/cnn_mac_muladd_6ng8j.vhd",
      "impl\/vhdl\/cnn_max_pool_1_out.vhd",
      "impl\/vhdl\/cnn_max_pool_2_out.vhd",
      "impl\/vhdl\/cnn_urem_5ns_3ns_fYi.vhd",
      "impl\/vhdl\/conv_1.vhd",
      "impl\/vhdl\/conv_1_conv_1_bias.vhd",
      "impl\/vhdl\/conv_1_conv_1_weibkb.vhd",
      "impl\/vhdl\/conv_2.vhd",
      "impl\/vhdl\/conv_2_conv_2_bias.vhd",
      "impl\/vhdl\/conv_2_conv_2_weihbi.vhd",
      "impl\/vhdl\/dense_out.vhd",
      "impl\/vhdl\/dense_out_dense_amb6.vhd",
      "impl\/vhdl\/dense_out_dense_okbM.vhd",
      "impl\/vhdl\/dense_out_dense_olbW.vhd",
      "impl\/vhdl\/flat.vhd",
      "impl\/vhdl\/max_pool_1.vhd",
      "impl\/vhdl\/max_pool_2.vhd",
      "impl\/vhdl\/soft_max.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_conv_1_input_ncg.v",
      "impl\/verilog\/cnn_conv_1_input_ocq.v",
      "impl\/verilog\/cnn_conv_1_input_rcU.v",
      "impl\/verilog\/cnn_conv_1_out.v",
      "impl\/verilog\/cnn_conv_1_out_ram.dat",
      "impl\/verilog\/cnn_conv_2_out.v",
      "impl\/verilog\/cnn_conv_2_out_ram.dat",
      "impl\/verilog\/cnn_CRTL_BUS_s_axi.v",
      "impl\/verilog\/cnn_dense_1_bias.v",
      "impl\/verilog\/cnn_dense_1_bias_rom.dat",
      "impl\/verilog\/cnn_dense_1_out.v",
      "impl\/verilog\/cnn_dense_1_out_ram.dat",
      "impl\/verilog\/cnn_dense_1_weights.v",
      "impl\/verilog\/cnn_dense_1_weights_rom.dat",
      "impl\/verilog\/cnn_dense_2_bias.v",
      "impl\/verilog\/cnn_dense_2_bias_rom.dat",
      "impl\/verilog\/cnn_dense_2_out.v",
      "impl\/verilog\/cnn_dense_2_out_ram.dat",
      "impl\/verilog\/cnn_dense_2_weights.v",
      "impl\/verilog\/cnn_dense_2_weights_rom.dat",
      "impl\/verilog\/cnn_fadd_32ns_32ncud.v",
      "impl\/verilog\/cnn_fcmp_32ns_32neOg.v",
      "impl\/verilog\/cnn_fdiv_32ns_32nibs.v",
      "impl\/verilog\/cnn_fexp_32ns_32njbC.v",
      "impl\/verilog\/cnn_fmul_32ns_32ndEe.v",
      "impl\/verilog\/cnn_mac_muladd_6ng8j.v",
      "impl\/verilog\/cnn_max_pool_1_out.v",
      "impl\/verilog\/cnn_max_pool_1_out_ram.dat",
      "impl\/verilog\/cnn_max_pool_2_out.v",
      "impl\/verilog\/cnn_max_pool_2_out_ram.dat",
      "impl\/verilog\/cnn_urem_5ns_3ns_fYi.v",
      "impl\/verilog\/conv_1.v",
      "impl\/verilog\/conv_1_conv_1_bias.v",
      "impl\/verilog\/conv_1_conv_1_bias_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weibkb.v",
      "impl\/verilog\/conv_1_conv_1_weibkb_rom.dat",
      "impl\/verilog\/conv_2.v",
      "impl\/verilog\/conv_2_conv_2_bias.v",
      "impl\/verilog\/conv_2_conv_2_bias_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weihbi.v",
      "impl\/verilog\/conv_2_conv_2_weihbi_rom.dat",
      "impl\/verilog\/dense_out.v",
      "impl\/verilog\/dense_out_dense_amb6.v",
      "impl\/verilog\/dense_out_dense_okbM.v",
      "impl\/verilog\/dense_out_dense_okbM_rom.dat",
      "impl\/verilog\/dense_out_dense_olbW.v",
      "impl\/verilog\/dense_out_dense_olbW_rom.dat",
      "impl\/verilog\/flat.v",
      "impl\/verilog\/max_pool_1.v",
      "impl\/verilog\/max_pool_2.v",
      "impl\/verilog\/soft_max.v",
      "impl\/verilog\/cnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.mdd",
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.tcl",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_hw.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_linux.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fdiv_6_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fexp_3_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/cnn\/conv_1_fp3_u2_ap_r3\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/cnn\/conv_1_fp3_u2_ap_r3\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/cnn\/conv_1_fp3_u2_ap_r3\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fdiv_6_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fdiv_6_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fexp_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fexp_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CRTL_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "cnn_input": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "cnn_input",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CRTL_BUS",
      "bundle_role": "interrupt"
    },
    "prediction": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "prediction",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "cnn_input_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "cnn_input_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "cnn_input_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "cnn_input_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "cnn_input_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "prediction_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "prediction_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "prediction_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "prediction_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "conv_1",
          "InstanceName": "grp_conv_1_fu_599"
        },
        {
          "ModuleName": "dense_out",
          "InstanceName": "grp_dense_out_fu_618",
          "Instances": [{
              "ModuleName": "soft_max",
              "InstanceName": "grp_soft_max_fu_149"
            }]
        },
        {
          "ModuleName": "conv_2",
          "InstanceName": "grp_conv_2_fu_630"
        },
        {
          "ModuleName": "max_pool_1",
          "InstanceName": "grp_max_pool_1_fu_642"
        },
        {
          "ModuleName": "max_pool_2",
          "InstanceName": "grp_max_pool_2_fu_650"
        },
        {
          "ModuleName": "flat",
          "InstanceName": "grp_flat_fu_658"
        }
      ]
    },
    "Info": {
      "conv_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "soft_max": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_1": {
        "Latency": {
          "LatencyBest": "2081",
          "LatencyAvg": "2081",
          "LatencyWorst": "2081",
          "PipelineII": "2081",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.964"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter1_Loop",
            "TripCount": "2028",
            "Latency": "2079",
            "PipelineII": "1",
            "PipelineDepth": "53"
          }],
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "95",
          "FF": "17319",
          "LUT": "18920",
          "URAM": "0"
        }
      },
      "max_pool_1": {
        "Latency": {
          "LatencyBest": "18421",
          "LatencyAvg": "18421",
          "LatencyWorst": "18421",
          "PipelineII": "18421",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "10.580"
        },
        "Loops": [{
            "Name": "Filter_Loop",
            "TripCount": "6",
            "Latency": "18420",
            "PipelineII": "",
            "PipelineDepth": "3070",
            "Loops": [{
                "Name": "Row_Loop",
                "TripCount": "13",
                "Latency": "3068",
                "PipelineII": "",
                "PipelineDepth": "236",
                "Loops": [{
                    "Name": "Col_Loop",
                    "TripCount": "13",
                    "Latency": "234",
                    "PipelineII": "",
                    "PipelineDepth": "18",
                    "Loops": [{
                        "Name": "Pool_Row_Loop",
                        "TripCount": "2",
                        "Latency": "16",
                        "PipelineII": "",
                        "PipelineDepth": "8",
                        "Loops": [{
                            "Name": "Pool_Col_Loop",
                            "TripCount": "2",
                            "Latency": "6",
                            "PipelineII": "",
                            "PipelineDepth": "3"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "239",
          "LUT": "695",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "conv_2": {
        "Latency": {
          "LatencyBest": "792089",
          "LatencyAvg": "792089",
          "LatencyWorst": "792089",
          "PipelineII": "792089",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.964"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "11",
            "Latency": "792088",
            "PipelineII": "",
            "PipelineDepth": "72008",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "11",
                "Latency": "72006",
                "PipelineII": "",
                "PipelineDepth": "6546",
                "Loops": [{
                    "Name": "Filter2_Loop",
                    "TripCount": "16",
                    "Latency": "6544",
                    "PipelineII": "",
                    "PipelineDepth": "409",
                    "Loops": [{
                        "Name": "W_Row_Loop",
                        "TripCount": "3",
                        "Latency": "402",
                        "PipelineII": "",
                        "PipelineDepth": "134",
                        "Loops": [{
                            "Name": "W_Col_Loop",
                            "TripCount": "3",
                            "Latency": "132",
                            "PipelineII": "",
                            "PipelineDepth": "44",
                            "Loops": [{
                                "Name": "Filter1_Loop",
                                "TripCount": "6",
                                "Latency": "42",
                                "PipelineII": "",
                                "PipelineDepth": "7"
                              }]
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "743",
          "LUT": "1570",
          "URAM": "0"
        }
      },
      "max_pool_2": {
        "Latency": {
          "LatencyBest": "7393",
          "LatencyAvg": "7393",
          "LatencyWorst": "7393",
          "PipelineII": "7393",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "8.685"
        },
        "Loops": [{
            "Name": "Filter_Loop",
            "TripCount": "16",
            "Latency": "7392",
            "PipelineII": "",
            "PipelineDepth": "462",
            "Loops": [{
                "Name": "Row_Loop",
                "TripCount": "5",
                "Latency": "460",
                "PipelineII": "",
                "PipelineDepth": "92",
                "Loops": [{
                    "Name": "Col_Loop",
                    "TripCount": "5",
                    "Latency": "90",
                    "PipelineII": "",
                    "PipelineDepth": "18",
                    "Loops": [{
                        "Name": "Pool_Row_Loop",
                        "TripCount": "2",
                        "Latency": "16",
                        "PipelineII": "",
                        "PipelineDepth": "8",
                        "Loops": [{
                            "Name": "Pool_Col_Loop",
                            "TripCount": "2",
                            "Latency": "6",
                            "PipelineII": "",
                            "PipelineDepth": "3"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "230",
          "LUT": "660",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "flat": {
        "Latency": {
          "LatencyBest": "861",
          "LatencyAvg": "861",
          "LatencyWorst": "861",
          "PipelineII": "861",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "5",
            "Latency": "860",
            "PipelineII": "",
            "PipelineDepth": "172",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "5",
                "Latency": "170",
                "PipelineII": "",
                "PipelineDepth": "34",
                "Loops": [{
                    "Name": "Filter_Loop",
                    "TripCount": "16",
                    "Latency": "32",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          }],
        "Area": {
          "FF": "84",
          "LUT": "244",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "soft_max": {
        "Latency": {
          "LatencyBest": "252",
          "LatencyAvg": "252",
          "LatencyWorst": "252",
          "PipelineII": "252",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.393"
        },
        "Loops": [
          {
            "Name": "Sum_Loop",
            "TripCount": "10",
            "Latency": "100",
            "PipelineII": "",
            "PipelineDepth": "10"
          },
          {
            "Name": "Prediction_Loop",
            "TripCount": "10",
            "Latency": "150",
            "PipelineII": "",
            "PipelineDepth": "15"
          }
        ],
        "Area": {
          "DSP48E": "9",
          "FF": "937",
          "LUT": "2501",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_out": {
        "Latency": {
          "LatencyBest": "2414",
          "LatencyAvg": "2414",
          "LatencyWorst": "2414",
          "PipelineII": "2414",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.393"
        },
        "Loops": [{
            "Name": "Dense_Loop",
            "TripCount": "10",
            "Latency": "2160",
            "PipelineII": "",
            "PipelineDepth": "216",
            "Loops": [{
                "Name": "Flat_Loop",
                "TripCount": "30",
                "Latency": "210",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "14",
          "FF": "1493",
          "LUT": "3440",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "975956",
          "LatencyAvg": "975956",
          "LatencyWorst": "975956",
          "PipelineII": "975957",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.393"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "1624",
            "PipelineII": "",
            "PipelineDepth": "58",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "28",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "DENSE_LOOP",
            "TripCount": "50",
            "Latency": "140350",
            "PipelineII": "",
            "PipelineDepth": "2807",
            "Loops": [{
                "Name": "FLAT_LOOP",
                "TripCount": "400",
                "Latency": "2800",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          },
          {
            "Name": "DENSE_LOOP",
            "TripCount": "30",
            "Latency": "10710",
            "PipelineII": "",
            "PipelineDepth": "357",
            "Loops": [{
                "Name": "FLAT_LOOP",
                "TripCount": "50",
                "Latency": "350",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "125",
          "DSP48E": "119",
          "FF": "21077",
          "LUT": "28082",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-04 16:09:54 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
