

================================================================
== Vitis HLS Report for 'B_IO_L3_in_x0'
================================================================
* Date:           Sun Sep 18 13:42:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49154|    49154|  0.164 ms|  0.164 ms|  49154|  49154|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_x0_loop_1_B_IO_L3_in_x0_loop_2_B_IO_L3_in_x0_loop_3  |    49152|    49152|        17|         16|         16|  3072|       yes|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_local_out, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_in, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln1020 = br void" [./dut.cpp:1020]   --->   Operation 23 'br' 'br_ln1020' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i12 0, void, i12 %add_ln890_192, void %.loopexit"   --->   Operation 24 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_231, void %.loopexit"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %select_ln890, void %.loopexit"   --->   Operation 26 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_66, void %.loopexit"   --->   Operation 27 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.74ns)   --->   "%add_ln890_192 = add i12 %indvar_flatten29, i12 1"   --->   Operation 28 'add' 'add_ln890_192' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_i_i35_cast = sub i6 41, i6 %p_shl"   --->   Operation 30 'sub' 'add_i_i35_cast' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln886_2 = icmp_eq  i6 %add_i_i35_cast, i6 1"   --->   Operation 31 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln886_3 = icmp_ult  i6 %add_i_i35_cast, i6 3"   --->   Operation 32 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_i_i35_cast, i32 2, i32 5"   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln886_21 = icmp_eq  i4 %tmp, i4 0"   --->   Operation 34 'icmp' 'icmp_ln886_21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln886_5 = icmp_ult  i6 %add_i_i35_cast, i6 5"   --->   Operation 35 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln886_6 = icmp_ult  i6 %add_i_i35_cast, i6 6"   --->   Operation 36 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln886_7 = icmp_ult  i6 %add_i_i35_cast, i6 7"   --->   Operation 37 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten29, i12 3072"   --->   Operation 38 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split9, void"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln89041 = icmp_eq  i11 %indvar_flatten, i11 768"   --->   Operation 40 'icmp' 'icmp_ln89041' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln1020 = select i1 %icmp_ln89041, i3 0, i3 %c1_V" [./dut.cpp:1020]   --->   Operation 41 'select' 'select_ln1020' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln1020 = xor i1 %icmp_ln89041, i1 1" [./dut.cpp:1020]   --->   Operation 42 'xor' 'xor_ln1020' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.58ns)   --->   "%icmp_ln1022 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:1022]   --->   Operation 43 'icmp' 'icmp_ln1022' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln1020_6 = and i1 %icmp_ln1022, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 44 'and' 'and_ln1020_6' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_1314 = add i8 %c2_V, i8 1"   --->   Operation 45 'add' 'add_ln691_1314' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node c2_V_66)   --->   "%or_ln691 = or i1 %and_ln1020_6, i1 %icmp_ln89041"   --->   Operation 46 'or' 'or_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_66 = select i1 %or_ln691, i8 1, i8 %add_ln691_1314"   --->   Operation 47 'select' 'c2_V_66' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_231 = select i1 %icmp_ln89041, i11 1, i11 %add_ln890"   --->   Operation 49 'select' 'select_ln890_231' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021)   --->   "%and_ln1020 = and i1 %icmp_ln886_2, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 51 'and' 'and_ln1020' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021_1)   --->   "%and_ln1020_1 = and i1 %icmp_ln886_3, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 52 'and' 'and_ln1020_1' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021_2)   --->   "%and_ln1020_2 = and i1 %icmp_ln886_21, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 53 'and' 'and_ln1020_2' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021_3)   --->   "%and_ln1020_3 = and i1 %icmp_ln886_5, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 54 'and' 'and_ln1020_3' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021_4)   --->   "%and_ln1020_4 = and i1 %icmp_ln886_6, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 55 'and' 'and_ln1020_4' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1021_5)   --->   "%and_ln1020_5 = and i1 %icmp_ln886_7, i1 %xor_ln1020" [./dut.cpp:1020]   --->   Operation 56 'and' 'and_ln1020_5' <Predicate = (!icmp_ln890 & !and_ln1020_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln1020, i3 1"   --->   Operation 57 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln691, i3 0"   --->   Operation 58 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.70ns)   --->   "%add_i_i35_cast_mid1 = sub i6 41, i6 %p_shl_mid1"   --->   Operation 59 'sub' 'add_i_i35_cast_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_eq  i6 %add_i_i35_cast_mid1, i6 1"   --->   Operation 60 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021 = select i1 %and_ln1020_6, i1 %icmp_ln886, i1 %and_ln1020" [./dut.cpp:1021]   --->   Operation 61 'select' 'select_ln1021' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln886_20 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 3"   --->   Operation 62 'icmp' 'icmp_ln886_20' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021_1 = select i1 %and_ln1020_6, i1 %icmp_ln886_20, i1 %and_ln1020_1" [./dut.cpp:1021]   --->   Operation 63 'select' 'select_ln1021_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_i_i35_cast_mid1, i32 2, i32 5"   --->   Operation 64 'partselect' 'tmp_621' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.65ns)   --->   "%icmp_ln886_25 = icmp_eq  i4 %tmp_621, i4 0"   --->   Operation 65 'icmp' 'icmp_ln886_25' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021_2 = select i1 %and_ln1020_6, i1 %icmp_ln886_25, i1 %and_ln1020_2" [./dut.cpp:1021]   --->   Operation 66 'select' 'select_ln1021_2' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln886_22 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 5"   --->   Operation 67 'icmp' 'icmp_ln886_22' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021_3 = select i1 %and_ln1020_6, i1 %icmp_ln886_22, i1 %and_ln1020_3" [./dut.cpp:1021]   --->   Operation 68 'select' 'select_ln1021_3' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.61ns)   --->   "%icmp_ln886_23 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 6"   --->   Operation 69 'icmp' 'icmp_ln886_23' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021_4 = select i1 %and_ln1020_6, i1 %icmp_ln886_23, i1 %and_ln1020_4" [./dut.cpp:1021]   --->   Operation 70 'select' 'select_ln1021_4' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln886_24 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 7"   --->   Operation 71 'icmp' 'icmp_ln886_24' <Predicate = (!icmp_ln890 & and_ln1020_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1021_5 = select i1 %and_ln1020_6, i1 %icmp_ln886_24, i1 %and_ln1020_5" [./dut.cpp:1021]   --->   Operation 72 'select' 'select_ln1021_5' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %and_ln1020_6, i3 %add_ln691, i3 %select_ln1020"   --->   Operation 73 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%fifo_B_in_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'fifo_B_in_read' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021, void %.preheader.preheader.2, void %.loopexit" [./dut.cpp:1026]   --->   Operation 76 'br' 'br_ln1026' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021_1, void %.preheader.preheader.3, void %.loopexit" [./dut.cpp:1026]   --->   Operation 77 'br' 'br_ln1026' <Predicate = (!icmp_ln890 & !select_ln1021)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021_2, void %.preheader.preheader.4, void %.loopexit" [./dut.cpp:1026]   --->   Operation 78 'br' 'br_ln1026' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021_3, void %.preheader.preheader.5, void %.loopexit" [./dut.cpp:1026]   --->   Operation 79 'br' 'br_ln1026' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021_4, void %.preheader.preheader.6, void %.loopexit" [./dut.cpp:1026]   --->   Operation 80 'br' 'br_ln1026' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1026 = br i1 %select_ln1021_5, void %.preheader.preheader.7, void %.loopexit" [./dut.cpp:1026]   --->   Operation 81 'br' 'br_ln1026' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 82 [1/1] (1.21ns)   --->   "%fifo_B_in_read_16 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'fifo_B_in_read_16' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 83 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_16" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 84 [1/1] (1.21ns)   --->   "%fifo_B_in_read_17 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'fifo_B_in_read_17' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 85 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_17" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L3_in_x0_loop_1_B_IO_L3_in_x0_loop_2_B_IO_L3_in_x0_loop_3_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L3_in_x0_loop_2_B_IO_L3_in_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln1022 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:1022]   --->   Operation 89 'specpipeline' 'specpipeline_ln1022' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln1022 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1070" [./dut.cpp:1022]   --->   Operation 90 'specloopname' 'specloopname_ln1022' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_B_in_read_18 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_B_in_read_18' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 93 [1/1] (1.21ns)   --->   "%fifo_B_in_read_19 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'fifo_B_in_read_19' <Predicate = (!icmp_ln890 & !select_ln1021)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_19" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 95 [1/1] (1.21ns)   --->   "%fifo_B_in_read_20 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'fifo_B_in_read_20' <Predicate = (!icmp_ln890 & !select_ln1021)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_20" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%fifo_B_in_read_21 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifo_B_in_read_21' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_21" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 99 [1/1] (1.21ns)   --->   "%fifo_B_in_read_22 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'fifo_B_in_read_22' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 100 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_22" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 101 [1/1] (1.21ns)   --->   "%fifo_B_in_read_23 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifo_B_in_read_23' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 103 [1/1] (1.21ns)   --->   "%fifo_B_in_read_24 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifo_B_in_read_24' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 105 [1/1] (1.21ns)   --->   "%fifo_B_in_read_25 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'fifo_B_in_read_25' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 106 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 107 [1/1] (1.21ns)   --->   "%fifo_B_in_read_26 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'fifo_B_in_read_26' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 109 [1/1] (1.21ns)   --->   "%fifo_B_in_read_27 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'fifo_B_in_read_27' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_15 : Operation 110 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_B_in_read_28 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_B_in_read_28' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_B_in_read_29 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_B_in_read_29' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4 & !select_ln1021_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4 & !select_ln1021_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_B_in_read_30 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_B_in_read_30' <Predicate = (!select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4 & !select_ln1021_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_18 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_30" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4 & !select_ln1021_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1025 = br void %.loopexit" [./dut.cpp:1025]   --->   Operation 117 'br' 'br_ln1025' <Predicate = (!select_ln1021 & !select_ln1021_1 & !select_ln1021_2 & !select_ln1021_3 & !select_ln1021_4 & !select_ln1021_5)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln1043 = ret" [./dut.cpp:1043]   --->   Operation 118 'ret' 'ret_ln1043' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten29') with incoming values : ('add_ln890_192') [8]  (0.387 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('select_ln890') [10]  (0 ns)
	'sub' operation ('add_i_i35_cast') [14]  (0.706 ns)
	'icmp' operation ('icmp_ln886_21') [18]  (0.656 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [59]  (1.22 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [61]  (1.22 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [62]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [63]  (1.22 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [64]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [65]  (1.22 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [69]  (1.22 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [70]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [71]  (1.22 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [74]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [75]  (1.22 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [76]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [77]  (1.22 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [81]  (1.22 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [82]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [83]  (1.22 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [86]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [87]  (1.22 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [88]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [89]  (1.22 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [92]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [93]  (1.22 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [94]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.22 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [98]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [99]  (1.22 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [100]  (1.22 ns)
	fifo write on port 'fifo_B_local_out' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [101]  (1.22 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
