OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/project/openlane/runs/run_1/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /build/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   riscv_cpu
Die area:                 ( 0 0 ) ( 1500000 1500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     224846
Number of terminals:      170
Number of snets:          2
Number of nets:           9405

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
[INFO DRT-0164] Number of unique instances = 599.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1442742.
[INFO DRT-0033] mcon shape region query size = 2795544.
[INFO DRT-0033] met1 shape region query size = 473985.
[INFO DRT-0033] via shape region query size = 27200.
[INFO DRT-0033] met2 shape region query size = 16417.
[INFO DRT-0033] via2 shape region query size = 21760.
[INFO DRT-0033] met3 shape region query size = 16391.
[INFO DRT-0033] via3 shape region query size = 21760.
[INFO DRT-0033] met4 shape region query size = 5680.
[INFO DRT-0033] via4 shape region query size = 200.
[INFO DRT-0033] met5 shape region query size = 240.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2523 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 581 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0084]   Complete 7058 groups.
#scanned instances     = 224846
#unique  instances     = 599
#stdCellGenAp          = 18606
#stdCellValidPlanarAp  = 115
#stdCellValidViaAp     = 14469
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 33780
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:12, elapsed time = 00:01:06, memory = 664.63 (MB), peak = 736.55 (MB)

Number of guides:     91367

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 217 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 29069.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 25484.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14962.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1862.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 691.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 44722 vertical wires in 5 frboxes and 27350 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 4655 vertical wires in 5 frboxes and 8803 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 983.36 (MB), peak = 1270.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.36 (MB), peak = 1270.71 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1061.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:35, memory = 1365.54 (MB).
    Completing 30% with 1779 violations.
    elapsed time = 00:00:38, memory = 1163.53 (MB).
    Completing 40% with 1779 violations.
    elapsed time = 00:01:01, memory = 1290.91 (MB).
    Completing 50% with 1779 violations.
    elapsed time = 00:01:17, memory = 1444.02 (MB).
    Completing 60% with 3692 violations.
    elapsed time = 00:01:23, memory = 1221.34 (MB).
    Completing 70% with 3692 violations.
    elapsed time = 00:01:55, memory = 1501.46 (MB).
    Completing 80% with 5231 violations.
    elapsed time = 00:01:58, memory = 1163.55 (MB).
    Completing 90% with 5231 violations.
    elapsed time = 00:02:28, memory = 1440.65 (MB).
    Completing 100% with 7158 violations.
    elapsed time = 00:02:44, memory = 1658.65 (MB).
[INFO DRT-0199]   Number of violations = 10181.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      8      0      1      0      0      0
Metal Spacing      137      0   1188      0    122     18      3
Min Hole             0      0      3      0      1      0      0
NS Metal             5      0      0      0      0      0      0
Recheck              3      0   1813      0    862    313     32
Short                0      0   4893      0    759     20      0
[INFO DRT-0267] cpu time = 00:05:20, elapsed time = 00:02:44, memory = 1357.20 (MB), peak = 1662.68 (MB)
Total wire length = 743958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 290191 um.
Total wire length on LAYER met2 = 321043 um.
Total wire length on LAYER met3 = 85857 um.
Total wire length on LAYER met4 = 46411 um.
Total wire length on LAYER met5 = 454 um.
Total number of vias = 80704.
Up-via summary (total 80704):.

------------------------
 FR_MASTERSLICE        0
            li1    34076
           met1    42649
           met2     2754
           met3     1218
           met4        7
------------------------
                   80704


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10181 violations.
    elapsed time = 00:00:08, memory = 1234.06 (MB).
    Completing 20% with 10181 violations.
    elapsed time = 00:00:36, memory = 1398.72 (MB).
    Completing 30% with 9112 violations.
    elapsed time = 00:00:38, memory = 1242.73 (MB).
    Completing 40% with 9112 violations.
    elapsed time = 00:01:06, memory = 1532.47 (MB).
    Completing 50% with 9112 violations.
    elapsed time = 00:01:18, memory = 1608.75 (MB).
    Completing 60% with 7649 violations.
    elapsed time = 00:01:30, memory = 1302.09 (MB).
    Completing 70% with 7649 violations.
    elapsed time = 00:01:56, memory = 1579.87 (MB).
    Completing 80% with 6456 violations.
    elapsed time = 00:01:57, memory = 1242.73 (MB).
    Completing 90% with 6456 violations.
    elapsed time = 00:02:28, memory = 1499.33 (MB).
    Completing 100% with 4848 violations.
    elapsed time = 00:02:40, memory = 1231.97 (MB).
[INFO DRT-0199]   Number of violations = 5270.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          5      0      1      0      0
Metal Spacing        0    728      0    112      9
Recheck              0     15      0      8    399
Short                0   3646      0    342      5
[INFO DRT-0267] cpu time = 00:05:15, elapsed time = 00:02:41, memory = 1261.43 (MB), peak = 1683.88 (MB)
Total wire length = 741125 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289281 um.
Total wire length on LAYER met2 = 319519 um.
Total wire length on LAYER met3 = 85756 um.
Total wire length on LAYER met4 = 46111 um.
Total wire length on LAYER met5 = 457 um.
Total number of vias = 80466.
Up-via summary (total 80466):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    42468
           met2     2750
           met3     1172
           met4        7
------------------------
                   80466


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5270 violations.
    elapsed time = 00:00:06, memory = 1301.06 (MB).
    Completing 20% with 5270 violations.
    elapsed time = 00:00:31, memory = 1495.75 (MB).
    Completing 30% with 5219 violations.
    elapsed time = 00:00:33, memory = 1231.29 (MB).
    Completing 40% with 5219 violations.
    elapsed time = 00:00:54, memory = 1390.73 (MB).
    Completing 50% with 5219 violations.
    elapsed time = 00:01:07, memory = 1432.73 (MB).
    Completing 60% with 4933 violations.
    elapsed time = 00:01:18, memory = 1297.09 (MB).
    Completing 70% with 4933 violations.
    elapsed time = 00:01:42, memory = 1454.72 (MB).
    Completing 80% with 4821 violations.
    elapsed time = 00:01:44, memory = 1231.48 (MB).
    Completing 90% with 4821 violations.
    elapsed time = 00:02:09, memory = 1443.05 (MB).
    Completing 100% with 4624 violations.
    elapsed time = 00:02:21, memory = 1231.48 (MB).
[INFO DRT-0199]   Number of violations = 4624.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          6      0      0      0      0
Metal Spacing        0    706     89      6      0
Short                0   3496    300     14      7
[INFO DRT-0267] cpu time = 00:04:36, elapsed time = 00:02:22, memory = 1262.94 (MB), peak = 1683.88 (MB)
Total wire length = 740455 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289239 um.
Total wire length on LAYER met2 = 318885 um.
Total wire length on LAYER met3 = 85795 um.
Total wire length on LAYER met4 = 46081 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 80471.
Up-via summary (total 80471):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    42429
           met2     2804
           met3     1162
           met4        7
------------------------
                   80471


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4624 violations.
    elapsed time = 00:00:06, memory = 1299.21 (MB).
    Completing 20% with 4624 violations.
    elapsed time = 00:00:32, memory = 1476.66 (MB).
    Completing 30% with 3651 violations.
    elapsed time = 00:00:33, memory = 1231.28 (MB).
    Completing 40% with 3651 violations.
    elapsed time = 00:00:58, memory = 1366.55 (MB).
    Completing 50% with 3651 violations.
    elapsed time = 00:01:13, memory = 1430.68 (MB).
    Completing 60% with 2690 violations.
    elapsed time = 00:01:17, memory = 1270.77 (MB).
    Completing 70% with 2690 violations.
    elapsed time = 00:01:54, memory = 1463.37 (MB).
    Completing 80% with 1731 violations.
    elapsed time = 00:02:00, memory = 1231.28 (MB).
    Completing 90% with 1731 violations.
    elapsed time = 00:02:30, memory = 1448.40 (MB).
    Completing 100% with 614 violations.
    elapsed time = 00:02:47, memory = 1231.28 (MB).
[INFO DRT-0199]   Number of violations = 621.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      2      0      0
Metal Spacing      143      0     41      0
Recheck              5      0      2      0
Short              356      0     68      4
[INFO DRT-0267] cpu time = 00:05:19, elapsed time = 00:02:47, memory = 1248.73 (MB), peak = 1683.88 (MB)
Total wire length = 740643 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279403 um.
Total wire length on LAYER met2 = 319875 um.
Total wire length on LAYER met3 = 94831 um.
Total wire length on LAYER met4 = 46079 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 82790.
Up-via summary (total 82790):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    43506
           met2     4011
           met3     1197
           met4        7
------------------------
                   82790


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 621 violations.
    elapsed time = 00:00:00, memory = 1254.73 (MB).
    Completing 20% with 621 violations.
    elapsed time = 00:00:05, memory = 1296.62 (MB).
    Completing 30% with 436 violations.
    elapsed time = 00:00:06, memory = 1231.45 (MB).
    Completing 40% with 436 violations.
    elapsed time = 00:00:11, memory = 1299.51 (MB).
    Completing 50% with 436 violations.
    elapsed time = 00:00:16, memory = 1292.73 (MB).
    Completing 60% with 264 violations.
    elapsed time = 00:00:17, memory = 1277.36 (MB).
    Completing 70% with 264 violations.
    elapsed time = 00:00:24, memory = 1340.55 (MB).
    Completing 80% with 104 violations.
    elapsed time = 00:00:28, memory = 1231.28 (MB).
    Completing 90% with 104 violations.
    elapsed time = 00:00:34, memory = 1340.34 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:36, memory = 1231.28 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        8
Short               13
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:36, memory = 1234.73 (MB), peak = 1683.88 (MB)
Total wire length = 740596 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278870 um.
Total wire length on LAYER met2 = 319694 um.
Total wire length on LAYER met3 = 95299 um.
Total wire length on LAYER met4 = 46278 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 82850.
Up-via summary (total 82850):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    43514
           met2     4058
           met3     1202
           met4        7
------------------------
                   82850


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 1234.73 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 1234.73 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1254.73 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 1264.73 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 1264.73 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 1264.73 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 1264.73 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 1264.73 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:05, memory = 1264.73 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:05, memory = 1264.73 (MB), peak = 1683.88 (MB)
Total wire length = 740576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278733 um.
Total wire length on LAYER met2 = 319670 um.
Total wire length on LAYER met3 = 95427 um.
Total wire length on LAYER met4 = 46291 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 82864.
Up-via summary (total 82864):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    43512
           met2     4072
           met3     1204
           met4        7
------------------------
                   82864


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 1264.73 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1268.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1268.73 (MB), peak = 1683.88 (MB)
Total wire length = 740576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278738 um.
Total wire length on LAYER met2 = 319670 um.
Total wire length on LAYER met3 = 95421 um.
Total wire length on LAYER met4 = 46291 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 82862.
Up-via summary (total 82862):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    43511
           met2     4071
           met3     1204
           met4        7
------------------------
                   82862


[INFO DRT-0198] Complete detail routing.
Total wire length = 740576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278738 um.
Total wire length on LAYER met2 = 319670 um.
Total wire length on LAYER met3 = 95421 um.
Total wire length on LAYER met4 = 46291 um.
Total wire length on LAYER met5 = 453 um.
Total number of vias = 82862.
Up-via summary (total 82862):.

------------------------
 FR_MASTERSLICE        0
            li1    34069
           met1    43511
           met2     4071
           met3     1204
           met4        7
------------------------
                   82862


[INFO DRT-0267] cpu time = 00:21:46, elapsed time = 00:11:20, memory = 1268.73 (MB), peak = 1683.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/project/openlane/runs/run_1/results/routing/riscv_cpu.odb'…
Writing netlist to '/project/openlane/runs/run_1/results/routing/riscv_cpu.nl.v'…
Writing powered netlist to '/project/openlane/runs/run_1/results/routing/riscv_cpu.pnl.v'…
Writing layout to '/project/openlane/runs/run_1/results/routing/riscv_cpu.def'…
