

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Thu Nov  3 16:10:40 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_Conv2d_4_fu_496     |Conv2d_4     |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d_3_fu_506     |Conv2d_3     |    ?|    ?|    ?|    ?|   none  |
        |grp_MaxPool2d_1_fu_516  |MaxPool2d_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_MaxPool2d_fu_526    |MaxPool2d    |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- MatrixExtensionImproved_label1  |    18|    18|         4|          3|          1|     6|    yes   |
        |- Loop 2                          |  6520|  6520|       326|          -|          -|    20|    no    |
        | + Loop 2.1                       |   324|   324|         9|          -|          -|    36|    no    |
        |- Loop 3                          |   220|   220|        11|          -|          -|    20|    no    |
        |- Loop 4                          |  1820|  1820|       182|          -|          -|    10|    no    |
        | + Loop 4.1                       |   180|   180|         9|          -|          -|    20|    no    |
        |- Loop 5                          |   230|   230|        23|          -|          -|    10|    no    |
        |- Loop 6                          |   400|   400|        40|          -|          -|    10|    no    |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    460|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     63|    8773|  14634|    -|
|Memory           |        5|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    986|    -|
|Register         |        -|      -|    1109|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|     63|    9946|  16085|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     17|       7|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Conv2d_3_fu_506       |Conv2d_3              |        0|      9|  1378|  2125|    0|
    |grp_Conv2d_4_fu_496       |Conv2d_4              |        0|      9|  1391|  2150|    0|
    |grp_MaxPool2d_fu_526      |MaxPool2d             |        0|      0|   613|  1402|    0|
    |grp_MaxPool2d_1_fu_516    |MaxPool2d_1           |        0|      0|   627|  1412|    0|
    |forw_back_dadd_64ibs_U30  |forw_back_dadd_64ibs  |        0|      3|   445|   781|    0|
    |forw_back_ddiv_64kbM_U32  |forw_back_ddiv_64kbM  |        0|      0|  2248|  3242|    0|
    |forw_back_dexp_64lbW_U33  |forw_back_dexp_64lbW  |        0|     26|  1123|  2665|    0|
    |forw_back_dmul_64jbC_U31  |forw_back_dmul_64jbC  |        0|     11|   299|   203|    0|
    |forw_back_fadd_32bkb_U25  |forw_back_fadd_32bkb  |        0|      2|   227|   214|    0|
    |forw_back_fcmp_32eOg_U29  |forw_back_fcmp_32eOg  |        0|      0|    66|    66|    0|
    |forw_back_fmul_32cud_U26  |forw_back_fmul_32cud  |        0|      3|   128|   138|    0|
    |forw_back_fpext_3hbi_U28  |forw_back_fpext_3hbi  |        0|      0|   100|   139|    0|
    |forw_back_fptruncg8j_U27  |forw_back_fptruncg8j  |        0|      0|   128|    97|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     63|  8773| 14634|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_out_1_U     |forward_conv_out_1    |        2|   0|   0|    0|   784|   32|     1|        25088|
    |conv_out_2_U     |forward_conv_out_2    |        1|   0|   0|    0|   144|   32|     1|         4608|
    |fc_out_2_0_U     |forward_fc_out_2_0    |        0|  64|   5|    0|    10|   32|     1|          320|
    |max_poo_out_2_U  |forward_max_poo_ofYi  |        2|   0|   0|    0|    36|   32|     1|         1152|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        5|  64|   5|    0|   974|  128|     4|        31168|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln54_1_fu_692_p2   |     +    |      0|  0|  15|           7|           2|
    |add_ln54_2_fu_706_p2   |     +    |      0|  0|  15|           7|           3|
    |add_ln54_3_fu_720_p2   |     +    |      0|  0|  15|           7|           3|
    |add_ln54_fu_678_p2     |     +    |      0|  0|  15|           7|           2|
    |add_ln61_1_fu_797_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln61_2_fu_970_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln61_3_fu_979_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln61_fu_788_p2     |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_622_p2          |     +    |      0|  0|  11|           3|           1|
    |i_2_fu_761_p2          |     +    |      0|  0|  15|           6|           1|
    |i_3_fu_943_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_996_p2            |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_744_p2          |     +    |      0|  0|  15|           5|           1|
    |j_4_fu_814_p2          |     +    |      0|  0|  15|           5|           1|
    |j_5_fu_926_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_1013_p2           |     +    |      0|  0|  12|           4|           1|
    |sub_ln54_fu_652_p2     |     -    |      0|  0|  15|           7|           7|
    |and_ln23_1_fu_902_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln23_fu_896_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln143_fu_990_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln145_fu_1007_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_1_fu_866_p2  |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln23_2_fu_878_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_3_fu_884_p2  |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln23_fu_860_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln52_fu_616_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln58_1_fu_920_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln58_fu_738_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln60_1_fu_937_p2  |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln60_fu_755_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln66_fu_808_p2    |   icmp   |      0|  0|  11|           5|           5|
    |or_ln23_1_fu_890_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln23_fu_872_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln54_fu_667_p2      |    or    |      0|  0|  32|          32|           1|
    |fc_in_2_relu1_0_d0     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 460|         239|         138|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  473|        108|    1|        108|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_374_p4  |    9|          2|    3|          6|
    |conv_out_1_address0             |   15|          3|   10|         30|
    |conv_out_1_ce0                  |   15|          3|    1|          3|
    |conv_out_1_we0                  |    9|          2|    1|          2|
    |conv_out_2_address0             |   15|          3|    8|         24|
    |conv_out_2_ce0                  |   15|          3|    1|          3|
    |conv_out_2_we0                  |    9|          2|    1|          2|
    |fc_in_1_0_address0              |   27|          5|    6|         30|
    |fc_in_1_0_address1              |   21|          4|    6|         24|
    |fc_in_2_relu1_0_address0        |   15|          3|    5|         15|
    |fc_out_1_0_address0             |   15|          3|    5|         15|
    |fc_out_2_0_address0             |   21|          4|    4|         16|
    |grp_fu_536_p0                   |   15|          3|   32|         96|
    |grp_fu_542_p0                   |   15|          3|   32|         96|
    |grp_fu_542_p1                   |   15|          3|   32|         96|
    |grp_fu_546_p0                   |   21|          4|   64|        256|
    |grp_fu_550_p0                   |   27|          5|   32|        160|
    |grp_fu_575_p1                   |   15|          3|   64|        192|
    |i_0_i18_reg_451                 |    9|          2|    5|         10|
    |i_0_i4_reg_405                  |    9|          2|    6|         12|
    |i_0_i_reg_370                   |    9|          2|    3|          6|
    |i_0_reg_462                     |    9|          2|    4|          8|
    |j_0_i14_reg_427                 |    9|          2|    4|          8|
    |j_0_i7_reg_416                  |    9|          2|    5|         10|
    |j_0_i_reg_381                   |    9|          2|    5|         10|
    |j_0_reg_485                     |    9|          2|    4|          8|
    |max_poo_out_1_address0          |   15|          3|    8|         24|
    |max_poo_out_1_ce0               |   15|          3|    1|          3|
    |max_poo_out_1_we0               |    9|          2|    1|          2|
    |max_poo_out_2_address0          |   27|          5|    6|         30|
    |max_poo_out_2_address1          |   21|          4|    6|         24|
    |max_poo_out_2_ce0               |   15|          3|    1|          3|
    |max_poo_out_2_we0               |    9|          2|    1|          2|
    |probability_sum_0_reg_473       |    9|          2|   32|         64|
    |storemerge269_reg_438           |    9|          2|   32|         64|
    |storemerge_reg_392              |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  986|        212|  465|       1528|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |  107|   0|  107|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |fc_hidden_layer1_loa_reg_1142        |   32|   0|   32|          0|
    |fc_hidden_layer2_loa_reg_1219        |   32|   0|   32|          0|
    |fc_in_1_0_load_reg_1137              |   32|   0|   32|          0|
    |fc_in_2_relu1_0_load_reg_1214        |   32|   0|   32|          0|
    |fc_out_1_0_addr_reg_1114             |    5|   0|    5|          0|
    |fc_out_1_0_load_reg_1165             |   32|   0|   32|          0|
    |fc_out_2_0_addr_2_reg_1191           |    4|   0|    4|          0|
    |grp_Conv2d_3_fu_506_ap_start_reg     |    1|   0|    1|          0|
    |grp_Conv2d_4_fu_496_ap_start_reg     |    1|   0|    1|          0|
    |grp_MaxPool2d_1_fu_516_ap_start_reg  |    1|   0|    1|          0|
    |grp_MaxPool2d_fu_526_ap_start_reg    |    1|   0|    1|          0|
    |i_0_i18_reg_451                      |    5|   0|    5|          0|
    |i_0_i4_reg_405                       |    6|   0|    6|          0|
    |i_0_i_reg_370                        |    3|   0|    3|          0|
    |i_0_reg_462                          |    4|   0|    4|          0|
    |i_1_reg_1028                         |    3|   0|    3|          0|
    |i_2_reg_1122                         |    6|   0|    6|          0|
    |i_3_reg_1199                         |    5|   0|    5|          0|
    |i_reg_1227                           |    4|   0|    4|          0|
    |icmp_ln52_reg_1024                   |    1|   0|    1|          0|
    |j_0_i14_cast5_reg_1178               |    4|   0|    6|          2|
    |j_0_i14_reg_427                      |    4|   0|    4|          0|
    |j_0_i7_reg_416                       |    5|   0|    5|          0|
    |j_0_i_cast8_reg_1101                 |    5|   0|    8|          3|
    |j_0_i_reg_381                        |    5|   0|    5|          0|
    |j_0_reg_485                          |    4|   0|    4|          0|
    |j_2_reg_1109                         |    5|   0|    5|          0|
    |j_4_reg_1150                         |    5|   0|    5|          0|
    |j_5_reg_1186                         |    4|   0|    4|          0|
    |j_reg_1245                           |    4|   0|    4|          0|
    |probability_sum_0_reg_473            |   32|   0|   32|          0|
    |reg_580                              |   32|   0|   32|          0|
    |reg_591                              |   64|   0|   64|          0|
    |reg_599                              |   32|   0|   32|          0|
    |reg_610                              |   64|   0|   64|          0|
    |storemerge269_reg_438                |   32|   0|   32|          0|
    |storemerge_reg_392                   |   32|   0|   32|          0|
    |sub_ln54_reg_1033                    |    6|   0|    7|          1|
    |tmp_6_reg_1237                       |   64|   0|   64|          0|
    |tmp_8_reg_1260                       |   64|   0|   64|          0|
    |tmp_i1_14_reg_1173                   |   64|   0|   64|          0|
    |tmp_s_reg_1265                       |   64|   0|   64|          0|
    |zext_ln146_reg_1250                  |    4|   0|   64|         60|
    |zext_ln54_1_reg_1051                 |   31|   0|   64|         33|
    |zext_ln54_2_reg_1061                 |   31|   0|   64|         33|
    |zext_ln54_3_reg_1071                 |   31|   0|   64|         33|
    |zext_ln54_4_reg_1081                 |   31|   0|   64|         33|
    |zext_ln54_5_reg_1091                 |   31|   0|   64|         33|
    |zext_ln54_reg_1041                   |   31|   0|   64|         33|
    |zext_ln67_reg_1155                   |    5|   0|   64|         59|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1109|   0| 1432|        323|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       forward      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       forward      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       forward      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       forward      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       forward      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       forward      | return value |
|mnist_data_address0          | out |   10|  ap_memory |     mnist_data     |     array    |
|mnist_data_ce0               | out |    1|  ap_memory |     mnist_data     |     array    |
|mnist_data_q0                |  in |   32|  ap_memory |     mnist_data     |     array    |
|conv_kernel_1_address0       | out |    4|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_ce0            | out |    1|  ap_memory |    conv_kernel_1   |     array    |
|conv_kernel_1_q0             |  in |   32|  ap_memory |    conv_kernel_1   |     array    |
|max_poo_out_1_address0       | out |    8|  ap_memory |    max_poo_out_1   |     array    |
|max_poo_out_1_ce0            | out |    1|  ap_memory |    max_poo_out_1   |     array    |
|max_poo_out_1_we0            | out |    1|  ap_memory |    max_poo_out_1   |     array    |
|max_poo_out_1_d0             | out |   32|  ap_memory |    max_poo_out_1   |     array    |
|max_poo_out_1_q0             |  in |   32|  ap_memory |    max_poo_out_1   |     array    |
|max_poo_locate_1_address0    | out |    8|  ap_memory |  max_poo_locate_1  |     array    |
|max_poo_locate_1_ce0         | out |    1|  ap_memory |  max_poo_locate_1  |     array    |
|max_poo_locate_1_we0         | out |    1|  ap_memory |  max_poo_locate_1  |     array    |
|max_poo_locate_1_d0          | out |   32|  ap_memory |  max_poo_locate_1  |     array    |
|conv_kernel_2_address0       | out |    4|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_ce0            | out |    1|  ap_memory |    conv_kernel_2   |     array    |
|conv_kernel_2_q0             |  in |   32|  ap_memory |    conv_kernel_2   |     array    |
|max_poo_locate_2_address0    | out |    6|  ap_memory |  max_poo_locate_2  |     array    |
|max_poo_locate_2_ce0         | out |    1|  ap_memory |  max_poo_locate_2  |     array    |
|max_poo_locate_2_we0         | out |    1|  ap_memory |  max_poo_locate_2  |     array    |
|max_poo_locate_2_d0          | out |   32|  ap_memory |  max_poo_locate_2  |     array    |
|fc_in_1_0_address0           | out |    6|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_ce0                | out |    1|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_we0                | out |    1|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_d0                 | out |   32|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_q0                 |  in |   32|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_address1           | out |    6|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_ce1                | out |    1|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_we1                | out |    1|  ap_memory |      fc_in_1_0     |     array    |
|fc_in_1_0_d1                 | out |   32|  ap_memory |      fc_in_1_0     |     array    |
|fc_out_1_0_address0          | out |    5|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_ce0               | out |    1|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_we0               | out |    1|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_d0                | out |   32|  ap_memory |     fc_out_1_0     |     array    |
|fc_out_1_0_q0                |  in |   32|  ap_memory |     fc_out_1_0     |     array    |
|fc_hidden_layer1_address0    | out |   10|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_ce0         | out |    1|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_hidden_layer1_q0          |  in |   32|  ap_memory |  fc_hidden_layer1  |     array    |
|fc_in_2_relu1_0_address0     | out |    5|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_ce0          | out |    1|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_we0          | out |    1|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_d0           | out |   32|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_in_2_relu1_0_q0           |  in |   32|  ap_memory |   fc_in_2_relu1_0  |     array    |
|fc_hidden_layer2_address0    | out |    8|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_ce0         | out |    1|  ap_memory |  fc_hidden_layer2  |     array    |
|fc_hidden_layer2_q0          |  in |   32|  ap_memory |  fc_hidden_layer2  |     array    |
|probability_result_address0  | out |    4|  ap_memory | probability_result |     array    |
|probability_result_ce0       | out |    1|  ap_memory | probability_result |     array    |
|probability_result_we0       | out |    1|  ap_memory | probability_result |     array    |
|probability_result_d0        | out |   32|  ap_memory | probability_result |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

