{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572965972739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572965972741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 15:59:32 2019 " "Processing started: Tue Nov  5 15:59:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572965972741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965972741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad3 -c zad3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad3 -c zad3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965972741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572965973011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572965973011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_timer " "Found entity 2: BCD_timer" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD_to_HEX_screen " "Found entity 3: BCD_to_HEX_screen" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""} { "Info" "ISGN_ENTITY_NAME" "4 _1_BCD_adder " "Found entity 4: _1_BCD_adder" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""} { "Info" "ISGN_ENTITY_NAME" "5 _9s_com " "Found entity 5: _9s_com" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""} { "Info" "ISGN_ENTITY_NAME" "6 _1_BCD_substractor " "Found entity 6: _1_BCD_substractor" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965979362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad3.v 1 1 " "Found 1 design units, including 1 entities, in source file zad3.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad3 " "Found entity 1: zad3" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965979364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z3 BCD_thing.v(24) " "Verilog HDL Implicit Net warning at BCD_thing.v(24): created implicit net for \"z3\"" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o BCD_thing.v(46) " "Verilog HDL Implicit Net warning at BCD_thing.v(46): created implicit net for \"c_o\"" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o BCD_thing.v(63) " "Verilog HDL Implicit Net warning at BCD_thing.v(63): created implicit net for \"c_o\"" {  } { { "../zad2/BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carr_add1 zad3.v(52) " "Verilog HDL Implicit Net warning at zad3.v(52): created implicit net for \"carr_add1\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carr_add2 zad3.v(53) " "Verilog HDL Implicit Net warning at zad3.v(53): created implicit net for \"carr_add2\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carr_sub1 zad3.v(57) " "Verilog HDL Implicit Net warning at zad3.v(57): created implicit net for \"carr_sub1\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carr_sub2 zad3.v(58) " "Verilog HDL Implicit Net warning at zad3.v(58): created implicit net for \"carr_sub2\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad3 " "Elaborating entity \"zad3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572965979416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1_BCD_adder _1_BCD_adder:a0 " "Elaborating entity \"_1_BCD_adder\" for hierarchy \"_1_BCD_adder:a0\"" {  } { { "zad3.v" "a0" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1_BCD_substractor _1_BCD_substractor:su0 " "Elaborating entity \"_1_BCD_substractor\" for hierarchy \"_1_BCD_substractor:su0\"" {  } { { "zad3.v" "su0" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_9s_com _1_BCD_substractor:su0\|_9s_com:com " "Elaborating entity \"_9s_com\" for hierarchy \"_1_BCD_substractor:su0\|_9s_com:com\"" {  } { { "../zad2/BCD_thing.v" "com" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_HEX_screen BCD_to_HEX_screen:s0 " "Elaborating entity \"BCD_to_HEX_screen\" for hierarchy \"BCD_to_HEX_screen:s0\"" {  } { { "zad3.v" "s0" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965979434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572965980072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572965980388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965980388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "zad3.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad3/zad3.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572965980426 "|zad3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572965980426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572965980427 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572965980427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572965980427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572965980427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572965980434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 15:59:40 2019 " "Processing ended: Tue Nov  5 15:59:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572965980434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572965980434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572965980434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965980434 ""}
