<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH] can: Driver for the Microchip MCP251x SPI CAN controllers
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20can%3A%20Driver%20for%20the%20Microchip%20MCP251x%20SPI%20CAN%20controllers&In-Reply-To=%3C1257175840-28528-1-git-send-email-chripell%40fsfe.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003346.html">
   <LINK REL="Next"  HREF="003353.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH] can: Driver for the Microchip MCP251x SPI CAN controllers</H1>
    <B>Christian Pellegrin</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20can%3A%20Driver%20for%20the%20Microchip%20MCP251x%20SPI%20CAN%20controllers&In-Reply-To=%3C1257175840-28528-1-git-send-email-chripell%40fsfe.org%3E"
       TITLE="[PATCH] can: Driver for the Microchip MCP251x SPI CAN controllers">chripell at fsfe.org
       </A><BR>
    <I>Mon Nov  2 16:30:40 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="003346.html">[spi-devel-general] [PATCH v2 net-next-2.6] can: Driver for the 	Microchip MCP251x SPI CAN controllers
</A></li>
        <LI>Next message: <A HREF="003353.html">[PATCH] can: Driver for the Microchip MCP251x SPI CAN controllers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3347">[ date ]</a>
              <a href="thread.html#3347">[ thread ]</a>
              <a href="subject.html#3347">[ subject ]</a>
              <a href="author.html#3347">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>
Signed-off-by: Christian Pellegrin &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">chripell at fsfe.org</A>&gt;
---
 drivers/net/can/Kconfig              |    6 +
 drivers/net/can/Makefile             |    1 +
 drivers/net/can/mcp251x.c            | 1164 ++++++++++++++++++++++++++++++++++
 include/linux/can/platform/mcp251x.h |   36 +
 4 files changed, 1207 insertions(+), 0 deletions(-)
 create mode 100644 drivers/net/can/mcp251x.c
 create mode 100644 include/linux/can/platform/mcp251x.h

diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
index 26d77cc..b819cc2 100644
--- a/drivers/net/can/Kconfig
+++ b/drivers/net/can/Kconfig
@@ -102,6 +102,12 @@ config CAN_TI_HECC
 	  Driver for TI HECC (High End CAN Controller) module found on many
 	  TI devices. The device specifications are available from www.ti.com
 
+config CAN_MCP251X
+	tristate &quot;Microchip MCP251x SPI CAN controllers&quot;
+	depends on CAN_DEV &amp;&amp; SPI
+	---help---
+	  Driver for the Microchip MCP251x SPI CAN controllers.
+
 config CAN_DEBUG_DEVICES
 	bool &quot;CAN devices debugging messages&quot;
 	depends on CAN
diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
index 31f4ab5..1489181 100644
--- a/drivers/net/can/Makefile
+++ b/drivers/net/can/Makefile
@@ -12,5 +12,6 @@ obj-y				+= usb/
 obj-$(CONFIG_CAN_SJA1000)	+= sja1000/
 obj-$(CONFIG_CAN_AT91)		+= at91_can.o
 obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
+obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
 
 ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
diff --git a/drivers/net/can/mcp251x.c b/drivers/net/can/mcp251x.c
new file mode 100644
index 0000000..9471bb7
--- /dev/null
+++ b/drivers/net/can/mcp251x.c
@@ -0,0 +1,1164 @@
+/*
+ * CAN bus driver for Microchip 251x CAN Controller with SPI Interface
+ *
+ * MCP2510 support and bug fixes by Christian Pellegrin
+ * &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">chripell at evolware.org</A>&gt;
+ *
+ * Copyright 2009 Christian Pellegrin EVOL S.r.l.
+ *
+ * Copyright 2007 Raymarine UK, Ltd. All Rights Reserved.
+ * Written under contract by:
+ *   Chris Elston, Katalix Systems, Ltd.
+ *
+ * Based on Microchip MCP251x CAN controller driver written by
+ * David Vrabel, Copyright 2006 Arcom Control Systems Ltd.
+ *
+ * Based on CAN bus driver for the CCAN controller written by
+ * - Sascha Hauer, Marc Kleine-Budde, Pengutronix
+ * - Simon Kallweit, intefo AG
+ * Copyright 2007
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the version 2 of the GNU General Public License
+ * as published by the Free Software Foundation
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ *
+ *
+ * Your platform definition file should specify something like:
+ *
+ * static struct mcp251x_platform_data mcp251x_info = {
+ *         .oscillator_frequency = 8000000,
+ *         .board_specific_setup = &amp;mcp251x_setup,
+ *         .model = CAN_MCP251X_MCP2510,
+ *         .power_enable = mcp251x_power_enable,
+ *         .transceiver_enable = NULL,
+ * };
+ *
+ * static struct spi_board_info spi_board_info[] = {
+ *         {
+ *                 .modalias      = &quot;mcp251x&quot;,
+ *                 .platform_data = &amp;mcp251x_info,
+ *                 .irq           = IRQ_EINT13,
+ *                 .max_speed_hz  = 2*1000*1000,
+ *                 .chip_select   = 2,
+ *         },
+ * };
+ *
+ * Please see mcp251x.h for a description of the fields in
+ * struct mcp251x_platform_data.
+ *
+ */
+
+#include &lt;linux/can.h&gt;
+#include &lt;linux/can/core.h&gt;
+#include &lt;linux/can/dev.h&gt;
+#include &lt;linux/can/platform/mcp251x.h&gt;
+#include &lt;linux/completion.h&gt;
+#include &lt;linux/delay.h&gt;
+#include &lt;linux/device.h&gt;
+#include &lt;linux/dma-mapping.h&gt;
+#include &lt;linux/freezer.h&gt;
+#include &lt;linux/interrupt.h&gt;
+#include &lt;linux/io.h&gt;
+#include &lt;linux/kernel.h&gt;
+#include &lt;linux/module.h&gt;
+#include &lt;linux/netdevice.h&gt;
+#include &lt;linux/platform_device.h&gt;
+#include &lt;linux/spi/spi.h&gt;
+#include &lt;linux/uaccess.h&gt;
+
+/* SPI interface instruction set */
+#define INSTRUCTION_WRITE	0x02
+#define INSTRUCTION_READ	0x03
+#define INSTRUCTION_BIT_MODIFY	0x05
+#define INSTRUCTION_LOAD_TXB(n)	(0x40 + 2 * (n))
+#define INSTRUCTION_READ_RXB(n)	(((n) == 0) ? 0x90 : 0x94)
+#define INSTRUCTION_RESET	0xC0
+
+/* MPC251x registers */
+#define CANSTAT	      0x0e
+#define CANCTRL	      0x0f
+#  define CANCTRL_REQOP_MASK	    0xe0
+#  define CANCTRL_REQOP_CONF	    0x80
+#  define CANCTRL_REQOP_LISTEN_ONLY 0x60
+#  define CANCTRL_REQOP_LOOPBACK    0x40
+#  define CANCTRL_REQOP_SLEEP	    0x20
+#  define CANCTRL_REQOP_NORMAL	    0x00
+#  define CANCTRL_OSM		    0x08
+#  define CANCTRL_ABAT		    0x10
+#define TEC	      0x1c
+#define REC	      0x1d
+#define CNF1	      0x2a
+#  define CNF1_SJW_SHIFT   6
+#define CNF2	      0x29
+#  define CNF2_BTLMODE	   0x80
+#  define CNF2_SAM         0x40
+#  define CNF2_PS1_SHIFT   3
+#define CNF3	      0x28
+#  define CNF3_SOF	   0x08
+#  define CNF3_WAKFIL	   0x04
+#  define CNF3_PHSEG2_MASK 0x07
+#define CANINTE	      0x2b
+#  define CANINTE_MERRE 0x80
+#  define CANINTE_WAKIE 0x40
+#  define CANINTE_ERRIE 0x20
+#  define CANINTE_TX2IE 0x10
+#  define CANINTE_TX1IE 0x08
+#  define CANINTE_TX0IE 0x04
+#  define CANINTE_RX1IE 0x02
+#  define CANINTE_RX0IE 0x01
+#define CANINTF	      0x2c
+#  define CANINTF_MERRF 0x80
+#  define CANINTF_WAKIF 0x40
+#  define CANINTF_ERRIF 0x20
+#  define CANINTF_TX2IF 0x10
+#  define CANINTF_TX1IF 0x08
+#  define CANINTF_TX0IF 0x04
+#  define CANINTF_RX1IF 0x02
+#  define CANINTF_RX0IF 0x01
+#define EFLG	      0x2d
+#  define EFLG_EWARN	0x01
+#  define EFLG_RXWAR	0x02
+#  define EFLG_TXWAR	0x04
+#  define EFLG_RXEP	0x08
+#  define EFLG_TXEP	0x10
+#  define EFLG_TXBO	0x20
+#  define EFLG_RX0OVR	0x40
+#  define EFLG_RX1OVR	0x80
+#define TXBCTRL(n)  (((n) * 0x10) + 0x30 + TXBCTRL_OFF)
+#  define TXBCTRL_ABTF	0x40
+#  define TXBCTRL_MLOA	0x20
+#  define TXBCTRL_TXERR 0x10
+#  define TXBCTRL_TXREQ 0x08
+#define TXBSIDH(n)  (((n) * 0x10) + 0x30 + TXBSIDH_OFF)
+#  define SIDH_SHIFT    3
+#define TXBSIDL(n)  (((n) * 0x10) + 0x30 + TXBSIDL_OFF)
+#  define SIDL_SID_MASK    7
+#  define SIDL_SID_SHIFT   5
+#  define SIDL_EXIDE_SHIFT 3
+#  define SIDL_EID_SHIFT   16
+#  define SIDL_EID_MASK    3
+#define TXBEID8(n)  (((n) * 0x10) + 0x30 + TXBEID8_OFF)
+#define TXBEID0(n)  (((n) * 0x10) + 0x30 + TXBEID0_OFF)
+#define TXBDLC(n)   (((n) * 0x10) + 0x30 + TXBDLC_OFF)
+#  define DLC_RTR_SHIFT    6
+#define TXBCTRL_OFF 0
+#define TXBSIDH_OFF 1
+#define TXBSIDL_OFF 2
+#define TXBEID8_OFF 3
+#define TXBEID0_OFF 4
+#define TXBDLC_OFF  5
+#define TXBDAT_OFF  6
+#define RXBCTRL(n)  (((n) * 0x10) + 0x60 + RXBCTRL_OFF)
+#  define RXBCTRL_BUKT	0x04
+#  define RXBCTRL_RXM0	0x20
+#  define RXBCTRL_RXM1	0x40
+#define RXBSIDH(n)  (((n) * 0x10) + 0x60 + RXBSIDH_OFF)
+#  define RXBSIDH_SHIFT 3
+#define RXBSIDL(n)  (((n) * 0x10) + 0x60 + RXBSIDL_OFF)
+#  define RXBSIDL_IDE   0x08
+#  define RXBSIDL_EID   3
+#  define RXBSIDL_SHIFT 5
+#define RXBEID8(n)  (((n) * 0x10) + 0x60 + RXBEID8_OFF)
+#define RXBEID0(n)  (((n) * 0x10) + 0x60 + RXBEID0_OFF)
+#define RXBDLC(n)   (((n) * 0x10) + 0x60 + RXBDLC_OFF)
+#  define RXBDLC_LEN_MASK  0x0f
+#  define RXBDLC_RTR       0x40
+#define RXBCTRL_OFF 0
+#define RXBSIDH_OFF 1
+#define RXBSIDL_OFF 2
+#define RXBEID8_OFF 3
+#define RXBEID0_OFF 4
+#define RXBDLC_OFF  5
+#define RXBDAT_OFF  6
+
+#define GET_BYTE(val, byte)			\
+	(((val) &gt;&gt; ((byte) * 8)) &amp; 0xff)
+#define SET_BYTE(val, byte)			\
+	(((val) &amp; 0xff) &lt;&lt; ((byte) * 8))
+
+/*
+ * Buffer size required for the largest SPI transfer (i.e., reading a
+ * frame)
+ */
+#define CAN_FRAME_MAX_DATA_LEN	8
+#define SPI_TRANSFER_BUF_LEN	(6 + CAN_FRAME_MAX_DATA_LEN)
+#define CAN_FRAME_MAX_BITS	128
+
+#define TX_ECHO_SKB_MAX	1
+
+#define DEVICE_NAME &quot;mcp251x&quot;
+
+static int mcp251x_enable_dma; /* Enable SPI DMA. Default: 0 (Off) */
+module_param(mcp251x_enable_dma, int, S_IRUGO);
+MODULE_PARM_DESC(mcp251x_enable_dma, &quot;Enable SPI DMA. Default: 0 (Off)&quot;);
+
+static struct can_bittiming_const mcp251x_bittiming_const = {
+	.name = DEVICE_NAME,
+	.tseg1_min = 3,
+	.tseg1_max = 16,
+	.tseg2_min = 2,
+	.tseg2_max = 8,
+	.sjw_max = 4,
+	.brp_min = 1,
+	.brp_max = 64,
+	.brp_inc = 1,
+};
+
+struct mcp251x_priv {
+	struct can_priv	   can;
+	struct net_device *net;
+	struct spi_device *spi;
+
+	struct mutex spi_lock; /* SPI buffer lock */
+	u8 *spi_tx_buf;
+	u8 *spi_rx_buf;
+	dma_addr_t spi_tx_dma;
+	dma_addr_t spi_rx_dma;
+
+	struct sk_buff *tx_skb;
+	int tx_len;
+	struct workqueue_struct *wq;
+	struct work_struct tx_work;
+	struct work_struct irq_work;
+	struct completion awake;
+	int wake;
+	int force_quit;
+	int after_suspend;
+#define AFTER_SUSPEND_UP 1
+#define AFTER_SUSPEND_DOWN 2
+#define AFTER_SUSPEND_POWER 4
+#define AFTER_SUSPEND_RESTART 8
+	int restart_tx;
+};
+
+static void mcp251x_clean(struct net_device *net)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+
+	net-&gt;stats.tx_errors++;
+	if (priv-&gt;tx_skb)
+		dev_kfree_skb(priv-&gt;tx_skb);
+	if (priv-&gt;tx_len)
+		can_free_echo_skb(priv-&gt;net, 0);
+	priv-&gt;tx_skb = NULL;
+	priv-&gt;tx_len = 0;
+}
+
+/*
+ * Note about handling of error return of mcp251x_spi_trans: accessing
+ * registers via SPI is not really different conceptually than using
+ * normal I/O assembler instructions, although it's much more
+ * complicated from a practical POV. So it's not advisable to always
+ * check the return value of this function. Imagine that every
+ * read{b,l}, write{b,l} and friends would be bracketed in &quot;if ( &lt; 0)
+ * error();&quot;, it would be a great mess (well there are some situation
+ * when exception handling C++ like could be useful after all). So we
+ * just check that transfers are OK at the beginning of our
+ * conversation with the chip and to avoid doing really nasty things
+ * (like injecting bogus packets in the network stack).
+ */
+static int mcp251x_spi_trans(struct spi_device *spi, int len)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	struct spi_transfer t = {
+		.tx_buf = priv-&gt;spi_tx_buf,
+		.rx_buf = priv-&gt;spi_rx_buf,
+		.len = len,
+		.cs_change = 0,
+	};
+	struct spi_message m;
+	int ret;
+
+	spi_message_init(&amp;m);
+
+	if (mcp251x_enable_dma) {
+		t.tx_dma = priv-&gt;spi_tx_dma;
+		t.rx_dma = priv-&gt;spi_rx_dma;
+		m.is_dma_mapped = 1;
+	}
+
+	spi_message_add_tail(&amp;t, &amp;m);
+
+	ret = spi_sync(spi, &amp;m);
+	if (ret)
+		dev_err(&amp;spi-&gt;dev, &quot;spi transfer failed: ret = %d\n&quot;, ret);
+	return ret;
+}
+
+static u8 mcp251x_read_reg(struct spi_device *spi, uint8_t reg)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	u8 val = 0;
+
+	mutex_lock(&amp;priv-&gt;spi_lock);
+
+	priv-&gt;spi_tx_buf[0] = INSTRUCTION_READ;
+	priv-&gt;spi_tx_buf[1] = reg;
+
+	mcp251x_spi_trans(spi, 3);
+	val = priv-&gt;spi_rx_buf[2];
+
+	mutex_unlock(&amp;priv-&gt;spi_lock);
+
+	return val;
+}
+
+static void mcp251x_write_reg(struct spi_device *spi, u8 reg, uint8_t val)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+
+	mutex_lock(&amp;priv-&gt;spi_lock);
+
+	priv-&gt;spi_tx_buf[0] = INSTRUCTION_WRITE;
+	priv-&gt;spi_tx_buf[1] = reg;
+	priv-&gt;spi_tx_buf[2] = val;
+
+	mcp251x_spi_trans(spi, 3);
+
+	mutex_unlock(&amp;priv-&gt;spi_lock);
+}
+
+static void mcp251x_write_bits(struct spi_device *spi, u8 reg,
+			       u8 mask, uint8_t val)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+
+	mutex_lock(&amp;priv-&gt;spi_lock);
+
+	priv-&gt;spi_tx_buf[0] = INSTRUCTION_BIT_MODIFY;
+	priv-&gt;spi_tx_buf[1] = reg;
+	priv-&gt;spi_tx_buf[2] = mask;
+	priv-&gt;spi_tx_buf[3] = val;
+
+	mcp251x_spi_trans(spi, 4);
+
+	mutex_unlock(&amp;priv-&gt;spi_lock);
+}
+
+static void mcp251x_hw_tx_frame(struct spi_device *spi, u8 *buf,
+				int len, int tx_buf_idx)
+{
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+
+	if (pdata-&gt;model == CAN_MCP251X_MCP2510) {
+		int i;
+
+		for (i = 1; i &lt; TXBDAT_OFF + len; i++)
+			mcp251x_write_reg(spi, TXBCTRL(tx_buf_idx) + i,
+					  buf[i]);
+	} else {
+		mutex_lock(&amp;priv-&gt;spi_lock);
+		memcpy(priv-&gt;spi_tx_buf, buf, TXBDAT_OFF + len);
+		mcp251x_spi_trans(spi, TXBDAT_OFF + len);
+		mutex_unlock(&amp;priv-&gt;spi_lock);
+	}
+}
+
+static void mcp251x_hw_tx(struct spi_device *spi, struct can_frame *frame,
+			  int tx_buf_idx)
+{
+	u32 sid, eid, exide, rtr;
+	u8 buf[SPI_TRANSFER_BUF_LEN];
+
+	exide = (frame-&gt;can_id &amp; CAN_EFF_FLAG) ? 1 : 0; /* Extended ID Enable */
+	if (exide)
+		sid = (frame-&gt;can_id &amp; CAN_EFF_MASK) &gt;&gt; 18;
+	else
+		sid = frame-&gt;can_id &amp; CAN_SFF_MASK; /* Standard ID */
+	eid = frame-&gt;can_id &amp; CAN_EFF_MASK; /* Extended ID */
+	rtr = (frame-&gt;can_id &amp; CAN_RTR_FLAG) ? 1 : 0; /* Remote transmission */
+
+	buf[TXBCTRL_OFF] = INSTRUCTION_LOAD_TXB(tx_buf_idx);
+	buf[TXBSIDH_OFF] = sid &gt;&gt; SIDH_SHIFT;
+	buf[TXBSIDL_OFF] = ((sid &amp; SIDL_SID_MASK) &lt;&lt; SIDL_SID_SHIFT) |
+		(exide &lt;&lt; SIDL_EXIDE_SHIFT) |
+		((eid &gt;&gt; SIDL_EID_SHIFT) &amp; SIDL_EID_MASK);
+	buf[TXBEID8_OFF] = GET_BYTE(eid, 1);
+	buf[TXBEID0_OFF] = GET_BYTE(eid, 0);
+	buf[TXBDLC_OFF]  = (rtr &lt;&lt; DLC_RTR_SHIFT) | frame-&gt;can_dlc;
+	memcpy(buf + TXBDAT_OFF, frame-&gt;data, frame-&gt;can_dlc);
+	mcp251x_hw_tx_frame(spi, buf, frame-&gt;can_dlc, tx_buf_idx);
+	mcp251x_write_reg(spi, TXBCTRL(tx_buf_idx), TXBCTRL_TXREQ);
+}
+
+static void mcp251x_hw_rx_frame(struct spi_device *spi, u8 *buf,
+				int buf_idx)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+
+	if (pdata-&gt;model == CAN_MCP251X_MCP2510) {
+		int i, len;
+
+		for (i = 1; i &lt; RXBDAT_OFF; i++)
+			buf[i] = mcp251x_read_reg(spi, RXBCTRL(buf_idx) + i);
+		len = buf[RXBDLC_OFF] &amp; RXBDLC_LEN_MASK;
+		if (len &gt; 8)
+			len = 8;
+		for (; i &lt; (RXBDAT_OFF + len); i++)
+			buf[i] = mcp251x_read_reg(spi, RXBCTRL(buf_idx) + i);
+	} else {
+		mutex_lock(&amp;priv-&gt;spi_lock);
+
+		priv-&gt;spi_tx_buf[RXBCTRL_OFF] = INSTRUCTION_READ_RXB(buf_idx);
+		mcp251x_spi_trans(spi, SPI_TRANSFER_BUF_LEN);
+		memcpy(buf, priv-&gt;spi_rx_buf, SPI_TRANSFER_BUF_LEN);
+
+		mutex_unlock(&amp;priv-&gt;spi_lock);
+	}
+}
+
+static void mcp251x_hw_rx(struct spi_device *spi, int buf_idx)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	struct sk_buff *skb;
+	struct can_frame *frame;
+	u8 buf[SPI_TRANSFER_BUF_LEN];
+
+	skb = alloc_can_skb(priv-&gt;net, &amp;frame);
+	if (!skb) {
+		dev_err(&amp;spi-&gt;dev, &quot;cannot allocate RX skb\n&quot;);
+		priv-&gt;net-&gt;stats.rx_dropped++;
+		return;
+	}
+
+	mcp251x_hw_rx_frame(spi, buf, buf_idx);
+	if (buf[RXBSIDL_OFF] &amp; RXBSIDL_IDE) {
+		/* Extended ID format */
+		frame-&gt;can_id = CAN_EFF_FLAG;
+		frame-&gt;can_id |=
+			/* Extended ID part */
+			SET_BYTE(buf[RXBSIDL_OFF] &amp; RXBSIDL_EID, 2) |
+			SET_BYTE(buf[RXBEID8_OFF], 1) |
+			SET_BYTE(buf[RXBEID0_OFF], 0) |
+			/* Standard ID part */
+			(((buf[RXBSIDH_OFF] &lt;&lt; RXBSIDH_SHIFT) |
+			  (buf[RXBSIDL_OFF] &gt;&gt; RXBSIDL_SHIFT)) &lt;&lt; 18);
+		/* Remote transmission request */
+		if (buf[RXBDLC_OFF] &amp; RXBDLC_RTR)
+			frame-&gt;can_id |= CAN_RTR_FLAG;
+	} else {
+		/* Standard ID format */
+		frame-&gt;can_id =
+			(buf[RXBSIDH_OFF] &lt;&lt; RXBSIDH_SHIFT) |
+			(buf[RXBSIDL_OFF] &gt;&gt; RXBSIDL_SHIFT);
+	}
+	/* Data length */
+	frame-&gt;can_dlc = buf[RXBDLC_OFF] &amp; RXBDLC_LEN_MASK;
+	if (frame-&gt;can_dlc &gt; 8) {
+		dev_warn(&amp;spi-&gt;dev, &quot;invalid frame recevied\n&quot;);
+		priv-&gt;net-&gt;stats.rx_errors++;
+		dev_kfree_skb(skb);
+		return;
+	}
+	memcpy(frame-&gt;data, buf + RXBDAT_OFF, frame-&gt;can_dlc);
+
+	priv-&gt;net-&gt;stats.rx_packets++;
+	priv-&gt;net-&gt;stats.rx_bytes += frame-&gt;can_dlc;
+	netif_rx(skb);
+}
+
+static void mcp251x_hw_sleep(struct spi_device *spi)
+{
+	mcp251x_write_reg(spi, CANCTRL, CANCTRL_REQOP_SLEEP);
+}
+
+static void mcp251x_hw_wakeup(struct spi_device *spi)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+
+	priv-&gt;wake = 1;
+
+	/* Can only wake up by generating a wake-up interrupt. */
+	mcp251x_write_bits(spi, CANINTE, CANINTE_WAKIE, CANINTE_WAKIE);
+	mcp251x_write_bits(spi, CANINTF, CANINTF_WAKIF, CANINTF_WAKIF);
+
+	/* Wait until the device is awake */
+	if (!wait_for_completion_timeout(&amp;priv-&gt;awake, HZ))
+		dev_err(&amp;spi-&gt;dev, &quot;MCP251x didn't wake-up\n&quot;);
+}
+
+static netdev_tx_t mcp251x_hard_start_xmit(struct sk_buff *skb,
+					   struct net_device *net)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+	struct spi_device *spi = priv-&gt;spi;
+
+	if (priv-&gt;tx_skb || priv-&gt;tx_len) {
+		dev_warn(&amp;spi-&gt;dev, &quot;hard_xmit called while tx busy\n&quot;);
+		netif_stop_queue(net);
+		return NETDEV_TX_BUSY;
+	}
+
+	if (skb-&gt;len != sizeof(struct can_frame)) {
+		dev_err(&amp;spi-&gt;dev, &quot;dropping packet - bad length\n&quot;);
+		dev_kfree_skb(skb);
+		net-&gt;stats.tx_dropped++;
+		return NETDEV_TX_OK;
+	}
+
+	netif_stop_queue(net);
+	priv-&gt;tx_skb = skb;
+	net-&gt;trans_start = jiffies;
+	queue_work(priv-&gt;wq, &amp;priv-&gt;tx_work);
+
+	return NETDEV_TX_OK;
+}
+
+static int mcp251x_do_set_mode(struct net_device *net, enum can_mode mode)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+
+	switch (mode) {
+	case CAN_MODE_START:
+		/* We have to delay work since SPI I/O may sleep */
+		priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
+		priv-&gt;restart_tx = 1;
+		if (priv-&gt;can.restart_ms == 0)
+			priv-&gt;after_suspend = AFTER_SUSPEND_RESTART;
+		queue_work(priv-&gt;wq, &amp;priv-&gt;irq_work);
+		break;
+	default:
+		return -EOPNOTSUPP;
+	}
+
+	return 0;
+}
+
+static void mcp251x_set_normal_mode(struct spi_device *spi)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	unsigned long timeout;
+
+	/* Enable interrupts */
+	mcp251x_write_reg(spi, CANINTE,
+			  CANINTE_ERRIE | CANINTE_TX2IE | CANINTE_TX1IE |
+			  CANINTE_TX0IE | CANINTE_RX1IE | CANINTE_RX0IE |
+			  CANINTF_MERRF);
+
+	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LOOPBACK) {
+		/* Put device into loopback mode */
+		mcp251x_write_reg(spi, CANCTRL, CANCTRL_REQOP_LOOPBACK);
+	} else {
+		/* Put device into normal mode */
+		mcp251x_write_reg(spi, CANCTRL, CANCTRL_REQOP_NORMAL);
+
+		/* Wait for the device to enter normal mode */
+		timeout = jiffies + HZ;
+		while (mcp251x_read_reg(spi, CANSTAT) &amp; CANCTRL_REQOP_MASK) {
+			schedule();
+			if (time_after(jiffies, timeout)) {
+				dev_err(&amp;spi-&gt;dev, &quot;MCP251x didn't&quot;
+					&quot; enter in normal mode\n&quot;);
+				return;
+			}
+		}
+	}
+	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
+}
+
+static int mcp251x_do_set_bittiming(struct net_device *net)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+	struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
+	struct spi_device *spi = priv-&gt;spi;
+
+	mcp251x_write_reg(spi, CNF1, ((bt-&gt;sjw - 1) &lt;&lt; CNF1_SJW_SHIFT) |
+			  (bt-&gt;brp - 1));
+	mcp251x_write_reg(spi, CNF2, CNF2_BTLMODE |
+			  (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES ?
+			   CNF2_SAM : 0) |
+			  ((bt-&gt;phase_seg1 - 1) &lt;&lt; CNF2_PS1_SHIFT) |
+			  (bt-&gt;prop_seg - 1));
+	mcp251x_write_bits(spi, CNF3, CNF3_PHSEG2_MASK,
+			   (bt-&gt;phase_seg2 - 1));
+	dev_info(&amp;spi-&gt;dev, &quot;CNF: 0x%02x 0x%02x 0x%02x\n&quot;,
+		 mcp251x_read_reg(spi, CNF1),
+		 mcp251x_read_reg(spi, CNF2),
+		 mcp251x_read_reg(spi, CNF3));
+
+	return 0;
+}
+
+static int mcp251x_setup(struct net_device *net, struct mcp251x_priv *priv,
+			 struct spi_device *spi)
+{
+	int ret;
+
+	ret = open_candev(net);
+	if (ret) {
+		dev_err(&amp;spi-&gt;dev, &quot;unable to set initial baudrate!\n&quot;);
+		return ret;
+	}
+
+	/* Enable RX0-&gt;RX1 buffer roll over and disable filters */
+	mcp251x_write_bits(spi, RXBCTRL(0),
+			   RXBCTRL_BUKT | RXBCTRL_RXM0 | RXBCTRL_RXM1,
+			   RXBCTRL_BUKT | RXBCTRL_RXM0 | RXBCTRL_RXM1);
+	mcp251x_write_bits(spi, RXBCTRL(1),
+			   RXBCTRL_RXM0 | RXBCTRL_RXM1,
+			   RXBCTRL_RXM0 | RXBCTRL_RXM1);
+	return 0;
+}
+
+static void mcp251x_hw_reset(struct spi_device *spi)
+{
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	int ret;
+
+	mutex_lock(&amp;priv-&gt;spi_lock);
+
+	priv-&gt;spi_tx_buf[0] = INSTRUCTION_RESET;
+
+	ret = spi_write(spi, priv-&gt;spi_tx_buf, 1);
+
+	mutex_unlock(&amp;priv-&gt;spi_lock);
+
+	if (ret)
+		dev_err(&amp;spi-&gt;dev, &quot;reset failed: ret = %d\n&quot;, ret);
+	/* Wait for reset to finish */
+	mdelay(10);
+}
+
+static int mcp251x_hw_probe(struct spi_device *spi)
+{
+	int st1, st2;
+
+	mcp251x_hw_reset(spi);
+
+	/*
+	 * Please note that these are &quot;magic values&quot; based on after
+	 * reset defaults taken from data sheet which allows us to see
+	 * if we really have a chip on the bus (we avoid common all
+	 * zeroes or all ones situations)
+	 */
+	st1 = mcp251x_read_reg(spi, CANSTAT) &amp; 0xEE;
+	st2 = mcp251x_read_reg(spi, CANCTRL) &amp; 0x17;
+
+	dev_dbg(&amp;spi-&gt;dev, &quot;CANSTAT 0x%02x CANCTRL 0x%02x\n&quot;, st1, st2);
+
+	/* Check for power up default values */
+	return (st1 == 0x80 &amp;&amp; st2 == 0x07) ? 1 : 0;
+}
+
+static irqreturn_t mcp251x_can_isr(int irq, void *dev_id)
+{
+	struct net_device *net = (struct net_device *)dev_id;
+	struct mcp251x_priv *priv = netdev_priv(net);
+
+	/* Schedule bottom half */
+	if (!work_pending(&amp;priv-&gt;irq_work))
+		queue_work(priv-&gt;wq, &amp;priv-&gt;irq_work);
+
+	return IRQ_HANDLED;
+}
+
+static int mcp251x_open(struct net_device *net)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+	struct spi_device *spi = priv-&gt;spi;
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	int ret;
+
+	if (pdata-&gt;transceiver_enable)
+		pdata-&gt;transceiver_enable(1);
+
+	priv-&gt;force_quit = 0;
+	priv-&gt;tx_skb = NULL;
+	priv-&gt;tx_len = 0;
+
+	ret = request_irq(spi-&gt;irq, mcp251x_can_isr,
+			  IRQF_TRIGGER_FALLING, DEVICE_NAME, net);
+	if (ret) {
+		dev_err(&amp;spi-&gt;dev, &quot;failed to acquire irq %d\n&quot;, spi-&gt;irq);
+		return ret;
+	}
+
+	mcp251x_hw_wakeup(spi);
+	mcp251x_hw_reset(spi);
+	ret = mcp251x_setup(net, priv, spi);
+	if (ret) {
+		free_irq(spi-&gt;irq, net);
+		if (pdata-&gt;transceiver_enable)
+			pdata-&gt;transceiver_enable(0);
+		return ret;
+	}
+	mcp251x_set_normal_mode(spi);
+	netif_wake_queue(net);
+
+	return 0;
+}
+
+static int mcp251x_stop(struct net_device *net)
+{
+	struct mcp251x_priv *priv = netdev_priv(net);
+	struct spi_device *spi = priv-&gt;spi;
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+
+	close_candev(net);
+
+	/* Disable and clear pending interrupts */
+	mcp251x_write_reg(spi, CANINTE, 0x00);
+	mcp251x_write_reg(spi, CANINTF, 0x00);
+
+	priv-&gt;force_quit = 1;
+	free_irq(spi-&gt;irq, net);
+	flush_workqueue(priv-&gt;wq);
+
+	mcp251x_write_reg(spi, TXBCTRL(0), 0);
+	if (priv-&gt;tx_skb || priv-&gt;tx_len)
+		mcp251x_clean(net);
+
+	mcp251x_hw_sleep(spi);
+
+	if (pdata-&gt;transceiver_enable)
+		pdata-&gt;transceiver_enable(0);
+
+	priv-&gt;can.state = CAN_STATE_STOPPED;
+
+	return 0;
+}
+
+static void mcp251x_tx_work_handler(struct work_struct *ws)
+{
+	struct mcp251x_priv *priv = container_of(ws, struct mcp251x_priv,
+						 tx_work);
+	struct spi_device *spi = priv-&gt;spi;
+	struct net_device *net = priv-&gt;net;
+	struct can_frame *frame;
+
+	if (priv-&gt;tx_skb) {
+		frame = (struct can_frame *)priv-&gt;tx_skb-&gt;data;
+
+		if (priv-&gt;can.state == CAN_STATE_BUS_OFF) {
+			mcp251x_clean(net);
+			netif_wake_queue(net);
+			return;
+		}
+		if (frame-&gt;can_dlc &gt; CAN_FRAME_MAX_DATA_LEN)
+			frame-&gt;can_dlc = CAN_FRAME_MAX_DATA_LEN;
+		mcp251x_hw_tx(spi, frame, 0);
+		priv-&gt;tx_len = 1 + frame-&gt;can_dlc;
+		can_put_echo_skb(priv-&gt;tx_skb, net, 0);
+		priv-&gt;tx_skb = NULL;
+	}
+}
+
+static void mcp251x_irq_work_handler(struct work_struct *ws)
+{
+	struct mcp251x_priv *priv = container_of(ws, struct mcp251x_priv,
+						 irq_work);
+	struct spi_device *spi = priv-&gt;spi;
+	struct net_device *net = priv-&gt;net;
+	u8 txbnctrl;
+	u8 intf;
+	enum can_state new_state;
+
+	if (priv-&gt;after_suspend) {
+		mdelay(10);
+		mcp251x_hw_reset(spi);
+		mcp251x_setup(net, priv, spi);
+		if (priv-&gt;after_suspend &amp; AFTER_SUSPEND_RESTART) {
+			mcp251x_set_normal_mode(spi);
+		} else if (priv-&gt;after_suspend &amp; AFTER_SUSPEND_UP) {
+			netif_device_attach(net);
+			/* Clean since we lost tx buffer */
+			if (priv-&gt;tx_skb || priv-&gt;tx_len) {
+				mcp251x_clean(net);
+				netif_wake_queue(net);
+			}
+			mcp251x_set_normal_mode(spi);
+		} else {
+			mcp251x_hw_sleep(spi);
+		}
+		priv-&gt;after_suspend = 0;
+	}
+
+	if (priv-&gt;can.restart_ms == 0 &amp;&amp; priv-&gt;can.state == CAN_STATE_BUS_OFF) {
+		while (!priv-&gt;force_quit &amp;&amp; !freezing(current) &amp;&amp;
+		       (intf = mcp251x_read_reg(spi, CANINTF)))
+			mcp251x_write_bits(spi, CANINTF, intf, 0x00);
+		return;
+	}
+
+	while (!priv-&gt;force_quit &amp;&amp; !freezing(current)) {
+		u8 eflag = mcp251x_read_reg(spi, EFLG);
+		int can_id = 0, data1 = 0;
+
+		mcp251x_write_reg(spi, EFLG, 0x00);
+
+		if (priv-&gt;restart_tx) {
+			priv-&gt;restart_tx = 0;
+			mcp251x_write_reg(spi, TXBCTRL(0), 0);
+			if (priv-&gt;tx_skb || priv-&gt;tx_len)
+				mcp251x_clean(net);
+			netif_wake_queue(net);
+			can_id |= CAN_ERR_RESTARTED;
+		}
+
+		if (priv-&gt;wake) {
+			/* Wait whilst the device wakes up */
+			mdelay(10);
+			priv-&gt;wake = 0;
+		}
+
+		intf = mcp251x_read_reg(spi, CANINTF);
+		mcp251x_write_bits(spi, CANINTF, intf, 0x00);
+
+		/* Update can state */
+		if (eflag &amp; EFLG_TXBO) {
+			new_state = CAN_STATE_BUS_OFF;
+			can_id |= CAN_ERR_BUSOFF;
+		} else if (eflag &amp; EFLG_TXEP) {
+			new_state = CAN_STATE_ERROR_PASSIVE;
+			can_id |= CAN_ERR_CRTL;
+			data1 |= CAN_ERR_CRTL_TX_PASSIVE;
+		} else if (eflag &amp; EFLG_RXEP) {
+			new_state = CAN_STATE_ERROR_PASSIVE;
+			can_id |= CAN_ERR_CRTL;
+			data1 |= CAN_ERR_CRTL_RX_PASSIVE;
+		} else if (eflag &amp; EFLG_TXWAR) {
+			new_state = CAN_STATE_ERROR_WARNING;
+			can_id |= CAN_ERR_CRTL;
+			data1 |= CAN_ERR_CRTL_TX_WARNING;
+		} else if (eflag &amp; EFLG_RXWAR) {
+			new_state = CAN_STATE_ERROR_WARNING;
+			can_id |= CAN_ERR_CRTL;
+			data1 |= CAN_ERR_CRTL_RX_WARNING;
+		} else {
+			new_state = CAN_STATE_ERROR_ACTIVE;
+		}
+
+		/* Update can state statistics */
+		switch (priv-&gt;can.state) {
+		case CAN_STATE_ERROR_ACTIVE:
+			if (new_state &gt;= CAN_STATE_ERROR_WARNING &amp;&amp;
+			    new_state &lt;= CAN_STATE_BUS_OFF)
+				priv-&gt;can.can_stats.error_warning++;
+		case CAN_STATE_ERROR_WARNING:	/* fallthrough */
+			if (new_state &gt;= CAN_STATE_ERROR_PASSIVE &amp;&amp;
+			    new_state &lt;= CAN_STATE_BUS_OFF)
+				priv-&gt;can.can_stats.error_passive++;
+			break;
+		default:
+			break;
+		}
+		priv-&gt;can.state = new_state;
+
+		if ((intf &amp; CANINTF_ERRIF) || (can_id &amp; CAN_ERR_RESTARTED)) {
+			struct sk_buff *skb;
+			struct can_frame *frame;
+
+			/* Create error frame */
+			skb = alloc_can_err_skb(net, &amp;frame);
+			if (skb) {
+				/* Set error frame flags based on bus state */
+				frame-&gt;can_id = can_id;
+				frame-&gt;data[1] = data1;
+
+				/* Update net stats for overflows */
+				if (eflag &amp; (EFLG_RX0OVR | EFLG_RX1OVR)) {
+					if (eflag &amp; EFLG_RX0OVR)
+						net-&gt;stats.rx_over_errors++;
+					if (eflag &amp; EFLG_RX1OVR)
+						net-&gt;stats.rx_over_errors++;
+					frame-&gt;can_id |= CAN_ERR_CRTL;
+					frame-&gt;data[1] |=
+						CAN_ERR_CRTL_RX_OVERFLOW;
+				}
+
+				netif_rx(skb);
+			} else {
+				dev_info(&amp;spi-&gt;dev,
+					 &quot;cannot allocate error skb\n&quot;);
+			}
+		}
+
+		if (priv-&gt;can.state == CAN_STATE_BUS_OFF) {
+			if (priv-&gt;can.restart_ms == 0) {
+				can_bus_off(net);
+				mcp251x_hw_sleep(spi);
+				return;
+			}
+		}
+
+		if (intf == 0)
+			break;
+
+		if (intf &amp; CANINTF_WAKIF)
+			complete(&amp;priv-&gt;awake);
+
+		if (intf &amp; CANINTF_MERRF) {
+			/* If there are pending Tx buffers, restart queue */
+			txbnctrl = mcp251x_read_reg(spi, TXBCTRL(0));
+			if (!(txbnctrl &amp; TXBCTRL_TXREQ)) {
+				if (priv-&gt;tx_skb || priv-&gt;tx_len)
+					mcp251x_clean(net);
+				netif_wake_queue(net);
+			}
+		}
+
+		if (intf &amp; (CANINTF_TX2IF | CANINTF_TX1IF | CANINTF_TX0IF)) {
+			net-&gt;stats.tx_packets++;
+			net-&gt;stats.tx_bytes += priv-&gt;tx_len - 1;
+			if (priv-&gt;tx_len) {
+				can_get_echo_skb(net, 0);
+				priv-&gt;tx_len = 0;
+			}
+			netif_wake_queue(net);
+		}
+
+		if (intf &amp; CANINTF_RX0IF)
+			mcp251x_hw_rx(spi, 0);
+
+		if (intf &amp; CANINTF_RX1IF)
+			mcp251x_hw_rx(spi, 1);
+	}
+}
+
+static const struct net_device_ops mcp251x_netdev_ops = {
+	.ndo_open	= mcp251x_open,
+	.ndo_stop	= mcp251x_stop,
+	.ndo_start_xmit	= mcp251x_hard_start_xmit,
+};
+
+static int __devinit mcp251x_can_probe(struct spi_device *spi)
+{
+	struct net_device *net;
+	struct mcp251x_priv *priv;
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	int ret = -ENODEV;
+
+	if (!pdata)
+		/* Platform data is required for osc freq */
+		goto error_out;
+
+	/* Allocate can/net device */
+	net = alloc_candev(sizeof(struct mcp251x_priv), TX_ECHO_SKB_MAX);
+	if (!net) {
+		ret = -ENOMEM;
+		goto error_alloc;
+	}
+
+	net-&gt;netdev_ops		= &amp;mcp251x_netdev_ops;
+	net-&gt;flags		|= IFF_ECHO;
+
+	priv = netdev_priv(net);
+	priv-&gt;can.bittiming_const = &amp;mcp251x_bittiming_const;
+	priv-&gt;can.do_set_mode = mcp251x_do_set_mode;
+	priv-&gt;can.clock.freq = pdata-&gt;oscillator_frequency / 2;
+	priv-&gt;can.do_set_bittiming = mcp251x_do_set_bittiming;
+	priv-&gt;net = net;
+	dev_set_drvdata(&amp;spi-&gt;dev, priv);
+
+	priv-&gt;spi = spi;
+	mutex_init(&amp;priv-&gt;spi_lock);
+
+	/* If requested, allocate DMA buffers */
+	if (mcp251x_enable_dma) {
+		spi-&gt;dev.coherent_dma_mask = ~0;
+
+		/*
+		 * Minimum coherent DMA allocation is PAGE_SIZE, so allocate
+		 * that much and share it between Tx and Rx DMA buffers.
+		 */
+		priv-&gt;spi_tx_buf = dma_alloc_coherent(&amp;spi-&gt;dev,
+						      PAGE_SIZE,
+						      &amp;priv-&gt;spi_tx_dma,
+						      GFP_DMA);
+
+		if (priv-&gt;spi_tx_buf) {
+			priv-&gt;spi_rx_buf = (u8 *)(priv-&gt;spi_tx_buf +
+						  (PAGE_SIZE / 2));
+			priv-&gt;spi_rx_dma = (dma_addr_t)(priv-&gt;spi_tx_dma +
+							(PAGE_SIZE / 2));
+		} else {
+			/* Fall back to non-DMA */
+			mcp251x_enable_dma = 0;
+		}
+	}
+
+	/* Allocate non-DMA buffers */
+	if (!mcp251x_enable_dma) {
+		priv-&gt;spi_tx_buf = kmalloc(SPI_TRANSFER_BUF_LEN, GFP_KERNEL);
+		if (!priv-&gt;spi_tx_buf) {
+			ret = -ENOMEM;
+			goto error_tx_buf;
+		}
+		priv-&gt;spi_rx_buf = kmalloc(SPI_TRANSFER_BUF_LEN, GFP_KERNEL);
+		if (!priv-&gt;spi_tx_buf) {
+			ret = -ENOMEM;
+			goto error_rx_buf;
+		}
+	}
+
+	if (pdata-&gt;power_enable)
+		pdata-&gt;power_enable(1);
+
+	/* Call out to platform specific setup */
+	if (pdata-&gt;board_specific_setup)
+		pdata-&gt;board_specific_setup(spi);
+
+	SET_NETDEV_DEV(net, &amp;spi-&gt;dev);
+
+	priv-&gt;wq = create_freezeable_workqueue(&quot;mcp251x_wq&quot;);
+
+	INIT_WORK(&amp;priv-&gt;tx_work, mcp251x_tx_work_handler);
+	INIT_WORK(&amp;priv-&gt;irq_work, mcp251x_irq_work_handler);
+
+	init_completion(&amp;priv-&gt;awake);
+
+	/* Configure the SPI bus */
+	spi-&gt;mode = SPI_MODE_0;
+	spi-&gt;bits_per_word = 8;
+	spi_setup(spi);
+
+	if (!mcp251x_hw_probe(spi)) {
+		dev_info(&amp;spi-&gt;dev, &quot;Probe failed\n&quot;);
+		goto error_probe;
+	}
+	mcp251x_hw_sleep(spi);
+
+	if (pdata-&gt;transceiver_enable)
+		pdata-&gt;transceiver_enable(0);
+
+	ret = register_candev(net);
+	if (ret &gt;= 0) {
+		dev_info(&amp;spi-&gt;dev, &quot;probed\n&quot;);
+		return ret;
+	}
+error_probe:
+	if (!mcp251x_enable_dma)
+		kfree(priv-&gt;spi_rx_buf);
+error_rx_buf:
+	if (!mcp251x_enable_dma)
+		kfree(priv-&gt;spi_tx_buf);
+error_tx_buf:
+	free_candev(net);
+	if (mcp251x_enable_dma)
+		dma_free_coherent(&amp;spi-&gt;dev, PAGE_SIZE,
+				  priv-&gt;spi_tx_buf, priv-&gt;spi_tx_dma);
+error_alloc:
+	dev_err(&amp;spi-&gt;dev, &quot;probe failed\n&quot;);
+error_out:
+	return ret;
+}
+
+static int __devexit mcp251x_can_remove(struct spi_device *spi)
+{
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	struct net_device *net = priv-&gt;net;
+
+	unregister_candev(net);
+	free_candev(net);
+
+	priv-&gt;force_quit = 1;
+	flush_workqueue(priv-&gt;wq);
+	destroy_workqueue(priv-&gt;wq);
+
+	if (mcp251x_enable_dma) {
+		dma_free_coherent(&amp;spi-&gt;dev, PAGE_SIZE,
+				  priv-&gt;spi_tx_buf, priv-&gt;spi_tx_dma);
+	} else {
+		kfree(priv-&gt;spi_tx_buf);
+		kfree(priv-&gt;spi_rx_buf);
+	}
+
+	if (pdata-&gt;power_enable)
+		pdata-&gt;power_enable(0);
+
+	return 0;
+}
+
+#ifdef CONFIG_PM
+static int mcp251x_can_suspend(struct spi_device *spi, pm_message_t state)
+{
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+	struct net_device *net = priv-&gt;net;
+
+	if (netif_running(net)) {
+		netif_device_detach(net);
+
+		mcp251x_hw_sleep(spi);
+		if (pdata-&gt;transceiver_enable)
+			pdata-&gt;transceiver_enable(0);
+		priv-&gt;after_suspend = AFTER_SUSPEND_UP;
+	} else {
+		priv-&gt;after_suspend = AFTER_SUSPEND_DOWN;
+	}
+
+	if (pdata-&gt;power_enable) {
+		pdata-&gt;power_enable(0);
+		priv-&gt;after_suspend |= AFTER_SUSPEND_POWER;
+	}
+
+	return 0;
+}
+
+static int mcp251x_can_resume(struct spi_device *spi)
+{
+	struct mcp251x_platform_data *pdata = spi-&gt;dev.platform_data;
+	struct mcp251x_priv *priv = dev_get_drvdata(&amp;spi-&gt;dev);
+
+	if (priv-&gt;after_suspend &amp; AFTER_SUSPEND_POWER) {
+		pdata-&gt;power_enable(1);
+		queue_work(priv-&gt;wq, &amp;priv-&gt;irq_work);
+	} else {
+		if (priv-&gt;after_suspend &amp; AFTER_SUSPEND_UP) {
+			if (pdata-&gt;transceiver_enable)
+				pdata-&gt;transceiver_enable(1);
+			queue_work(priv-&gt;wq, &amp;priv-&gt;irq_work);
+		} else {
+			priv-&gt;after_suspend = 0;
+		}
+	}
+	return 0;
+}
+#else
+#define mcp251x_can_suspend NULL
+#define mcp251x_can_resume NULL
+#endif
+
+static struct spi_driver mcp251x_can_driver = {
+	.driver = {
+		.name		= DEVICE_NAME,
+		.bus		= &amp;spi_bus_type,
+		.owner		= THIS_MODULE,
+	},
+
+	.probe = mcp251x_can_probe,
+	.remove	= __devexit_p(mcp251x_can_remove),
+	.suspend = mcp251x_can_suspend,
+	.resume	= mcp251x_can_resume,
+};
+
+static int __init mcp251x_can_init(void)
+{
+	return spi_register_driver(&amp;mcp251x_can_driver);
+}
+
+static void __exit mcp251x_can_exit(void)
+{
+	spi_unregister_driver(&amp;mcp251x_can_driver);
+}
+
+module_init(mcp251x_can_init);
+module_exit(mcp251x_can_exit);
+
+MODULE_AUTHOR(&quot;Chris Elston &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">celston at katalix.com</A>&gt;, &quot;
+	      &quot;Christian Pellegrin &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">chripell at evolware.org</A>&gt;&quot;);
+MODULE_DESCRIPTION(&quot;Microchip 251x CAN driver&quot;);
+MODULE_LICENSE(&quot;GPL v2&quot;);
diff --git a/include/linux/can/platform/mcp251x.h b/include/linux/can/platform/mcp251x.h
new file mode 100644
index 0000000..1448177
--- /dev/null
+++ b/include/linux/can/platform/mcp251x.h
@@ -0,0 +1,36 @@
+#ifndef __CAN_PLATFORM_MCP251X_H__
+#define __CAN_PLATFORM_MCP251X_H__
+
+/*
+ *
+ * CAN bus driver for Microchip 251x CAN Controller with SPI Interface
+ *
+ */
+
+#include &lt;linux/spi/spi.h&gt;
+
+/**
+ * struct mcp251x_platform_data - MCP251X SPI CAN controller platform data
+ * @oscillator_frequency:       - oscillator frequency in Hz
+ * @model:                      - actual type of chip
+ * @board_specific_setup:       - called before probing the chip (power,reset)
+ * @transceiver_enable:         - called to power on/off the transceiver
+ * @power_enable:               - called to power on/off the mcp *and* the
+ *                                transceiver
+ *
+ * Please note that you should define power_enable or transceiver_enable or
+ * none of them. Defining both of them is no use.
+ *
+ */
+
+struct mcp251x_platform_data {
+	unsigned long oscillator_frequency;
+	int model;
+#define CAN_MCP251X_MCP2510 0
+#define CAN_MCP251X_MCP2515 1
+	int (*board_specific_setup)(struct spi_device *spi);
+	int (*transceiver_enable)(int enable);
+	int (*power_enable) (int enable);
+};
+
+#endif /* __CAN_PLATFORM_MCP251X_H__ */
-- 
1.5.6.5


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003346.html">[spi-devel-general] [PATCH v2 net-next-2.6] can: Driver for the 	Microchip MCP251x SPI CAN controllers
</A></li>
	<LI>Next message: <A HREF="003353.html">[PATCH] can: Driver for the Microchip MCP251x SPI CAN controllers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3347">[ date ]</a>
              <a href="thread.html#3347">[ thread ]</a>
              <a href="subject.html#3347">[ subject ]</a>
              <a href="author.html#3347">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
