[13:16:51.795] <TB3>     INFO: *** Welcome to pxar ***
[13:16:51.795] <TB3>     INFO: *** Today: 2016/07/20
[13:16:51.801] <TB3>     INFO: *** Version: b2a7-dirty
[13:16:51.801] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C15.dat
[13:16:51.802] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:51.802] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//defaultMaskFile.dat
[13:16:51.802] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters_C15.dat
[13:16:51.877] <TB3>     INFO:         clk: 4
[13:16:51.877] <TB3>     INFO:         ctr: 4
[13:16:51.877] <TB3>     INFO:         sda: 19
[13:16:51.877] <TB3>     INFO:         tin: 9
[13:16:51.878] <TB3>     INFO:         level: 15
[13:16:51.878] <TB3>     INFO:         triggerdelay: 0
[13:16:51.878] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:16:51.878] <TB3>     INFO: Log level: DEBUG
[13:16:51.892] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:16:51.895] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:16:51.898] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:16:53.452] <TB3>     INFO: DUT info: 
[13:16:53.452] <TB3>     INFO: The DUT currently contains the following objects:
[13:16:53.452] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:16:53.452] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:16:53.452] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:16:53.452] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:16:53.452] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.452] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:53.453] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:16:53.454] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:53.455] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28512256
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f49cf0
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ebe770
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8e11d94010
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8e17fff510
[13:16:53.458] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28577792 fPxarMemory = 0x7f8e11d94010
[13:16:53.459] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:16:53.460] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[13:16:53.460] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:16:53.460] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:16:53.860] <TB3>     INFO: enter 'restricted' command line mode
[13:16:53.860] <TB3>     INFO: enter test to run
[13:16:53.861] <TB3>     INFO:   test: FPIXTest no parameter change
[13:16:53.861] <TB3>     INFO:   running: fpixtest
[13:16:53.861] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:16:53.864] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:16:53.864] <TB3>     INFO: ######################################################################
[13:16:53.864] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:16:53.864] <TB3>     INFO: ######################################################################
[13:16:53.867] <TB3>     INFO: ######################################################################
[13:16:53.867] <TB3>     INFO: PixTestPretest::doTest()
[13:16:53.867] <TB3>     INFO: ######################################################################
[13:16:53.870] <TB3>     INFO:    ----------------------------------------------------------------------
[13:16:53.870] <TB3>     INFO:    PixTestPretest::programROC() 
[13:16:53.870] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:11.888] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:17:11.888] <TB3>     INFO: IA differences per ROC:  18.5 16.9 18.5 20.1 20.9 20.1 18.5 19.3 18.5 18.5 19.3 16.9 16.9 20.1 18.5 18.5
[13:17:11.954] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:11.954] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:17:11.954] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:13.207] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:17:13.709] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:17:14.211] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:17:14.712] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:17:15.214] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:17:15.716] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:17:16.218] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:17:16.720] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:17:17.222] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:17:17.723] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:17:18.225] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:17:18.727] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:17:19.229] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:17:19.731] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 3.2 mA
[13:17:20.232] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:17:20.734] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:17:20.988] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 1.6 3.2 1.6 1.6 
[13:17:20.988] <TB3>     INFO: Test took 9037 ms.
[13:17:20.988] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:17:21.018] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:21.018] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:17:21.018] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:21.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:17:21.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.6187 mA
[13:17:21.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 23.8187 mA
[13:17:21.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[13:17:21.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[13:17:21.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[13:17:21.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 24.6187 mA
[13:17:21.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[13:17:21.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[13:17:22.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 24.6187 mA
[13:17:22.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  75 Ia 23.8187 mA
[13:17:22.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  76 Ia 23.8187 mA
[13:17:22.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[13:17:22.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:17:22.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:17:22.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:17:22.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:17:22.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 24.6187 mA
[13:17:22.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 23.8187 mA
[13:17:23.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:17:23.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:17:23.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 24.6187 mA
[13:17:23.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.8187 mA
[13:17:23.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:17:23.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 24.6187 mA
[13:17:23.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:17:23.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:17:23.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[13:17:23.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:17:24.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:17:24.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[13:17:24.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[13:17:24.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.0188 mA
[13:17:24.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 25.4188 mA
[13:17:24.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  76 Ia 23.0188 mA
[13:17:24.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 25.4188 mA
[13:17:24.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  75 Ia 23.0188 mA
[13:17:24.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.4188 mA
[13:17:24.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  71 Ia 23.8187 mA
[13:17:25.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  72 Ia 23.8187 mA
[13:17:25.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  73 Ia 23.8187 mA
[13:17:25.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  74 Ia 24.6187 mA
[13:17:25.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  71 Ia 23.8187 mA
[13:17:25.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  72 Ia 23.8187 mA
[13:17:25.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  73 Ia 23.8187 mA
[13:17:25.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[13:17:25.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 24.6187 mA
[13:17:25.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  72 Ia 23.8187 mA
[13:17:25.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  73 Ia 23.8187 mA
[13:17:26.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 26.2188 mA
[13:17:26.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  66 Ia 23.8187 mA
[13:17:26.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  67 Ia 23.8187 mA
[13:17:26.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  68 Ia 24.6187 mA
[13:17:26.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  65 Ia 23.8187 mA
[13:17:26.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  66 Ia 23.8187 mA
[13:17:26.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  67 Ia 23.8187 mA
[13:17:26.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  68 Ia 24.6187 mA
[13:17:26.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  65 Ia 23.0188 mA
[13:17:26.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  71 Ia 24.6187 mA
[13:17:27.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  68 Ia 23.8187 mA
[13:17:27.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  69 Ia 24.6187 mA
[13:17:27.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.4188 mA
[13:17:27.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  71 Ia 23.8187 mA
[13:17:27.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  72 Ia 23.8187 mA
[13:17:27.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  73 Ia 23.8187 mA
[13:17:27.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  74 Ia 23.8187 mA
[13:17:27.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 24.6187 mA
[13:17:27.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  72 Ia 23.8187 mA
[13:17:27.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  73 Ia 23.8187 mA
[13:17:28.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  74 Ia 23.8187 mA
[13:17:28.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 24.6187 mA
[13:17:28.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  72 Ia 23.8187 mA
[13:17:28.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  73 Ia 23.8187 mA
[13:17:28.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[13:17:28.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[13:17:28.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[13:17:28.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[13:17:28.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[13:17:28.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 24.6187 mA
[13:17:29.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[13:17:29.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[13:17:29.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[13:17:29.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 24.6187 mA
[13:17:29.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[13:17:29.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[13:17:29.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.4188 mA
[13:17:29.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  71 Ia 23.8187 mA
[13:17:29.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  72 Ia 23.8187 mA
[13:17:29.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  73 Ia 23.8187 mA
[13:17:30.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  74 Ia 23.8187 mA
[13:17:30.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  75 Ia 24.6187 mA
[13:17:30.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  72 Ia 23.8187 mA
[13:17:30.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  73 Ia 23.8187 mA
[13:17:30.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  74 Ia 23.8187 mA
[13:17:30.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  75 Ia 24.6187 mA
[13:17:30.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  72 Ia 23.8187 mA
[13:17:30.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  73 Ia 23.8187 mA
[13:17:30.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[13:17:30.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[13:17:31.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[13:17:31.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[13:17:31.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 23.8187 mA
[13:17:31.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  79 Ia 24.6187 mA
[13:17:31.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[13:17:31.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[13:17:31.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  78 Ia 23.8187 mA
[13:17:31.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  79 Ia 24.6187 mA
[13:17:31.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[13:17:31.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 23.8187 mA
[13:17:32.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:17:32.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:17:32.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[13:17:32.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:17:32.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:17:32.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:17:32.703] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:17:32.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:17:32.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:17:33.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:17:33.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 24.6187 mA
[13:17:33.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:17:33.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6187 mA
[13:17:33.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.8187 mA
[13:17:33.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[13:17:33.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 24.6187 mA
[13:17:33.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  74 Ia 23.8187 mA
[13:17:33.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  75 Ia 23.8187 mA
[13:17:33.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 23.8187 mA
[13:17:34.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  77 Ia 24.6187 mA
[13:17:34.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  74 Ia 23.8187 mA
[13:17:34.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[13:17:34.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[13:17:34.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 24.6187 mA
[13:17:34.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4188 mA
[13:17:34.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 25.4188 mA
[13:17:34.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 23.8187 mA
[13:17:34.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  88 Ia 23.8187 mA
[13:17:34.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  89 Ia 23.8187 mA
[13:17:35.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  90 Ia 24.6187 mA
[13:17:35.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  87 Ia 23.8187 mA
[13:17:35.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  88 Ia 23.8187 mA
[13:17:35.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  89 Ia 23.8187 mA
[13:17:35.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  90 Ia 24.6187 mA
[13:17:35.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  87 Ia 23.8187 mA
[13:17:35.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  88 Ia 23.8187 mA
[13:17:35.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[13:17:35.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 24.6187 mA
[13:17:35.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  86 Ia 24.6187 mA
[13:17:36.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  83 Ia 23.8187 mA
[13:17:36.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 23.8187 mA
[13:17:36.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[13:17:36.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  82 Ia 23.8187 mA
[13:17:36.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 23.8187 mA
[13:17:36.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 23.8187 mA
[13:17:36.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 23.8187 mA
[13:17:36.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  86 Ia 24.6187 mA
[13:17:36.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  83 Ia 23.8187 mA
[13:17:36.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.4188 mA
[13:17:37.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  71 Ia 24.6187 mA
[13:17:37.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  68 Ia 23.8187 mA
[13:17:37.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  69 Ia 23.8187 mA
[13:17:37.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  70 Ia 23.8187 mA
[13:17:37.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  71 Ia 24.6187 mA
[13:17:37.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  68 Ia 23.8187 mA
[13:17:37.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  69 Ia 23.8187 mA
[13:17:37.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  70 Ia 23.8187 mA
[13:17:37.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  71 Ia 23.8187 mA
[13:17:37.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  72 Ia 23.8187 mA
[13:17:38.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  73 Ia 24.6187 mA
[13:17:38.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[13:17:38.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 25.4188 mA
[13:17:38.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  77 Ia 23.0188 mA
[13:17:38.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  83 Ia 24.6187 mA
[13:17:38.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  80 Ia 24.6187 mA
[13:17:38.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  77 Ia 23.0188 mA
[13:17:38.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 25.4188 mA
[13:17:38.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 23.0188 mA
[13:17:38.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  82 Ia 24.6187 mA
[13:17:39.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[13:17:39.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  80 Ia 23.8187 mA
[13:17:39.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  81 Ia 23.8187 mA
[13:17:39.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:17:39.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:17:39.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:17:39.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[13:17:39.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[13:17:39.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 24.6187 mA
[13:17:39.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[13:17:40.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[13:17:40.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[13:17:40.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  79 Ia 24.6187 mA
[13:17:40.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:17:40.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[13:17:40.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[13:17:40.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  73
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  69
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  73
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[13:17:40.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  73
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  88
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  83
[13:17:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  73
[13:17:40.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[13:17:40.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[13:17:42.310] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[13:17:42.310] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  18.5  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1
[13:17:42.342] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:42.343] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:17:42.343] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:42.478] <TB3>     INFO: Expecting 231680 events.
[13:17:50.550] <TB3>     INFO: 231680 events read in total (7354ms).
[13:17:50.705] <TB3>     INFO: Test took 8360ms.
[13:17:50.906] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 58
[13:17:50.910] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:17:50.913] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:17:50.916] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 65
[13:17:50.920] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:17:50.927] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 65
[13:17:50.931] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:17:50.934] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:17:50.938] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 64 and Delta(CalDel) = 60
[13:17:50.941] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 108 and Delta(CalDel) = 56
[13:17:50.945] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 58
[13:17:50.948] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:17:50.951] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:17:50.955] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:17:50.958] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:17:50.962] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 77 and Delta(CalDel) = 59
[13:17:50.004] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:17:51.037] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:51.037] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:17:51.037] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:51.173] <TB3>     INFO: Expecting 231680 events.
[13:17:59.295] <TB3>     INFO: 231680 events read in total (7407ms).
[13:17:59.300] <TB3>     INFO: Test took 8259ms.
[13:17:59.323] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 28.5
[13:17:59.641] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30.5
[13:17:59.645] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:17:59.648] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[13:17:59.652] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:17:59.656] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32.5
[13:17:59.659] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:17:59.663] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:17:59.666] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:17:59.669] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29
[13:17:59.673] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 28.5
[13:17:59.677] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[13:17:59.681] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:17:59.684] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:17:59.688] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[13:17:59.691] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 28.5
[13:17:59.729] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:17:59.729] <TB3>     INFO: CalDel:      133   147   144   145   142   163   127   129   139   109   114   134   127   143   120   136
[13:17:59.729] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C0.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C1.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C2.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C3.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C4.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C5.dat
[13:17:59.733] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C6.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C7.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C8.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C9.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C10.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C11.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C12.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C13.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C14.dat
[13:17:59.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters_C15.dat
[13:17:59.734] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:17:59.735] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:17:59.735] <TB3>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:17:59.735] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:17:59.818] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:17:59.818] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:17:59.818] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:17:59.818] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:17:59.821] <TB3>     INFO: ######################################################################
[13:17:59.821] <TB3>     INFO: PixTestTiming::doTest()
[13:17:59.821] <TB3>     INFO: ######################################################################
[13:17:59.821] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:59.821] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:17:59.821] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:59.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:18:03.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:18:05.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:18:07.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:18:10.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:18:12.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:18:14.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:18:17.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:18:19.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:18:21.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:18:23.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:18:26.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:18:28.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:18:30.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:18:32.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:18:35.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:18:37.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:18:49.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:18:51.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:18:52.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:18:54.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:18:55.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:18:57.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:58.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:19:00.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:19:03.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:19:04.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:19:06.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:19:07.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:19:09.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:19:10.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:19:12.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:19:13.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:19:18.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:19:19.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:19:21.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:19:22.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:19:24.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:19:26.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:19:27.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:19:29.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:19:34.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:19:37.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:19:39.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:19:41.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:19:43.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:19:46.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:19:48.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:19:50.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:19:52.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:19:55.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:19:57.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:19:59.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:20:01.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:20:04.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:20:06.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:20:08.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:20:10.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:20:12.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:20:14.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:20:17.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:20:19.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:20:21.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:20:24.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:20:26.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:20:28.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:20:31.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:20:33.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:20:35.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:20:37.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:20:40.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:20:42.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:20:44.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:20:46.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:20:48.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:20:51.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:20:53.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:20:55.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:20:57.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:21:00.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:21:02.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:21:04.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:21:06.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:21:08.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:21:09.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:21:11.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:21:12.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:21:14.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:21:15.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:21:17.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:21:18.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:21:20.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:21:21.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:21:23.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:21:24.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:21:26.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:21:27.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:21:29.671] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:21:31.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:21:32.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:21:34.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:21:35.754] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:21:37.275] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:21:38.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:21:40.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:21:42.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:21:44.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:21:46.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:21:48.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:21:51.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:21:53.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:21:55.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:21:57.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:22:00.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:22:02.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:22:04.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:22:07.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:22:09.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:22:11.768] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:22:14.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:22:16.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:22:18.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:22:20.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:22:23.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:22:25.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:22:27.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:22:29.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:22:32.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:22:34.889] <TB3>     INFO: TBM Phase Settings: 240
[13:22:34.889] <TB3>     INFO: 400MHz Phase: 4
[13:22:34.889] <TB3>     INFO: 160MHz Phase: 7
[13:22:34.889] <TB3>     INFO: Functional Phase Area: 5
[13:22:34.892] <TB3>     INFO: Test took 275071 ms.
[13:22:34.892] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:22:34.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:34.892] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:22:34.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:34.893] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:22:36.033] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:22:38.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:22:40.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:22:42.474] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:22:44.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:22:46.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:22:48.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:22:50.057] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:22:52.142] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:22:54.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:22:57.064] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:22:59.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:23:02.998] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:23:04.895] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:23:06.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:23:09.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:23:10.582] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:23:12.102] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:23:14.376] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:23:16.650] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:23:18.924] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:23:21.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:23:23.473] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:23:24.992] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:23:26.512] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:23:28.032] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:23:30.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:23:32.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:23:34.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:23:37.129] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:23:39.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:23:40.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:23:42.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:23:43.963] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:23:46.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:23:48.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:23:50.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:23:53.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:23:55.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:23:56.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:23:58.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:23:59.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:24:02.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:24:04.440] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:24:06.713] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:24:08.987] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:24:11.261] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:24:12.780] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:24:14.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:24:15.820] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:24:18.094] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:24:20.368] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:24:22.641] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:24:24.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:24:27.188] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:24:28.709] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:24:30.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:24:31.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:24:34.022] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:24:36.296] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:24:38.569] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:24:40.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:24:43.117] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:24:45.019] <TB3>     INFO: ROC Delay Settings: 228
[13:24:45.019] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:24:45.019] <TB3>     INFO: ROC Port 0 Delay: 4
[13:24:45.019] <TB3>     INFO: ROC Port 1 Delay: 4
[13:24:45.019] <TB3>     INFO: Functional ROC Area: 5
[13:24:45.022] <TB3>     INFO: Test took 130130 ms.
[13:24:45.022] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:24:45.022] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:45.022] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:24:45.022] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:46.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e062 c000 a101 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e062 c000 
[13:24:46.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e022 c000 
[13:24:46.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c08 e022 c000 
[13:24:46.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:25:00.010] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:00.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:25:13.771] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:13.771] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:25:27.526] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:27.526] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:25:41.367] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:41.367] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:25:55.117] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:55.117] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:26:08.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:08.880] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:26:22.656] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:22.656] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:26:36.532] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:36.532] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:26:50.644] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:50.644] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:27:04.477] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:04.859] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:04.872] <TB3>     INFO: Decoding statistics:
[13:27:04.872] <TB3>     INFO:   General information:
[13:27:04.872] <TB3>     INFO: 	 16bit words read:         240000000
[13:27:04.872] <TB3>     INFO: 	 valid events total:       20000000
[13:27:04.872] <TB3>     INFO: 	 empty events:             20000000
[13:27:04.872] <TB3>     INFO: 	 valid events with pixels: 0
[13:27:04.872] <TB3>     INFO: 	 valid pixel hits:         0
[13:27:04.872] <TB3>     INFO:   Event errors: 	           0
[13:27:04.872] <TB3>     INFO: 	 start marker:             0
[13:27:04.872] <TB3>     INFO: 	 stop marker:              0
[13:27:04.872] <TB3>     INFO: 	 overflow:                 0
[13:27:04.872] <TB3>     INFO: 	 invalid 5bit words:       0
[13:27:04.872] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:27:04.872] <TB3>     INFO:   TBM errors: 		           0
[13:27:04.872] <TB3>     INFO: 	 flawed TBM headers:       0
[13:27:04.872] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:27:04.872] <TB3>     INFO: 	 event ID mismatches:      0
[13:27:04.872] <TB3>     INFO:   ROC errors: 		           0
[13:27:04.872] <TB3>     INFO: 	 missing ROC header(s):    0
[13:27:04.872] <TB3>     INFO: 	 misplaced readback start: 0
[13:27:04.872] <TB3>     INFO:   Pixel decoding errors:	   0
[13:27:04.872] <TB3>     INFO: 	 pixel data incomplete:    0
[13:27:04.872] <TB3>     INFO: 	 pixel address:            0
[13:27:04.872] <TB3>     INFO: 	 pulse height fill bit:    0
[13:27:04.872] <TB3>     INFO: 	 buffer corruption:        0
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO:    Read back bit status: 1
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO:    Timings are good!
[13:27:04.872] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:04.872] <TB3>     INFO: Test took 139850 ms.
[13:27:04.872] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:27:04.873] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:04.873] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:04.873] <TB3>     INFO: PixTestTiming::doTest took 545054 ms.
[13:27:04.873] <TB3>     INFO: PixTestTiming::doTest() done
[13:27:04.873] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:27:04.873] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:27:04.873] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:27:04.873] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:27:04.873] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:27:04.874] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:27:04.874] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:27:05.227] <TB3>     INFO: ######################################################################
[13:27:05.227] <TB3>     INFO: PixTestAlive::doTest()
[13:27:05.227] <TB3>     INFO: ######################################################################
[13:27:05.230] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:05.230] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:05.230] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:05.231] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:05.573] <TB3>     INFO: Expecting 41600 events.
[13:27:09.549] <TB3>     INFO: 41600 events read in total (3260ms).
[13:27:09.550] <TB3>     INFO: Test took 4318ms.
[13:27:09.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:09.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:27:09.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:27:09.936] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:27:09.936] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:09.936] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:09.939] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:09.939] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:09.939] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:09.941] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:10.282] <TB3>     INFO: Expecting 41600 events.
[13:27:13.194] <TB3>     INFO: 41600 events read in total (2197ms).
[13:27:13.195] <TB3>     INFO: Test took 3254ms.
[13:27:13.195] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:13.195] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:27:13.195] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:27:13.195] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:27:13.601] <TB3>     INFO: PixTestAlive::maskTest() done
[13:27:13.601] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:13.604] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:13.604] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:13.604] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:13.605] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:13.945] <TB3>     INFO: Expecting 41600 events.
[13:27:17.919] <TB3>     INFO: 41600 events read in total (3259ms).
[13:27:17.920] <TB3>     INFO: Test took 4315ms.
[13:27:17.928] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:17.928] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:27:17.928] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:27:18.306] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:27:18.306] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:18.306] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:27:18.307] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:27:18.314] <TB3>     INFO: ######################################################################
[13:27:18.314] <TB3>     INFO: PixTestTrim::doTest()
[13:27:18.314] <TB3>     INFO: ######################################################################
[13:27:18.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:18.317] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:27:18.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:18.393] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:27:18.393] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:27:18.472] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:18.472] <TB3>     INFO:     run 1 of 1
[13:27:18.473] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:18.814] <TB3>     INFO: Expecting 5025280 events.
[13:28:01.595] <TB3>     INFO: 1397168 events read in total (42066ms).
[13:28:43.660] <TB3>     INFO: 2782120 events read in total (84131ms).
[13:29:25.975] <TB3>     INFO: 4179424 events read in total (126446ms).
[13:29:51.564] <TB3>     INFO: 5025280 events read in total (152035ms).
[13:29:51.607] <TB3>     INFO: Test took 153134ms.
[13:29:51.667] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:51.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:53.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:54.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:55.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:56.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:58.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:59.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:00.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:02.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:03.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:04.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:06.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:07.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:08.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:10.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:11.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:12.864] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229711872
[13:30:12.867] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6692 minThrLimit = 86.6675 minThrNLimit = 115.843 -> result = 86.6692 -> 86
[13:30:12.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7253 minThrLimit = 83.7065 minThrNLimit = 103.887 -> result = 83.7253 -> 83
[13:30:12.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.8738 minThrLimit = 79.8567 minThrNLimit = 99.4268 -> result = 79.8738 -> 79
[13:30:12.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5106 minThrLimit = 94.4574 minThrNLimit = 117.454 -> result = 94.5106 -> 94
[13:30:12.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9626 minThrLimit = 86.9607 minThrNLimit = 117.59 -> result = 86.9626 -> 86
[13:30:12.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.834 minThrLimit = 83.8324 minThrNLimit = 100.875 -> result = 83.834 -> 83
[13:30:12.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1326 minThrLimit = 88.0316 minThrNLimit = 114.129 -> result = 88.1326 -> 88
[13:30:12.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3701 minThrLimit = 81.3526 minThrNLimit = 108.212 -> result = 81.3701 -> 81
[13:30:12.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.8488 minThrLimit = 75.8231 minThrNLimit = 100.897 -> result = 75.8488 -> 75
[13:30:12.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5474 minThrLimit = 85.52 minThrNLimit = 111.986 -> result = 85.5474 -> 85
[13:30:12.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.195 minThrLimit = 99.1603 minThrNLimit = 126.716 -> result = 99.195 -> 99
[13:30:12.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0226 minThrLimit = 87.0218 minThrNLimit = 110.599 -> result = 87.0226 -> 87
[13:30:12.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7506 minThrLimit = 90.706 minThrNLimit = 112.411 -> result = 90.7506 -> 90
[13:30:12.873] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5827 minThrLimit = 86.5274 minThrNLimit = 107.704 -> result = 86.5827 -> 86
[13:30:12.873] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2872 minThrLimit = 91.2778 minThrNLimit = 113.156 -> result = 91.2872 -> 91
[13:30:12.874] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.2129 minThrLimit = 83.206 minThrNLimit = 105.203 -> result = 83.2129 -> 83
[13:30:12.874] <TB3>     INFO: ROC 0 VthrComp = 86
[13:30:12.874] <TB3>     INFO: ROC 1 VthrComp = 83
[13:30:12.874] <TB3>     INFO: ROC 2 VthrComp = 79
[13:30:12.874] <TB3>     INFO: ROC 3 VthrComp = 94
[13:30:12.874] <TB3>     INFO: ROC 4 VthrComp = 86
[13:30:12.874] <TB3>     INFO: ROC 5 VthrComp = 83
[13:30:12.874] <TB3>     INFO: ROC 6 VthrComp = 88
[13:30:12.874] <TB3>     INFO: ROC 7 VthrComp = 81
[13:30:12.874] <TB3>     INFO: ROC 8 VthrComp = 75
[13:30:12.874] <TB3>     INFO: ROC 9 VthrComp = 85
[13:30:12.875] <TB3>     INFO: ROC 10 VthrComp = 99
[13:30:12.875] <TB3>     INFO: ROC 11 VthrComp = 87
[13:30:12.875] <TB3>     INFO: ROC 12 VthrComp = 90
[13:30:12.875] <TB3>     INFO: ROC 13 VthrComp = 86
[13:30:12.875] <TB3>     INFO: ROC 14 VthrComp = 91
[13:30:12.875] <TB3>     INFO: ROC 15 VthrComp = 83
[13:30:12.875] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:30:12.875] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:30:12.893] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:12.893] <TB3>     INFO:     run 1 of 1
[13:30:12.893] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:13.235] <TB3>     INFO: Expecting 5025280 events.
[13:30:47.097] <TB3>     INFO: 883864 events read in total (33147ms).
[13:31:20.414] <TB3>     INFO: 1765712 events read in total (66464ms).
[13:31:53.672] <TB3>     INFO: 2646872 events read in total (99722ms).
[13:32:26.910] <TB3>     INFO: 3519208 events read in total (132960ms).
[13:33:00.064] <TB3>     INFO: 4387384 events read in total (166114ms).
[13:33:24.412] <TB3>     INFO: 5025280 events read in total (190462ms).
[13:33:24.488] <TB3>     INFO: Test took 191596ms.
[13:33:24.666] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:25.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:26.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:28.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:29.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:31.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:32.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:34.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:36.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:37.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:39.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:40.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:42.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:43.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:45.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:47.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:48.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:50.208] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237211648
[13:33:50.211] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 64.1459 for pixel 0/67 mean/min/max = 46.4002/28.4557/64.3448
[13:33:50.211] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0896 for pixel 17/1 mean/min/max = 45.772/32.353/59.191
[13:33:50.212] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 63.405 for pixel 24/2 mean/min/max = 49.0648/34.6179/63.5118
[13:33:50.212] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5972 for pixel 8/70 mean/min/max = 44.4835/33.1487/55.8184
[13:33:50.212] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.5021 for pixel 4/6 mean/min/max = 43.8699/32.8629/54.8769
[13:33:50.213] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.0743 for pixel 0/77 mean/min/max = 45.3639/33.5466/57.1812
[13:33:50.213] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2758 for pixel 24/25 mean/min/max = 44.6249/33.7424/55.5073
[13:33:50.214] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.6889 for pixel 11/78 mean/min/max = 44.1316/32.8155/55.4476
[13:33:50.214] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0433 for pixel 8/19 mean/min/max = 46.1165/36.1831/56.05
[13:33:50.214] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8107 for pixel 0/40 mean/min/max = 44.2179/32.4539/55.9819
[13:33:50.215] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.9304 for pixel 0/21 mean/min/max = 43.372/31.6211/55.1229
[13:33:50.215] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.1456 for pixel 8/3 mean/min/max = 45.2912/31.4308/59.1515
[13:33:50.215] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8782 for pixel 51/0 mean/min/max = 45.1818/34.3367/56.027
[13:33:50.215] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.2757 for pixel 12/66 mean/min/max = 43.2109/32.0764/54.3453
[13:33:50.216] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4833 for pixel 6/18 mean/min/max = 44.5864/33.6741/55.4986
[13:33:50.216] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.3813 for pixel 51/33 mean/min/max = 43.5096/31.958/55.0611
[13:33:50.216] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:50.348] <TB3>     INFO: Expecting 411648 events.
[13:33:57.840] <TB3>     INFO: 411648 events read in total (6777ms).
[13:33:57.846] <TB3>     INFO: Expecting 411648 events.
[13:34:05.314] <TB3>     INFO: 411648 events read in total (6795ms).
[13:34:05.322] <TB3>     INFO: Expecting 411648 events.
[13:34:12.775] <TB3>     INFO: 411648 events read in total (6785ms).
[13:34:12.785] <TB3>     INFO: Expecting 411648 events.
[13:34:20.251] <TB3>     INFO: 411648 events read in total (6799ms).
[13:34:20.264] <TB3>     INFO: Expecting 411648 events.
[13:34:27.747] <TB3>     INFO: 411648 events read in total (6820ms).
[13:34:27.763] <TB3>     INFO: Expecting 411648 events.
[13:34:35.172] <TB3>     INFO: 411648 events read in total (6751ms).
[13:34:35.189] <TB3>     INFO: Expecting 411648 events.
[13:34:42.681] <TB3>     INFO: 411648 events read in total (6827ms).
[13:34:42.702] <TB3>     INFO: Expecting 411648 events.
[13:34:50.162] <TB3>     INFO: 411648 events read in total (6809ms).
[13:34:50.185] <TB3>     INFO: Expecting 411648 events.
[13:34:57.671] <TB3>     INFO: 411648 events read in total (6835ms).
[13:34:57.696] <TB3>     INFO: Expecting 411648 events.
[13:35:05.154] <TB3>     INFO: 411648 events read in total (6810ms).
[13:35:05.182] <TB3>     INFO: Expecting 411648 events.
[13:35:12.667] <TB3>     INFO: 411648 events read in total (6836ms).
[13:35:12.696] <TB3>     INFO: Expecting 411648 events.
[13:35:20.199] <TB3>     INFO: 411648 events read in total (6859ms).
[13:35:20.232] <TB3>     INFO: Expecting 411648 events.
[13:35:27.660] <TB3>     INFO: 411648 events read in total (6788ms).
[13:35:27.695] <TB3>     INFO: Expecting 411648 events.
[13:35:35.140] <TB3>     INFO: 411648 events read in total (6799ms).
[13:35:35.175] <TB3>     INFO: Expecting 411648 events.
[13:35:42.635] <TB3>     INFO: 411648 events read in total (6816ms).
[13:35:42.674] <TB3>     INFO: Expecting 411648 events.
[13:35:50.106] <TB3>     INFO: 411648 events read in total (6795ms).
[13:35:50.280] <TB3>     INFO: Test took 120064ms.
[13:35:50.710] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4713 < 35 for itrim = 108; old thr = 33.7558 ... break
[13:35:50.744] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.501 < 35 for itrim+1 = 107; old thr = 34.909 ... break
[13:35:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.106 < 35 for itrim+1 = 110; old thr = 34.9573 ... break
[13:35:50.803] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1382 < 35 for itrim = 101; old thr = 34.2641 ... break
[13:35:50.845] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6043 < 35 for itrim+1 = 95; old thr = 34.4794 ... break
[13:35:50.868] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0976 < 35 for itrim = 91; old thr = 33.769 ... break
[13:35:50.909] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1489 < 35 for itrim = 104; old thr = 34.7382 ... break
[13:35:50.950] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8634 < 35 for itrim+1 = 92; old thr = 34.7695 ... break
[13:35:50.992] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2999 < 35 for itrim = 104; old thr = 34.4965 ... break
[13:35:51.028] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7628 < 35 for itrim+1 = 91; old thr = 34.6436 ... break
[13:35:51.064] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0352 < 35 for itrim = 102; old thr = 33.5524 ... break
[13:35:51.105] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.576 < 35 for itrim+1 = 115; old thr = 34.6871 ... break
[13:35:51.133] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1208 < 35 for itrim = 86; old thr = 33.5108 ... break
[13:35:51.165] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3246 < 35 for itrim+1 = 86; old thr = 34.7273 ... break
[13:35:51.199] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0961 < 35 for itrim = 98; old thr = 34.8966 ... break
[13:35:51.229] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2249 < 35 for itrim+1 = 91; old thr = 34.8686 ... break
[13:35:51.304] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:35:51.315] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:51.315] <TB3>     INFO:     run 1 of 1
[13:35:51.315] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:51.657] <TB3>     INFO: Expecting 5025280 events.
[13:36:25.321] <TB3>     INFO: 871072 events read in total (32948ms).
[13:36:58.357] <TB3>     INFO: 1739584 events read in total (65984ms).
[13:37:31.404] <TB3>     INFO: 2607224 events read in total (99031ms).
[13:38:04.220] <TB3>     INFO: 3465168 events read in total (131847ms).
[13:38:37.009] <TB3>     INFO: 4318960 events read in total (164636ms).
[13:39:04.192] <TB3>     INFO: 5025280 events read in total (191819ms).
[13:39:04.264] <TB3>     INFO: Test took 192949ms.
[13:39:04.442] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:04.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:06.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:07.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:09.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:11.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:12.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:14.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:15.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:17.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:18.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:20.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:21.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:23.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:24.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:26.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:27.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:29.357] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271847424
[13:39:29.359] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.047501 .. 69.911953
[13:39:29.433] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 79 (-1/-1) hits flags = 528 (plus default)
[13:39:29.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:29.444] <TB3>     INFO:     run 1 of 1
[13:39:29.444] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:29.787] <TB3>     INFO: Expecting 2362880 events.
[13:40:05.616] <TB3>     INFO: 978576 events read in total (35114ms).
[13:40:40.575] <TB3>     INFO: 1951080 events read in total (70074ms).
[13:40:55.672] <TB3>     INFO: 2362880 events read in total (85170ms).
[13:40:55.703] <TB3>     INFO: Test took 86259ms.
[13:40:55.774] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:55.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:57.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:58.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:59.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:00.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:01.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:02.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:03.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:05.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:06.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:07.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:08.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:09.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:10.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:11.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:13.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:14.216] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223461376
[13:41:14.296] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.663873 .. 54.704829
[13:41:14.370] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 64 (-1/-1) hits flags = 528 (plus default)
[13:41:14.380] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:14.380] <TB3>     INFO:     run 1 of 1
[13:41:14.380] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:14.723] <TB3>     INFO: Expecting 1896960 events.
[13:41:52.044] <TB3>     INFO: 1056072 events read in total (36606ms).
[13:42:21.392] <TB3>     INFO: 1896960 events read in total (65954ms).
[13:42:21.421] <TB3>     INFO: Test took 67041ms.
[13:42:21.468] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:21.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:22.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:23.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:24.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:25.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:26.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:27.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:28.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:29.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:30.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:31.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:32.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:33.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:34.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:36.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:37.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:38.108] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229797888
[13:42:38.188] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.969529 .. 49.272394
[13:42:38.262] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:42:38.272] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:38.272] <TB3>     INFO:     run 1 of 1
[13:42:38.272] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:38.614] <TB3>     INFO: Expecting 1597440 events.
[13:43:16.285] <TB3>     INFO: 1066688 events read in total (36956ms).
[13:43:35.008] <TB3>     INFO: 1597440 events read in total (55679ms).
[13:43:35.034] <TB3>     INFO: Test took 56763ms.
[13:43:35.077] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:35.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:36.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:37.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:38.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:39.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:40.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:41.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:42.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:43.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:44.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:45.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:46.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:47.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:48.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:49.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:50.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:51.192] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239837184
[13:43:51.272] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.944749 .. 49.272394
[13:43:51.345] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:43:51.355] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:51.355] <TB3>     INFO:     run 1 of 1
[13:43:51.356] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:51.698] <TB3>     INFO: Expecting 1497600 events.
[13:44:28.908] <TB3>     INFO: 1036800 events read in total (36495ms).
[13:44:45.356] <TB3>     INFO: 1497600 events read in total (52945ms).
[13:44:45.377] <TB3>     INFO: Test took 54022ms.
[13:44:45.420] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:45.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:46.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:47.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:48.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:49.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:50.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:51.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:52.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:53.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:54.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:55.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:56.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:57.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:58.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:59.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:00.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:01.492] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323104768
[13:45:01.573] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:45:01.573] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:45:01.583] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:01.583] <TB3>     INFO:     run 1 of 1
[13:45:01.583] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:01.926] <TB3>     INFO: Expecting 1364480 events.
[13:45:40.065] <TB3>     INFO: 1076728 events read in total (37424ms).
[13:45:50.353] <TB3>     INFO: 1364480 events read in total (47712ms).
[13:45:50.367] <TB3>     INFO: Test took 48784ms.
[13:45:50.401] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:50.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:51.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:52.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:53.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:54.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:55.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:56.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:57.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:58.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:59.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:00.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:01.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:02.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:03.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:03.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:04.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:05.920] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354295808
[13:46:05.954] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C0.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C1.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C2.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C3.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C4.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C5.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C6.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C7.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C8.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C9.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C10.dat
[13:46:05.955] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C11.dat
[13:46:05.956] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C12.dat
[13:46:05.956] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C13.dat
[13:46:05.956] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C14.dat
[13:46:05.956] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C15.dat
[13:46:05.956] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C0.dat
[13:46:05.963] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C1.dat
[13:46:05.970] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C2.dat
[13:46:05.976] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C3.dat
[13:46:05.983] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C4.dat
[13:46:05.990] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C5.dat
[13:46:05.997] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C6.dat
[13:46:05.004] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C7.dat
[13:46:06.010] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C8.dat
[13:46:06.017] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C9.dat
[13:46:06.024] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C10.dat
[13:46:06.031] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C11.dat
[13:46:06.038] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C12.dat
[13:46:06.045] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C13.dat
[13:46:06.052] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C14.dat
[13:46:06.058] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//trimParameters35_C15.dat
[13:46:06.065] <TB3>     INFO: PixTestTrim::trimTest() done
[13:46:06.065] <TB3>     INFO: vtrim:     108 107 110 101  95  91 104  92 104  91 102 115  86  86  98  91 
[13:46:06.065] <TB3>     INFO: vthrcomp:   86  83  79  94  86  83  88  81  75  85  99  87  90  86  91  83 
[13:46:06.065] <TB3>     INFO: vcal mean:  35.06  35.06  35.06  34.99  35.00  35.03  34.91  35.03  35.11  35.02  34.98  34.96  35.02  34.97  35.03  35.05 
[13:46:06.065] <TB3>     INFO: vcal RMS:    1.09   0.88   0.88   0.79   0.72   0.79   0.79   0.79   0.75   0.76   0.85   0.87   0.77   0.80   0.84   0.80 
[13:46:06.065] <TB3>     INFO: bits mean:   9.36   9.29   8.50   9.89   9.82   9.21   9.35   9.96   8.74   9.63  10.49   9.87   9.01  10.37  10.06   9.79 
[13:46:06.065] <TB3>     INFO: bits RMS:    2.72   2.68   2.48   2.45   2.56   2.70   2.62   2.51   2.44   2.74   2.45   2.68   2.65   2.39   2.27   2.73 
[13:46:06.076] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:06.076] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:46:06.076] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:06.079] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:46:06.079] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:46:06.089] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:06.089] <TB3>     INFO:     run 1 of 1
[13:46:06.089] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:06.431] <TB3>     INFO: Expecting 4160000 events.
[13:46:50.161] <TB3>     INFO: 1097555 events read in total (43015ms).
[13:47:33.158] <TB3>     INFO: 2188240 events read in total (86013ms).
[13:48:15.979] <TB3>     INFO: 3265960 events read in total (128833ms).
[13:48:51.416] <TB3>     INFO: 4160000 events read in total (164270ms).
[13:48:51.484] <TB3>     INFO: Test took 165396ms.
[13:48:51.627] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:51.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:53.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:55.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:57.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:59.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:01.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:03.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:05.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:06.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:08.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:10.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:12.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:14.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:16.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:18.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:19.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:21.841] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318988288
[13:49:21.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:49:21.916] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:49:21.916] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[13:49:21.926] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:21.926] <TB3>     INFO:     run 1 of 1
[13:49:21.926] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:22.268] <TB3>     INFO: Expecting 4326400 events.
[13:50:04.745] <TB3>     INFO: 1045130 events read in total (41762ms).
[13:50:46.451] <TB3>     INFO: 2084070 events read in total (83468ms).
[13:51:28.121] <TB3>     INFO: 3110480 events read in total (125138ms).
[13:52:09.570] <TB3>     INFO: 4133110 events read in total (166587ms).
[13:52:17.769] <TB3>     INFO: 4326400 events read in total (174786ms).
[13:52:17.834] <TB3>     INFO: Test took 175909ms.
[13:52:17.003] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:18.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:20.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:22.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:24.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:26.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:27.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:29.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:31.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:33.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:35.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:37.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:39.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:41.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:43.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:45.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:47.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:49.055] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343830528
[13:52:49.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:52:49.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:52:49.129] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 198 (-1/-1) hits flags = 528 (plus default)
[13:52:49.140] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:49.140] <TB3>     INFO:     run 1 of 1
[13:52:49.140] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:49.483] <TB3>     INFO: Expecting 4139200 events.
[13:53:32.457] <TB3>     INFO: 1061845 events read in total (42259ms).
[13:54:14.733] <TB3>     INFO: 2116580 events read in total (84536ms).
[13:54:56.729] <TB3>     INFO: 3159450 events read in total (126531ms).
[13:55:36.107] <TB3>     INFO: 4139200 events read in total (165909ms).
[13:55:36.182] <TB3>     INFO: Test took 167042ms.
[13:55:36.334] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:36.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:38.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:40.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:42.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:44.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:45.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:47.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:49.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:51.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:53.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:55.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:56.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:58.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:00.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:02.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:04.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:06.326] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348086272
[13:56:06.327] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:56:06.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:56:06.400] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[13:56:06.410] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:06.410] <TB3>     INFO:     run 1 of 1
[13:56:06.411] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:06.753] <TB3>     INFO: Expecting 4201600 events.
[13:56:49.563] <TB3>     INFO: 1056085 events read in total (42095ms).
[13:57:31.639] <TB3>     INFO: 2105540 events read in total (84171ms).
[13:58:13.495] <TB3>     INFO: 3141725 events read in total (126027ms).
[13:58:55.205] <TB3>     INFO: 4176655 events read in total (167737ms).
[13:58:56.586] <TB3>     INFO: 4201600 events read in total (169118ms).
[13:58:56.782] <TB3>     INFO: Test took 170371ms.
[13:58:56.948] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:57.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:59.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:01.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:02.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:04.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:06.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:08.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:10.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:12.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:14.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:15.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:17.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:19.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:21.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:23.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:25.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:27.242] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319492096
[13:59:27.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:59:27.314] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:59:27.315] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[13:59:27.325] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:27.325] <TB3>     INFO:     run 1 of 1
[13:59:27.325] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:27.664] <TB3>     INFO: Expecting 4368000 events.
[14:00:10.060] <TB3>     INFO: 1040730 events read in total (41681ms).
[14:00:51.725] <TB3>     INFO: 2074025 events read in total (83346ms).
[14:01:33.285] <TB3>     INFO: 3097395 events read in total (124906ms).
[14:02:14.930] <TB3>     INFO: 4117050 events read in total (166551ms).
[14:02:25.522] <TB3>     INFO: 4368000 events read in total (177143ms).
[14:02:25.588] <TB3>     INFO: Test took 178264ms.
[14:02:25.767] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:26.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:28.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:30.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:31.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:33.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:35.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:37.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:39.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:41.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:43.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:45.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:47.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:49.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:51.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:53.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:55.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:57.049] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363388928
[14:02:57.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.55667, thr difference RMS: 1.73599
[14:02:57.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.80405, thr difference RMS: 1.42135
[14:02:57.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.27736, thr difference RMS: 1.43042
[14:02:57.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.19814, thr difference RMS: 1.59813
[14:02:57.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.55209, thr difference RMS: 1.17338
[14:02:57.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.41918, thr difference RMS: 1.39316
[14:02:57.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.36789, thr difference RMS: 1.17718
[14:02:57.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.77058, thr difference RMS: 1.31041
[14:02:57.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.04289, thr difference RMS: 1.47839
[14:02:57.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.7506, thr difference RMS: 1.22487
[14:02:57.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.16477, thr difference RMS: 1.70195
[14:02:57.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78148, thr difference RMS: 1.64021
[14:02:57.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.05702, thr difference RMS: 1.62591
[14:02:57.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.32704, thr difference RMS: 1.2604
[14:02:57.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.73642, thr difference RMS: 1.52485
[14:02:57.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.74183, thr difference RMS: 1.26954
[14:02:57.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.62677, thr difference RMS: 1.69964
[14:02:57.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.68588, thr difference RMS: 1.35185
[14:02:57.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.26169, thr difference RMS: 1.40181
[14:02:57.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.19445, thr difference RMS: 1.56083
[14:02:57.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.56556, thr difference RMS: 1.16489
[14:02:57.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.49409, thr difference RMS: 1.36545
[14:02:57.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.34491, thr difference RMS: 1.19269
[14:02:57.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.81864, thr difference RMS: 1.27152
[14:02:57.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.07328, thr difference RMS: 1.48241
[14:02:57.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.7979, thr difference RMS: 1.19062
[14:02:57.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.27749, thr difference RMS: 1.68524
[14:02:57.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.72845, thr difference RMS: 1.55011
[14:02:57.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.17364, thr difference RMS: 1.57128
[14:02:57.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.39299, thr difference RMS: 1.24371
[14:02:57.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.92532, thr difference RMS: 1.49553
[14:02:57.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.95034, thr difference RMS: 1.1983
[14:02:57.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.67698, thr difference RMS: 1.69438
[14:02:57.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.5616, thr difference RMS: 1.36186
[14:02:57.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.24039, thr difference RMS: 1.42185
[14:02:57.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.23502, thr difference RMS: 1.58761
[14:02:57.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.65144, thr difference RMS: 1.15471
[14:02:57.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.45438, thr difference RMS: 1.38742
[14:02:57.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.36515, thr difference RMS: 1.17922
[14:02:57.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.89868, thr difference RMS: 1.29786
[14:02:57.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.11749, thr difference RMS: 1.45373
[14:02:57.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.88557, thr difference RMS: 1.1923
[14:02:57.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.45663, thr difference RMS: 1.67855
[14:02:57.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.78464, thr difference RMS: 1.57784
[14:02:57.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.24611, thr difference RMS: 1.60317
[14:02:57.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.48146, thr difference RMS: 1.22868
[14:02:57.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.04223, thr difference RMS: 1.51817
[14:02:57.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.96226, thr difference RMS: 1.20887
[14:02:57.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.7396, thr difference RMS: 1.75723
[14:02:57.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.49434, thr difference RMS: 1.40372
[14:02:57.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.30631, thr difference RMS: 1.44104
[14:02:57.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.35748, thr difference RMS: 1.57178
[14:02:57.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.74876, thr difference RMS: 1.14348
[14:02:57.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.38793, thr difference RMS: 1.40899
[14:02:57.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.44543, thr difference RMS: 1.19051
[14:02:57.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.02749, thr difference RMS: 1.2981
[14:02:57.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.08831, thr difference RMS: 1.48079
[14:02:57.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.0213, thr difference RMS: 1.20382
[14:02:57.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.55134, thr difference RMS: 1.68886
[14:02:57.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.70938, thr difference RMS: 1.57807
[14:02:57.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.29094, thr difference RMS: 1.57924
[14:02:57.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.54116, thr difference RMS: 1.28299
[14:02:57.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.21337, thr difference RMS: 1.49278
[14:02:57.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.07046, thr difference RMS: 1.24366
[14:02:57.167] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:02:57.170] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2138 seconds
[14:02:57.170] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:02:57.867] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:02:57.867] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:02:57.870] <TB3>     INFO: ######################################################################
[14:02:57.870] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:02:57.870] <TB3>     INFO: ######################################################################
[14:02:57.870] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:57.870] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:02:57.870] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:57.870] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:02:57.881] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:02:57.881] <TB3>     INFO:     run 1 of 1
[14:02:57.881] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:58.221] <TB3>     INFO: Expecting 59072000 events.
[14:03:25.409] <TB3>     INFO: 1072200 events read in total (26473ms).
[14:03:51.769] <TB3>     INFO: 2140200 events read in total (52833ms).
[14:04:18.115] <TB3>     INFO: 3208800 events read in total (79179ms).
[14:04:44.448] <TB3>     INFO: 4281400 events read in total (105512ms).
[14:05:10.869] <TB3>     INFO: 5349800 events read in total (131933ms).
[14:05:37.192] <TB3>     INFO: 6417200 events read in total (158256ms).
[14:06:03.637] <TB3>     INFO: 7486600 events read in total (184701ms).
[14:06:30.331] <TB3>     INFO: 8557400 events read in total (211395ms).
[14:06:56.864] <TB3>     INFO: 9626800 events read in total (237928ms).
[14:07:23.320] <TB3>     INFO: 10700000 events read in total (264384ms).
[14:07:49.720] <TB3>     INFO: 11768000 events read in total (290784ms).
[14:08:16.093] <TB3>     INFO: 12835400 events read in total (317157ms).
[14:08:42.576] <TB3>     INFO: 13906200 events read in total (343640ms).
[14:09:09.102] <TB3>     INFO: 14976800 events read in total (370166ms).
[14:09:35.525] <TB3>     INFO: 16046000 events read in total (396589ms).
[14:10:02.023] <TB3>     INFO: 17118200 events read in total (423087ms).
[14:10:28.441] <TB3>     INFO: 18186000 events read in total (449505ms).
[14:10:54.770] <TB3>     INFO: 19254400 events read in total (475834ms).
[14:11:21.185] <TB3>     INFO: 20327400 events read in total (502249ms).
[14:11:47.501] <TB3>     INFO: 21396200 events read in total (528565ms).
[14:12:13.890] <TB3>     INFO: 22464600 events read in total (554954ms).
[14:12:40.220] <TB3>     INFO: 23535800 events read in total (581284ms).
[14:13:06.616] <TB3>     INFO: 24604600 events read in total (607680ms).
[14:13:32.937] <TB3>     INFO: 25673200 events read in total (634001ms).
[14:13:59.339] <TB3>     INFO: 26746200 events read in total (660403ms).
[14:14:25.665] <TB3>     INFO: 27814400 events read in total (686729ms).
[14:14:51.957] <TB3>     INFO: 28882000 events read in total (713021ms).
[14:15:18.306] <TB3>     INFO: 29953200 events read in total (739370ms).
[14:15:44.715] <TB3>     INFO: 31023000 events read in total (765779ms).
[14:16:11.034] <TB3>     INFO: 32091800 events read in total (792098ms).
[14:16:37.382] <TB3>     INFO: 33164000 events read in total (818446ms).
[14:17:03.793] <TB3>     INFO: 34231400 events read in total (844857ms).
[14:17:30.132] <TB3>     INFO: 35299200 events read in total (871196ms).
[14:17:56.541] <TB3>     INFO: 36369200 events read in total (897606ms).
[14:18:22.889] <TB3>     INFO: 37440400 events read in total (923953ms).
[14:18:49.244] <TB3>     INFO: 38508400 events read in total (950308ms).
[14:19:15.600] <TB3>     INFO: 39575400 events read in total (976664ms).
[14:19:41.965] <TB3>     INFO: 40645000 events read in total (1003029ms).
[14:20:08.367] <TB3>     INFO: 41714200 events read in total (1029431ms).
[14:20:34.791] <TB3>     INFO: 42782400 events read in total (1055855ms).
[14:21:01.122] <TB3>     INFO: 43850400 events read in total (1082186ms).
[14:21:27.556] <TB3>     INFO: 44919600 events read in total (1108620ms).
[14:21:53.886] <TB3>     INFO: 45987600 events read in total (1134950ms).
[14:22:20.304] <TB3>     INFO: 47054600 events read in total (1161368ms).
[14:22:46.709] <TB3>     INFO: 48122800 events read in total (1187773ms).
[14:23:13.098] <TB3>     INFO: 49194600 events read in total (1214162ms).
[14:23:39.571] <TB3>     INFO: 50262400 events read in total (1240635ms).
[14:24:05.945] <TB3>     INFO: 51329600 events read in total (1267009ms).
[14:24:32.336] <TB3>     INFO: 52396400 events read in total (1293400ms).
[14:24:58.665] <TB3>     INFO: 53466400 events read in total (1319729ms).
[14:25:25.120] <TB3>     INFO: 54536400 events read in total (1346184ms).
[14:25:51.543] <TB3>     INFO: 55604400 events read in total (1372607ms).
[14:26:17.933] <TB3>     INFO: 56671200 events read in total (1398997ms).
[14:26:44.267] <TB3>     INFO: 57740400 events read in total (1425331ms).
[14:27:10.732] <TB3>     INFO: 58810800 events read in total (1451796ms).
[14:27:17.483] <TB3>     INFO: 59072000 events read in total (1458547ms).
[14:27:17.504] <TB3>     INFO: Test took 1459623ms.
[14:27:17.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:17.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:17.697] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:18.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:18.864] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:20.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:20.050] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:21.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:21.219] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:22.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:22.419] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:23.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:23.590] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:24.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:24.767] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:25.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:25.932] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:27.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:27.075] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:28.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:28.250] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:29.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:29.413] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:30.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:30.583] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:31.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:31.772] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:32.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:32.969] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:34.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:34.152] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:35.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:35.354] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:36.560] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500133888
[14:27:36.591] <TB3>     INFO: PixTestScurves::scurves() done 
[14:27:36.591] <TB3>     INFO: Vcal mean:  35.16  35.12  35.09  35.04  35.06  35.11  35.06  35.08  35.11  35.06  35.03  34.99  35.05  35.03  35.05  34.98 
[14:27:36.591] <TB3>     INFO: Vcal RMS:    0.99   0.79   0.75   0.67   0.59   0.67   0.67   0.65   0.64   0.64   0.72   0.76   0.65   0.67   0.71   0.68 
[14:27:36.592] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:27:36.663] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:27:36.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:27:36.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:27:36.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:27:36.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:27:36.664] <TB3>     INFO: ######################################################################
[14:27:36.664] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:27:36.664] <TB3>     INFO: ######################################################################
[14:27:36.666] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:37.008] <TB3>     INFO: Expecting 41600 events.
[14:27:40.992] <TB3>     INFO: 41600 events read in total (3262ms).
[14:27:40.993] <TB3>     INFO: Test took 4327ms.
[14:27:40.001] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:40.001] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:27:40.001] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:27:41.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:27:41.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:27:41.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:27:41.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:27:41.352] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:41.692] <TB3>     INFO: Expecting 41600 events.
[14:27:45.732] <TB3>     INFO: 41600 events read in total (3325ms).
[14:27:45.733] <TB3>     INFO: Test took 4381ms.
[14:27:45.741] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:45.741] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:27:45.741] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:27:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.369
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.271
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.383
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.075
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.093
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.008
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.19
[14:27:45.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 171
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.165
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.181
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 166
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.163
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.666
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.828
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 160
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.12
[14:27:45.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.863
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.25
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 163
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.44
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:27:45.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:27:45.836] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:46.178] <TB3>     INFO: Expecting 41600 events.
[14:27:50.220] <TB3>     INFO: 41600 events read in total (3327ms).
[14:27:50.221] <TB3>     INFO: Test took 4385ms.
[14:27:50.229] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:50.229] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:27:50.229] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:27:50.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:27:50.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 11
[14:27:50.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.027
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 64
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8323
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 80
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6152
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2409
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 72
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1843
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 83
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5239
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 75
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0634
[14:27:50.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 64
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5099
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9196
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 64
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5546
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3322
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.2951
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 55
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5948
[14:27:50.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 69
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0014
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.082
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 60
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7563
[14:27:50.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[14:27:50.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:27:50.645] <TB3>     INFO: Expecting 2560 events.
[14:27:51.603] <TB3>     INFO: 2560 events read in total (243ms).
[14:27:51.603] <TB3>     INFO: Test took 1366ms.
[14:27:51.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:51.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 1 1
[14:27:52.112] <TB3>     INFO: Expecting 2560 events.
[14:27:53.069] <TB3>     INFO: 2560 events read in total (242ms).
[14:27:53.069] <TB3>     INFO: Test took 1465ms.
[14:27:53.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:53.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:27:53.577] <TB3>     INFO: Expecting 2560 events.
[14:27:54.536] <TB3>     INFO: 2560 events read in total (244ms).
[14:27:54.537] <TB3>     INFO: Test took 1468ms.
[14:27:54.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:54.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[14:27:55.044] <TB3>     INFO: Expecting 2560 events.
[14:27:55.002] <TB3>     INFO: 2560 events read in total (243ms).
[14:27:55.002] <TB3>     INFO: Test took 1465ms.
[14:27:55.003] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:55.003] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 4 4
[14:27:56.511] <TB3>     INFO: Expecting 2560 events.
[14:27:57.468] <TB3>     INFO: 2560 events read in total (242ms).
[14:27:57.468] <TB3>     INFO: Test took 1465ms.
[14:27:57.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:57.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[14:27:57.976] <TB3>     INFO: Expecting 2560 events.
[14:27:58.933] <TB3>     INFO: 2560 events read in total (242ms).
[14:27:58.934] <TB3>     INFO: Test took 1466ms.
[14:27:58.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:58.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 6 6
[14:27:59.442] <TB3>     INFO: Expecting 2560 events.
[14:28:00.399] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:00.400] <TB3>     INFO: Test took 1466ms.
[14:28:00.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:00.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:28:00.908] <TB3>     INFO: Expecting 2560 events.
[14:28:01.865] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:01.866] <TB3>     INFO: Test took 1466ms.
[14:28:01.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:01.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 8 8
[14:28:02.374] <TB3>     INFO: Expecting 2560 events.
[14:28:03.331] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:03.331] <TB3>     INFO: Test took 1465ms.
[14:28:03.332] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:03.332] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[14:28:03.840] <TB3>     INFO: Expecting 2560 events.
[14:28:04.797] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:04.797] <TB3>     INFO: Test took 1465ms.
[14:28:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:28:05.305] <TB3>     INFO: Expecting 2560 events.
[14:28:06.263] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:06.263] <TB3>     INFO: Test took 1465ms.
[14:28:06.263] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:06.263] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[14:28:06.771] <TB3>     INFO: Expecting 2560 events.
[14:28:07.729] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:07.729] <TB3>     INFO: Test took 1466ms.
[14:28:07.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:07.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 12 12
[14:28:08.237] <TB3>     INFO: Expecting 2560 events.
[14:28:09.195] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:09.195] <TB3>     INFO: Test took 1465ms.
[14:28:09.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:09.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:28:09.703] <TB3>     INFO: Expecting 2560 events.
[14:28:10.660] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:10.661] <TB3>     INFO: Test took 1465ms.
[14:28:10.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:10.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 14 14
[14:28:11.169] <TB3>     INFO: Expecting 2560 events.
[14:28:12.126] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:12.126] <TB3>     INFO: Test took 1465ms.
[14:28:12.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:12.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[14:28:12.634] <TB3>     INFO: Expecting 2560 events.
[14:28:13.592] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:13.592] <TB3>     INFO: Test took 1465ms.
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[14:28:13.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:28:13.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:14.102] <TB3>     INFO: Expecting 655360 events.
[14:28:25.635] <TB3>     INFO: 655360 events read in total (10818ms).
[14:28:25.646] <TB3>     INFO: Expecting 655360 events.
[14:28:37.021] <TB3>     INFO: 655360 events read in total (10811ms).
[14:28:37.036] <TB3>     INFO: Expecting 655360 events.
[14:28:48.388] <TB3>     INFO: 655360 events read in total (10791ms).
[14:28:48.407] <TB3>     INFO: Expecting 655360 events.
[14:28:59.746] <TB3>     INFO: 655360 events read in total (10781ms).
[14:28:59.769] <TB3>     INFO: Expecting 655360 events.
[14:29:11.125] <TB3>     INFO: 655360 events read in total (10803ms).
[14:29:11.153] <TB3>     INFO: Expecting 655360 events.
[14:29:22.514] <TB3>     INFO: 655360 events read in total (10809ms).
[14:29:22.545] <TB3>     INFO: Expecting 655360 events.
[14:29:33.901] <TB3>     INFO: 655360 events read in total (10808ms).
[14:29:33.938] <TB3>     INFO: Expecting 655360 events.
[14:29:45.282] <TB3>     INFO: 655360 events read in total (10804ms).
[14:29:45.322] <TB3>     INFO: Expecting 655360 events.
[14:29:56.710] <TB3>     INFO: 655360 events read in total (10848ms).
[14:29:56.755] <TB3>     INFO: Expecting 655360 events.
[14:30:08.134] <TB3>     INFO: 655360 events read in total (10847ms).
[14:30:08.184] <TB3>     INFO: Expecting 655360 events.
[14:30:19.571] <TB3>     INFO: 655360 events read in total (10860ms).
[14:30:19.624] <TB3>     INFO: Expecting 655360 events.
[14:30:31.009] <TB3>     INFO: 655360 events read in total (10858ms).
[14:30:31.067] <TB3>     INFO: Expecting 655360 events.
[14:30:42.450] <TB3>     INFO: 655360 events read in total (10856ms).
[14:30:42.510] <TB3>     INFO: Expecting 655360 events.
[14:30:53.889] <TB3>     INFO: 655360 events read in total (10852ms).
[14:30:53.956] <TB3>     INFO: Expecting 655360 events.
[14:31:05.342] <TB3>     INFO: 655360 events read in total (10860ms).
[14:31:05.413] <TB3>     INFO: Expecting 655360 events.
[14:31:16.789] <TB3>     INFO: 655360 events read in total (10851ms).
[14:31:16.862] <TB3>     INFO: Test took 183267ms.
[14:31:16.955] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:17.263] <TB3>     INFO: Expecting 655360 events.
[14:31:28.749] <TB3>     INFO: 655360 events read in total (10771ms).
[14:31:28.760] <TB3>     INFO: Expecting 655360 events.
[14:31:40.133] <TB3>     INFO: 655360 events read in total (10804ms).
[14:31:40.149] <TB3>     INFO: Expecting 655360 events.
[14:31:51.504] <TB3>     INFO: 655360 events read in total (10793ms).
[14:31:51.524] <TB3>     INFO: Expecting 655360 events.
[14:32:02.851] <TB3>     INFO: 655360 events read in total (10769ms).
[14:32:02.875] <TB3>     INFO: Expecting 655360 events.
[14:32:14.235] <TB3>     INFO: 655360 events read in total (10801ms).
[14:32:14.262] <TB3>     INFO: Expecting 655360 events.
[14:32:25.631] <TB3>     INFO: 655360 events read in total (10817ms).
[14:32:25.662] <TB3>     INFO: Expecting 655360 events.
[14:32:37.015] <TB3>     INFO: 655360 events read in total (10806ms).
[14:32:37.051] <TB3>     INFO: Expecting 655360 events.
[14:32:48.390] <TB3>     INFO: 655360 events read in total (10795ms).
[14:32:48.430] <TB3>     INFO: Expecting 655360 events.
[14:32:59.815] <TB3>     INFO: 655360 events read in total (10847ms).
[14:32:59.860] <TB3>     INFO: Expecting 655360 events.
[14:33:11.264] <TB3>     INFO: 655360 events read in total (10869ms).
[14:33:11.313] <TB3>     INFO: Expecting 655360 events.
[14:33:22.703] <TB3>     INFO: 655360 events read in total (10863ms).
[14:33:22.755] <TB3>     INFO: Expecting 655360 events.
[14:33:34.144] <TB3>     INFO: 655360 events read in total (10862ms).
[14:33:34.202] <TB3>     INFO: Expecting 655360 events.
[14:33:45.558] <TB3>     INFO: 655360 events read in total (10830ms).
[14:33:45.619] <TB3>     INFO: Expecting 655360 events.
[14:33:56.003] <TB3>     INFO: 655360 events read in total (10857ms).
[14:33:57.067] <TB3>     INFO: Expecting 655360 events.
[14:34:08.454] <TB3>     INFO: 655360 events read in total (10860ms).
[14:34:08.524] <TB3>     INFO: Expecting 655360 events.
[14:34:19.923] <TB3>     INFO: 655360 events read in total (10872ms).
[14:34:19.997] <TB3>     INFO: Test took 183042ms.
[14:34:20.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:34:20.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:34:20.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:34:20.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:34:20.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:34:20.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:34:20.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:34:20.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:34:20.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:34:20.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:34:20.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:34:20.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:34:20.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:34:20.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:20.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:34:20.178] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.186] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.193] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.200] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.207] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:20.215] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:20.223] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.230] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.237] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.244] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.251] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.258] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.265] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:20.272] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:20.279] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:34:20.286] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:34:20.292] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:34:20.299] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:34:20.306] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:34:20.313] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:34:20.320] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.327] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.334] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.341] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.348] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.355] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:20.362] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:20.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C0.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C1.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C2.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C3.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C4.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C5.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C6.dat
[14:34:20.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C7.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C8.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C9.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C10.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C11.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C12.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C13.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C14.dat
[14:34:20.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//dacParameters35_C15.dat
[14:34:20.746] <TB3>     INFO: Expecting 41600 events.
[14:34:24.555] <TB3>     INFO: 41600 events read in total (3094ms).
[14:34:24.556] <TB3>     INFO: Test took 4153ms.
[14:34:25.205] <TB3>     INFO: Expecting 41600 events.
[14:34:29.011] <TB3>     INFO: 41600 events read in total (3091ms).
[14:34:29.012] <TB3>     INFO: Test took 4149ms.
[14:34:29.659] <TB3>     INFO: Expecting 41600 events.
[14:34:33.463] <TB3>     INFO: 41600 events read in total (3088ms).
[14:34:33.464] <TB3>     INFO: Test took 4145ms.
[14:34:33.769] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:33.901] <TB3>     INFO: Expecting 2560 events.
[14:34:34.858] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:34.858] <TB3>     INFO: Test took 1089ms.
[14:34:34.860] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:35.368] <TB3>     INFO: Expecting 2560 events.
[14:34:36.325] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:36.325] <TB3>     INFO: Test took 1465ms.
[14:34:36.327] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:36.834] <TB3>     INFO: Expecting 2560 events.
[14:34:37.791] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:37.792] <TB3>     INFO: Test took 1465ms.
[14:34:37.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:38.301] <TB3>     INFO: Expecting 2560 events.
[14:34:39.258] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:39.259] <TB3>     INFO: Test took 1465ms.
[14:34:39.261] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:39.768] <TB3>     INFO: Expecting 2560 events.
[14:34:40.725] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:40.726] <TB3>     INFO: Test took 1465ms.
[14:34:40.728] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:41.234] <TB3>     INFO: Expecting 2560 events.
[14:34:42.192] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:42.192] <TB3>     INFO: Test took 1464ms.
[14:34:42.194] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:42.701] <TB3>     INFO: Expecting 2560 events.
[14:34:43.659] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:43.659] <TB3>     INFO: Test took 1465ms.
[14:34:43.661] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:44.168] <TB3>     INFO: Expecting 2560 events.
[14:34:45.125] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:45.126] <TB3>     INFO: Test took 1465ms.
[14:34:45.128] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:45.636] <TB3>     INFO: Expecting 2560 events.
[14:34:46.593] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:46.593] <TB3>     INFO: Test took 1465ms.
[14:34:46.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:47.102] <TB3>     INFO: Expecting 2560 events.
[14:34:48.059] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:48.060] <TB3>     INFO: Test took 1465ms.
[14:34:48.062] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:48.569] <TB3>     INFO: Expecting 2560 events.
[14:34:49.526] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:49.527] <TB3>     INFO: Test took 1465ms.
[14:34:49.530] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:50.036] <TB3>     INFO: Expecting 2560 events.
[14:34:50.993] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:50.994] <TB3>     INFO: Test took 1464ms.
[14:34:50.996] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:51.503] <TB3>     INFO: Expecting 2560 events.
[14:34:52.461] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:52.461] <TB3>     INFO: Test took 1465ms.
[14:34:52.463] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:52.970] <TB3>     INFO: Expecting 2560 events.
[14:34:53.927] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:53.927] <TB3>     INFO: Test took 1464ms.
[14:34:53.930] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:54.436] <TB3>     INFO: Expecting 2560 events.
[14:34:55.393] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:55.394] <TB3>     INFO: Test took 1465ms.
[14:34:55.396] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:55.903] <TB3>     INFO: Expecting 2560 events.
[14:34:56.860] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:56.860] <TB3>     INFO: Test took 1465ms.
[14:34:56.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:57.369] <TB3>     INFO: Expecting 2560 events.
[14:34:58.327] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:58.327] <TB3>     INFO: Test took 1465ms.
[14:34:58.329] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:58.836] <TB3>     INFO: Expecting 2560 events.
[14:34:59.793] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:59.794] <TB3>     INFO: Test took 1465ms.
[14:34:59.796] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:00.303] <TB3>     INFO: Expecting 2560 events.
[14:35:01.260] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:01.261] <TB3>     INFO: Test took 1465ms.
[14:35:01.263] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:01.770] <TB3>     INFO: Expecting 2560 events.
[14:35:02.727] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:02.728] <TB3>     INFO: Test took 1465ms.
[14:35:02.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:03.237] <TB3>     INFO: Expecting 2560 events.
[14:35:04.194] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:04.194] <TB3>     INFO: Test took 1464ms.
[14:35:04.196] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:04.703] <TB3>     INFO: Expecting 2560 events.
[14:35:05.661] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:05.661] <TB3>     INFO: Test took 1465ms.
[14:35:05.663] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:06.170] <TB3>     INFO: Expecting 2560 events.
[14:35:07.128] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:07.128] <TB3>     INFO: Test took 1465ms.
[14:35:07.130] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:07.637] <TB3>     INFO: Expecting 2560 events.
[14:35:08.595] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:08.595] <TB3>     INFO: Test took 1465ms.
[14:35:08.598] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:09.104] <TB3>     INFO: Expecting 2560 events.
[14:35:10.062] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:10.062] <TB3>     INFO: Test took 1465ms.
[14:35:10.064] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:10.571] <TB3>     INFO: Expecting 2560 events.
[14:35:11.529] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:11.529] <TB3>     INFO: Test took 1465ms.
[14:35:11.531] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:12.038] <TB3>     INFO: Expecting 2560 events.
[14:35:12.996] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:12.996] <TB3>     INFO: Test took 1465ms.
[14:35:12.998] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:13.505] <TB3>     INFO: Expecting 2560 events.
[14:35:14.463] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:14.463] <TB3>     INFO: Test took 1465ms.
[14:35:14.466] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:14.972] <TB3>     INFO: Expecting 2560 events.
[14:35:15.930] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:15.930] <TB3>     INFO: Test took 1465ms.
[14:35:15.932] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:16.439] <TB3>     INFO: Expecting 2560 events.
[14:35:17.397] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:17.397] <TB3>     INFO: Test took 1465ms.
[14:35:17.399] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:17.906] <TB3>     INFO: Expecting 2560 events.
[14:35:18.863] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:18.864] <TB3>     INFO: Test took 1465ms.
[14:35:18.866] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:19.373] <TB3>     INFO: Expecting 2560 events.
[14:35:20.330] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:20.330] <TB3>     INFO: Test took 1464ms.
[14:35:21.347] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[14:35:21.348] <TB3>     INFO: PH scale (per ROC):    79  72  65  78  82  79  84  80  80  91  82  79  86  78  77  80
[14:35:21.348] <TB3>     INFO: PH offset (per ROC):  181 174 191 176 162 173 176 174 181 176 175 190 174 173 188 168
[14:35:21.516] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:35:21.518] <TB3>     INFO: ######################################################################
[14:35:21.519] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:35:21.519] <TB3>     INFO: ######################################################################
[14:35:21.519] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:35:21.531] <TB3>     INFO: scanning low vcal = 10
[14:35:21.872] <TB3>     INFO: Expecting 41600 events.
[14:35:25.579] <TB3>     INFO: 41600 events read in total (2992ms).
[14:35:25.579] <TB3>     INFO: Test took 4048ms.
[14:35:25.581] <TB3>     INFO: scanning low vcal = 20
[14:35:26.088] <TB3>     INFO: Expecting 41600 events.
[14:35:29.798] <TB3>     INFO: 41600 events read in total (2995ms).
[14:35:29.799] <TB3>     INFO: Test took 4218ms.
[14:35:29.800] <TB3>     INFO: scanning low vcal = 30
[14:35:30.307] <TB3>     INFO: Expecting 41600 events.
[14:35:34.023] <TB3>     INFO: 41600 events read in total (3001ms).
[14:35:34.023] <TB3>     INFO: Test took 4223ms.
[14:35:34.025] <TB3>     INFO: scanning low vcal = 40
[14:35:34.529] <TB3>     INFO: Expecting 41600 events.
[14:35:38.754] <TB3>     INFO: 41600 events read in total (3510ms).
[14:35:38.755] <TB3>     INFO: Test took 4729ms.
[14:35:38.758] <TB3>     INFO: scanning low vcal = 50
[14:35:39.178] <TB3>     INFO: Expecting 41600 events.
[14:35:43.408] <TB3>     INFO: 41600 events read in total (3515ms).
[14:35:43.409] <TB3>     INFO: Test took 4651ms.
[14:35:43.412] <TB3>     INFO: scanning low vcal = 60
[14:35:43.832] <TB3>     INFO: Expecting 41600 events.
[14:35:48.060] <TB3>     INFO: 41600 events read in total (3513ms).
[14:35:48.061] <TB3>     INFO: Test took 4649ms.
[14:35:48.064] <TB3>     INFO: scanning low vcal = 70
[14:35:48.486] <TB3>     INFO: Expecting 41600 events.
[14:35:52.717] <TB3>     INFO: 41600 events read in total (3516ms).
[14:35:52.718] <TB3>     INFO: Test took 4654ms.
[14:35:52.721] <TB3>     INFO: scanning low vcal = 80
[14:35:53.144] <TB3>     INFO: Expecting 41600 events.
[14:35:57.380] <TB3>     INFO: 41600 events read in total (3521ms).
[14:35:57.380] <TB3>     INFO: Test took 4659ms.
[14:35:57.384] <TB3>     INFO: scanning low vcal = 90
[14:35:57.805] <TB3>     INFO: Expecting 41600 events.
[14:36:02.034] <TB3>     INFO: 41600 events read in total (3514ms).
[14:36:02.035] <TB3>     INFO: Test took 4651ms.
[14:36:02.039] <TB3>     INFO: scanning low vcal = 100
[14:36:02.460] <TB3>     INFO: Expecting 41600 events.
[14:36:06.821] <TB3>     INFO: 41600 events read in total (3646ms).
[14:36:06.821] <TB3>     INFO: Test took 4782ms.
[14:36:06.826] <TB3>     INFO: scanning low vcal = 110
[14:36:07.247] <TB3>     INFO: Expecting 41600 events.
[14:36:11.476] <TB3>     INFO: 41600 events read in total (3514ms).
[14:36:11.476] <TB3>     INFO: Test took 4650ms.
[14:36:11.480] <TB3>     INFO: scanning low vcal = 120
[14:36:11.902] <TB3>     INFO: Expecting 41600 events.
[14:36:16.133] <TB3>     INFO: 41600 events read in total (3516ms).
[14:36:16.134] <TB3>     INFO: Test took 4654ms.
[14:36:16.137] <TB3>     INFO: scanning low vcal = 130
[14:36:16.561] <TB3>     INFO: Expecting 41600 events.
[14:36:20.791] <TB3>     INFO: 41600 events read in total (3515ms).
[14:36:20.792] <TB3>     INFO: Test took 4655ms.
[14:36:20.795] <TB3>     INFO: scanning low vcal = 140
[14:36:21.218] <TB3>     INFO: Expecting 41600 events.
[14:36:25.448] <TB3>     INFO: 41600 events read in total (3515ms).
[14:36:25.449] <TB3>     INFO: Test took 4653ms.
[14:36:25.452] <TB3>     INFO: scanning low vcal = 150
[14:36:25.875] <TB3>     INFO: Expecting 41600 events.
[14:36:30.106] <TB3>     INFO: 41600 events read in total (3516ms).
[14:36:30.106] <TB3>     INFO: Test took 4654ms.
[14:36:30.110] <TB3>     INFO: scanning low vcal = 160
[14:36:30.531] <TB3>     INFO: Expecting 41600 events.
[14:36:34.759] <TB3>     INFO: 41600 events read in total (3513ms).
[14:36:34.760] <TB3>     INFO: Test took 4650ms.
[14:36:34.763] <TB3>     INFO: scanning low vcal = 170
[14:36:35.185] <TB3>     INFO: Expecting 41600 events.
[14:36:39.414] <TB3>     INFO: 41600 events read in total (3514ms).
[14:36:39.414] <TB3>     INFO: Test took 4651ms.
[14:36:39.420] <TB3>     INFO: scanning low vcal = 180
[14:36:39.840] <TB3>     INFO: Expecting 41600 events.
[14:36:44.070] <TB3>     INFO: 41600 events read in total (3515ms).
[14:36:44.070] <TB3>     INFO: Test took 4650ms.
[14:36:44.074] <TB3>     INFO: scanning low vcal = 190
[14:36:44.496] <TB3>     INFO: Expecting 41600 events.
[14:36:48.729] <TB3>     INFO: 41600 events read in total (3517ms).
[14:36:48.730] <TB3>     INFO: Test took 4656ms.
[14:36:48.733] <TB3>     INFO: scanning low vcal = 200
[14:36:49.155] <TB3>     INFO: Expecting 41600 events.
[14:36:53.385] <TB3>     INFO: 41600 events read in total (3515ms).
[14:36:53.386] <TB3>     INFO: Test took 4653ms.
[14:36:53.389] <TB3>     INFO: scanning low vcal = 210
[14:36:53.811] <TB3>     INFO: Expecting 41600 events.
[14:36:58.041] <TB3>     INFO: 41600 events read in total (3515ms).
[14:36:58.041] <TB3>     INFO: Test took 4652ms.
[14:36:58.044] <TB3>     INFO: scanning low vcal = 220
[14:36:58.467] <TB3>     INFO: Expecting 41600 events.
[14:37:02.697] <TB3>     INFO: 41600 events read in total (3515ms).
[14:37:02.698] <TB3>     INFO: Test took 4653ms.
[14:37:02.702] <TB3>     INFO: scanning low vcal = 230
[14:37:03.123] <TB3>     INFO: Expecting 41600 events.
[14:37:07.351] <TB3>     INFO: 41600 events read in total (3513ms).
[14:37:07.352] <TB3>     INFO: Test took 4650ms.
[14:37:07.355] <TB3>     INFO: scanning low vcal = 240
[14:37:07.778] <TB3>     INFO: Expecting 41600 events.
[14:37:12.007] <TB3>     INFO: 41600 events read in total (3514ms).
[14:37:12.008] <TB3>     INFO: Test took 4653ms.
[14:37:12.011] <TB3>     INFO: scanning low vcal = 250
[14:37:12.434] <TB3>     INFO: Expecting 41600 events.
[14:37:16.663] <TB3>     INFO: 41600 events read in total (3514ms).
[14:37:16.664] <TB3>     INFO: Test took 4653ms.
[14:37:16.668] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:37:17.090] <TB3>     INFO: Expecting 41600 events.
[14:37:21.319] <TB3>     INFO: 41600 events read in total (3514ms).
[14:37:21.319] <TB3>     INFO: Test took 4652ms.
[14:37:21.323] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:37:21.746] <TB3>     INFO: Expecting 41600 events.
[14:37:25.981] <TB3>     INFO: 41600 events read in total (3520ms).
[14:37:25.982] <TB3>     INFO: Test took 4659ms.
[14:37:25.985] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:37:26.406] <TB3>     INFO: Expecting 41600 events.
[14:37:30.636] <TB3>     INFO: 41600 events read in total (3515ms).
[14:37:30.636] <TB3>     INFO: Test took 4651ms.
[14:37:30.640] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:37:31.061] <TB3>     INFO: Expecting 41600 events.
[14:37:35.297] <TB3>     INFO: 41600 events read in total (3521ms).
[14:37:35.297] <TB3>     INFO: Test took 4657ms.
[14:37:35.301] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:37:35.722] <TB3>     INFO: Expecting 41600 events.
[14:37:39.954] <TB3>     INFO: 41600 events read in total (3517ms).
[14:37:39.955] <TB3>     INFO: Test took 4654ms.
[14:37:40.490] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:37:40.493] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:37:40.493] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:37:40.493] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:37:40.494] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:37:40.494] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:37:40.494] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:37:40.494] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:37:40.494] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:37:40.495] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:37:40.496] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:37:40.496] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:38:17.891] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:38:17.891] <TB3>     INFO: non-linearity mean:  0.951 0.954 0.955 0.954 0.948 0.961 0.953 0.957 0.957 0.966 0.950 0.958 0.960 0.959 0.958 0.960
[14:38:17.891] <TB3>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.005 0.007 0.005 0.006 0.005 0.005 0.004 0.007 0.005 0.006 0.006 0.006 0.006
[14:38:17.891] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:38:17.913] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:38:17.936] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:38:17.958] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:38:17.980] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:38:17.002] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:38:18.024] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:38:18.046] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:38:18.068] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:38:18.090] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:38:18.112] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:38:18.134] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:38:18.156] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:38:18.178] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:38:18.201] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:38:18.223] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160720-1315_2016-07-20_13h15m_1469038509//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:38:18.245] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[14:38:18.245] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:38:18.252] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:38:18.252] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:38:18.256] <TB3>     INFO: ######################################################################
[14:38:18.256] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:38:18.256] <TB3>     INFO: ######################################################################
[14:38:18.260] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:38:18.270] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:18.270] <TB3>     INFO:     run 1 of 1
[14:38:18.271] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:18.612] <TB3>     INFO: Expecting 3120000 events.
[14:39:07.352] <TB3>     INFO: 1293505 events read in total (48025ms).
[14:39:55.312] <TB3>     INFO: 2583535 events read in total (95985ms).
[14:40:15.422] <TB3>     INFO: 3120000 events read in total (116096ms).
[14:40:15.472] <TB3>     INFO: Test took 117202ms.
[14:40:15.548] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:15.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:17.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:18.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:19.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:21.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:22.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:23.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:25.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:26.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:28.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:29.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:30.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:32.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:33.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:35.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:36.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:37.967] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415313920
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9218, RMS = 1.32642
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9036, RMS = 1.4646
[14:40:37.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6307, RMS = 1.884
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0805, RMS = 1.98414
[14:40:37.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.9573, RMS = 1.24164
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.7302, RMS = 1.38116
[14:40:37.001] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5003, RMS = 1.21909
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6925, RMS = 1.16914
[14:40:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0355, RMS = 1.03369
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8035, RMS = 0.971679
[14:40:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2362, RMS = 1.77982
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6886, RMS = 1.98066
[14:40:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4367, RMS = 1.3099
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.902, RMS = 1.58701
[14:40:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5081, RMS = 1.87413
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5099, RMS = 1.80482
[14:40:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:40:38.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:40:38.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.2113, RMS = 1.19834
[14:40:38.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[14:40:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:40:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.6862, RMS = 1.33223
[14:40:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6645, RMS = 1.8374
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2273, RMS = 1.3997
[14:40:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9962, RMS = 1.8383
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.0427, RMS = 1.44035
[14:40:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7215, RMS = 1.7736
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3612, RMS = 1.5038
[14:40:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3168, RMS = 1.3989
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8776, RMS = 1.28969
[14:40:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.64, RMS = 1.70231
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5363, RMS = 1.78386
[14:40:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5588, RMS = 1.65492
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9604, RMS = 1.40221
[14:40:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.8024, RMS = 1.72153
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0183, RMS = 1.86784
[14:40:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:40:38.022] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[14:40:38.022] <TB3>     INFO: number of dead bumps (per ROC):    11    2    0    0    0    0    0    0    0    0    0    0    0    2    0    0
[14:40:38.023] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:40:38.117] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:40:38.117] <TB3>     INFO: enter test to run
[14:40:38.117] <TB3>     INFO:   test:  no parameter change
[14:40:38.118] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[14:40:38.119] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[14:40:38.119] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:40:38.119] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:40:38.636] <TB3>    QUIET: Connection to board 24 closed.
[14:40:38.637] <TB3>     INFO: pXar: this is the end, my friend
[14:40:38.637] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
