INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-8497] literal value 'b0010_000000000000000_00100_00010_00011_00 truncated to fit in 32 bits [C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sources_1/new/instruction_memory.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giova/FC_Layer_Simulation/FC_Layer_Simulation.srcs/sim_1/new/tb_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CPU
