{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636340635223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  7 21:03:55 2021 " "Processing started: Sun Nov  7 21:03:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636340635224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340635224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340635224 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/ethanp1/ethanp1/GitProj1/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ethanp1/ethanp1/GitProj1/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1636340635288 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340635306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636340635387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636340635387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../src/ALU.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-behavior " "Found design unit 1: ALUcontrol-behavior" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641084 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busArray " "Found design unit 1: busArray" {  } { { "../../src/A_busArray.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-structural " "Found design unit 1: AddSub-structural" {  } { { "../../src/AddSub.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641087 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "../../src/AddSub.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-structural " "Found design unit 1: IF_ID-structural" {  } { { "../../src/IF_ID.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641088 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../../src/IF_ID.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641090 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesComp-structural " "Found design unit 1: OnesComp-structural" {  } { { "../../src/OnesComp.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641091 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesComp " "Found entity 1: OnesComp" {  } { { "../../src/OnesComp.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-mixed " "Found design unit 1: PCReg-mixed" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641093 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-structural " "Found design unit 1: RegisterFile-structural" {  } { { "../../src/RegisterFile.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641094 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../src/RegisterFile.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-dataflow " "Found design unit 1: SignExtender-dataflow" {  } { { "../../src/SignExtender.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641095 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "../../src/SignExtender.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "../../src/adder.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641097 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../src/adder.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n-structural " "Found design unit 1: adder_n-structural" {  } { { "../../src/adder_n.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641098 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "../../src/adder_n.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-dataflow " "Found design unit 1: and32-dataflow" {  } { { "../../src/and32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/and32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641099 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "../../src/and32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/and32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641100 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641102 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder32bit-dataflow " "Found design unit 1: decoder32bit-dataflow" {  } { { "../../src/decoder32bit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641103 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder32bit " "Found entity 1: decoder32bit" {  } { { "../../src/decoder32bit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-decoder5to32_a " "Found design unit 1: decoder5to32-decoder5to32_a" {  } { { "../../src/decoder5to32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641105 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "../../src/decoder5to32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641106 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_NBit-structural " "Found design unit 1: dffg_NBit-structural" {  } { { "../../src/dffg_Nbit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641107 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_NBit " "Found entity 1: dffg_NBit" {  } { { "../../src/dffg_Nbit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-my_extender " "Found design unit 1: extender-my_extender" {  } { { "../../src/extender.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/extender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641109 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../../src/extender.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/extender.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../../src/fetch.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/fetch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641110 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../src/fetch.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/fetch.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structure " "Found design unit 1: fulladder-structure" {  } { { "../../src/fulladder.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641111 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../src/fulladder.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_p " "Found design unit 1: imem-imem_p" {  } { { "../../src/imem.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/imem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641112 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../../src/imem.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/imem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641114 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641115 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641116 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-structural " "Found design unit 1: mux2t1_5-structural" {  } { { "../../src/mux2t1_5.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641117 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../src/mux2t1_5.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641119 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_16t1-dataflow " "Found design unit 1: mux32_16t1-dataflow" {  } { { "../../src/mux32_16t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641120 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_16t1 " "Found entity 1: mux32_16t1" {  } { { "../../src/mux32_16t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32bit32to1-dataflow " "Found design unit 1: mux32bit32to1-dataflow" {  } { { "../../src/mux32bit32to1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641121 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32bit32to1 " "Found entity 1: mux32bit32to1" {  } { { "../../src/mux32bit32to1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32-dataflow " "Found design unit 1: nor32-dataflow" {  } { { "../../src/nor32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/nor32.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641123 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "../../src/nor32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/nor32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32t1-dataflow " "Found design unit 1: nor32t1-dataflow" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641124 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32t1 " "Found entity 1: nor32t1" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-dataflow " "Found design unit 1: or32-dataflow" {  } { { "../../src/or32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/or32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641125 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "../../src/or32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/or32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641126 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../src/register_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/register_N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641128 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../src/register_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/register_N.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/repl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/repl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repl-dataflow " "Found design unit 1: repl-dataflow" {  } { { "../../src/repl.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/repl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641129 ""} { "Info" "ISGN_ENTITY_NAME" "1 repl " "Found entity 1: repl" {  } { { "../../src/repl.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/repl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripplecarryadd_N-structural " "Found design unit 1: ripplecarryadd_N-structural" {  } { { "../../src/ripplecarryadd_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripplecarryadd_N " "Found entity 1: ripplecarryadd_N" {  } { { "../../src/ripplecarryadd_N.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-structural " "Found design unit 1: shifter-structural" {  } { { "../../src/shifter.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641132 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../src/shifter.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-dataflow " "Found design unit 1: shiftleft2-dataflow" {  } { { "../../src/shiftleft2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641133 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "../../src/shiftleft2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft226bit-dataflow " "Found design unit 1: shiftleft226bit-dataflow" {  } { { "../../src/shiftleft226bit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641134 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft226bit " "Found entity 1: shiftleft226bit" {  } { { "../../src/shiftleft226bit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALUcontrol-behavior " "Found design unit 1: tb_ALUcontrol-behavior" {  } { { "../../src/tb_ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641135 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALUcontrol " "Found entity 1: tb_ALUcontrol" {  } { { "../../src/tb_ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlUnit-behavior " "Found design unit 1: tb_controlUnit-behavior" {  } { { "../../src/tb_controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641137 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlUnit " "Found entity 1: tb_controlUnit" {  } { { "../../src/tb_controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/xor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/xor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor32-dataflow " "Found design unit 1: xor32-dataflow" {  } { { "../../src/xor32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/xor32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641138 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "../../src/xor32.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/xor32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641139 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636340641139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636340641195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636340641196 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636340641196 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_toNothing MIPS_Processor.vhd(213) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(213): object \"s_toNothing\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636340641196 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_replOut MIPS_Processor.vhd(215) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(215): used implicit default value for signal \"s_replOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 215 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636340641196 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5 mux2t1_5:InstrMux " "Elaborating entity \"mux2t1_5\" for hierarchy \"mux2t1_5:InstrMux\"" {  } { { "../../src/MIPS_Processor.vhd" "InstrMux" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_5.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_NotGate1 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_NotGate1\"" {  } { { "../../src/mux2t1.vhd" "g_NotGate1" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_AndGate1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_AndGate1\"" {  } { { "../../src/mux2t1.vhd" "g_AndGate1" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_OrGate " "Elaborating entity \"org2\" for hierarchy \"mux2t1_5:InstrMux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_OrGate\"" {  } { { "../../src/mux2t1.vhd" "g_OrGate" { Text "/home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCReg PCReg:g_PC " "Elaborating entity \"PCReg\" for hierarchy \"PCReg:g_PC\"" {  } { { "../../src/MIPS_Processor.vhd" "g_PC" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "../../src/MIPS_Processor.vhd" "control" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641303 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_dst controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"reg_dst\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jr controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"jr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memToReg controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"memToReg\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memWrite controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"memWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrc controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"ALUsrc\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regWrite controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"regWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signExtend controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"signExtend\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOP controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"ALUOP\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ImmType controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"ImmType\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jal controlUnit.vhd(26) " "VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable \"jal\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641304 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal controlUnit.vhd(26) " "Inferred latch for \"jal\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmType controlUnit.vhd(26) " "Inferred latch for \"ImmType\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] controlUnit.vhd(26) " "Inferred latch for \"ALUOP\[0\]\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] controlUnit.vhd(26) " "Inferred latch for \"ALUOP\[1\]\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] controlUnit.vhd(26) " "Inferred latch for \"ALUOP\[2\]\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] controlUnit.vhd(26) " "Inferred latch for \"ALUOP\[3\]\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signExtend controlUnit.vhd(26) " "Inferred latch for \"signExtend\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite controlUnit.vhd(26) " "Inferred latch for \"regWrite\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc controlUnit.vhd(26) " "Inferred latch for \"ALUsrc\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite controlUnit.vhd(26) " "Inferred latch for \"memWrite\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641305 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg controlUnit.vhd(26) " "Inferred latch for \"memToReg\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641306 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch controlUnit.vhd(26) " "Inferred latch for \"branch\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641306 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr controlUnit.vhd(26) " "Inferred latch for \"jr\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641306 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump controlUnit.vhd(26) " "Inferred latch for \"jump\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641306 "|MIPS_Processor|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dst controlUnit.vhd(26) " "Inferred latch for \"reg_dst\" at controlUnit.vhd(26)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641306 "|MIPS_Processor|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUcont " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUcont\"" {  } { { "../../src/MIPS_Processor.vhd" "ALUcont" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUcontrolOut ALUcontrol.vhd(18) " "VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable \"ALUcontrolOut\", which holds its previous value in one or more paths through the process" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641318 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shAmt ALUcontrol.vhd(18) " "VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable \"shAmt\", which holds its previous value in one or more paths through the process" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branchSelect ALUcontrol.vhd(18) " "VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable \"branchSelect\", which holds its previous value in one or more paths through the process" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchSelect ALUcontrol.vhd(18) " "Inferred latch for \"branchSelect\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shAmt\[0\] ALUcontrol.vhd(18) " "Inferred latch for \"shAmt\[0\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shAmt\[1\] ALUcontrol.vhd(18) " "Inferred latch for \"shAmt\[1\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shAmt\[2\] ALUcontrol.vhd(18) " "Inferred latch for \"shAmt\[2\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shAmt\[3\] ALUcontrol.vhd(18) " "Inferred latch for \"shAmt\[3\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641319 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shAmt\[4\] ALUcontrol.vhd(18) " "Inferred latch for \"shAmt\[4\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641320 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcontrolOut\[0\] ALUcontrol.vhd(18) " "Inferred latch for \"ALUcontrolOut\[0\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641320 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcontrolOut\[1\] ALUcontrol.vhd(18) " "Inferred latch for \"ALUcontrolOut\[1\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641320 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcontrolOut\[2\] ALUcontrol.vhd(18) " "Inferred latch for \"ALUcontrolOut\[2\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641320 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUcontrolOut\[3\] ALUcontrol.vhd(18) " "Inferred latch for \"ALUcontrolOut\[3\]\" at ALUcontrol.vhd(18)" {  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340641320 "|MIPS_Processor|ALUcontrol:ALUcont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "../../src/MIPS_Processor.vhd" "RegFile" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32bit RegisterFile:RegFile\|decoder32bit:write_decoder " "Elaborating entity \"decoder32bit\" for hierarchy \"RegisterFile:RegFile\|decoder32bit:write_decoder\"" {  } { { "../../src/RegisterFile.vhd" "write_decoder" { Text "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_NBit RegisterFile:RegFile\|dffg_NBit:Register0 " "Elaborating entity \"dffg_NBit\" for hierarchy \"RegisterFile:RegFile\|dffg_NBit:Register0\"" {  } { { "../../src/RegisterFile.vhd" "Register0" { Text "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit32to1 RegisterFile:RegFile\|mux32bit32to1:Mux1 " "Elaborating entity \"mux32bit32to1\" for hierarchy \"RegisterFile:RegFile\|mux32bit32to1:Mux1\"" {  } { { "../../src/RegisterFile.vhd" "Mux1" { Text "/home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:ALUmux " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:ALUmux\"" {  } { { "../../src/MIPS_Processor.vhd" "ALUmux" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "../../src/MIPS_Processor.vhd" "MainALU" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub ALU:MainALU\|AddSub:AdderSubtractor " "Elaborating entity \"AddSub\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\"" {  } { { "../../src/ALU.vhd" "AdderSubtractor" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD " "Elaborating entity \"adder_n\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD\"" {  } { { "../../src/AddSub.vhd" "ADD" { Text "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD\|adder:ADD1 " "Elaborating entity \"adder\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD\|adder:ADD1\"" {  } { { "../../src/adder_n.vhd" "ADD1" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD\|adder:ADD1\|xorg2:Xor0 " "Elaborating entity \"xorg2\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\|adder_n:ADD\|adder:ADD1\|xorg2:Xor0\"" {  } { { "../../src/adder.vhd" "Xor0" { Text "/home/ethanp1/ethanp1/GitProj1/src/adder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesComp ALU:MainALU\|AddSub:AdderSubtractor\|OnesComp:OnesComper " "Elaborating entity \"OnesComp\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\|OnesComp:OnesComper\"" {  } { { "../../src/AddSub.vhd" "OnesComper" { Text "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:MainALU\|AddSub:AdderSubtractor\|mux2t1_N:mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:MainALU\|AddSub:AdderSubtractor\|mux2t1_N:mux\"" {  } { { "../../src/AddSub.vhd" "mux" { Text "/home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 ALU:MainALU\|and32:andOP " "Elaborating entity \"and32\" for hierarchy \"ALU:MainALU\|and32:andOP\"" {  } { { "../../src/ALU.vhd" "andOP" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 ALU:MainALU\|or32:orOP " "Elaborating entity \"or32\" for hierarchy \"ALU:MainALU\|or32:orOP\"" {  } { { "../../src/ALU.vhd" "orOP" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 ALU:MainALU\|xor32:xorOp " "Elaborating entity \"xor32\" for hierarchy \"ALU:MainALU\|xor32:xorOp\"" {  } { { "../../src/ALU.vhd" "xorOp" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 ALU:MainALU\|nor32:norOp " "Elaborating entity \"nor32\" for hierarchy \"ALU:MainALU\|nor32:norOp\"" {  } { { "../../src/ALU.vhd" "norOp" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repl ALU:MainALU\|repl:replicator " "Elaborating entity \"repl\" for hierarchy \"ALU:MainALU\|repl:replicator\"" {  } { { "../../src/ALU.vhd" "replicator" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:MainALU\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"ALU:MainALU\|shifter:shift\"" {  } { { "../../src/ALU.vhd" "shift" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340641788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32t1 ALU:MainALU\|nor32t1:nor_branch " "Elaborating entity \"nor32t1\" for hierarchy \"ALU:MainALU\|nor32t1:nor_branch\"" {  } { { "../../src/ALU.vhd" "nor_branch" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_16t1 ALU:MainALU\|mux32_16t1:mux_control " "Elaborating entity \"mux32_16t1\" for hierarchy \"ALU:MainALU\|mux32_16t1:mux_control\"" {  } { { "../../src/ALU.vhd" "mux_control" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALU.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:signExtend " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:signExtend\"" {  } { { "../../src/MIPS_Processor.vhd" "signExtend" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:FetchDecode " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:FetchDecode\"" {  } { { "../../src/MIPS_Processor.vhd" "FetchDecode" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642383 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflowJALAdd IF_ID.vhd(26) " "VHDL Signal Declaration warning at IF_ID.vhd(26): used implicit default value for signal \"overflowJALAdd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/IF_ID.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636340642383 "|MIPS_Processor|IF_ID:FetchDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplecarryadd_N IF_ID:FetchDecode\|ripplecarryadd_N:g_PCADDER " "Elaborating entity \"ripplecarryadd_N\" for hierarchy \"IF_ID:FetchDecode\|ripplecarryadd_N:g_PCADDER\"" {  } { { "../../src/IF_ID.vhd" "g_PCADDER" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder IF_ID:FetchDecode\|ripplecarryadd_N:g_PCADDER\|fulladder:ADDER1 " "Elaborating entity \"fulladder\" for hierarchy \"IF_ID:FetchDecode\|ripplecarryadd_N:g_PCADDER\|fulladder:ADDER1\"" {  } { { "../../src/ripplecarryadd_N.vhd" "ADDER1" { Text "/home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2 IF_ID:FetchDecode\|shiftleft2:g_SHIFTL2 " "Elaborating entity \"shiftleft2\" for hierarchy \"IF_ID:FetchDecode\|shiftleft2:g_SHIFTL2\"" {  } { { "../../src/IF_ID.vhd" "g_SHIFTL2" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft226bit IF_ID:FetchDecode\|shiftleft226bit:shiftL26bit " "Elaborating entity \"shiftleft226bit\" for hierarchy \"IF_ID:FetchDecode\|shiftleft226bit:shiftL26bit\"" {  } { { "../../src/IF_ID.vhd" "shiftL26bit" { Text "/home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340642729 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/ethanp1/ethanp1/GitProj1/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636340643901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/ethanp1/ethanp1/GitProj1/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636340643901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636340643901 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1636340644682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636340694530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|ALUcontrolOut\[2\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:control\|ALUOP\[0\] " "Ports D and ENA on the latch are fed by the same signal controlUnit:control\|ALUOP\[0\]" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695531 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|ALUcontrolOut\[3\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:control\|ALUOP\[0\] " "Ports D and ENA on the latch are fed by the same signal controlUnit:control\|ALUOP\[0\]" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695531 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|ALUcontrolOut\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:control\|ALUOP\[0\] " "Ports D and ENA on the latch are fed by the same signal controlUnit:control\|ALUOP\[0\]" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695531 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|ALUcontrolOut\[1\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnit:control\|ALUOP\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnit:control\|ALUOP\[2\]" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695532 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|shAmt\[0\] " "Latch ALUcontrol:ALUcont\|shAmt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCReg:g_PC\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PCReg:g_PC\|s_Q\[11\]" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695532 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|shAmt\[1\] " "Latch ALUcontrol:ALUcont\|shAmt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCReg:g_PC\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PCReg:g_PC\|s_Q\[10\]" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695532 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|shAmt\[2\] " "Latch ALUcontrol:ALUcont\|shAmt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCReg:g_PC\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PCReg:g_PC\|s_Q\[11\]" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695533 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|shAmt\[3\] " "Latch ALUcontrol:ALUcont\|shAmt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCReg:g_PC\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PCReg:g_PC\|s_Q\[10\]" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695533 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUcont\|shAmt\[4\] " "Latch ALUcontrol:ALUcont\|shAmt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCReg:g_PC\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PCReg:g_PC\|s_Q\[11\]" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636340695533 ""}  } { { "../../src/ALUcontrol.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636340695533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/PCReg.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636340696190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636340696191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636340758357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636340823512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636340823512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636340829007 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636340829007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114699 " "Implemented 114699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636340829008 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636340829008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114600 " "Implemented 114600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636340829008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636340829008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636340829132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  7 21:07:09 2021 " "Processing ended: Sun Nov  7 21:07:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636340829132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636340829132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636340829132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636340829132 ""}
