Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jun 21 12:32:04 2024
| Host         : LAPTOP-OEFK15M3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_col_timing_summary_routed.rpt -pb adder_col_timing_summary_routed.pb -rpx adder_col_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_col
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.353        0.000                      0                  120        0.167        0.000                      0                  120        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.353        0.000                      0                  120        0.167        0.000                      0                  120        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.002ns (28.368%)  route 2.530ns (71.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.562 r  j_reg[0]/Q
                         net (fo=11, routed)          0.855     6.417    j_reg[0]
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.152     6.569 r  result_internal[7]_i_2/O
                         net (fo=8, routed)           1.009     7.577    genblk2[0].adder_inst/result_internal_reg[0]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.332     7.909 r  genblk2[0].adder_inst/result_internal[1]_i_1/O
                         net (fo=2, routed)           0.667     8.576    p_1_out[1]
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720    14.683    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[1]_lopt_replica/C
                         clock pessimism              0.328    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)       -0.047    14.929    result_internal_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.002ns (29.007%)  route 2.452ns (70.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.562 r  j_reg[0]/Q
                         net (fo=11, routed)          0.855     6.417    j_reg[0]
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.152     6.569 r  result_internal[7]_i_2/O
                         net (fo=8, routed)           0.964     7.533    genblk2[0].adder_inst/result_internal_reg[0]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.332     7.865 r  genblk2[0].adder_inst/result_internal[0]_i_1/O
                         net (fo=2, routed)           0.634     8.498    p_1_out[0]
    SLICE_X7Y119         FDRE                                         r  result_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720    14.683    clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  result_internal_reg[0]/C
                         clock pessimism              0.328    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)       -0.067    14.909    result_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.002ns (28.946%)  route 2.460ns (71.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.562 r  j_reg[0]/Q
                         net (fo=11, routed)          0.855     6.417    j_reg[0]
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.152     6.569 r  result_internal[7]_i_2/O
                         net (fo=8, routed)           0.964     7.533    genblk2[0].adder_inst/result_internal_reg[0]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.332     7.865 r  genblk2[0].adder_inst/result_internal[0]_i_1/O
                         net (fo=2, routed)           0.641     8.506    p_1_out[0]
    SLICE_X6Y116         FDRE                                         r  result_internal_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.724    14.687    clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  result_internal_reg[0]_lopt_replica/C
                         clock pessimism              0.328    15.015    
                         clock uncertainty           -0.035    14.980    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)       -0.031    14.949    result_internal_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.897ns (27.015%)  route 2.423ns (72.985%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.522 f  j_reg[3]/Q
                         net (fo=5, routed)           0.834     6.356    j_reg[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  result_internal[31]_i_2/O
                         net (fo=1, routed)           0.585     7.236    result_internal[31]_i_2_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.124     7.360 r  result_internal[31]_i_1/O
                         net (fo=56, routed)          1.004     8.364    result_internal
    SLICE_X2Y115         FDRE                                         r  result_internal_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.726    14.689    clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  result_internal_reg[6]_lopt_replica/C
                         clock pessimism              0.342    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.169    14.827    result_internal_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.897ns (27.135%)  route 2.409ns (72.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.522 f  j_reg[3]/Q
                         net (fo=5, routed)           0.834     6.356    j_reg[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  result_internal[31]_i_2/O
                         net (fo=1, routed)           0.585     7.236    result_internal[31]_i_2_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.124     7.360 r  result_internal[31]_i_1/O
                         net (fo=56, routed)          0.989     8.350    result_internal
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.721    14.684    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[23]/C
                         clock pessimism              0.342    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    14.822    result_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.897ns (27.135%)  route 2.409ns (72.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.522 f  j_reg[3]/Q
                         net (fo=5, routed)           0.834     6.356    j_reg[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  result_internal[31]_i_2/O
                         net (fo=1, routed)           0.585     7.236    result_internal[31]_i_2_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.124     7.360 r  result_internal[31]_i_1/O
                         net (fo=56, routed)          0.989     8.350    result_internal
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.721    14.684    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[27]/C
                         clock pessimism              0.342    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    14.822    result_internal_reg[27]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.897ns (27.135%)  route 2.409ns (72.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.522 f  j_reg[3]/Q
                         net (fo=5, routed)           0.834     6.356    j_reg[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  result_internal[31]_i_2/O
                         net (fo=1, routed)           0.585     7.236    result_internal[31]_i_2_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.124     7.360 r  result_internal[31]_i_1/O
                         net (fo=56, routed)          0.989     8.350    result_internal
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.721    14.684    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[31]/C
                         clock pessimism              0.342    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    14.822    result_internal_reg[31]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.897ns (27.135%)  route 2.409ns (72.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.522 f  j_reg[3]/Q
                         net (fo=5, routed)           0.834     6.356    j_reg[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  result_internal[31]_i_2/O
                         net (fo=1, routed)           0.585     7.236    result_internal[31]_i_2_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.124     7.360 r  result_internal[31]_i_1/O
                         net (fo=56, routed)          0.989     8.350    result_internal
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.721    14.684    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[6]/C
                         clock pessimism              0.342    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    14.822    result_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.704ns (20.643%)  route 2.706ns (79.357%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.834     5.045    clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.501 r  j_reg[1]/Q
                         net (fo=10, routed)          0.963     6.464    j_reg[1]
    SLICE_X1Y122         LUT3 (Prop_lut3_I1_O)        0.124     6.588 r  result_internal[7]_i_3/O
                         net (fo=8, routed)           0.847     7.435    genblk2[0].adder_inst/result_internal_reg[0]_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  genblk2[0].adder_inst/result_internal[6]_i_1/O
                         net (fo=2, routed)           0.896     8.455    p_1_out[6]
    SLICE_X2Y115         FDRE                                         r  result_internal_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.726    14.689    clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  result_internal_reg[6]_lopt_replica/C
                         clock pessimism              0.342    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.031    14.965    result_internal_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.002ns (29.967%)  route 2.342ns (70.033%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.833     5.044    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.562 r  j_reg[0]/Q
                         net (fo=11, routed)          0.855     6.417    j_reg[0]
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.152     6.569 r  result_internal[7]_i_2/O
                         net (fo=8, routed)           1.009     7.577    genblk2[0].adder_inst/result_internal_reg[0]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.332     7.909 r  genblk2[0].adder_inst/result_internal[1]_i_1/O
                         net (fo=2, routed)           0.478     8.388    p_1_out[1]
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720    14.683    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[1]/C
                         clock pessimism              0.328    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)       -0.058    14.918    result_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 result_internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  result_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[4]/Q
                         net (fo=2, routed)           0.133     1.851    result_OBUF[4]
    SLICE_X4Y120         FDRE                                         r  result_internal_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.917     2.098    clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  result_internal_reg[12]_lopt_replica/C
                         clock pessimism             -0.484     1.614    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070     1.684    result_internal_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 result_internal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.865%)  route 0.131ns (48.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[15]/Q
                         net (fo=2, routed)           0.131     1.849    result_OBUF[15]
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.919     2.100    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[23]/C
                         clock pessimism             -0.484     1.616    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.059     1.675    result_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 result_internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  result_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[4]/Q
                         net (fo=2, routed)           0.109     1.827    result_OBUF[4]
    SLICE_X0Y120         FDRE                                         r  result_internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  result_internal_reg[12]/C
                         clock pessimism             -0.509     1.590    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.057     1.647    result_internal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 result_internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.645     1.576    clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  result_internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  result_internal_reg[5]/Q
                         net (fo=2, routed)           0.122     1.839    result_OBUF[5]
    SLICE_X4Y120         FDRE                                         r  result_internal_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.917     2.098    clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  result_internal_reg[13]_lopt_replica/C
                         clock pessimism             -0.509     1.589    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070     1.659    result_internal_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 result_internal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[18]/Q
                         net (fo=1, routed)           0.115     1.833    result_OBUF[18]
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[26]/C
                         clock pessimism             -0.522     1.577    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.071     1.648    result_internal_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 result_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[1]/Q
                         net (fo=2, routed)           0.116     1.834    result_OBUF[1]
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[9]/C
                         clock pessimism             -0.522     1.577    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.071     1.648    result_internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 result_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.646     1.577    clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  result_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  result_internal_reg[0]/Q
                         net (fo=2, routed)           0.122     1.840    result_OBUF[0]
    SLICE_X6Y119         FDRE                                         r  result_internal_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  result_internal_reg[8]_lopt_replica/C
                         clock pessimism             -0.509     1.590    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.063     1.653    result_internal_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 result_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.648     1.579    clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  result_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  result_internal_reg[3]/Q
                         net (fo=2, routed)           0.119     1.862    result_OBUF[3]
    SLICE_X3Y119         FDRE                                         r  result_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.919     2.100    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  result_internal_reg[11]/C
                         clock pessimism             -0.508     1.592    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.070     1.662    result_internal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 result_internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.703%)  route 0.120ns (42.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.647     1.578    clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  result_internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  result_internal_reg[6]/Q
                         net (fo=2, routed)           0.120     1.862    result_OBUF[6]
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  result_internal_reg[14]_lopt_replica/C
                         clock pessimism             -0.484     1.615    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.046     1.661    result_internal_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 result_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.628%)  route 0.127ns (47.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.645     1.576    clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  result_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  result_internal_reg[7]/Q
                         net (fo=2, routed)           0.127     1.844    result_OBUF[7]
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.918     2.099    clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  result_internal_reg[15]/C
                         clock pessimism             -0.508     1.591    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.046     1.637    result_internal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   j_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   j_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   j_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   j_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   j_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   j_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   j_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y123   j_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y119   result_internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   j_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   j_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   j_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   j_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   j_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   j_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   j_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   j_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   j_reg[4]/C



