# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler my_prj_sparsemux_65_5_11_1_1_x2 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name x_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val \
    op interface \
    ports { x_2_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name x_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_val \
    op interface \
    ports { x_6_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name x_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val \
    op interface \
    ports { x_9_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name x_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_val \
    op interface \
    ports { x_11_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name x_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val \
    op interface \
    ports { x_12_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name x_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_18_val \
    op interface \
    ports { x_18_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name x_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19_val \
    op interface \
    ports { x_19_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name x_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21_val \
    op interface \
    ports { x_21_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name x_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_val \
    op interface \
    ports { x_23_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name x_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24_val \
    op interface \
    ports { x_24_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name x_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_27_val \
    op interface \
    ports { x_27_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name x_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_31_val \
    op interface \
    ports { x_31_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name x_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_32_val \
    op interface \
    ports { x_32_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name x_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_33_val \
    op interface \
    ports { x_33_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name x_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34_val \
    op interface \
    ports { x_34_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name x_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_37_val \
    op interface \
    ports { x_37_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name x_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_38_val \
    op interface \
    ports { x_38_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name x_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_40_val \
    op interface \
    ports { x_40_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name x_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_42_val \
    op interface \
    ports { x_42_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name x_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_43_val \
    op interface \
    ports { x_43_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name x_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_44_val \
    op interface \
    ports { x_44_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name x_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45_val \
    op interface \
    ports { x_45_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name x_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_46_val \
    op interface \
    ports { x_46_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name x_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47_val \
    op interface \
    ports { x_47_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name x_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_48_val \
    op interface \
    ports { x_48_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 11 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


