
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.95.1.el7.x86_64) on Sun Nov 05 22:47:25 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/kernel_EMO'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_kernel_EMO 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/kernel_EMO/proj_kernel_EMO'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_EMO.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_EMO.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage1.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage2.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_stage4.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_linear.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_linear.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention_3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention_4.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention_4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Linear.cpp 
INFO: [HLS 200-10] Adding design file 'Linear.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files LayerNorm.cpp 
INFO: [HLS 200-10] Adding design file 'LayerNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ComputeSkip.cpp 
INFO: [HLS 200-10] Adding design file 'ComputeSkip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files SiLU.cpp 
INFO: [HLS 200-10] Adding design file 'SiLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files GeLU.cpp 
INFO: [HLS 200-10] Adding design file 'GeLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Clear_data_3.cpp 
INFO: [HLS 200-10] Adding design file 'Clear_data_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Clear_data_4.cpp 
INFO: [HLS 200-10] Adding design file 'Clear_data_4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Split_data_to_7.cpp 
INFO: [HLS 200-10] Adding design file 'Split_data_to_7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_EMO_test.cpp -cflags -I/users/student/mr111/jhchen22/Vitis_Libraries/vision/L1/include/ -std=c++0x -I/users/student/mr111/jhchen22/OpenCV/source/opencv/install/include/opencv4/ 
INFO: [HLS 200-10] Adding test bench file 'kernel_EMO_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ILSVRC2012_val_00047654.JPEG 
INFO: [HLS 200-10] Adding design file 'ILSVRC2012_val_00047654.JPEG' to the project
INFO: [HLS 200-1510] Running: add_files stage0_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage0_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage1_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage1_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage2_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage2_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage3_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage3_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files stage4_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage4_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files linear_parameters.txt 
INFO: [HLS 200-10] Adding design file 'linear_parameters.txt' to the project
INFO: [HLS 200-1510] Running: set_top kernel_EMO 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/kernel_EMO/proj_kernel_EMO/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 50 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L/users/student/mr111/jhchen22/OpenCV/source/opencv/install/lib64/ -lopencv_core -lopencv_imgcodecs -lopencv_imgproc -lopencv_dnn -argv  ILSVRC2012_val_00047654.JPEG 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_EMO_test.cpp in debug mode
   Compiling ../../../../Split_data_to_7.cpp in debug mode
   Compiling ../../../../Clear_data_4.cpp in debug mode
   Compiling ../../../../Clear_data_3.cpp in debug mode
   Compiling ../../../../GeLU.cpp in debug mode
   Compiling ../../../../SiLU.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../ComputeSkip.cpp in debug mode
   Compiling ../../../../LayerNorm.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../Linear.cpp in debug mode
   Compiling ../../../../kernel_attention_4.cpp in debug mode
   Compiling ../../../../kernel_attention_3.cpp in debug mode
   Compiling ../../../../kernel_linear.cpp in debug mode
   Compiling ../../../../kernel_stage4.cpp in debug mode
   Compiling ../../../../kernel_stage3.cpp in debug mode
   Compiling ../../../../kernel_stage2.cpp in debug mode
   Compiling ../../../../kernel_stage1.cpp in debug mode
   Compiling ../../../../kernel_stage0.cpp in debug mode
   Compiling ../../../../kernel_EMO.cpp in debug mode
   Generating csim.exe
Origin image: 500 375 3
Croped image: 224 224 3
Image Preprocess result: 
-1.12471 -1.08985 -1.14213 -1.17699 -1.12471 -1.07242 -1.0027 -1.07242
-1.05499 -1.02013 -1.07242 -1.12471 -1.03756 -0.985272 -0.950414 -1.02013
-1.03756 -0.985272 -0.985272 -1.02013 -0.985272 -1.0027 -1.02013 -1.03756
-1.05499 -0.950414 -0.950414 -0.967843 -1.02013 -1.03756 -1.07242 -1.07242
-1.08985 -0.985272 -1.0027 -1.0027 -1.07242 -1.08985 -1.07242 -1.05499
-1.08985 -1.03756 -1.08985 -1.07242 -1.10728 -1.10728 -1.07242 -1.05499
-1.03756 -1.03756 -1.0027 -1.0027 -1.08985 -1.05499 -1.03756 -1.02013
-1.0027 -1.02013 -1.0027 -0.985272 -1.05499 -1.03756 -1.02013 -1.0027

HOST-INFO: loading stage0.0.convs.0.0.weight value...
HOST-INFO: loading stage0.0.convs.0.0.bias value...
HOST-INFO: loading stage0.0.convs.0.1.weight value...
HOST-INFO: loading stage0.0.convs.0.1.bias value...
HOST-INFO: loading stage0.0.convs.0.1.running_mean value...
HOST-INFO: loading stage0.0.convs.0.1.running_var value...
HOST-INFO: loading stage0.0.convs.0.1.num_batches_tracked value...
HOST-INFO: loading stage0.1.conv_local.conv.weight value...
HOST-INFO: loading stage0.1.conv_local.norm.weight value...
HOST-INFO: loading stage0.1.conv_local.norm.bias value...
HOST-INFO: loading stage0.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage0.1.conv_local.norm.running_var value...
HOST-INFO: loading stage0.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage0.1.se.conv_reduce.weight value...
HOST-INFO: loading stage0.1.se.conv_reduce.bias value...
HOST-INFO: loading stage0.1.se.conv_expand.weight value...
HOST-INFO: loading stage0.1.se.conv_expand.bias value...
HOST-INFO: loading stage0.1.proj.conv.weight value...
HOST-INFO: loading stage1.0.norm.weight value...
HOST-INFO: loading stage1.0.norm.bias value...
HOST-INFO: loading stage1.0.norm.running_mean value...
HOST-INFO: loading stage1.0.norm.running_var value...
HOST-INFO: loading stage1.0.norm.num_batches_tracked value...
HOST-INFO: loading stage1.0.v.conv.weight value...
HOST-INFO: loading stage1.0.v.conv.bias value...
HOST-INFO: loading stage1.0.conv_local.conv.weight value...
HOST-INFO: loading stage1.0.conv_local.norm.weight value...
HOST-INFO: loading stage1.0.conv_local.norm.bias value...
HOST-INFO: loading stage1.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage1.0.conv_local.norm.running_var value...
HOST-INFO: loading stage1.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage1.0.proj.conv.weight value...
HOST-INFO: loading stage1.1.norm.weight value...
HOST-INFO: loading stage1.1.norm.bias value...
HOST-INFO: loading stage1.1.norm.running_mean value...
HOST-INFO: loading stage1.1.norm.running_var value...
HOST-INFO: loading stage1.1.norm.num_batches_tracked value...
HOST-INFO: loading stage1.1.v.conv.weight value...
HOST-INFO: loading stage1.1.v.conv.bias value...
HOST-INFO: loading stage1.1.conv_local.conv.weight value...
HOST-INFO: loading stage1.1.conv_local.norm.weight value...
HOST-INFO: loading stage1.1.conv_local.norm.bias value...
HOST-INFO: loading stage1.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage1.1.conv_local.norm.running_var value...
HOST-INFO: loading stage1.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage1.1.proj.conv.weight value...
HOST-INFO: loading stage2.0.norm.weight value...
HOST-INFO: loading stage2.0.norm.bias value...
HOST-INFO: loading stage2.0.norm.running_mean value...
HOST-INFO: loading stage2.0.norm.running_var value...
HOST-INFO: loading stage2.0.norm.num_batches_tracked value...
HOST-INFO: loading stage2.0.v.conv.weight value...
HOST-INFO: loading stage2.0.v.conv.bias value...
HOST-INFO: loading stage2.0.conv_local.conv.weight value...
HOST-INFO: loading stage2.0.conv_local.norm.weight value...
HOST-INFO: loading stage2.0.conv_local.norm.bias value...
HOST-INFO: loading stage2.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage2.0.conv_local.norm.running_var value...
HOST-INFO: loading stage2.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage2.0.proj.conv.weight value...
HOST-INFO: loading stage2.1.norm.weight value...
HOST-INFO: loading stage2.1.norm.bias value...
HOST-INFO: loading stage2.1.norm.running_mean value...
HOST-INFO: loading stage2.1.norm.running_var value...
HOST-INFO: loading stage2.1.norm.num_batches_tracked value...
HOST-INFO: loading stage2.1.v.conv.weight value...
HOST-INFO: loading stage2.1.v.conv.bias value...
HOST-INFO: loading stage2.1.conv_local.conv.weight value...
HOST-INFO: loading stage2.1.conv_local.norm.weight value...
HOST-INFO: loading stage2.1.conv_local.norm.bias value...
HOST-INFO: loading stage2.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage2.1.conv_local.norm.running_var value...
HOST-INFO: loading stage2.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage2.1.proj.conv.weight value...
HOST-INFO: loading stage3.0.norm.norm.weight value...
HOST-INFO: loading stage3.0.norm.norm.bias value...
HOST-INFO: loading stage3.0.v.conv.weight value...
HOST-INFO: loading stage3.0.v.conv.bias value...
HOST-INFO: loading stage3.0.conv_local.conv.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.bias value...
HOST-INFO: loading stage3.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.0.conv_local.norm.running_var value...
HOST-INFO: loading stage3.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.0.proj.conv.weight value...
HOST-INFO: loading stage3.1.norm.norm.weight value...
HOST-INFO: loading stage3.1.norm.norm.bias value...
HOST-INFO: loading stage3.1.qk.conv.weight value...
HOST-INFO: loading stage3.1.qk.conv.bias value...
HOST-INFO: loading stage3.1.v.conv.weight value...
HOST-INFO: loading stage3.1.v.conv.bias value...
HOST-INFO: loading stage3.1.conv_local.conv.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.bias value...
HOST-INFO: loading stage3.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.1.conv_local.norm.running_var value...
HOST-INFO: loading stage3.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.1.proj.conv.weight value...
HOST-INFO: loading stage3.2.norm.norm.weight value...
HOST-INFO: loading stage3.2.norm.norm.bias value...
HOST-INFO: loading stage3.2.qk.conv.weight value...
HOST-INFO: loading stage3.2.qk.conv.bias value...
HOST-INFO: loading stage3.2.v.conv.weight value...
HOST-INFO: loading stage3.2.v.conv.bias value...
HOST-INFO: loading stage3.2.conv_local.conv.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.bias value...
HOST-INFO: loading stage3.2.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.2.conv_local.norm.running_var value...
HOST-INFO: loading stage3.2.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.2.proj.conv.weight value...
HOST-INFO: loading stage3.3.norm.norm.weight value...
HOST-INFO: loading stage3.3.norm.norm.bias value...
HOST-INFO: loading stage3.3.qk.conv.weight value...
HOST-INFO: loading stage3.3.qk.conv.bias value...
HOST-INFO: loading stage3.3.v.conv.weight value...
HOST-INFO: loading stage3.3.v.conv.bias value...
HOST-INFO: loading stage3.3.conv_local.conv.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.bias value...
HOST-INFO: loading stage3.3.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.3.conv_local.norm.running_var value...
HOST-INFO: loading stage3.3.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.3.proj.conv.weight value...
HOST-INFO: loading stage3.4.norm.norm.weight value...
HOST-INFO: loading stage3.4.norm.norm.bias value...
HOST-INFO: loading stage3.4.qk.conv.weight value...
HOST-INFO: loading stage3.4.qk.conv.bias value...
HOST-INFO: loading stage3.4.v.conv.weight value...
HOST-INFO: loading stage3.4.v.conv.bias value...
HOST-INFO: loading stage3.4.conv_local.conv.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.bias value...
HOST-INFO: loading stage3.4.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.4.conv_local.norm.running_var value...
HOST-INFO: loading stage3.4.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.4.proj.conv.weight value...
HOST-INFO: loading stage3.5.norm.norm.weight value...
HOST-INFO: loading stage3.5.norm.norm.bias value...
HOST-INFO: loading stage3.5.qk.conv.weight value...
HOST-INFO: loading stage3.5.qk.conv.bias value...
HOST-INFO: loading stage3.5.v.conv.weight value...
HOST-INFO: loading stage3.5.v.conv.bias value...
HOST-INFO: loading stage3.5.conv_local.conv.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.bias value...
HOST-INFO: loading stage3.5.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.5.conv_local.norm.running_var value...
HOST-INFO: loading stage3.5.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.5.proj.conv.weight value...
HOST-INFO: loading stage3.6.norm.norm.weight value...
HOST-INFO: loading stage3.6.norm.norm.bias value...
HOST-INFO: loading stage3.6.qk.conv.weight value...
HOST-INFO: loading stage3.6.qk.conv.bias value...
HOST-INFO: loading stage3.6.v.conv.weight value...
HOST-INFO: loading stage3.6.v.conv.bias value...
HOST-INFO: loading stage3.6.conv_local.conv.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.bias value...
HOST-INFO: loading stage3.6.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.6.conv_local.norm.running_var value...
HOST-INFO: loading stage3.6.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.6.proj.conv.weight value...
HOST-INFO: loading stage3.7.norm.norm.weight value...
HOST-INFO: loading stage3.7.norm.norm.bias value...
HOST-INFO: loading stage3.7.qk.conv.weight value...
HOST-INFO: loading stage3.7.qk.conv.bias value...
HOST-INFO: loading stage3.7.v.conv.weight value...
HOST-INFO: loading stage3.7.v.conv.bias value...
HOST-INFO: loading stage3.7.conv_local.conv.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.bias value...
HOST-INFO: loading stage3.7.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.7.conv_local.norm.running_var value...
HOST-INFO: loading stage3.7.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.7.proj.conv.weight value...
HOST-INFO: loading stage4.0.norm.norm.weight value...
HOST-INFO: loading stage4.0.norm.norm.bias value...
HOST-INFO: loading stage4.0.v.conv.weight value...
HOST-INFO: loading stage4.0.v.conv.bias value...
HOST-INFO: loading stage4.0.conv_local.conv.weight value...
HOST-INFO: loading stage4.0.conv_local.norm.weight value...
HOST-INFO: loading stage4.0.conv_local.norm.bias value...
HOST-INFO: loading stage4.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.0.conv_local.norm.running_var value...
HOST-INFO: loading stage4.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.0.proj.conv.weight value...
HOST-INFO: loading stage4.1.norm.norm.weight value...
HOST-INFO: loading stage4.1.norm.norm.bias value...
HOST-INFO: loading stage4.1.qk.conv.weight value...
HOST-INFO: loading stage4.1.qk.conv.bias value...
HOST-INFO: loading stage4.1.v.conv.weight value...
HOST-INFO: loading stage4.1.v.conv.bias value...
HOST-INFO: loading stage4.1.conv_local.conv.weight value...
HOST-INFO: loading stage4.1.conv_local.norm.weight value...
HOST-INFO: loading stage4.1.conv_local.norm.bias value...
HOST-INFO: loading stage4.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.1.conv_local.norm.running_var value...
HOST-INFO: loading stage4.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.1.proj.conv.weight value...
HOST-INFO: loading stage4.2.norm.norm.weight value...
HOST-INFO: loading stage4.2.norm.norm.bias value...
HOST-INFO: loading stage4.2.qk.conv.weight value...
HOST-INFO: loading stage4.2.qk.conv.bias value...
HOST-INFO: loading stage4.2.v.conv.weight value...
HOST-INFO: loading stage4.2.v.conv.bias value...
HOST-INFO: loading stage4.2.conv_local.conv.weight value...
HOST-INFO: loading stage4.2.conv_local.norm.weight value...
HOST-INFO: loading stage4.2.conv_local.norm.bias value...
HOST-INFO: loading stage4.2.conv_local.norm.running_mean value...
HOST-INFO: loading stage4.2.conv_local.norm.running_var value...
HOST-INFO: loading stage4.2.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage4.2.proj.conv.weight value...
HOST-INFO: loading norm.norm.weight value...
HOST-INFO: loading norm.norm.bias value...
HOST-INFO: loading head.weight value...
HOST-INFO: loading head.bias value...
0.239436 -1.86822 -0.341249 -0.924461
-0.632305 -0.541773 -1.05494 -0.34393
0.0253513 0.933642 -1.08552 -0.163916
0.632657 -0.443215 0.831585 0.629023
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1106.75 seconds. CPU system time: 21.74 seconds. Elapsed time: 1129.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'linear_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'stage4_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'stage3_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'stage2_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'stage1_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'stage0_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'ILSVRC2012_val_00047654.JPEG'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'Split_data_to_7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Clear_data_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Clear_data_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'GeLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SiLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ComputeSkip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LayerNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Linear.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_attention_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_attention_3.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (kernel_attention_3.cpp:487:9)
INFO: [HLS 200-10] Analyzing design file 'kernel_linear.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_EMO.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 531.87 seconds. CPU system time: 24.94 seconds. Elapsed time: 560.39 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:39)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:6)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'SiLU' (SiLU.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SiLU' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Compute_mean(float*, int*, float*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Sigmoid(float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Compute_mul(float*, float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_fpclassify<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:37:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'fp_struct<double>::to_double() const (.54.64.73.84.93.104.113.124.133.144)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.54.64.73.84.93.104.113.124.133.144)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'int generic_fpclassify<double>(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'erf' into 'GeLU' (GeLU.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'compute_softmax(float*, float*, int*)' (kernel_attention_3.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'erf' into 'compute_act(float*, float*, int*, int)' (kernel_attention_3.cpp:553:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_softmax(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX2(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeQKX(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_act(float*, float*, int*, int)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX3(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'store_result(float*, float*, int*)' into 'kernel_attention_3' (kernel_attention_3.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'GeLU' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'compute_softmax_4(float*, float*, int*)' (kernel_attention_4.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'erf' into 'compute_act_4(float*, float*, int*, int)' (kernel_attention_4.cpp:437:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'compute_softmax_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX2_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'rearrangeQKX_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'compute_act_4(float*, float*, int*, int)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX3_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'store_result_4(float*, float*, int*)' into 'kernel_attention_4' (kernel_attention_4.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'GeLU' into 'kernel_stage4' (kernel_stage4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'SiLU' into 'kernel_stage4' (kernel_stage4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'clear_data_4' into 'kernel_stage4' (kernel_stage4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'kernel_stage1' into 'kernel_EMO' (kernel_EMO.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'kernel_stage2' into 'kernel_EMO' (kernel_EMO.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'kernel_linear' into 'kernel_EMO' (kernel_EMO.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to 'mean_buf_0': Complete partitioning on dimension 1. (kernel_stage3.cpp:112:11)
INFO: [HLS 214-248] Applying array_partition to 'var_buf_0': Complete partitioning on dimension 1. (kernel_stage3.cpp:114:8)
INFO: [HLS 214-248] Applying array_partition to 'mean_buf_0': Complete partitioning on dimension 1. (kernel_stage4.cpp:112:11)
INFO: [HLS 214-248] Applying array_partition to 'var_buf_0': Complete partitioning on dimension 1. (kernel_stage4.cpp:114:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_19_4'(BatchNorm.cpp:19:34) has been inferred on bundle 'gmem11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:19:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_19_4'(BatchNorm.cpp:19:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:19:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'In_Channel'(Pointwise_conv.cpp:29:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:29:21)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_15_2'(kernel_stage0.cpp:15:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:15:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst writes of length 12544 and bit width 32 in loop 'VITIS_LOOP_56_3'(kernel_stage0.cpp:56:30) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:56:30)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_7_1'(Split_data_to_7.cpp:7:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Split_data_to_7.cpp:7:21)
INFO: [HLS 214-115] Multiple burst reads of length 134400 and bit width 32 in loop 'VITIS_LOOP_7_1'(Split_data_to_7.cpp:7:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Split_data_to_7.cpp:7:21)
INFO: [HLS 214-115] Multiple burst reads of length 3920 and bit width 32 in loop 'VITIS_LOOP_42_2'(kernel_attention_3.cpp:42:30) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:42:30)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_207_3'(kernel_attention_3.cpp:207:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:207:35)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 32 in loop 'VITIS_LOOP_85_4'(kernel_attention_3.cpp:85:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:85:34)
INFO: [HLS 214-115] Multiple burst writes of length 38416 and bit width 32 in loop 'VITIS_LOOP_231_1'(kernel_attention_3.cpp:231:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:231:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_111_1'(kernel_attention_3.cpp:111:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:111:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_178_1'(kernel_attention_3.cpp:178:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:178:23)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_596_9'(kernel_attention_3.cpp:596:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:596:27)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_596_9'(kernel_attention_3.cpp:596:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:596:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_147_2'(kernel_attention_3.cpp:147:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:147:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention_3.cpp:269:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:269:27)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention_3.cpp:269:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_3.cpp:269:27)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_19_4'(BatchNorm.cpp:19:34) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:19:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_19_4'(BatchNorm.cpp:19:34) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:19:34)
INFO: [HLS 214-115] Multiple burst reads of length 14 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of length 14 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data_3.cpp:13:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_3.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data_3.cpp:13:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_3.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 31360 and bit width 32 in loop 'VITIS_LOOP_18_2'(Clear_data_3.cpp:18:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_3.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_38_6'(Clear_data_3.cpp:38:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_3.cpp:38:22)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_49_7'(Clear_data_3.cpp:49:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_3.cpp:49:22)
INFO: [HLS 214-115] Multiple burst writes of length 14 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of length 16464 and bit width 32 in loop 'init_in'(kernel_attention_4.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:38:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_207_3'(kernel_attention_4.cpp:207:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:207:35)
INFO: [HLS 214-115] Multiple burst reads of length 8232 and bit width 32 in loop 'VITIS_LOOP_81_2'(kernel_attention_4.cpp:81:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:81:26)
INFO: [HLS 214-115] Multiple burst writes of length 49 and bit width 32 in loop 'VITIS_LOOP_83_3'(kernel_attention_4.cpp:83:30) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:83:30)
INFO: [HLS 214-115] Multiple burst writes of length 19208 and bit width 32 in loop 'VITIS_LOOP_232_2'(kernel_attention_4.cpp:232:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:232:27)
INFO: [HLS 214-115] Multiple burst reads of length 8232 and bit width 32 in loop 'VITIS_LOOP_113_2'(kernel_attention_4.cpp:113:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:113:27)
INFO: [HLS 214-115] Multiple burst reads of length 8232 and bit width 32 in loop 'VITIS_LOOP_180_2'(kernel_attention_4.cpp:180:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 28812 and bit width 32 in loop 'VITIS_LOOP_482_10'(kernel_attention_4.cpp:482:32) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:482:32)
INFO: [HLS 214-115] Multiple burst writes of length 28812 and bit width 32 in loop 'VITIS_LOOP_482_10'(kernel_attention_4.cpp:482:32) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:482:32)
INFO: [HLS 214-115] Multiple burst reads of length 28812 and bit width 32 in loop 'VITIS_LOOP_151_4'(kernel_attention_4.cpp:151:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:151:35)
INFO: [HLS 214-115] Multiple burst writes of length 28812 and bit width 32 in loop 'VITIS_LOOP_151_4'(kernel_attention_4.cpp:151:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:151:35)
INFO: [HLS 214-115] Multiple burst reads of length 28812 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention_4.cpp:269:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:269:27)
INFO: [HLS 214-115] Multiple burst writes of length 28812 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention_4.cpp:269:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention_4.cpp:269:27)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 in loop 'VITIS_LOOP_20_3'(ComputeSkip.cpp:20:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:20:34)
INFO: [HLS 214-115] Multiple burst reads of length 336 and bit width 32 in loop 'VITIS_LOOP_153_1'(kernel_stage4.cpp:153:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:153:23)
INFO: [HLS 214-115] Multiple burst reads of length 336 and bit width 32 in loop 'VITIS_LOOP_158_2'(kernel_stage4.cpp:158:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:158:23)
INFO: [HLS 214-115] Multiple burst reads of length 112896 and bit width 32 in loop 'VITIS_LOOP_163_3'(kernel_stage4.cpp:163:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:163:23)
INFO: [HLS 214-115] Multiple burst reads of length 672 and bit width 32 in loop 'VITIS_LOOP_168_4'(kernel_stage4.cpp:168:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:168:23)
INFO: [HLS 214-115] Multiple burst reads of length 197568 and bit width 32 in loop 'VITIS_LOOP_173_5'(kernel_stage4.cpp:173:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:173:23)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_178_6'(kernel_stage4.cpp:178:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:178:23)
INFO: [HLS 214-115] Multiple burst reads of length 29400 and bit width 32 in loop 'VITIS_LOOP_183_7'(kernel_stage4.cpp:183:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:183:23)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_188_8'(kernel_stage4.cpp:188:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:188:23)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_193_9'(kernel_stage4.cpp:193:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:193:23)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_198_10'(kernel_stage4.cpp:198:24) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:198:24)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_203_11'(kernel_stage4.cpp:203:24) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:203:24)
INFO: [HLS 214-115] Multiple burst reads of length 197568 and bit width 32 in loop 'VITIS_LOOP_208_12'(kernel_stage4.cpp:208:24) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage4.cpp:208:24)
INFO: [HLS 214-115] Multiple burst writes of length 8232 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data_4.cpp:13:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_4.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 8232 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data_4.cpp:13:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_4.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 16464 and bit width 32 in loop 'VITIS_LOOP_18_2'(Clear_data_4.cpp:18:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_4.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of length 28812 and bit width 32 in loop 'VITIS_LOOP_38_6'(Clear_data_4.cpp:38:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_4.cpp:38:22)
INFO: [HLS 214-115] Multiple burst writes of length 8232 and bit width 32 in loop 'VITIS_LOOP_49_7'(Clear_data_4.cpp:49:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data_4.cpp:49:22)
INFO: [HLS 214-115] Multiple burst reads of length 8232 and bit width 32 in loop 'VITIS_LOOP_14_2'(Linear.cpp:14:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Linear.cpp:14:26)
INFO: [HLS 214-115] Multiple burst writes of length 168 and bit width 32 in loop 'VITIS_LOOP_14_2'(Linear.cpp:14:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Linear.cpp:14:26)
INFO: [HLS 214-115] Multiple burst writes of length 1000 and bit width 32 in loop 'VITIS_LOOP_30_6'(Linear.cpp:30:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Linear.cpp:30:26)
INFO: [HLS 214-115] Multiple burst reads of length 168 and bit width 32 in loop 'VITIS_LOOP_33_7'(Linear.cpp:33:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Linear.cpp:33:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 118.21 seconds. CPU system time: 1.15 seconds. Elapsed time: 121.24 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 136.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 137.51 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 36.2 seconds. CPU system time: 0.15 seconds. Elapsed time: 36.61 seconds; current allocated memory: 1.270 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_5' (kernel_attention_4.cpp:48) in function 'get_qk_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_5' (kernel_attention_3.cpp:48) in function 'get_qk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_4' (kernel_attention_4.cpp:202) in function 'compute_multiplication_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_4' (kernel_attention_3.cpp:202) in function 'compute_multiplication' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.clone.clone.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.clone.clone.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.clone.clone.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.clone.clone.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_378_4' (kernel_attention_3.cpp:367) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_5' (kernel_attention_3.cpp:368) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_9' (kernel_attention_3.cpp:400) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_378_4' (kernel_attention_3.cpp:367) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_5' (kernel_attention_3.cpp:368) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_9' (kernel_attention_3.cpp:400) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention_4.cpp:301) in function 'DW_conv_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention_4.cpp:301) in function 'DW_conv_4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention_3.cpp:301) in function 'DW_conv.118' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention_3.cpp:301) in function 'DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.228' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.227' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.226' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.225' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.224' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' (kernel_attention_4.cpp:81) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention_4.cpp:235) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention_4.cpp:119) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention_4.cpp:185) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_486_12' (kernel_attention_4.cpp:486) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention_4.cpp:155) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention_4.cpp:271) in function 'kernel_attention_4.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' (kernel_attention_4.cpp:81) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention_4.cpp:235) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention_4.cpp:119) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention_4.cpp:185) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_486_12' (kernel_attention_4.cpp:486) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention_4.cpp:155) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention_4.cpp:271) in function 'kernel_attention_4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (kernel_attention_3.cpp:83) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention_3.cpp:235) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention_3.cpp:119) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention_3.cpp:185) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_602_12' (kernel_attention_3.cpp:602) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention_3.cpp:155) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention_3.cpp:271) in function 'kernel_attention_3.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (kernel_attention_3.cpp:83) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention_3.cpp:235) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention_3.cpp:119) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention_3.cpp:185) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_602_12' (kernel_attention_3.cpp:602) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention_3.cpp:155) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention_3.cpp:271) in function 'kernel_attention_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (Clear_data_3.cpp:13) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (Clear_data_3.cpp:18) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (Clear_data_3.cpp:22) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_4' (Clear_data_3.cpp:27) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (Clear_data_3.cpp:32) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_6' (Clear_data_3.cpp:38) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_7' (Clear_data_3.cpp:49) in function 'clear_data_3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'SiLU.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:29) in function 'Pointwise_conv.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:29) in function 'Pointwise_conv.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:29) in function 'Pointwise_conv.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:29) in function 'Pointwise_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (LayerNorm.cpp:19) in function 'LayerNorm.clone.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37) in function 'LayerNorm.clone.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_4' (BatchNorm.cpp:19) in function 'BatchNorm.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_4' (BatchNorm.cpp:19) in function 'BatchNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_4' (BatchNorm.cpp:19) in function 'BatchNorm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (GeLU.cpp:8) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_1' (kernel_stage4.cpp:153) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_2' (kernel_stage4.cpp:158) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (kernel_stage4.cpp:163) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_4' (kernel_stage4.cpp:168) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_173_5' (kernel_stage4.cpp:173) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_6' (kernel_stage4.cpp:178) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_7' (kernel_stage4.cpp:183) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_8' (kernel_stage4.cpp:188) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_9' (kernel_stage4.cpp:193) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_10' (kernel_stage4.cpp:198) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_11' (kernel_stage4.cpp:203) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_12' (kernel_stage4.cpp:208) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (Clear_data_4.cpp:13) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (Clear_data_4.cpp:18) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (Clear_data_4.cpp:22) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_4' (Clear_data_4.cpp:27) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (Clear_data_4.cpp:32) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_6' (Clear_data_4.cpp:38) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_7' (Clear_data_4.cpp:49) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'kernel_stage4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (GeLU.cpp:8) in function 'kernel_stage3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'kernel_stage0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_4' (kernel_stage0.cpp:16) in function 'kernel_stage0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SiLU' (SiLU.cpp:9) in function 'kernel_stage0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (kernel_stage0.cpp:34) in function 'kernel_stage0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_4' (kernel_stage0.cpp:57) in function 'kernel_stage0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (Linear.cpp:14) in function 'Linear.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_7' (Linear.cpp:32) in function 'Linear.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.clone.clone.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.clone.clone.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (Linear.cpp:14) in function 'Linear.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_3' (LayerNorm.cpp:19) in function 'LayerNorm.clone.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37) in function 'LayerNorm.clone.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Batch' (DW_conv.cpp:34) in function 'DW_conv.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.6' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.6' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.5' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.5' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.4' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.3' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18) in function 'Compute_skip.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_81_2' (kernel_attention_4.cpp:81) in function 'kernel_attention_4.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention_4.cpp:235) in function 'kernel_attention_4.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_81_2' (kernel_attention_4.cpp:81) in function 'kernel_attention_4.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention_4.cpp:235) in function 'kernel_attention_4.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_3' (kernel_attention_3.cpp:83) in function 'kernel_attention_3.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention_3.cpp:235) in function 'kernel_attention_3.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_3' (kernel_attention_3.cpp:83) in function 'kernel_attention_3.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention_3.cpp:235) in function 'kernel_attention_3.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_3' (Linear.cpp:16) in function 'Linear.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_4' (Linear.cpp:16) in function 'Linear.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (LayerNorm.cpp:17) in function 'LayerNorm.clone.clone.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_5' (LayerNorm.cpp:35) in function 'LayerNorm.clone.clone.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.clone.1' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.clone.1' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Batch' (DW_conv.cpp:34) in function 'DW_conv.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.6' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.6' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.5' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.4' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.3' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Skip' (ComputeSkip.cpp:14) in function 'Compute_skip.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.2' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_3' (kernel_attention_4.cpp:83) in function 'kernel_attention_4.2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention_4.cpp:87) in function 'kernel_attention_4.2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention_4.cpp:228) in function 'kernel_attention_4.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_3' (kernel_attention_4.cpp:83) in function 'kernel_attention_4.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention_4.cpp:87) in function 'kernel_attention_4.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention_4.cpp:228) in function 'kernel_attention_4.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_4' (kernel_attention_3.cpp:85) in function 'kernel_attention_3.2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention_3.cpp:87) in function 'kernel_attention_3.2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_6' (kernel_attention_3.cpp:89) in function 'kernel_attention_3.2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention_3.cpp:228) in function 'kernel_attention_3.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_4' (kernel_attention_3.cpp:85) in function 'kernel_attention_3.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention_3.cpp:87) in function 'kernel_attention_3.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_6' (kernel_attention_3.cpp:89) in function 'kernel_attention_3.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention_3.cpp:228) in function 'kernel_attention_3.1' completely with a factor of 49.
INFO: [XFORM 203-102] Partitioning array 'v_conv_2_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'v_conv_2_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'v_conv_1_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'v_conv_1_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape2_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape1_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape1_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'norm_2_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'norm_2_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'norm_1_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'norm_1_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul2_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul2_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul1_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul1_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'msp_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_shape_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_norm_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_2_2_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_2_2_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_2_1_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_2_1_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_shape_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_conv_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_2_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_2_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_1_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_1_1_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_0_shape_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_0_shape_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_0_conv_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_conv_0_conv_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_2_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_2_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_1_X_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_1_2_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_1_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_0_X_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_0_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_para' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 560 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.228'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 560 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.228'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 89600 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.227'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 89600 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.227'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1120 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.226'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1120 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.226'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 134400 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.225'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 134400 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.225'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 42000 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.224'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42000 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.224'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1680 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1680 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 7 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 14 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 14 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 49 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication_4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 21 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication_4'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 49 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 20 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 560 for loop 'In_Channel' in function 'Pointwise_conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 24 for loop 'In_Channel' in function 'Pointwise_conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 80 for loop 'In_Channel' in function 'Pointwise_conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 24 for loop 'In_Channel' in function 'Pointwise_conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 56 for loop 'VITIS_LOOP_20_3' in function 'Compute_skip.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'VITIS_LOOP_20_3' in function 'Compute_skip.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 112 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'VITIS_LOOP_19_4' in function 'BatchNorm.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:429:19) to (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:440:8) in function 'erf_approx::generic_erf<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:18) in function 'erf_approx::generic_erf<double>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_attention_3.2' (kernel_attention_3.cpp:7:43)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_attention_3.1' (kernel_attention_3.cpp:7:43)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'get_qk' (kernel_attention_3.cpp:38:42)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv_4.1' (kernel_attention_4.cpp:301:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv_4' (kernel_attention_4.cpp:281)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.4' (DW_conv.cpp:25:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.3' (DW_conv.cpp:25:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.118' (kernel_attention_3.cpp:301:29)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.1' (DW_conv.cpp:22:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv' (kernel_attention_3.cpp:281)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 86.88 seconds. CPU system time: 0.29 seconds. Elapsed time: 89.78 seconds; current allocated memory: 1.613 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_3' (kernel_stage0.cpp:16:19) in function 'kernel_stage0.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_2' (kernel_stage0.cpp:15:35) in function 'kernel_stage0.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_3' (kernel_stage0.cpp:56:39) in function 'kernel_stage0.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (kernel_stage0.cpp:54:35) in function 'kernel_stage0.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention_4.cpp:233:40) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention_4.cpp:232:35) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention_4.cpp:117:44) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention_4.cpp:115:40) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention_4.cpp:113:36) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention_4.cpp:184:44) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention_4.cpp:182:40) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention_4.cpp:180:36) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_11' (kernel_attention_4.cpp:484:45) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_482_10' (kernel_attention_4.cpp:482:41) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention_4.cpp:153:48) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention_4.cpp:151:44) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention_4.cpp:270:39) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention_4.cpp:269:35) in function 'kernel_attention_4.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention_4.cpp:233:40) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention_4.cpp:232:35) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention_4.cpp:117:44) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention_4.cpp:115:40) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention_4.cpp:113:36) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention_4.cpp:184:44) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention_4.cpp:182:40) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention_4.cpp:180:36) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_11' (kernel_attention_4.cpp:484:45) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_482_10' (kernel_attention_4.cpp:482:41) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention_4.cpp:153:48) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention_4.cpp:151:44) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention_4.cpp:270:39) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention_4.cpp:269:35) in function 'kernel_attention_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (kernel_attention_3.cpp:81:35) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention_3.cpp:233:40) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention_3.cpp:232:35) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_1' (kernel_attention_3.cpp:231:31) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention_3.cpp:117:44) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention_3.cpp:115:40) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention_3.cpp:113:36) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (kernel_attention_3.cpp:111:32) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention_3.cpp:184:44) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention_3.cpp:182:40) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention_3.cpp:180:36) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_1' (kernel_attention_3.cpp:178:32) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_600_11' (kernel_attention_3.cpp:600:45) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_598_10' (kernel_attention_3.cpp:598:41) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_596_9' (kernel_attention_3.cpp:596:36) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention_3.cpp:153:48) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention_3.cpp:151:44) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_3' (kernel_attention_3.cpp:149:40) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_2' (kernel_attention_3.cpp:147:36) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention_3.cpp:270:39) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention_3.cpp:269:35) in function 'kernel_attention_3.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (kernel_attention_3.cpp:81:35) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention_3.cpp:233:40) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention_3.cpp:232:35) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_1' (kernel_attention_3.cpp:231:31) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention_3.cpp:117:44) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention_3.cpp:115:40) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention_3.cpp:113:36) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (kernel_attention_3.cpp:111:32) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention_3.cpp:184:44) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention_3.cpp:182:40) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention_3.cpp:180:36) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_1' (kernel_attention_3.cpp:178:32) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_600_11' (kernel_attention_3.cpp:600:45) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_598_10' (kernel_attention_3.cpp:598:41) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_596_9' (kernel_attention_3.cpp:596:36) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention_3.cpp:153:48) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention_3.cpp:151:44) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_3' (kernel_attention_3.cpp:149:40) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_2' (kernel_attention_3.cpp:147:36) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention_3.cpp:270:39) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention_3.cpp:269:35) in function 'kernel_attention_3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_4' (kernel_attention_4.cpp:46:47) in function 'get_qk_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_3' (kernel_attention_4.cpp:44:43) in function 'get_qk_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (kernel_attention_4.cpp:42:39) in function 'get_qk_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_attention_4.cpp:38:11) in function 'get_qk_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_4' (kernel_attention_3.cpp:46:47) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_3' (kernel_attention_3.cpp:44:43) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (kernel_attention_3.cpp:42:39) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (kernel_attention_3.cpp:40:32) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_attention_3.cpp:38:11) in function 'get_qk'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_207_3' (kernel_attention_4.cpp:207:43) in function 'compute_multiplication_4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_206_2' (kernel_attention_4.cpp:206:39) in function 'compute_multiplication_4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_1' (kernel_attention_4.cpp:205:35) in function 'compute_multiplication_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_attention_4.cpp:204:13) in function 'compute_multiplication_4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_207_3' (kernel_attention_3.cpp:207:43) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_206_2' (kernel_attention_3.cpp:206:39) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_1' (kernel_attention_3.cpp:205:35) in function 'compute_multiplication'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_attention_3.cpp:204:13) in function 'compute_multiplication'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:25:26) in function 'Pointwise_conv.4' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'Pointwise_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'Pointwise_conv.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:25:26) in function 'Pointwise_conv.3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'Pointwise_conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'Pointwise_conv.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:25:26) in function 'Pointwise_conv.2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'Pointwise_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'Pointwise_conv.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:25:26) in function 'Pointwise_conv.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'Pointwise_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'Pointwise_conv.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_6' (Linear.cpp:30:35) in function 'Linear.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_3' (LayerNorm.cpp:19:39) in function 'LayerNorm.clone.clone.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.clone.clone.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37:39) in function 'LayerNorm.clone.clone.3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.clone.clone.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_3' (LayerNorm.cpp:19:39) in function 'LayerNorm.clone.clone.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.clone.clone.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37:39) in function 'LayerNorm.clone.clone.2' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.clone.clone.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_3' (LayerNorm.cpp:19:39) in function 'LayerNorm.clone.clone.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.clone.clone.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37:39) in function 'LayerNorm.clone.clone.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.clone.clone.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.clone.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.clone.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_374_3' (kernel_attention_3.cpp:374:40) in function 'LayerNorm.2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_2' (kernel_attention_3.cpp:373:36) in function 'LayerNorm.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_398_8' (kernel_attention_3.cpp:398:40) in function 'LayerNorm.2' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_7' (kernel_attention_3.cpp:397:36) in function 'LayerNorm.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_3' (LayerNorm.cpp:19:39) in function 'LayerNorm.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37:39) in function 'LayerNorm.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_374_3' (kernel_attention_3.cpp:374:40) in function 'LayerNorm' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_2' (kernel_attention_3.cpp:373:36) in function 'LayerNorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_398_8' (kernel_attention_3.cpp:398:40) in function 'LayerNorm' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_7' (kernel_attention_3.cpp:397:36) in function 'LayerNorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention_4.cpp:325:29) in function 'DW_conv_4.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention_4.cpp:318:21) in function 'DW_conv_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention_4.cpp:318:21) in function 'DW_conv_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention_4.cpp:316:22) in function 'DW_conv_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention_4.cpp:313:18) in function 'DW_conv_4.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention_4.cpp:310:14) in function 'DW_conv_4.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention_4.cpp:325:29) in function 'DW_conv_4' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention_4.cpp:318:21) in function 'DW_conv_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention_4.cpp:318:21) in function 'DW_conv_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention_4.cpp:316:22) in function 'DW_conv_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention_4.cpp:313:18) in function 'DW_conv_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention_4.cpp:310:14) in function 'DW_conv_4'.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.4' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (DW_conv.cpp:34:14) in function 'DW_conv.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (DW_conv.cpp:34:14) in function 'DW_conv.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:49:29) in function 'DW_conv.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention_3.cpp:325:29) in function 'DW_conv.118' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention_3.cpp:318:21) in function 'DW_conv.118'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention_3.cpp:318:21) in function 'DW_conv.118'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention_3.cpp:316:22) in function 'DW_conv.118'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention_3.cpp:313:18) in function 'DW_conv.118'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention_3.cpp:310:14) in function 'DW_conv.118'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:49:29) in function 'DW_conv.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (DW_conv.cpp:34:14) in function 'DW_conv.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention_3.cpp:325:29) in function 'DW_conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention_3.cpp:318:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention_3.cpp:318:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention_3.cpp:316:22) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention_3.cpp:313:18) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention_3.cpp:310:14) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18:39) in function 'Compute_skip.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Skip' (ComputeSkip.cpp:14:14) in function 'Compute_skip.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_17_3' (BatchNorm.cpp:17:39) in function 'BatchNorm.3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (BatchNorm.cpp:15:35) in function 'BatchNorm.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:31) in function 'BatchNorm.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_17_3' (BatchNorm.cpp:17:39) in function 'BatchNorm.2' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (BatchNorm.cpp:15:35) in function 'BatchNorm.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:31) in function 'BatchNorm.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_17_3' (BatchNorm.cpp:17:39) in function 'BatchNorm.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (BatchNorm.cpp:15:35) in function 'BatchNorm.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:31) in function 'BatchNorm.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'l1' (Split_data_to_7.cpp:10:19)
INFO: [HLS 200-472] Inferring partial write operation for 'l2' (Split_data_to_7.cpp:12:23)
INFO: [HLS 200-472] Inferring partial write operation for 'l3' (Split_data_to_7.cpp:14:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l4' (Split_data_to_7.cpp:16:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l5' (Split_data_to_7.cpp:18:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l6' (Split_data_to_7.cpp:20:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l7' (Split_data_to_7.cpp:22:27)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l1' (Split_data_to_7.cpp:10:19)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l2' (Split_data_to_7.cpp:12:23)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l3' (Split_data_to_7.cpp:14:27)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l4' (Split_data_to_7.cpp:16:27)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l5' (Split_data_to_7.cpp:18:27)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l6' (Split_data_to_7.cpp:20:27)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l7' (Split_data_to_7.cpp:22:27)
INFO: [HLS 200-472] Inferring partial write operation for 'iRMB_out1' 
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_weight_l1' (kernel_stage4.cpp:155:41)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_weight_l2' (kernel_stage4.cpp:156:56)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_bias_l1' (kernel_stage4.cpp:160:39)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_bias_l2' (kernel_stage4.cpp:161:54)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel1_l1' (kernel_stage4.cpp:165:38)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel1_l2' (kernel_stage4.cpp:166:55)
INFO: [HLS 200-472] Inferring partial write operation for 'bias1_l1' (kernel_stage4.cpp:170:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bias1_l2' (kernel_stage4.cpp:171:49)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel2_l1' (kernel_stage4.cpp:175:38)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel2_l2' (kernel_stage4.cpp:176:55)
INFO: [HLS 200-472] Inferring partial write operation for 'bias2_l1' (kernel_stage4.cpp:180:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bias2_l2' (kernel_stage4.cpp:181:49)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_conv_1_filter_l1' (kernel_stage4.cpp:185:47)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_conv_1_filter_l2' (kernel_stage4.cpp:186:64)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_weight_l1' (kernel_stage4.cpp:190:45)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_weight_l2' (kernel_stage4.cpp:191:60)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_bias_l1' (kernel_stage4.cpp:195:43)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_bias_l2' (kernel_stage4.cpp:196:58)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_mean_l1' (kernel_stage4.cpp:200:43)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_mean_l2' (kernel_stage4.cpp:201:58)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_var_l1' (kernel_stage4.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dw_norm_1_var_l2' (kernel_stage4.cpp:206:57)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l1' (kernel_stage4.cpp:210:44)
INFO: [HLS 200-472] Inferring partial write operation for 'proj_1_weight_l2' (kernel_stage4.cpp:211:61)
INFO: [HLS 200-472] Inferring partial write operation for 'iRMB_out1' (ComputeSkip.cpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'iRMB_out2' (ComputeSkip.cpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'iRMB_out1' (ComputeSkip.cpp:23:30)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 168 on port 'gmem' (Linear.cpp:35:52). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24 on port 'gmem2' (kernel_stage0.cpp:22:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 64.04 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_EMO' ...
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.2_Pipeline_In_Channel' to 'DW_conv_2_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.2' to 'DW_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.1_Pipeline_VITIS_LOOP_19_4' to 'BatchNorm_1_Pipeline_VITIS_LOOP_19_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.1' to 'BatchNorm_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1_Pipeline_In_Channel' to 'DW_conv_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1' to 'DW_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1_Pipeline_SiLU' to 'kernel_stage0_1_Pipeline_SiLU'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' to 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.1_Pipeline_In_Channel' to 'Pointwise_conv_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.1' to 'Pointwise_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1_Pipeline_SiLU3' to 'kernel_stage0_1_Pipeline_SiLU3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1_Pipeline_VITIS_LOOP_34_2' to 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1_Pipeline_VITIS_LOOP_57_4' to 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.2_Pipeline_In_Channel' to 'Pointwise_conv_2_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.2' to 'Pointwise_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage0.1' to 'kernel_stage0_1'.
WARNING: [SYN 201-103] Legalizing function name 'SiLU.1_Pipeline_SiLU' to 'SiLU_1_Pipeline_SiLU'.
WARNING: [SYN 201-103] Legalizing function name 'SiLU.1' to 'SiLU_1'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.1_Pipeline_VITIS_LOOP_20_3' to 'Compute_skip_1_Pipeline_VITIS_LOOP_20_3'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.1' to 'Compute_skip_1'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' to 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' to 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.1' to 'LayerNorm_clone_1'.
WARNING: [SYN 201-103] Legalizing function name 'generic_erf<double>' to 'generic_erf_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.228_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.228' to 'split_data_to7_228'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.227_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.227' to 'split_data_to7_227'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.226_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.226' to 'split_data_to7_226'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.225_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.225' to 'split_data_to7_225'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.1_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.1' to 'split_data_to7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.224_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.224' to 'split_data_to7_224'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.2_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.2' to 'split_data_to7_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.118_Pipeline_In_Channel' to 'DW_conv_118_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.118' to 'DW_conv_118'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' to 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.1' to 'kernel_attention_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.3_Pipeline_Output_Channel' to 'DW_conv_3_Pipeline_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.3' to 'DW_conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.2_Pipeline_VITIS_LOOP_19_4' to 'BatchNorm_2_Pipeline_VITIS_LOOP_19_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.2' to 'BatchNorm_2'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.3_Pipeline_In_Channel' to 'Pointwise_conv_3_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.3' to 'Pointwise_conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.2' to 'Compute_skip_2'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_13_1' to 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_18_2' to 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_22_3' to 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_27_4' to 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_32_5' to 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_38_6' to 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1_Pipeline_VITIS_LOOP_49_7' to 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data_3.1' to 'clear_data_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_378_4' to 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_384_5' to 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_400_9' to 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2' to 'LayerNorm_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' to 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_3.2' to 'kernel_attention_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.3' to 'Compute_skip_3'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.4' to 'Compute_skip_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage3.1' to 'kernel_stage3_1'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1_Pipeline_VITIS_LOOP_23_4' to 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1_Pipeline_VITIS_LOOP_39_8' to 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1' to 'LayerNorm_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_8_1' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_8_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_SiLU' to 'kernel_stage4_1_Pipeline_SiLU'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_3' to 'kernel_stage4_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_153_1' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_158_2' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_163_3' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_168_4' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_173_5' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_178_6' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_183_7' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_188_8' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_193_9' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_198_10' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_203_11' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_208_12' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' to 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.2_Pipeline_VITIS_LOOP_39_8' to 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.2' to 'LayerNorm_clone_clone_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_81_2' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv_4.1_Pipeline_In_Channel' to 'DW_conv_4_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv_4.1' to 'DW_conv_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' to 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.1' to 'kernel_attention_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.4_Pipeline_Output_Channel' to 'DW_conv_4_Pipeline_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.4' to 'DW_conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.3_Pipeline_VITIS_LOOP_19_4' to 'BatchNorm_3_Pipeline_VITIS_LOOP_19_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.3' to 'BatchNorm_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_SiLU1' to 'kernel_stage4_1_Pipeline_SiLU1'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.4_Pipeline_In_Channel' to 'Pointwise_conv_4_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.4' to 'Pointwise_conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.5' to 'Compute_skip_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_13_1' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_18_2' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_22_3' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_27_4' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_32_5' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_38_6' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_VITIS_LOOP_49_7' to 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' to 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.3_Pipeline_VITIS_LOOP_39_8' to 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.3' to 'LayerNorm_clone_clone_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_81_2' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' to 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention_4.2' to 'kernel_attention_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1_Pipeline_SiLU2' to 'kernel_stage4_1_Pipeline_SiLU2'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.6' to 'Compute_skip_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_stage4.1' to 'kernel_stage4_1'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' to 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.1_Pipeline_VITIS_LOOP_39_8' to 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.clone.clone.1' to 'LayerNorm_clone_clone_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear.1_Pipeline_VITIS_LOOP_14_2' to 'Linear_1_Pipeline_VITIS_LOOP_14_2'.
WARNING: [SYN 201-103] Legalizing function name 'Linear.1_Pipeline_VITIS_LOOP_33_7' to 'Linear_1_Pipeline_VITIS_LOOP_33_7'.
WARNING: [SYN 201-103] Legalizing function name 'Linear.1' to 'Linear_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_2_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.13 seconds. CPU system time: 0.32 seconds. Elapsed time: 28.04 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_1_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_19_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_986) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3_mid1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_915) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_913) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=bound) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_826) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_824) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1_Pipeline_SiLU3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_2_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_819) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_816) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiLU_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiLU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln9_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_1_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3_mid1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_1_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_2_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_3_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_4_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_35_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_43_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem2_load_47_req', LayerNorm.cpp:24) on port 'gmem2' (LayerNorm.cpp:24) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 61, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 193.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 193.51 seconds; current allocated memory: 3.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 43.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 43.71 seconds; current allocated memory: 3.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_49_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_50_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_51_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_52_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_83_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_91_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem2_load_95_req', LayerNorm.cpp:40) on port 'gmem2' (LayerNorm.cpp:40) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 71, loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 33.75 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.27 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.64 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_erf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_erf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, function 'generic_erf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.24 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_378_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_384_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_400_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_150', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 28, Depth = 45, loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_118_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1105) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'.
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus response operation ('gmem_addr_69_resp', kernel_attention_3.cpp:59) on port 'gmem' (kernel_attention_3.cpp:59) and bus request operation ('empty_473', kernel_attention_3.cpp:42) on port 'gmem' (kernel_attention_3.cpp:42).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 20, loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_4'.
WARNING: [HLS 200-885] The II Violation in module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' (loop 'VITIS_LOOP_208_4'): Unable to schedule bus request operation ('gmem_load_6_req', kernel_attention_3.cpp:210) on port 'gmem' (kernel_attention_3.cpp:210) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 15, loop 'VITIS_LOOP_208_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln205_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_149_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_150_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_151_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_152_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_183_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_191_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_195_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention_3.cpp:236) on port 'gmem' (kernel_attention_3.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 169, loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.23 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_3.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_3_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.16 seconds. CPU system time: 0 seconds. Elapsed time: 3.24 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_2_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_19_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_3_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_201', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 26, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_3'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_22_3'): Unable to schedule bus request operation ('gmem_addr_76_req', Clear_data_3.cpp:25) on port 'gmem' (Clear_data_3.cpp:25) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_addr_78_req', Clear_data_3.cpp:30) on port 'gmem' (Clear_data_3.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_80_req', Clear_data_3.cpp:35) on port 'gmem' (Clear_data_3.cpp:35) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_81_req', Clear_data_3.cpp:36) on port 'gmem' (Clear_data_3.cpp:36) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_6'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_83_req', Clear_data_3.cpp:41) on port 'gmem' (Clear_data_3.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_84_req', Clear_data_3.cpp:42) on port 'gmem' (Clear_data_3.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_38_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_378_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_384_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_400_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_123', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_3.cpp:92) on port 'gmem1' (kernel_attention_3.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 28, Depth = 45, loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_100_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_101_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_102_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_103_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_134_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_142_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_146_req', kernel_attention_3.cpp:233) on port 'gmem' (kernel_attention_3.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention_3.cpp:236) on port 'gmem' (kernel_attention_3.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 169, loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.3 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.95 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_3' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_188', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 26, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.76 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_4' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_175', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 32, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 54, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.91 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_23_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.19 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_8'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8' (loop 'VITIS_LOOP_39_8'): Unable to schedule bus request operation ('gmem_load_15_req', LayerNorm.cpp:40) on port 'gmem' (LayerNorm.cpp:40) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_39_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 54, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_158_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_168_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_173_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_183_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_188_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_203_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_208_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'): Unable to schedule bus request operation ('gmem_addr_290_req', LayerNorm.cpp:30) on port 'gmem' (LayerNorm.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 25, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_39_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_96', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 49, Depth = 56, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_qk_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication_4_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_4'.
WARNING: [HLS 200-885] The II Violation in module 'compute_multiplication_4_Pipeline_VITIS_LOOP_208_4' (loop 'VITIS_LOOP_208_4'): Unable to schedule bus request operation ('gmem_load_5_req', kernel_attention_4.cpp:210) on port 'gmem' (kernel_attention_4.cpp:210) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 15, loop 'VITIS_LOOP_208_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_51_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_52_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_53_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_54_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_85_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_93_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_97_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention_4.cpp:236) on port 'gmem' (kernel_attention_4.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 169, loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.95 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention_4.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_891) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_3_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_19_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_SiLU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_4_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_806) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_805) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=zext_ln18_mid2_v) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_5' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_162', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 19, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_3'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3' (loop 'VITIS_LOOP_22_3'): Unable to schedule bus request operation ('gmem_addr_15_req', Clear_data_4.cpp:25) on port 'gmem' (Clear_data_4.cpp:25) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_addr_17_req', Clear_data_4.cpp:30) on port 'gmem' (Clear_data_4.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_19_req', Clear_data_4.cpp:35) on port 'gmem' (Clear_data_4.cpp:35) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_20_req', Clear_data_4.cpp:36) on port 'gmem' (Clear_data_4.cpp:36) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_6'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_22_req', Clear_data_4.cpp:41) on port 'gmem' (Clear_data_4.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_23_req', Clear_data_4.cpp:42) on port 'gmem' (Clear_data_4.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_38_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'): Unable to schedule bus request operation ('gmem_addr_287_req', LayerNorm.cpp:30) on port 'gmem' (LayerNorm.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 17, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_39_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_48', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention_4.cpp:92) on port 'gmem1' (kernel_attention_4.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 49, Depth = 56, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_2_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_3_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_4_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_5_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_36_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_44_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_48_req', kernel_attention_4.cpp:233) on port 'gmem' (kernel_attention_4.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' (loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention_4.cpp:236) on port 'gmem' (kernel_attention_4.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 169, loop 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.98 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1_Pipeline_SiLU2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SiLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'SiLU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=zext_ln18_mid2_v) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Compute_skip_6' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_156', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23) and bus read operation ('gmem1_addr_read', ComputeSkip.cpp:23) on port 'gmem1' (ComputeSkip.cpp:23).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 25, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'): Unable to schedule bus request operation ('gmem_addr_293_req', LayerNorm.cpp:30) on port 'gmem' (LayerNorm.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 25, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.28 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_8'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8' (loop 'VITIS_LOOP_39_8'): Unable to schedule bus request operation ('gmem_load_201_req', LayerNorm.cpp:40) on port 'gmem' (LayerNorm.cpp:40) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_39_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_clone_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_1_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Linear_1_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_48', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21) and bus read operation ('gmem0_addr_read', Linear.cpp:21) on port 'gmem0' (Linear.cpp:21).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 49, Depth = 54, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_1_Pipeline_VITIS_LOOP_33_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_33_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_EMO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.24 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_2_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_17ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_3ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_2_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.53 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_1_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_1_Pipeline_VITIS_LOOP_19_4' pipeline 'VITIS_LOOP_19_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_1_Pipeline_VITIS_LOOP_19_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_7ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_7ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_62s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_3ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_6ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mul_sub_7ns_2ns_2ns_9_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_13ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10ns_10ns_5_14_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_5_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_1_Pipeline_SiLU' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1_Pipeline_SiLU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline 'VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_1_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_1_Pipeline_In_Channel/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_7ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_17ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1_Pipeline_SiLU3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_1_Pipeline_SiLU3' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1_Pipeline_SiLU3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_2_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_2_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pointwise_conv_2_Pipeline_In_Channel/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_2_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_15ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiLU_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SiLU_1_Pipeline_SiLU' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiLU_1_Pipeline_SiLU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiLU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_9ns_1s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiLU_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_1_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_1_Pipeline_VITIS_LOOP_20_3' pipeline 'Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_6ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_6ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_1_Pipeline_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' is 50176 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_01001) & (icmp_ln18_reg_48907 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.85 seconds. CPU system time: 0.1 seconds. Elapsed time: 26.1 seconds; current allocated memory: 4.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_78464_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35.92 seconds. CPU system time: 0.35 seconds. Elapsed time: 37.33 seconds; current allocated memory: 4.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'LayerNorm_clone_1' is 9217 from HDL expression: (1'b1 == ap_CS_fsm_state104)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 5.04 seconds; current allocated memory: 4.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_erf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_erf_double_s' is 8504 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_1_full_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_erf_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.93 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_228_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.88 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_227_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_226_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_225_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_1_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_224_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_2_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' pipeline 'VITIS_LOOP_378_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_378_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' pipeline 'VITIS_LOOP_384_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_384_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' pipeline 'VITIS_LOOP_400_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_400_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_118_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_118_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_qk' pipeline 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_13ns_14ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_qk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' pipeline 'VITIS_LOOP_208_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication_Pipeline_VITIS_LOOP_208_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 4.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_6ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_67ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.37 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.24 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' pipeline 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' pipeline 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.67 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' pipeline 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_3_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_3_Pipeline_Output_Channel' pipeline 'Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_3_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.14 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_2_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_2_Pipeline_VITIS_LOOP_19_4' pipeline 'VITIS_LOOP_19_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_2_Pipeline_VITIS_LOOP_19_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_3_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_3_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_3_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6' pipeline 'VITIS_LOOP_38_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_38_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7' pipeline 'VITIS_LOOP_49_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1_Pipeline_VITIS_LOOP_49_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' pipeline 'VITIS_LOOP_378_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' pipeline 'VITIS_LOOP_384_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' pipeline 'VITIS_LOOP_400_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.58 seconds; current allocated memory: 4.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.44 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4' pipeline 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' pipeline 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s' is 13447 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5' pipeline 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_3' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.6 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_4' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.71 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4' pipeline 'VITIS_LOOP_23_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1_Pipeline_VITIS_LOOP_23_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 14.6 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8' pipeline 'VITIS_LOOP_39_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1_Pipeline_VITIS_LOOP_39_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_19664_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.54 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_SiLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_SiLU' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_SiLU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2' pipeline 'VITIS_LOOP_158_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_158_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4' pipeline 'VITIS_LOOP_168_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_168_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5' pipeline 'VITIS_LOOP_173_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_173_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6' pipeline 'VITIS_LOOP_178_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_178_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7' pipeline 'VITIS_LOOP_183_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_183_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8' pipeline 'VITIS_LOOP_188_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_188_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9' pipeline 'VITIS_LOOP_193_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_193_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10' pipeline 'VITIS_LOOP_198_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_198_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11' pipeline 'VITIS_LOOP_203_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_203_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12' pipeline 'VITIS_LOOP_208_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_208_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8' pipeline 'VITIS_LOOP_39_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_9ns_9_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5' pipeline 'init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_qk_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_qk_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication_4_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_multiplication_4_Pipeline_VITIS_LOOP_208_4' pipeline 'VITIS_LOOP_208_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication_4_Pipeline_VITIS_LOOP_208_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' pipeline 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_5ns_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_12ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.29 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_9ns_9_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' pipeline 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.05 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_4_Pipeline_Output_Channel' pipeline 'Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.67 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_3_Pipeline_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_3_Pipeline_VITIS_LOOP_19_4' pipeline 'VITIS_LOOP_19_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_3_Pipeline_VITIS_LOOP_19_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_SiLU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_SiLU1' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_SiLU1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_4_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_4_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_4_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_12ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_5' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6' pipeline 'VITIS_LOOP_38_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_38_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7' pipeline 'VITIS_LOOP_49_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_VITIS_LOOP_49_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8' pipeline 'VITIS_LOOP_39_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 4.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' pipeline 'VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline 'VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_5ns_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_12ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.49 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486' pipeline 'VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline 'VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1_Pipeline_SiLU2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage4_1_Pipeline_SiLU2' pipeline 'SiLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1_Pipeline_SiLU2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.64 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_6' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 4.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.68 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8' pipeline 'VITIS_LOOP_39_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_clone_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_clone_clone_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_1_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_1_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_14_2/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_1_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_1_Pipeline_VITIS_LOOP_33_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_1_Pipeline_VITIS_LOOP_33_7/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_1_Pipeline_VITIS_LOOP_33_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_EMO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/X_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_conv_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_norm_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_norm_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/msp_norm_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_gamma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/se_conv_reduce_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/se_conv_reduce_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/se_conv_expand_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/se_conv_expand_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_1_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_1_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_1_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_1_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_1_1_filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_1_gamma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_1_beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_1_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_1_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_1_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_2_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_1_2_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_1_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_1_2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_1_2_filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_2_gamma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_2_beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_2_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_2_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_1_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_1_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_1_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_2_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_2_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_2_1_filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_1_gamma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_1_beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_1_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_1_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_2_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_2_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_2_2_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_2_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_2_2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_2_2_filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_2_gamma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_2_beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_2_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_2_2_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_2_2_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_msp_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_msp_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se_reduce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se_expand' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se_sigmoid' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_se' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_skip_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_skip_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_skip_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_skip_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_0_filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/result_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterNorm_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeX_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterConv1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/kernel1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/bias1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/in_q_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/in_k_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterQKMultiplication_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterSoftmax_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeX2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterQKXMultiplication_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeQKX_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterConv2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/kernel2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/bias2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterAct2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/buffer_out_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/buffer_result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_1_filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_skip_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_skip_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_0_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm_0_bias_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_0_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/v_conv_0_bias_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_0_filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_bias_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_mean_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_0_var_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_0_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_norm_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_conv_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_v_act_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_0_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterNorm_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_mean_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_var_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/norm1_bias_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeX_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterConv1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/kernel1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/bias1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/in_q_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/in_k_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterQKMultiplication_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterSoftmax_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeX2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterQKXMultiplication_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterRearrangeQKX_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterConv2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/kernel2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/bias2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/afterAct2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/buffer_out_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/buffer_result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_conv_1_filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_bias_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_mean_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/dw_norm_1_var_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/proj_1_weight_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_conv_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_norm_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_act_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_proj_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_dw_skip_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_skip_1_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_linear_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_norm_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_norm_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_norm_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_linear_reduce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/linear_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_EMO/Y_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_EMO' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'X_data', 'msp_conv_weight', 'msp_conv_bias', 'msp_norm_weight', 'msp_norm_bias', 'msp_norm_running_mean', 'msp_norm_running_var', 'dw_conv_weight', 'dw_norm_gamma', 'dw_norm_beta', 'dw_norm_mean', 'dw_norm_var', 'se_conv_reduce_weight', 'se_conv_reduce_bias', 'se_conv_expand_weight', 'se_conv_expand_bias', 'proj_conv_weight', 'norm_1_1_weight', 'norm_1_1_bias', 'norm_1_1_running_mean', 'norm_1_1_running_var', 'v_conv_1_1_weight', 'v_conv_1_1_bias', 'dw_conv_1_1_filter', 'dw_norm_1_1_gamma', 'dw_norm_1_1_beta', 'dw_norm_1_1_mean', 'dw_norm_1_1_var', 'proj_1_1_weight', 'norm_1_2_weight', 'norm_1_2_bias', 'norm_1_2_running_mean', 'norm_1_2_running_var', 'v_conv_1_2_weight', 'v_conv_1_2_bias', 'dw_conv_1_2_filter', 'dw_norm_1_2_gamma', 'dw_norm_1_2_beta', 'dw_norm_1_2_mean', 'dw_norm_1_2_var', 'proj_1_2_weight', 'norm_2_1_weight', 'norm_2_1_bias', 'norm_2_1_running_mean', 'norm_2_1_running_var', 'v_conv_2_1_weight', 'v_conv_2_1_bias', 'dw_conv_2_1_filter', 'dw_norm_2_1_gamma', 'dw_norm_2_1_beta', 'dw_norm_2_1_mean', 'dw_norm_2_1_var', 'proj_2_1_weight', 'norm_2_2_weight', 'norm_2_2_bias', 'norm_2_2_running_mean', 'norm_2_2_running_var', 'v_conv_2_2_weight', 'v_conv_2_2_bias', 'dw_conv_2_2_filter', 'dw_norm_2_2_gamma', 'dw_norm_2_2_beta', 'dw_norm_2_2_mean', 'dw_norm_2_2_var', 'proj_2_2_weight', 'Y_msp_conv', 'Y_msp_norm', 'Y_dw_conv', 'Y_dw_norm', 'Y_dw_act', 'Y_se_mean', 'Y_se_reduce', 'Y_se_act', 'Y_se_expand', 'Y_se_sigmoid', 'Y_se', 'Y_proj', 'Y_norm_1_1', 'Y_v_conv_1_1', 'Y_v_act_1_1', 'Y_dw_conv_1_1', 'Y_dw_norm_1_1', 'Y_dw_act_1_1', 'Y_proj_1_1', 'Y_norm_1_2', 'Y_v_conv_1_2', 'Y_v_act_1_2', 'Y_dw_conv_1_2', 'Y_dw_norm_1_2', 'Y_dw_act_1_2', 'Y_proj_1_2', 'Y_dw_skip_1_2', 'Y_skip_1_2', 'Y_norm_2_1', 'Y_v_conv_2_1', 'Y_v_act_2_1', 'Y_dw_conv_2_1', 'Y_dw_norm_2_1', 'Y_dw_act_2_1', 'Y_proj_2_1', 'Y_norm_2_2', 'Y_v_conv_2_2', 'Y_v_act_2_2', 'Y_dw_conv_2_2', 'Y_dw_norm_2_2', 'Y_dw_act_2_2', 'Y_proj_2_2', 'Y_dw_skip_2_2', 'Y_skip_2_2', 'norm_0_weight_3', 'norm_0_bias_3', 'v_conv_0_weight_3', 'v_conv_0_bias_3', 'dw_conv_0_filter_3', 'dw_norm_0_weight_3', 'dw_norm_0_bias_3', 'dw_norm_0_mean_3', 'dw_norm_0_var_3', 'proj_0_weight_3', 'Y_norm_0_3', 'Y_v_conv_0_3', 'Y_v_act_0_3', 'Y_dw_conv_0_3', 'Y_dw_norm_0_3', 'Y_dw_act_0_3', 'result_30', 'afterNorm_3', 'norm1_mean_3', 'norm1_var_3', 'norm1_weight_3', 'norm1_bias_3', 'afterRearrangeX_3', 'afterConv1_3', 'kernel1_3', 'bias1_3', 'in_q_3', 'in_k_3', 'afterQKMultiplication_3', 'afterSoftmax_3', 'afterRearrangeX2_3', 'afterQKXMultiplication_3', 'afterRearrangeQKX_3', 'afterConv2_3', 'kernel2_3', 'bias2_3', 'afterAct2_3', 'buffer_out_3', 'buffer_result_3', 'dw_conv_1_filter_3', 'dw_norm_1_weight_3', 'dw_norm_1_bias_3', 'dw_norm_1_mean_3', 'dw_norm_1_var_3', 'proj_1_weight_3', 'Y_dw_conv_1_3', 'Y_dw_norm_1_3', 'Y_dw_act_1_3', 'Y_proj_1_3', 'Y_dw_skip_1_3', 'Y_skip_1_3', 'norm_0_weight_4', 'norm_0_bias_4', 'v_conv_0_weight_4', 'v_conv_0_bias_4', 'dw_conv_0_filter_4', 'dw_norm_0_weight_4', 'dw_norm_0_bias_4', 'dw_norm_0_mean_4', 'dw_norm_0_var_4', 'proj_0_weight_4', 'Y_norm_0_4', 'Y_v_conv_0_4', 'Y_v_act_0_4', 'Y_dw_conv_0_4', 'Y_dw_norm_0_4', 'Y_dw_act_0_4', 'result_40', 'afterNorm_4', 'norm1_mean_4', 'norm1_var_4', 'norm1_weight_4', 'norm1_bias_4', 'afterRearrangeX_4', 'afterConv1_4', 'kernel1_4', 'bias1_4', 'in_q_4', 'in_k_4', 'afterQKMultiplication_4', 'afterSoftmax_4', 'afterRearrangeX2_4', 'afterQKXMultiplication_4', 'afterRearrangeQKX_4', 'afterConv2_4', 'kernel2_4', 'bias2_4', 'afterAct2_4', 'buffer_out_4', 'buffer_result_4', 'dw_conv_1_filter_4', 'dw_norm_1_weight_4', 'dw_norm_1_bias_4', 'dw_norm_1_mean_4', 'dw_norm_1_var_4', 'proj_1_weight_4', 'Y_dw_conv_1_4', 'Y_dw_norm_1_4', 'Y_dw_act_1_4', 'Y_proj_1_4', 'Y_dw_skip_1_4', 'Y_skip_1_4', 'Y_linear_norm', 'linear_norm_mean', 'linear_norm_var', 'linear_norm_weight', 'linear_norm_bias', 'Y_linear_reduce', 'linear_weight', 'linear_bias' and 'Y_out' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_EMO' is 14917 from HDL expression: (1'b1 == ap_CS_fsm_state71)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_EMO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.79 seconds. CPU system time: 0.41 seconds. Elapsed time: 14.42 seconds; current allocated memory: 4.926 GB.
INFO: [RTMG 210-279] Implementing memory 'kernel_EMO_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_EMO_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_EMO_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_norm1_weight_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_proj_1_weight_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_iRMB_out1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_kernel1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_bias1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_bias2_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_EMO_kernel_stage4_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 39.47 seconds. CPU system time: 0.72 seconds. Elapsed time: 44.05 seconds; current allocated memory: 4.926 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 267.75 seconds. CPU system time: 0.53 seconds. Elapsed time: 268.68 seconds; current allocated memory: 5.113 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_EMO.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_EMO.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2041.76 seconds. CPU system time: 36.77 seconds. Elapsed time: 2157.17 seconds; current allocated memory: 4.355 GB.
INFO: [HLS 200-112] Total CPU user time: 3153.91 seconds. Total CPU system time: 59.35 seconds. Total elapsed time: 3291.31 seconds; peak allocated memory: 5.113 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Nov  5 23:42:15 2023...
