$date
	Sun Oct 23 00:27:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#148656
b10110 !
1"
#148658
b10110 &
b10110 %
1$
#148659
0"
#148662
b1011 &
b1011 %
#148666
b100010 &
b100010 %
#148670
b10001 &
b10001 %
#148674
b110100 &
b110100 %
#148678
b11010 &
b11010 %
#148682
b1101 &
b1101 %
#148686
b101000 &
b101000 %
#148690
b10100 &
b10100 %
#148694
b1010 &
b1010 %
#148698
b101 &
b101 %
#148702
b10000 &
b10000 %
#148706
b1000 &
b1000 %
#148710
b100 &
b100 %
#148714
b10 &
b10 %
#148718
b1 &
1#
b1 %
#148722
b0 &
b0 %
0#
0$
#1082431
b1010 !
1"
#1082434
b1010 &
b1010 %
1$
#1082435
0"
#1082438
b101 &
b101 %
#1082442
b10000 &
b10000 %
#1082446
b1000 &
b1000 %
#1082450
b100 &
b100 %
#1082454
b10 &
b10 %
#1082458
b1 &
b1 %
1#
#1082462
b0 &
0#
b0 %
0$
#2153013
b11010 !
1"
#2153014
b11010 &
b11010 %
1$
#2153015
0"
#2153018
b1101 &
b1101 %
#2153022
b101000 &
b101000 %
#2153026
b10100 &
b10100 %
#2153030
b1010 &
b1010 %
#2153034
b101 &
b101 %
#2153038
b10000 &
b10000 %
#2153042
b1000 &
b1000 %
#2153046
b100 &
b100 %
#2153050
b10 &
b10 %
#2153054
b1 &
1#
b1 %
#2153058
b0 &
b0 %
0#
0$
#4500012
