// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _do_compute2_HH_
#define _do_compute2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ExtractPixels.h"
#include "StreamingDataWidthCo.h"
#include "StreamingDataWidthCo_1.h"
#include "resize_batch.h"
#include "conv3x3_l0_bn_act_DS.h"
#include "max_pool2x2_3.h"
#include "conv3x3_bn_act_DSPop.h"
#include "max_pool2x2.h"
#include "conv3x3_bn_act_DSPop_1.h"
#include "max_pool2x2_1.h"
#include "conv3x3_bn_act_DSPop_2.h"
#include "max_pool2x2_2.h"
#include "conv3x3_bn_act_DSPop_4.h"
#include "conv3x3_bn_act_DSPop_6.h"
#include "conv3x3_bn_act_DSPop_5.h"
#include "conv3x3_bn_act_DSPop_3.h"
#include "conv1x1_DSPopt.h"
#include "AddLast_3600u_s.h"
#include "fifo_w64_d1024_A.h"
#include "fifo_w32_d2_A_x7.h"
#include "fifo_w192_d1024_A.h"
#include "fifo_w24_d16_A.h"
#include "fifo_w128_d128_A.h"
#include "fifo_w32_d128_A.h"
#include "fifo_w64_d128_A.h"
#include "fifo_w16_d128_A.h"
#include "fifo_w64_d64_A.h"
#include "start_for_StreamidYM.h"
#include "start_for_StreamidZM.h"
#include "start_for_resize_d0M.h"
#include "start_for_conv3x3d1M.h"
#include "start_for_max_pood2M.h"
#include "start_for_conv3x3d3M.h"
#include "start_for_max_pood4N.h"
#include "start_for_conv3x3d5N.h"
#include "start_for_max_pood6N.h"
#include "start_for_conv3x3d7N.h"
#include "start_for_max_pood8N.h"
#include "start_for_conv3x3d9N.h"
#include "start_for_conv3x3eaO.h"
#include "start_for_conv3x3ebO.h"
#include "start_for_conv3x3ecO.h"
#include "start_for_conv1x1edO.h"
#include "start_for_AddLasteeO.h"

namespace ap_rtl {

struct do_compute2 : public sc_module {
    // Port declarations 19
    sc_in< sc_lv<64> > in_r_TDATA;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_in< sc_lv<8> > in_r_TKEEP;
    sc_out< sc_lv<64> > out_r_TDATA;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_out< sc_lv<8> > out_r_TKEEP;
    sc_in< sc_lv<32> > reps;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_in< sc_logic > reps_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    do_compute2(sc_module_name name);
    SC_HAS_PROCESS(do_compute2);

    ~do_compute2();

    sc_trace_file* mVcdFile;

    ExtractPixels* ExtractPixels_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    resize_batch* resize_batch_U0;
    conv3x3_l0_bn_act_DS* conv3x3_l0_bn_act_DS_U0;
    max_pool2x2_3* max_pool2x2_3_U0;
    conv3x3_bn_act_DSPop* conv3x3_bn_act_DSPop_U0;
    max_pool2x2* max_pool2x2_U0;
    conv3x3_bn_act_DSPop_1* conv3x3_bn_act_DSPop_1_U0;
    max_pool2x2_1* max_pool2x2_1_U0;
    conv3x3_bn_act_DSPop_2* conv3x3_bn_act_DSPop_2_U0;
    max_pool2x2_2* max_pool2x2_2_U0;
    conv3x3_bn_act_DSPop_4* conv3x3_bn_act_DSPop_4_U0;
    conv3x3_bn_act_DSPop_6* conv3x3_bn_act_DSPop_6_U0;
    conv3x3_bn_act_DSPop_5* conv3x3_bn_act_DSPop_5_U0;
    conv3x3_bn_act_DSPop_3* conv3x3_bn_act_DSPop_3_U0;
    conv1x1_DSPopt* conv1x1_DSPopt_U0;
    AddLast_3600u_s* AddLast_3600u_U0;
    fifo_w64_d1024_A* in_stream_extract_V_s_U;
    fifo_w32_d2_A_x7* reps_c_U;
    fifo_w192_d1024_A* in_stream0_V_V_U;
    fifo_w32_d2_A_x7* reps_c1_U;
    fifo_w24_d16_A* in_stream1_V_V_U;
    fifo_w32_d2_A_x7* reps_c2_U;
    fifo_w24_d16_A* in_stream2_V_V_U;
    fifo_w32_d2_A_x7* reps_c3_U;
    fifo_w128_d128_A* conv_0_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c4_U;
    fifo_w128_d128_A* pool_0_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c5_U;
    fifo_w32_d128_A* conv_1_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c6_U;
    fifo_w32_d128_A* pool_1_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c7_U;
    fifo_w64_d128_A* conv_2_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c8_U;
    fifo_w64_d128_A* pool_2_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c9_U;
    fifo_w32_d128_A* conv_3_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c10_U;
    fifo_w32_d128_A* pool_3_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c11_U;
    fifo_w16_d128_A* conv_4_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c12_U;
    fifo_w16_d128_A* conv_5_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c13_U;
    fifo_w16_d128_A* conv_6_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c14_U;
    fifo_w16_d128_A* conv_7_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c15_U;
    fifo_w64_d64_A* conv_8_out_V_V_U;
    fifo_w32_d2_A_x7* reps_c16_U;
    start_for_StreamidYM* start_for_StreamidYM_U;
    start_for_StreamidZM* start_for_StreamidZM_U;
    start_for_resize_d0M* start_for_resize_d0M_U;
    start_for_conv3x3d1M* start_for_conv3x3d1M_U;
    start_for_max_pood2M* start_for_max_pood2M_U;
    start_for_conv3x3d3M* start_for_conv3x3d3M_U;
    start_for_max_pood4N* start_for_max_pood4N_U;
    start_for_conv3x3d5N* start_for_conv3x3d5N_U;
    start_for_max_pood6N* start_for_max_pood6N_U;
    start_for_conv3x3d7N* start_for_conv3x3d7N_U;
    start_for_max_pood8N* start_for_max_pood8N_U;
    start_for_conv3x3d9N* start_for_conv3x3d9N_U;
    start_for_conv3x3eaO* start_for_conv3x3eaO_U;
    start_for_conv3x3ebO* start_for_conv3x3ebO_U;
    start_for_conv3x3ecO* start_for_conv3x3ecO_U;
    start_for_conv1x1edO* start_for_conv1x1edO_U;
    start_for_AddLasteeO* start_for_AddLasteeO_U;
    sc_signal< sc_logic > ExtractPixels_U0_ap_start;
    sc_signal< sc_logic > ExtractPixels_U0_ap_done;
    sc_signal< sc_logic > ExtractPixels_U0_ap_continue;
    sc_signal< sc_logic > ExtractPixels_U0_ap_idle;
    sc_signal< sc_logic > ExtractPixels_U0_ap_ready;
    sc_signal< sc_logic > ExtractPixels_U0_start_out;
    sc_signal< sc_logic > ExtractPixels_U0_start_write;
    sc_signal< sc_logic > ExtractPixels_U0_in_r_TREADY;
    sc_signal< sc_lv<64> > ExtractPixels_U0_out_V_V_din;
    sc_signal< sc_logic > ExtractPixels_U0_out_V_V_write;
    sc_signal< sc_lv<32> > ExtractPixels_U0_reps_out_din;
    sc_signal< sc_logic > ExtractPixels_U0_reps_out_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<192> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_numReps_read;
    sc_signal< sc_lv<32> > StreamingDataWidthCo_U0_numReps_out_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_numReps_out_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<24> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_numReps_read;
    sc_signal< sc_lv<32> > StreamingDataWidthCo_1_U0_numReps_out_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_numReps_out_write;
    sc_signal< sc_logic > resize_batch_U0_ap_start;
    sc_signal< sc_logic > resize_batch_U0_ap_done;
    sc_signal< sc_logic > resize_batch_U0_ap_continue;
    sc_signal< sc_logic > resize_batch_U0_ap_idle;
    sc_signal< sc_logic > resize_batch_U0_ap_ready;
    sc_signal< sc_logic > resize_batch_U0_start_out;
    sc_signal< sc_logic > resize_batch_U0_start_write;
    sc_signal< sc_logic > resize_batch_U0_in_V_V_read;
    sc_signal< sc_lv<24> > resize_batch_U0_out_V_V_din;
    sc_signal< sc_logic > resize_batch_U0_out_V_V_write;
    sc_signal< sc_logic > resize_batch_U0_reps_read;
    sc_signal< sc_lv<32> > resize_batch_U0_reps_out_din;
    sc_signal< sc_logic > resize_batch_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_ap_start;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_start_out;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_start_write;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_in_V_V_read;
    sc_signal< sc_lv<128> > conv3x3_l0_bn_act_DS_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_l0_bn_act_DS_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_ap_done;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_l0_bn_act_DS_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_3_U0_ap_start;
    sc_signal< sc_logic > max_pool2x2_3_U0_ap_done;
    sc_signal< sc_logic > max_pool2x2_3_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_3_U0_ap_idle;
    sc_signal< sc_logic > max_pool2x2_3_U0_ap_ready;
    sc_signal< sc_logic > max_pool2x2_3_U0_start_out;
    sc_signal< sc_logic > max_pool2x2_3_U0_start_write;
    sc_signal< sc_logic > max_pool2x2_3_U0_vec_V_V_read;
    sc_signal< sc_lv<128> > max_pool2x2_3_U0_out_V_V_din;
    sc_signal< sc_logic > max_pool2x2_3_U0_out_V_V_write;
    sc_signal< sc_logic > max_pool2x2_3_U0_reps_read;
    sc_signal< sc_lv<32> > max_pool2x2_3_U0_reps_out_din;
    sc_signal< sc_logic > max_pool2x2_3_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_in_V_V_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_U0_ap_start;
    sc_signal< sc_logic > max_pool2x2_U0_ap_done;
    sc_signal< sc_logic > max_pool2x2_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_U0_ap_idle;
    sc_signal< sc_logic > max_pool2x2_U0_ap_ready;
    sc_signal< sc_logic > max_pool2x2_U0_start_out;
    sc_signal< sc_logic > max_pool2x2_U0_start_write;
    sc_signal< sc_logic > max_pool2x2_U0_vec_V_V_read;
    sc_signal< sc_lv<32> > max_pool2x2_U0_out_V_V_din;
    sc_signal< sc_logic > max_pool2x2_U0_out_V_V_write;
    sc_signal< sc_logic > max_pool2x2_U0_reps_read;
    sc_signal< sc_lv<32> > max_pool2x2_U0_reps_out_din;
    sc_signal< sc_logic > max_pool2x2_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_in_V_V_read;
    sc_signal< sc_lv<64> > conv3x3_bn_act_DSPop_1_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_1_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_1_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_1_U0_ap_start;
    sc_signal< sc_logic > max_pool2x2_1_U0_ap_done;
    sc_signal< sc_logic > max_pool2x2_1_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_1_U0_ap_idle;
    sc_signal< sc_logic > max_pool2x2_1_U0_ap_ready;
    sc_signal< sc_logic > max_pool2x2_1_U0_start_out;
    sc_signal< sc_logic > max_pool2x2_1_U0_start_write;
    sc_signal< sc_logic > max_pool2x2_1_U0_vec_V_V_read;
    sc_signal< sc_lv<64> > max_pool2x2_1_U0_out_V_V_din;
    sc_signal< sc_logic > max_pool2x2_1_U0_out_V_V_write;
    sc_signal< sc_logic > max_pool2x2_1_U0_reps_read;
    sc_signal< sc_lv<32> > max_pool2x2_1_U0_reps_out_din;
    sc_signal< sc_logic > max_pool2x2_1_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_in_V_V_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_2_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_2_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_2_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_2_U0_ap_start;
    sc_signal< sc_logic > max_pool2x2_2_U0_ap_done;
    sc_signal< sc_logic > max_pool2x2_2_U0_ap_continue;
    sc_signal< sc_logic > max_pool2x2_2_U0_ap_idle;
    sc_signal< sc_logic > max_pool2x2_2_U0_ap_ready;
    sc_signal< sc_logic > max_pool2x2_2_U0_start_out;
    sc_signal< sc_logic > max_pool2x2_2_U0_start_write;
    sc_signal< sc_logic > max_pool2x2_2_U0_vec_V_V_read;
    sc_signal< sc_lv<32> > max_pool2x2_2_U0_out_V_V_din;
    sc_signal< sc_logic > max_pool2x2_2_U0_out_V_V_write;
    sc_signal< sc_logic > max_pool2x2_2_U0_reps_read;
    sc_signal< sc_lv<32> > max_pool2x2_2_U0_reps_out_din;
    sc_signal< sc_logic > max_pool2x2_2_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_in_V_V_read;
    sc_signal< sc_lv<16> > conv3x3_bn_act_DSPop_4_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_4_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_4_U0_ap_continue;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_in_V_V_read;
    sc_signal< sc_lv<16> > conv3x3_bn_act_DSPop_6_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_6_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_6_U0_ap_continue;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_in_V_V_read;
    sc_signal< sc_lv<16> > conv3x3_bn_act_DSPop_5_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_5_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_5_U0_ap_continue;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_ap_start;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_start_out;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_start_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_in_V_V_read;
    sc_signal< sc_lv<16> > conv3x3_bn_act_DSPop_3_U0_out_V_V_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_out_V_V_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_reps_read;
    sc_signal< sc_lv<32> > conv3x3_bn_act_DSPop_3_U0_reps_out_din;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_reps_out_write;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_ap_done;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_ap_ready;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_ap_idle;
    sc_signal< sc_logic > conv3x3_bn_act_DSPop_3_U0_ap_continue;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_ap_start;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_start_out;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_start_write;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_in_V_V_read;
    sc_signal< sc_lv<64> > conv1x1_DSPopt_U0_out_V_V_din;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_out_V_V_write;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_reps_read;
    sc_signal< sc_lv<32> > conv1x1_DSPopt_U0_reps_out_din;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_reps_out_write;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_ap_done;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_ap_ready;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_ap_idle;
    sc_signal< sc_logic > conv1x1_DSPopt_U0_ap_continue;
    sc_signal< sc_logic > AddLast_3600u_U0_ap_start;
    sc_signal< sc_logic > AddLast_3600u_U0_ap_done;
    sc_signal< sc_logic > AddLast_3600u_U0_ap_continue;
    sc_signal< sc_logic > AddLast_3600u_U0_ap_idle;
    sc_signal< sc_logic > AddLast_3600u_U0_ap_ready;
    sc_signal< sc_logic > AddLast_3600u_U0_in_V_V_read;
    sc_signal< sc_lv<64> > AddLast_3600u_U0_out_r_TDATA;
    sc_signal< sc_logic > AddLast_3600u_U0_out_r_TVALID;
    sc_signal< sc_lv<1> > AddLast_3600u_U0_out_r_TLAST;
    sc_signal< sc_lv<8> > AddLast_3600u_U0_out_r_TKEEP;
    sc_signal< sc_logic > AddLast_3600u_U0_reps_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > in_stream_extract_V_s_full_n;
    sc_signal< sc_lv<64> > in_stream_extract_V_s_dout;
    sc_signal< sc_logic > in_stream_extract_V_s_empty_n;
    sc_signal< sc_logic > reps_c_full_n;
    sc_signal< sc_lv<32> > reps_c_dout;
    sc_signal< sc_logic > reps_c_empty_n;
    sc_signal< sc_logic > in_stream0_V_V_full_n;
    sc_signal< sc_lv<192> > in_stream0_V_V_dout;
    sc_signal< sc_logic > in_stream0_V_V_empty_n;
    sc_signal< sc_logic > reps_c1_full_n;
    sc_signal< sc_lv<32> > reps_c1_dout;
    sc_signal< sc_logic > reps_c1_empty_n;
    sc_signal< sc_logic > in_stream1_V_V_full_n;
    sc_signal< sc_lv<24> > in_stream1_V_V_dout;
    sc_signal< sc_logic > in_stream1_V_V_empty_n;
    sc_signal< sc_logic > reps_c2_full_n;
    sc_signal< sc_lv<32> > reps_c2_dout;
    sc_signal< sc_logic > reps_c2_empty_n;
    sc_signal< sc_logic > in_stream2_V_V_full_n;
    sc_signal< sc_lv<24> > in_stream2_V_V_dout;
    sc_signal< sc_logic > in_stream2_V_V_empty_n;
    sc_signal< sc_logic > reps_c3_full_n;
    sc_signal< sc_lv<32> > reps_c3_dout;
    sc_signal< sc_logic > reps_c3_empty_n;
    sc_signal< sc_logic > conv_0_out_V_V_full_n;
    sc_signal< sc_lv<128> > conv_0_out_V_V_dout;
    sc_signal< sc_logic > conv_0_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c4_full_n;
    sc_signal< sc_lv<32> > reps_c4_dout;
    sc_signal< sc_logic > reps_c4_empty_n;
    sc_signal< sc_logic > pool_0_out_V_V_full_n;
    sc_signal< sc_lv<128> > pool_0_out_V_V_dout;
    sc_signal< sc_logic > pool_0_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c5_full_n;
    sc_signal< sc_lv<32> > reps_c5_dout;
    sc_signal< sc_logic > reps_c5_empty_n;
    sc_signal< sc_logic > conv_1_out_V_V_full_n;
    sc_signal< sc_lv<32> > conv_1_out_V_V_dout;
    sc_signal< sc_logic > conv_1_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c6_full_n;
    sc_signal< sc_lv<32> > reps_c6_dout;
    sc_signal< sc_logic > reps_c6_empty_n;
    sc_signal< sc_logic > pool_1_out_V_V_full_n;
    sc_signal< sc_lv<32> > pool_1_out_V_V_dout;
    sc_signal< sc_logic > pool_1_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c7_full_n;
    sc_signal< sc_lv<32> > reps_c7_dout;
    sc_signal< sc_logic > reps_c7_empty_n;
    sc_signal< sc_logic > conv_2_out_V_V_full_n;
    sc_signal< sc_lv<64> > conv_2_out_V_V_dout;
    sc_signal< sc_logic > conv_2_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c8_full_n;
    sc_signal< sc_lv<32> > reps_c8_dout;
    sc_signal< sc_logic > reps_c8_empty_n;
    sc_signal< sc_logic > pool_2_out_V_V_full_n;
    sc_signal< sc_lv<64> > pool_2_out_V_V_dout;
    sc_signal< sc_logic > pool_2_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c9_full_n;
    sc_signal< sc_lv<32> > reps_c9_dout;
    sc_signal< sc_logic > reps_c9_empty_n;
    sc_signal< sc_logic > conv_3_out_V_V_full_n;
    sc_signal< sc_lv<32> > conv_3_out_V_V_dout;
    sc_signal< sc_logic > conv_3_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c10_full_n;
    sc_signal< sc_lv<32> > reps_c10_dout;
    sc_signal< sc_logic > reps_c10_empty_n;
    sc_signal< sc_logic > pool_3_out_V_V_full_n;
    sc_signal< sc_lv<32> > pool_3_out_V_V_dout;
    sc_signal< sc_logic > pool_3_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c11_full_n;
    sc_signal< sc_lv<32> > reps_c11_dout;
    sc_signal< sc_logic > reps_c11_empty_n;
    sc_signal< sc_logic > conv_4_out_V_V_full_n;
    sc_signal< sc_lv<16> > conv_4_out_V_V_dout;
    sc_signal< sc_logic > conv_4_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c12_full_n;
    sc_signal< sc_lv<32> > reps_c12_dout;
    sc_signal< sc_logic > reps_c12_empty_n;
    sc_signal< sc_logic > conv_5_out_V_V_full_n;
    sc_signal< sc_lv<16> > conv_5_out_V_V_dout;
    sc_signal< sc_logic > conv_5_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c13_full_n;
    sc_signal< sc_lv<32> > reps_c13_dout;
    sc_signal< sc_logic > reps_c13_empty_n;
    sc_signal< sc_logic > conv_6_out_V_V_full_n;
    sc_signal< sc_lv<16> > conv_6_out_V_V_dout;
    sc_signal< sc_logic > conv_6_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c14_full_n;
    sc_signal< sc_lv<32> > reps_c14_dout;
    sc_signal< sc_logic > reps_c14_empty_n;
    sc_signal< sc_logic > conv_7_out_V_V_full_n;
    sc_signal< sc_lv<16> > conv_7_out_V_V_dout;
    sc_signal< sc_logic > conv_7_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c15_full_n;
    sc_signal< sc_lv<32> > reps_c15_dout;
    sc_signal< sc_logic > reps_c15_empty_n;
    sc_signal< sc_logic > conv_8_out_V_V_full_n;
    sc_signal< sc_lv<64> > conv_8_out_V_V_dout;
    sc_signal< sc_logic > conv_8_out_V_V_empty_n;
    sc_signal< sc_logic > reps_c16_full_n;
    sc_signal< sc_lv<32> > reps_c16_dout;
    sc_signal< sc_logic > reps_c16_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_resize_batch_U0_din;
    sc_signal< sc_logic > start_for_resize_batch_U0_full_n;
    sc_signal< sc_lv<1> > start_for_resize_batch_U0_dout;
    sc_signal< sc_logic > start_for_resize_batch_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_l0_bn_act_DS_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_l0_bn_act_DS_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_l0_bn_act_DS_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_l0_bn_act_DS_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_3_U0_din;
    sc_signal< sc_logic > start_for_max_pool2x2_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_3_U0_dout;
    sc_signal< sc_logic > start_for_max_pool2x2_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_U0_din;
    sc_signal< sc_logic > start_for_max_pool2x2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_U0_dout;
    sc_signal< sc_logic > start_for_max_pool2x2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_1_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_1_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_1_U0_din;
    sc_signal< sc_logic > start_for_max_pool2x2_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_1_U0_dout;
    sc_signal< sc_logic > start_for_max_pool2x2_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_2_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_2_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_2_U0_din;
    sc_signal< sc_logic > start_for_max_pool2x2_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_max_pool2x2_2_U0_dout;
    sc_signal< sc_logic > start_for_max_pool2x2_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_4_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_4_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_6_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_6_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_5_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_5_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_3_U0_din;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv3x3_bn_act_DSPop_3_U0_dout;
    sc_signal< sc_logic > start_for_conv3x3_bn_act_DSPop_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv1x1_DSPopt_U0_din;
    sc_signal< sc_logic > start_for_conv1x1_DSPopt_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv1x1_DSPopt_U0_dout;
    sc_signal< sc_logic > start_for_conv1x1_DSPopt_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_AddLast_3600u_U0_din;
    sc_signal< sc_logic > start_for_AddLast_3600u_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AddLast_3600u_U0_dout;
    sc_signal< sc_logic > start_for_AddLast_3600u_U0_empty_n;
    sc_signal< sc_logic > AddLast_3600u_U0_start_full_n;
    sc_signal< sc_logic > AddLast_3600u_U0_start_write;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_AddLast_3600u_U0_ap_continue();
    void thread_AddLast_3600u_U0_ap_start();
    void thread_AddLast_3600u_U0_start_full_n();
    void thread_AddLast_3600u_U0_start_write();
    void thread_ExtractPixels_U0_ap_continue();
    void thread_ExtractPixels_U0_ap_start();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv1x1_DSPopt_U0_ap_continue();
    void thread_conv1x1_DSPopt_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_1_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_1_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_2_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_2_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_3_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_3_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_4_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_4_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_5_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_5_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_6_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_6_U0_ap_start();
    void thread_conv3x3_bn_act_DSPop_U0_ap_continue();
    void thread_conv3x3_bn_act_DSPop_U0_ap_start();
    void thread_conv3x3_l0_bn_act_DS_U0_ap_continue();
    void thread_conv3x3_l0_bn_act_DS_U0_ap_start();
    void thread_in_r_TREADY();
    void thread_max_pool2x2_1_U0_ap_continue();
    void thread_max_pool2x2_1_U0_ap_start();
    void thread_max_pool2x2_2_U0_ap_continue();
    void thread_max_pool2x2_2_U0_ap_start();
    void thread_max_pool2x2_3_U0_ap_continue();
    void thread_max_pool2x2_3_U0_ap_start();
    void thread_max_pool2x2_U0_ap_continue();
    void thread_max_pool2x2_U0_ap_start();
    void thread_out_r_TDATA();
    void thread_out_r_TKEEP();
    void thread_out_r_TLAST();
    void thread_out_r_TVALID();
    void thread_resize_batch_U0_ap_continue();
    void thread_resize_batch_U0_ap_start();
    void thread_start_for_AddLast_3600u_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_conv1x1_DSPopt_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_1_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_2_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_3_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_4_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_5_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_6_U0_din();
    void thread_start_for_conv3x3_bn_act_DSPop_U0_din();
    void thread_start_for_conv3x3_l0_bn_act_DS_U0_din();
    void thread_start_for_max_pool2x2_1_U0_din();
    void thread_start_for_max_pool2x2_2_U0_din();
    void thread_start_for_max_pool2x2_3_U0_din();
    void thread_start_for_max_pool2x2_U0_din();
    void thread_start_for_resize_batch_U0_din();
};

}

using namespace ap_rtl;

#endif
