// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _run_HH_
#define _run_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv2_layer.h"
#include "Conv1_layer.h"
#include "FC2_layer.h"
#include "MaxPooling1_layer.h"
#include "MaxPooling2_layer.h"
#include "Init.h"
#include "Flatten_layer.h"
#include "run_fadd_32ns_32nbkb.h"
#include "run_fmul_32ns_32ncud.h"
#include "run_fcmp_32ns_32ndEe.h"
#include "run_data.h"
#include "run_conv1_input.h"
#include "run_conv1_output.h"
#include "run_pool1_output.h"
#include "run_conv2_output.h"
#include "run_pool2_output.h"
#include "run_flatten_output.h"
#include "run_fc1_output.h"
#include "run_fc2_output.h"
#include "run_fc1_wei.h"
#include "run_fc1_bias.h"

namespace ap_rtl {

struct run : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_in;
    sc_out< sc_lv<32> > predict;
    sc_out< sc_logic > predict_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    run(sc_module_name name);
    SC_HAS_PROCESS(run);

    ~run();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    run_data* data_U;
    run_conv1_input* conv1_input_U;
    run_conv1_output* conv1_output_U;
    run_pool1_output* pool1_output_U;
    run_conv2_output* conv2_output_U;
    run_pool2_output* pool2_output_U;
    run_flatten_output* flatten_output_U;
    run_fc1_output* fc1_output_U;
    run_fc2_output* fc2_output_U;
    run_fc1_wei* fc1_wei_U;
    run_fc1_bias* fc1_bias_U;
    Conv2_layer* grp_Conv2_layer_fu_382;
    Conv1_layer* grp_Conv1_layer_fu_542;
    FC2_layer* grp_FC2_layer_fu_550;
    MaxPooling1_layer* grp_MaxPooling1_layer_fu_563;
    MaxPooling2_layer* grp_MaxPooling2_layer_fu_571;
    Init* grp_Init_fu_579;
    Flatten_layer* grp_Flatten_layer_fu_601;
    run_fadd_32ns_32nbkb<1,4,32,32,32>* run_fadd_32ns_32nbkb_U143;
    run_fmul_32ns_32ncud<1,1,32,32,32>* run_fmul_32ns_32ncud_U144;
    run_fcmp_32ns_32ndEe<1,1,32,32,1>* run_fcmp_32ns_32ndEe_U145;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > row;
    sc_signal< sc_lv<32> > column;
    sc_signal< sc_lv<10> > data_address0;
    sc_signal< sc_logic > data_ce0;
    sc_signal< sc_logic > data_we0;
    sc_signal< sc_lv<32> > data_q0;
    sc_signal< sc_lv<10> > conv1_input_address0;
    sc_signal< sc_logic > conv1_input_ce0;
    sc_signal< sc_logic > conv1_input_we0;
    sc_signal< sc_lv<32> > conv1_input_q0;
    sc_signal< sc_logic > conv1_input_ce1;
    sc_signal< sc_lv<32> > conv1_input_q1;
    sc_signal< sc_lv<11> > conv1_output_address0;
    sc_signal< sc_logic > conv1_output_ce0;
    sc_signal< sc_logic > conv1_output_we0;
    sc_signal< sc_lv<32> > conv1_output_d0;
    sc_signal< sc_lv<32> > conv1_output_q0;
    sc_signal< sc_lv<9> > pool1_output_address0;
    sc_signal< sc_logic > pool1_output_ce0;
    sc_signal< sc_logic > pool1_output_we0;
    sc_signal< sc_lv<32> > pool1_output_d0;
    sc_signal< sc_lv<32> > pool1_output_q0;
    sc_signal< sc_logic > pool1_output_ce1;
    sc_signal< sc_lv<32> > pool1_output_q1;
    sc_signal< sc_lv<9> > conv2_output_address0;
    sc_signal< sc_logic > conv2_output_ce0;
    sc_signal< sc_logic > conv2_output_we0;
    sc_signal< sc_lv<32> > conv2_output_d0;
    sc_signal< sc_lv<32> > conv2_output_q0;
    sc_signal< sc_lv<7> > pool2_output_address0;
    sc_signal< sc_logic > pool2_output_ce0;
    sc_signal< sc_logic > pool2_output_we0;
    sc_signal< sc_lv<32> > pool2_output_d0;
    sc_signal< sc_lv<32> > pool2_output_q0;
    sc_signal< sc_logic > pool2_output_ce1;
    sc_signal< sc_lv<32> > pool2_output_q1;
    sc_signal< sc_lv<7> > flatten_output_address0;
    sc_signal< sc_logic > flatten_output_ce0;
    sc_signal< sc_logic > flatten_output_we0;
    sc_signal< sc_lv<32> > flatten_output_d0;
    sc_signal< sc_lv<32> > flatten_output_q0;
    sc_signal< sc_logic > flatten_output_ce1;
    sc_signal< sc_logic > flatten_output_we1;
    sc_signal< sc_lv<6> > fc1_output_address0;
    sc_signal< sc_logic > fc1_output_ce0;
    sc_signal< sc_logic > fc1_output_we0;
    sc_signal< sc_lv<32> > fc1_output_d0;
    sc_signal< sc_lv<32> > fc1_output_q0;
    sc_signal< sc_lv<4> > fc2_output_address0;
    sc_signal< sc_logic > fc2_output_ce0;
    sc_signal< sc_logic > fc2_output_we0;
    sc_signal< sc_lv<32> > fc2_output_d0;
    sc_signal< sc_lv<32> > fc2_output_q0;
    sc_signal< sc_lv<12> > fc1_wei_address0;
    sc_signal< sc_logic > fc1_wei_ce0;
    sc_signal< sc_lv<32> > fc1_wei_q0;
    sc_signal< sc_lv<6> > fc1_bias_address0;
    sc_signal< sc_logic > fc1_bias_ce0;
    sc_signal< sc_lv<32> > fc1_bias_q0;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > tmp_fu_634_p2;
    sc_signal< sc_lv<1> > tmp_reg_781;
    sc_signal< sc_lv<32> > tmp_1_fu_644_p2;
    sc_signal< sc_lv<6> > i_fu_725_p2;
    sc_signal< sc_lv<6> > i_reg_796;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > tmp_i_fu_731_p1;
    sc_signal< sc_lv<64> > tmp_i_reg_801;
    sc_signal< sc_lv<1> > exitcond1_i_fu_719_p2;
    sc_signal< sc_lv<12> > tmp_i_cast_fu_736_p1;
    sc_signal< sc_lv<12> > tmp_i_cast_reg_806;
    sc_signal< sc_lv<6> > fc1_output_addr_reg_811;
    sc_signal< sc_lv<7> > k_fu_746_p2;
    sc_signal< sc_lv<7> > k_reg_819;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<12> > next_mul_fu_757_p2;
    sc_signal< sc_lv<12> > next_mul_reg_824;
    sc_signal< sc_lv<1> > exitcond_i_fu_740_p2;
    sc_signal< sc_lv<32> > flatten_output_load_reg_844;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > fc1_wei_load_reg_849;
    sc_signal< sc_lv<32> > tmp_45_i_fu_616_p2;
    sc_signal< sc_lv<32> > tmp_45_i_reg_854;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > grp_fu_609_p2;
    sc_signal< sc_lv<32> > tmp_i_3_reg_864;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_ap_start;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_ap_done;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_ap_idle;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_ap_ready;
    sc_signal< sc_lv<9> > grp_Conv2_layer_fu_382_pool1_output_address0;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_pool1_output_ce0;
    sc_signal< sc_lv<9> > grp_Conv2_layer_fu_382_pool1_output_address1;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_pool1_output_ce1;
    sc_signal< sc_lv<9> > grp_Conv2_layer_fu_382_conv2_output_address0;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_conv2_output_ce0;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_conv2_output_we0;
    sc_signal< sc_lv<32> > grp_Conv2_layer_fu_382_conv2_output_d0;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_ap_start;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_ap_done;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_ap_idle;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv1_layer_fu_542_conv1_input_address0;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_conv1_input_ce0;
    sc_signal< sc_lv<10> > grp_Conv1_layer_fu_542_conv1_input_address1;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_conv1_input_ce1;
    sc_signal< sc_lv<11> > grp_Conv1_layer_fu_542_conv1_output_address0;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_conv1_output_ce0;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_conv1_output_we0;
    sc_signal< sc_lv<32> > grp_Conv1_layer_fu_542_conv1_output_d0;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_ap_start;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_ap_done;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_ap_idle;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_ap_ready;
    sc_signal< sc_lv<6> > grp_FC2_layer_fu_550_fc1_output_address0;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_fc1_output_ce0;
    sc_signal< sc_lv<4> > grp_FC2_layer_fu_550_fc2_output_address0;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_fc2_output_ce0;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_fc2_output_we0;
    sc_signal< sc_lv<32> > grp_FC2_layer_fu_550_fc2_output_d0;
    sc_signal< sc_lv<32> > grp_FC2_layer_fu_550_ap_return;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_ap_start;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_ap_done;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_ap_idle;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_ap_ready;
    sc_signal< sc_lv<11> > grp_MaxPooling1_layer_fu_563_conv1_output_address0;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_conv1_output_ce0;
    sc_signal< sc_lv<9> > grp_MaxPooling1_layer_fu_563_pool1_output_address0;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_pool1_output_ce0;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_pool1_output_we0;
    sc_signal< sc_lv<32> > grp_MaxPooling1_layer_fu_563_pool1_output_d0;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_ap_start;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_ap_done;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_ap_idle;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_ap_ready;
    sc_signal< sc_lv<9> > grp_MaxPooling2_layer_fu_571_conv2_output_address0;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_conv2_output_ce0;
    sc_signal< sc_lv<7> > grp_MaxPooling2_layer_fu_571_pool2_output_address0;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_pool2_output_ce0;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_pool2_output_we0;
    sc_signal< sc_lv<32> > grp_MaxPooling2_layer_fu_571_pool2_output_d0;
    sc_signal< sc_logic > grp_Init_fu_579_ap_start;
    sc_signal< sc_logic > grp_Init_fu_579_ap_done;
    sc_signal< sc_logic > grp_Init_fu_579_ap_idle;
    sc_signal< sc_logic > grp_Init_fu_579_ap_ready;
    sc_signal< sc_lv<10> > grp_Init_fu_579_data_address0;
    sc_signal< sc_logic > grp_Init_fu_579_data_ce0;
    sc_signal< sc_lv<10> > grp_Init_fu_579_conv1_input_address0;
    sc_signal< sc_logic > grp_Init_fu_579_conv1_input_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_conv1_input_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_conv1_input_d0;
    sc_signal< sc_lv<11> > grp_Init_fu_579_conv1_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_conv1_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_conv1_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_conv1_output_d0;
    sc_signal< sc_lv<9> > grp_Init_fu_579_pool1_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_pool1_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_pool1_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_pool1_output_d0;
    sc_signal< sc_lv<9> > grp_Init_fu_579_conv2_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_conv2_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_conv2_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_conv2_output_d0;
    sc_signal< sc_lv<7> > grp_Init_fu_579_pool2_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_pool2_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_pool2_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_pool2_output_d0;
    sc_signal< sc_lv<7> > grp_Init_fu_579_flatten_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_flatten_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_flatten_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_flatten_output_d0;
    sc_signal< sc_lv<6> > grp_Init_fu_579_fc1_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_fc1_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_fc1_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_fc1_output_d0;
    sc_signal< sc_lv<4> > grp_Init_fu_579_fc2_output_address0;
    sc_signal< sc_logic > grp_Init_fu_579_fc2_output_ce0;
    sc_signal< sc_logic > grp_Init_fu_579_fc2_output_we0;
    sc_signal< sc_lv<32> > grp_Init_fu_579_fc2_output_d0;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_ap_start;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_ap_done;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_ap_idle;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_ap_ready;
    sc_signal< sc_lv<7> > grp_Flatten_layer_fu_601_pool2_output_address0;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_pool2_output_ce0;
    sc_signal< sc_lv<7> > grp_Flatten_layer_fu_601_pool2_output_address1;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_pool2_output_ce1;
    sc_signal< sc_lv<7> > grp_Flatten_layer_fu_601_flatten_output_address0;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_flatten_output_ce0;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_flatten_output_we0;
    sc_signal< sc_lv<32> > grp_Flatten_layer_fu_601_flatten_output_d0;
    sc_signal< sc_lv<7> > grp_Flatten_layer_fu_601_flatten_output_address1;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_flatten_output_ce1;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_flatten_output_we1;
    sc_signal< sc_lv<32> > grp_Flatten_layer_fu_601_flatten_output_d1;
    sc_signal< sc_lv<32> > column_new_reg_338;
    sc_signal< sc_lv<1> > tmp_4_fu_695_p2;
    sc_signal< sc_lv<6> > i_i_reg_349;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<7> > k_i_reg_360;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<12> > phi_mul_reg_371;
    sc_signal< sc_logic > grp_Conv2_layer_fu_382_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_Conv1_layer_fu_542_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_FC2_layer_fu_550_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_MaxPooling1_layer_fu_563_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_MaxPooling2_layer_fu_571_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_Init_fu_579_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_Flatten_layer_fu_601_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_690_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_768_p1;
    sc_signal< sc_lv<64> > tmp_44_i_fu_752_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_701_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< bool > ap_block_state27_on_subcall_done;
    sc_signal< sc_lv<32> > tmp_43_i_fu_773_p3;
    sc_signal< sc_lv<32> > grp_fu_609_p1;
    sc_signal< sc_lv<6> > tmp_3_fu_654_p1;
    sc_signal< sc_lv<9> > tmp_6_fu_666_p1;
    sc_signal< sc_lv<11> > p_shl_cast_fu_658_p3;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_670_p3;
    sc_signal< sc_lv<11> > tmp_2_fu_650_p1;
    sc_signal< sc_lv<11> > tmp_7_fu_678_p2;
    sc_signal< sc_lv<11> > tmp_8_fu_684_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_763_p2;
    sc_signal< sc_lv<1> > tmp_42_i_fu_620_p2;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< bool > ap_condition_189;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<12> ap_const_lv12_32;
    static const sc_lv<5> ap_const_lv5_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state27_on_subcall_done();
    void thread_ap_condition_189();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_conv1_input_address0();
    void thread_conv1_input_ce0();
    void thread_conv1_input_ce1();
    void thread_conv1_input_we0();
    void thread_conv1_output_address0();
    void thread_conv1_output_ce0();
    void thread_conv1_output_d0();
    void thread_conv1_output_we0();
    void thread_conv2_output_address0();
    void thread_conv2_output_ce0();
    void thread_conv2_output_d0();
    void thread_conv2_output_we0();
    void thread_data_address0();
    void thread_data_ce0();
    void thread_data_we0();
    void thread_exitcond1_i_fu_719_p2();
    void thread_exitcond_i_fu_740_p2();
    void thread_fc1_bias_address0();
    void thread_fc1_bias_ce0();
    void thread_fc1_output_address0();
    void thread_fc1_output_ce0();
    void thread_fc1_output_d0();
    void thread_fc1_output_we0();
    void thread_fc1_wei_address0();
    void thread_fc1_wei_ce0();
    void thread_fc2_output_address0();
    void thread_fc2_output_ce0();
    void thread_fc2_output_d0();
    void thread_fc2_output_we0();
    void thread_flatten_output_address0();
    void thread_flatten_output_ce0();
    void thread_flatten_output_ce1();
    void thread_flatten_output_d0();
    void thread_flatten_output_we0();
    void thread_flatten_output_we1();
    void thread_grp_Conv1_layer_fu_542_ap_start();
    void thread_grp_Conv2_layer_fu_382_ap_start();
    void thread_grp_FC2_layer_fu_550_ap_start();
    void thread_grp_Flatten_layer_fu_601_ap_start();
    void thread_grp_Init_fu_579_ap_start();
    void thread_grp_MaxPooling1_layer_fu_563_ap_start();
    void thread_grp_MaxPooling2_layer_fu_571_ap_start();
    void thread_grp_fu_609_p1();
    void thread_i_fu_725_p2();
    void thread_k_fu_746_p2();
    void thread_next_mul_fu_757_p2();
    void thread_p_shl1_cast_fu_670_p3();
    void thread_p_shl_cast_fu_658_p3();
    void thread_pool1_output_address0();
    void thread_pool1_output_ce0();
    void thread_pool1_output_ce1();
    void thread_pool1_output_d0();
    void thread_pool1_output_we0();
    void thread_pool2_output_address0();
    void thread_pool2_output_ce0();
    void thread_pool2_output_ce1();
    void thread_pool2_output_d0();
    void thread_pool2_output_we0();
    void thread_predict();
    void thread_predict_ap_vld();
    void thread_tmp_10_cast_fu_768_p1();
    void thread_tmp_1_fu_644_p2();
    void thread_tmp_2_fu_650_p1();
    void thread_tmp_3_fu_654_p1();
    void thread_tmp_43_i_fu_773_p3();
    void thread_tmp_44_i_fu_752_p1();
    void thread_tmp_4_fu_695_p2();
    void thread_tmp_5_fu_701_p2();
    void thread_tmp_6_fu_666_p1();
    void thread_tmp_7_fu_678_p2();
    void thread_tmp_8_cast_fu_690_p1();
    void thread_tmp_8_fu_684_p2();
    void thread_tmp_fu_634_p2();
    void thread_tmp_i_cast_fu_736_p1();
    void thread_tmp_i_fu_731_p1();
    void thread_tmp_s_fu_763_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
