-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Sat Jan 30 17:45:57 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom is
  port (
    \q0_reg[8]_0\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[11]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_7\ : in STD_LOGIC;
    \q0_reg[9]_8\ : in STD_LOGIC;
    \q0_reg[9]_9\ : in STD_LOGIC;
    \q0_reg[9]_10\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \xor_ln899_51_reg_4098_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_51_reg_4098_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xor_ln899_51_reg_4098_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_53_reg_4108_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_45_reg_4068_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom is
  signal icmp_ln899_51_fu_2397_p2 : STD_LOGIC;
  signal \q0[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__24_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__8_n_1\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[8]_0\ : STD_LOGIC;
  signal \^q0_reg[9]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_51_reg_4098_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_xor_ln899_51_reg_4098_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_51_reg_4098_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_51_reg_4098_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_51_reg_4098_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \q0[10]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \q0[11]_i_1__10\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q0[12]_i_1__5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \q0[2]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \q0[5]_i_1__7\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q0[6]_i_1__10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \q0[7]_i_1__9\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \q0[9]_i_1__8\ : label is "soft_lutpair138";
begin
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[8]_0\ <= \^q0_reg[8]_0\;
  \q0_reg[9]_0\ <= \^q0_reg[9]_0\;
\icmp_ln899_42_reg_4053[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \icmp_ln899_42_reg_4053_reg[0]\(0),
      O => \q0_reg[9]_3\(0)
    );
\icmp_ln899_42_reg_4053[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \icmp_ln899_42_reg_4053_reg[0]\(0),
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \q0_reg[9]_4\(0)
    );
\icmp_ln899_45_reg_4068[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      O => \q0_reg[9]_6\(0)
    );
\icmp_ln899_45_reg_4068[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[9]_5\(0)
    );
\icmp_ln899_46_reg_4073[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \icmp_ln899_46_reg_4073_reg[0]\,
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_46_reg_4073[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \icmp_ln899_46_reg_4073_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \q0_reg[9]_2\(0)
    );
\icmp_ln899_52_reg_4103[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => Q(0),
      O => \q0_reg[1]_2\(0)
    );
\icmp_ln899_52_reg_4103[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => Q(0),
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[1]_1\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      O => DI(0)
    );
\icmp_ln899_53_reg_4108[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => S(0)
    );
\icmp_ln899_53_reg_4108[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \icmp_ln899_53_reg_4108_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[12]_1\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \icmp_ln899_53_reg_4108_reg[0]\,
      O => \q0_reg[12]_0\(0)
    );
\icmp_ln899_55_reg_4118[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(10),
      I1 => accu_0_3_V_fu_1999_p2(11),
      I2 => \^q0_reg[11]_0\,
      O => \q0_reg[11]_2\(0)
    );
\icmp_ln899_55_reg_4118[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(10),
      I1 => \^q0_reg[11]_0\,
      I2 => accu_0_3_V_fu_1999_p2(11),
      O => \q0_reg[11]_1\(0)
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F79"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[0]_i_1__4_n_1\
    );
\q0[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36DA"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[10]_i_1__4_n_1\
    );
\q0[11]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38D9"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[11]_i_1__10_n_1\
    );
\q0[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6D78"
    )
        port map (
      I0 => \q0_reg[9]_7\,
      I1 => \q0_reg[9]_8\,
      I2 => \q0_reg[9]_9\,
      I3 => \q0_reg[9]_10\,
      O => \q0[12]_i_1__5_n_1\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0605"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[1]_i_1_n_1\
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(2),
      O => \q0[2]_i_1__4_n_1\
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(2),
      O => \q0[4]_i_1__6_n_1\
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[5]_i_1__7_n_1\
    );
\q0[6]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \q0_reg[6]_4\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[6]_3\,
      I3 => \q0_reg[6]_2\,
      O => \q0[6]_i_1__10_n_1\
    );
\q0[7]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[6]_3\,
      I3 => \q0_reg[6]_4\,
      O => \q0[7]_i_1__9_n_1\
    );
\q0[8]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98B7"
    )
        port map (
      I0 => \q0_reg[8]_1\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[6]_3\,
      I3 => \q0_reg[6]_4\,
      O => \q0[8]_i_1__24_n_1\
    );
\q0[9]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"782A"
    )
        port map (
      I0 => \q0_reg[9]_9\,
      I1 => \q0_reg[9]_7\,
      I2 => \q0_reg[9]_8\,
      I3 => \q0_reg[9]_10\,
      O => \q0[9]_i_1__8_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__4_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__4_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__10_n_1\,
      Q => \^q0_reg[11]_0\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__4_n_1\,
      Q => \^q0_reg[2]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__10_n_1\,
      Q => \^q0_reg[6]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__24_n_1\,
      Q => \^q0_reg[8]_0\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__8_n_1\,
      Q => \^q0_reg[9]_0\,
      R => '0'
    );
\xor_ln899_51_reg_4098[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \^q0_reg[11]_0\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \xor_ln899_51_reg_4098[0]_i_10_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \^q0_reg[9]_0\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \xor_ln899_51_reg_4098[0]_i_11_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_51_reg_4098[0]_i_12_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \q0_reg_n_1_[5]\,
      O => \xor_ln899_51_reg_4098[0]_i_13_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \q0_reg_n_1_[5]\,
      O => \xor_ln899_51_reg_4098[0]_i_14_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \xor_ln899_51_reg_4098[0]_i_15_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \xor_ln899_51_reg_4098[0]_i_16_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \xor_ln899_51_reg_4098[0]_i_17_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \xor_ln899_51_reg_4098[0]_i_18_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \xor_ln899_51_reg_4098[0]_i_19_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \xor_ln899_51_reg_4098_reg[0]_i_2_0\,
      O => \xor_ln899_51_reg_4098[0]_i_5_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \^q0_reg[11]_0\,
      O => \xor_ln899_51_reg_4098[0]_i_6_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \^q0_reg[9]_0\,
      O => \xor_ln899_51_reg_4098[0]_i_7_n_1\
    );
\xor_ln899_51_reg_4098[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \xor_ln899_51_reg_4098_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \xor_ln899_51_reg_4098[0]_i_9_n_1\
    );
\xor_ln899_51_reg_4098_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_51_fu_2397_p2,
      CO(3 downto 0) => \NLW_xor_ln899_51_reg_4098_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_51_reg_4098_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_51_reg_4098_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_51_reg_4098_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_51_fu_2397_p2,
      CO(2) => \xor_ln899_51_reg_4098_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_51_reg_4098_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_51_reg_4098_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_51_reg_4098_reg[0]\(0),
      DI(2) => \xor_ln899_51_reg_4098[0]_i_5_n_1\,
      DI(1) => \xor_ln899_51_reg_4098[0]_i_6_n_1\,
      DI(0) => \xor_ln899_51_reg_4098[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_51_reg_4098_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_51_reg_4098_reg[0]_0\(0),
      S(2) => \xor_ln899_51_reg_4098[0]_i_9_n_1\,
      S(1) => \xor_ln899_51_reg_4098[0]_i_10_n_1\,
      S(0) => \xor_ln899_51_reg_4098[0]_i_11_n_1\
    );
\xor_ln899_51_reg_4098_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_51_reg_4098_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_51_reg_4098_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_51_reg_4098_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_51_reg_4098_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_51_reg_4098[0]_i_12_n_1\,
      DI(2) => \xor_ln899_51_reg_4098[0]_i_13_n_1\,
      DI(1) => \xor_ln899_51_reg_4098[0]_i_14_n_1\,
      DI(0) => \xor_ln899_51_reg_4098[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_51_reg_4098_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_51_reg_4098[0]_i_16_n_1\,
      S(2) => \xor_ln899_51_reg_4098[0]_i_17_n_1\,
      S(1) => \xor_ln899_51_reg_4098[0]_i_18_n_1\,
      S(0) => \xor_ln899_51_reg_4098[0]_i_19_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q0[5]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__18_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[5]_i_1__10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[8]_i_1__18\ : label is "soft_lutpair26";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\icmp_ln899_52_reg_4103[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_52_reg_4103_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_52_reg_4103[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(0),
      I1 => accu_0_3_V_fu_1999_p2(1),
      I2 => \^q\(0),
      O => DI(0)
    );
\icmp_ln899_52_reg_4103[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(0),
      I1 => \^q\(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      O => S(0)
    );
\icmp_ln899_52_reg_4103[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_52_reg_4103_reg[0]\,
      O => \q0_reg[8]_1\(0)
    );
\q0[5]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[5]_i_1__10_n_1\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCE"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[7]_3\,
      O => \q0[7]_i_1__1_n_1\
    );
\q0[8]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C118"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(1),
      O => \q0[8]_i_1__18_n_1\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__10_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__1_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__18_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC;
    \q0_reg[3]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_53_reg_4108_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[3]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom is
  signal \icmp_ln899_53_reg_4108[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_53_reg_4108_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[12]_i_1__18_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__24_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_53_reg_4108_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_53_reg_4108_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_53_reg_4108_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_53_reg_4108_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[12]_i_1__18\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[13]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[7]_i_1__24\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[9]_i_1__2\ : label is "soft_lutpair24";
begin
\icmp_ln899_16_reg_3923[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => O(0),
      I2 => O(1),
      I3 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      O => \q0_reg[2]_1\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => O(0),
      I2 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      I3 => O(1),
      O => \q0_reg[2]_0\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_53_reg_4108[0]_i_10_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_53_reg_4108[0]_i_11_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_53_reg_4108[0]_i_13_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_53_reg_4108[0]_i_15_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_53_reg_4108[0]_i_17_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_53_reg_4108[0]_i_4_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_53_reg_4108[0]_i_6_n_1\
    );
\icmp_ln899_53_reg_4108[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_53_reg_4108[0]_i_8_n_1\
    );
\icmp_ln899_53_reg_4108_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_53_reg_4108_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_53_reg_4108_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_53_reg_4108_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_53_reg_4108_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_53_reg_4108_reg[0]\(1),
      DI(2) => \icmp_ln899_53_reg_4108[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_53_reg_4108_reg[0]\(0),
      DI(0) => \icmp_ln899_53_reg_4108[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_53_reg_4108_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_53_reg_4108_reg[0]_0\(1),
      S(2) => \icmp_ln899_53_reg_4108[0]_i_8_n_1\,
      S(1) => \icmp_ln899_53_reg_4108_reg[0]_0\(0),
      S(0) => \icmp_ln899_53_reg_4108[0]_i_10_n_1\
    );
\icmp_ln899_53_reg_4108_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_53_reg_4108_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_53_reg_4108_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_53_reg_4108_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_53_reg_4108_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_53_reg_4108[0]_i_11_n_1\,
      DI(2) => DI(1),
      DI(1) => \icmp_ln899_53_reg_4108[0]_i_13_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_53_reg_4108_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_53_reg_4108[0]_i_15_n_1\,
      S(2) => S(1),
      S(1) => \icmp_ln899_53_reg_4108[0]_i_17_n_1\,
      S(0) => S(0)
    );
\q0[12]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DE1"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(2),
      O => \q0[12]_i_1__18_n_1\
    );
\q0[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C319"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(0),
      O => \q0[13]_i_1__2_n_1\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[3]_1\,
      I2 => \q0_reg[3]_2\,
      I3 => \q0_reg[3]_3\,
      O => \q0[3]_i_1__0_n_1\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      O => \q0[6]_i_1_n_1\
    );
\q0[7]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF9E"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(2),
      O => \q0[7]_i_1__24_n_1\
    );
\q0[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F71"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[9]_i_1__2_n_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__18_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[2]_2\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[3]\,
      S => \q0_reg[3]_4\
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__24_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom is
  port (
    \q0_reg[11]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[10]_1\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_54_reg_4113_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_54_reg_4113_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_53_reg_4108_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_54_reg_4113_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom is
  signal \icmp_ln899_54_reg_4113[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_54_reg_4113_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__29_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__27_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__6_n_1\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_54_reg_4113_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_54_reg_4113_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_55_reg_4118_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_54_reg_4113_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_54_reg_4113_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_55_reg_4118_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \q0[10]_i_1__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \q0[11]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \q0[13]_i_1__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \q0[14]_i_1__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \q0[1]_i_1__13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \q0[3]_i_1__6\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \q0[7]_i_1__29\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \q0[8]_i_1__27\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \q0[9]_i_1__6\ : label is "soft_lutpair132";
begin
  \q0_reg[10]_0\ <= \^q0_reg[10]_0\;
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
\icmp_ln899_52_reg_4103[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \icmp_ln899_52_reg_4103_reg[0]\,
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_52_reg_4103[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \icmp_ln899_52_reg_4103_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \q0_reg[14]_0\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[9]_0\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \icmp_ln899_54_reg_4113[0]_i_10_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_54_reg_4113_reg[0]_i_2_0\,
      O => \icmp_ln899_54_reg_4113[0]_i_12_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_54_reg_4113[0]_i_14_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_54_reg_4113_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_54_reg_4113[0]_i_16_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_54_reg_4113[0]_i_18_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \icmp_ln899_55_reg_4118_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \icmp_ln899_54_reg_4113[0]_i_3_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \^q0_reg[11]_0\,
      O => \icmp_ln899_54_reg_4113[0]_i_5_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_54_reg_4113[0]_i_6_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \icmp_ln899_55_reg_4118_reg[0]\,
      O => \icmp_ln899_54_reg_4113[0]_i_7_n_1\
    );
\icmp_ln899_54_reg_4113[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \^q0_reg[11]_0\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \icmp_ln899_54_reg_4113[0]_i_9_n_1\
    );
\icmp_ln899_54_reg_4113_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_54_reg_4113_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_54_reg_4113_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_54_reg_4113_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_54_reg_4113_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_54_reg_4113[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_54_reg_4113_reg[0]\(0),
      DI(1) => \icmp_ln899_54_reg_4113[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_54_reg_4113[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_54_reg_4113_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_54_reg_4113[0]_i_7_n_1\,
      S(2) => \icmp_ln899_54_reg_4113_reg[0]_0\(0),
      S(1) => \icmp_ln899_54_reg_4113[0]_i_9_n_1\,
      S(0) => \icmp_ln899_54_reg_4113[0]_i_10_n_1\
    );
\icmp_ln899_54_reg_4113_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_54_reg_4113_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_54_reg_4113_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_54_reg_4113_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_54_reg_4113_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => \icmp_ln899_54_reg_4113[0]_i_12_n_1\,
      DI(1) => DI(0),
      DI(0) => \icmp_ln899_54_reg_4113[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_54_reg_4113_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => S(1),
      S(2) => \icmp_ln899_54_reg_4113[0]_i_16_n_1\,
      S(1) => S(0),
      S(0) => \icmp_ln899_54_reg_4113[0]_i_18_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_55_reg_4118[0]_i_11_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      O => \icmp_ln899_55_reg_4118[0]_i_12_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      O => \icmp_ln899_55_reg_4118[0]_i_13_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_55_reg_4118_reg[0]_i_2_0\,
      O => \icmp_ln899_55_reg_4118[0]_i_14_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_55_reg_4118[0]_i_15_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_55_reg_4118[0]_i_16_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_55_reg_4118[0]_i_17_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_55_reg_4118_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_55_reg_4118[0]_i_18_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \icmp_ln899_55_reg_4118_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[14]_3\(0)
    );
\icmp_ln899_55_reg_4118[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \icmp_ln899_55_reg_4118_reg[0]\,
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_55_reg_4118_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[1]_0\(0),
      CO(2) => \icmp_ln899_55_reg_4118_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_55_reg_4118_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_55_reg_4118_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_55_reg_4118[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_55_reg_4118[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_55_reg_4118[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_55_reg_4118[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_55_reg_4118_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_55_reg_4118[0]_i_15_n_1\,
      S(2) => \icmp_ln899_55_reg_4118[0]_i_16_n_1\,
      S(1) => \icmp_ln899_55_reg_4118[0]_i_17_n_1\,
      S(0) => \icmp_ln899_55_reg_4118[0]_i_18_n_1\
    );
\q0[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE5"
    )
        port map (
      I0 => \q0_reg[1]_1\,
      I1 => \q0_reg[1]_4\,
      I2 => \q0_reg[1]_3\,
      I3 => \q0_reg[1]_2\,
      O => \q0[0]_i_1__10_n_1\
    );
\q0[10]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C6B"
    )
        port map (
      I0 => \q0_reg[10]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[1]_1\,
      O => \q0[10]_i_1__14_n_1\
    );
\q0[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DEA"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_1\,
      O => \q0[11]_i_1__4_n_1\
    );
\q0[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9942"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[10]_1\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[7]_1\,
      O => \q0[13]_i_1__5_n_1\
    );
\q0[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5EB5"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[10]_1\,
      I3 => \q0_reg[7]_0\,
      O => \q0[14]_i_1__5_n_1\
    );
\q0[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \q0_reg[1]_3\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[1]_4\,
      I3 => \q0_reg[1]_2\,
      O => \q0[1]_i_1__13_n_1\
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \q0_reg[10]_1\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[7]_0\,
      O => \q0[3]_i_1__6_n_1\
    );
\q0[7]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[1]_4\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[7]_1\,
      O => \q0[7]_i_1__29_n_1\
    );
\q0[8]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"918E"
    )
        port map (
      I0 => \q0_reg[1]_2\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[1]_4\,
      I3 => \q0_reg[1]_1\,
      O => \q0[8]_i_1__27_n_1\
    );
\q0[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DE8"
    )
        port map (
      I0 => \q0_reg[1]_1\,
      I1 => \q0_reg[1]_2\,
      I2 => \q0_reg[1]_3\,
      I3 => \q0_reg[1]_4\,
      O => \q0[9]_i_1__6_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__14_n_1\,
      Q => \^q0_reg[10]_0\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__4_n_1\,
      Q => \^q0_reg[11]_0\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__5_n_1\,
      Q => Q(1),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__6_n_1\,
      Q => \q0_reg[3]_0\,
      S => \q0_reg[3]_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__6_n_1\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__29_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__27_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    \q0_reg[1]_5\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_55_reg_4118_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]_i_2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom is
  signal \icmp_ln899_52_reg_4103[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_55_reg_4118_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_52_reg_4103_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_55_reg_4118_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_52_reg_4103_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_55_reg_4118_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[12]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \q0[13]_i_1__9\ : label is "soft_lutpair131";
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\icmp_ln899_52_reg_4103[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => Q(0),
      O => \icmp_ln899_52_reg_4103[0]_i_11_n_1\
    );
\icmp_ln899_52_reg_4103[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_52_reg_4103_reg[0]_i_2_0\,
      O => \icmp_ln899_52_reg_4103[0]_i_14_n_1\
    );
\icmp_ln899_52_reg_4103[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => Q(0),
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_52_reg_4103[0]_i_15_n_1\
    );
\icmp_ln899_52_reg_4103[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_52_reg_4103_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_52_reg_4103[0]_i_18_n_1\
    );
\icmp_ln899_52_reg_4103_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[1]_1\(0),
      CO(2) => \icmp_ln899_52_reg_4103_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_52_reg_4103_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_52_reg_4103_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_52_reg_4103[0]_i_11_n_1\,
      DI(2 downto 1) => \icmp_ln899_52_reg_4103_reg[0]\(1 downto 0),
      DI(0) => \icmp_ln899_52_reg_4103[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_52_reg_4103_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_52_reg_4103[0]_i_15_n_1\,
      S(2 downto 1) => \icmp_ln899_52_reg_4103_reg[0]_0\(1 downto 0),
      S(0) => \icmp_ln899_52_reg_4103[0]_i_18_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_55_reg_4118_reg[0]_0\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_55_reg_4118[0]_i_10_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_55_reg_4118[0]_i_4_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_55_reg_4118_reg[0]_0\,
      O => \icmp_ln899_55_reg_4118[0]_i_6_n_1\
    );
\icmp_ln899_55_reg_4118[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_55_reg_4118[0]_i_8_n_1\
    );
\icmp_ln899_55_reg_4118_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_55_reg_4118_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_55_reg_4118_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_55_reg_4118_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_55_reg_4118_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => \icmp_ln899_55_reg_4118[0]_i_4_n_1\,
      DI(1) => DI(0),
      DI(0) => \icmp_ln899_55_reg_4118[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_55_reg_4118_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => S(1),
      S(2) => \icmp_ln899_55_reg_4118[0]_i_8_n_1\,
      S(1) => S(0),
      S(0) => \icmp_ln899_55_reg_4118[0]_i_10_n_1\
    );
\q0[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BCC"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(2),
      O => \q0[12]_i_1__1_n_1\
    );
\q0[13]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C52C"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(1),
      O => \q0[13]_i_1__9_n_1\
    );
\q0[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0441"
    )
        port map (
      I0 => \q0_reg[1]_2\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[1]_4\,
      I3 => \q0_reg[1]_5\,
      O => \q0[1]_i_1__11_n_1\
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D118"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[8]_1\,
      I2 => \q0_reg[8]_2\,
      I3 => \q0_reg[8]_3\,
      O => \q0[8]_i_1__0_n_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__11_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom is
  port (
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    \q0_reg[8]_5\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom is
  signal \q0[8]_i_1__22_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
begin
\icmp_ln899_25_reg_3968[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_25_reg_3968_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_25_reg_3968_reg[0]\,
      O => \q0_reg[8]_1\(0)
    );
\q0[8]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"788A"
    )
        port map (
      I0 => \q0_reg[8]_2\,
      I1 => \q0_reg[8]_3\,
      I2 => \q0_reg[8]_4\,
      I3 => \q0_reg[8]_5\,
      O => \q0[8]_i_1__22_n_1\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__22_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom is
  port (
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[13]_0\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC;
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[9]_4\ : in STD_LOGIC;
    \q0_reg[9]_5\ : in STD_LOGIC;
    \q0_reg[6]_5\ : in STD_LOGIC;
    \q0_reg[6]_6\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[10]_1\ : in STD_LOGIC;
    \icmp_ln899_2_reg_3853_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_2_reg_3853_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_26_reg_3973_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom is
  signal \icmp_ln899_26_reg_3973[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_3973_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[10]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__13_n_1\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[9]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_26_reg_3973_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_26_reg_3973_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_2_reg_3853_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_3973_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_3973_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_3853_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__16\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \q0[13]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \q0[7]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \q0[8]_i_1__5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \q0[9]_i_1__13\ : label is "soft_lutpair78";
begin
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[9]_0\ <= \^q0_reg[9]_0\;
\icmp_ln899_10_reg_3893[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(1),
      O => \q0_reg[6]_4\(0)
    );
\icmp_ln899_10_reg_3893[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(1),
      I2 => O(0),
      O => \q0_reg[6]_3\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(1),
      O => \q0_reg[6]_2\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(1),
      I2 => O(0),
      O => S(0)
    );
\icmp_ln899_26_reg_3973[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \^q0_reg[9]_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_26_reg_3973[0]_i_10_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_26_reg_3973[0]_i_11_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_26_reg_3973[0]_i_15_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_26_reg_3973_reg[0]_3\,
      O => \icmp_ln899_26_reg_3973[0]_i_5_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \^q0_reg[9]_0\,
      O => \icmp_ln899_26_reg_3973[0]_i_6_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_26_reg_3973_reg[0]_3\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_26_reg_3973[0]_i_9_n_1\
    );
\icmp_ln899_26_reg_3973_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_26_reg_3973_reg[0]_i_2_n_1\,
      CO(3) => \q0_reg[11]\(0),
      CO(2) => \icmp_ln899_26_reg_3973_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_26_reg_3973_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_26_reg_3973_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \icmp_ln899_26_reg_3973_reg[0]_1\(1 downto 0),
      DI(1) => \icmp_ln899_26_reg_3973[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_26_reg_3973[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_3973_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_26_reg_3973_reg[0]_2\(1 downto 0),
      S(1) => \icmp_ln899_26_reg_3973[0]_i_9_n_1\,
      S(0) => \icmp_ln899_26_reg_3973[0]_i_10_n_1\
    );
\icmp_ln899_26_reg_3973_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_26_reg_3973_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_26_reg_3973_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_26_reg_3973_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_26_reg_3973_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_26_reg_3973[0]_i_11_n_1\,
      DI(2 downto 0) => \icmp_ln899_26_reg_3973_reg[0]\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_3973_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_26_reg_3973[0]_i_15_n_1\,
      S(2 downto 0) => \icmp_ln899_26_reg_3973_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_27_reg_3978[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(0),
      I1 => \^q0_reg[9]_0\,
      I2 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[9]_2\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(2),
      I2 => O(3),
      I3 => \icmp_ln899_2_reg_3853_reg[0]_i_2_0\,
      O => \icmp_ln899_2_reg_3853[0]_i_11_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(0),
      I2 => O(1),
      I3 => q0(0),
      O => \icmp_ln899_2_reg_3853[0]_i_12_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(2),
      I2 => \icmp_ln899_2_reg_3853_reg[0]_i_2_0\,
      I3 => O(3),
      O => \icmp_ln899_2_reg_3853[0]_i_15_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(0),
      I2 => q0(0),
      I3 => O(1),
      O => \icmp_ln899_2_reg_3853[0]_i_16_n_1\
    );
\icmp_ln899_2_reg_3853_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_2_reg_3853_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_2_reg_3853_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_2_reg_3853_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_3853[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_2_reg_3853[0]_i_12_n_1\,
      DI(1 downto 0) => \icmp_ln899_2_reg_3853_reg[0]\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_3853_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_3853[0]_i_15_n_1\,
      S(2) => \icmp_ln899_2_reg_3853[0]_i_16_n_1\,
      S(1 downto 0) => \icmp_ln899_2_reg_3853_reg[0]_0\(1 downto 0)
    );
\icmp_ln899_3_reg_3858[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => O(0),
      I1 => \^q0_reg[6]_0\,
      I2 => O(1),
      O => DI(0)
    );
\icmp_ln899_3_reg_3858[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => O(0),
      I2 => O(1),
      O => \q0_reg[6]_1\(0)
    );
\q0[10]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"907F"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[9]_4\,
      I2 => \q0_reg[10]_0\,
      I3 => \q0_reg[10]_1\,
      O => \q0[10]_i_1__16_n_1\
    );
\q0[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7890"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[10]_0\,
      I2 => \q0_reg[10]_1\,
      I3 => \q0_reg[9]_4\,
      O => \q0[13]_i_1__4_n_1\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0446"
    )
        port map (
      I0 => \q0_reg[6]_5\,
      I1 => \q0_reg[6]_6\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_1\,
      O => \q0[3]_i_1__1_n_1\
    );
\q0[6]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \q0_reg[6]_5\,
      I1 => \q0_reg[10]_0\,
      I2 => \q0_reg[10]_1\,
      I3 => \q0_reg[6]_6\,
      O => \q0[6]_i_1__12_n_1\
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE8F"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[6]_6\,
      I3 => \q0_reg[6]_5\,
      O => \q0[7]_i_1__3_n_1\
    );
\q0[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68CE"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[9]_4\,
      I3 => \q0_reg[9]_5\,
      O => \q0[8]_i_1__5_n_1\
    );
\q0[9]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9773"
    )
        port map (
      I0 => \q0_reg[9]_4\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[9]_5\,
      I3 => \q0_reg[9]_3\,
      O => \q0[9]_i_1__13_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__16_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__4_n_1\,
      Q => \q0_reg[13]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__1_n_1\,
      Q => \q0_reg[3]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__12_n_1\,
      Q => \^q0_reg[6]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__13_n_1\,
      Q => \^q0_reg[9]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom is
  port (
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[10]_2\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[10]_3\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom is
  signal \q0[10]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__28_n_1\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
begin
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
\icmp_ln899_27_reg_3978[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_27_reg_3978_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \q0_reg[10]_0\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \q0_reg_n_1_[7]\,
      O => \q0_reg[6]_2\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[6]_1\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_0\,
      O => \q0_reg[10]_1\(1)
    );
\icmp_ln899_27_reg_3978[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_27_reg_3978_reg[0]\,
      O => \q0_reg[10]_1\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[10]_0\(1)
    );
\q0[10]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8677"
    )
        port map (
      I0 => \q0_reg[10]_2\,
      I1 => \q0_reg[8]_1\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[10]_3\,
      O => \q0[10]_i_1__10_n_1\
    );
\q0[7]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE9F"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[8]_0\,
      O => \q0[7]_i_1__13_n_1\
    );
\q0[8]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"698E"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_2\,
      I3 => \q0_reg[8]_1\,
      O => \q0[8]_i_1__28_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[6]_3\,
      Q => \^q0_reg[6]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__28_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln899_28_reg_3983_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]_3\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln899_28_reg_3983[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_28_reg_3983_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__33_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__13_n_1\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_28_reg_3983_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_28_reg_3983_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_28_reg_3983_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_28_reg_3983_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__13\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[11]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[12]_i_1__8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[1]_i_1__15\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[5]_i_1__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[7]_i_1__33\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \q0[8]_i_1__13\ : label is "soft_lutpair46";
begin
  D(0) <= \^d\(0);
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
\icmp_ln899_28_reg_3983[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_28_reg_3983_reg[0]_3\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_28_reg_3983[0]_i_10_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \^q0_reg[5]_0\,
      O => \icmp_ln899_28_reg_3983[0]_i_12_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_28_reg_3983_reg[0]_i_2_0\,
      O => \icmp_ln899_28_reg_3983[0]_i_13_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_28_reg_3983[0]_i_14_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \^q0_reg[5]_0\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_28_reg_3983[0]_i_16_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_28_reg_3983_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_28_reg_3983[0]_i_17_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_28_reg_3983[0]_i_18_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(10),
      I2 => accu_0_2_V_fu_1981_p2(11),
      I3 => \icmp_ln899_28_reg_3983_reg[0]_4\,
      O => \icmp_ln899_28_reg_3983[0]_i_4_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_28_reg_3983[0]_i_5_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_28_reg_3983_reg[0]_3\,
      O => \icmp_ln899_28_reg_3983[0]_i_6_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(10),
      I2 => \icmp_ln899_28_reg_3983_reg[0]_4\,
      I3 => accu_0_2_V_fu_1981_p2(11),
      O => \icmp_ln899_28_reg_3983[0]_i_8_n_1\
    );
\icmp_ln899_28_reg_3983[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_28_reg_3983[0]_i_9_n_1\
    );
\icmp_ln899_28_reg_3983_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_28_reg_3983_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_28_reg_3983_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_28_reg_3983_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_28_reg_3983_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_28_reg_3983_reg[0]_1\(0),
      DI(2) => \icmp_ln899_28_reg_3983[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_28_reg_3983[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_28_reg_3983[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_28_reg_3983_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_28_reg_3983_reg[0]_2\(0),
      S(2) => \icmp_ln899_28_reg_3983[0]_i_8_n_1\,
      S(1) => \icmp_ln899_28_reg_3983[0]_i_9_n_1\,
      S(0) => \icmp_ln899_28_reg_3983[0]_i_10_n_1\
    );
\icmp_ln899_28_reg_3983_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_28_reg_3983_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_28_reg_3983_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_28_reg_3983_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_28_reg_3983_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_28_reg_3983_reg[0]\(0),
      DI(2) => \icmp_ln899_28_reg_3983[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_28_reg_3983[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_28_reg_3983[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_28_reg_3983_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_28_reg_3983_reg[0]_0\(0),
      S(2) => \icmp_ln899_28_reg_3983[0]_i_16_n_1\,
      S(1) => \icmp_ln899_28_reg_3983[0]_i_17_n_1\,
      S(0) => \icmp_ln899_28_reg_3983[0]_i_18_n_1\
    );
\q0[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5330"
    )
        port map (
      I0 => \q0_reg[2]_1\,
      I1 => \q0_reg[5]_2\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[5]_1\,
      O => \q0[0]_i_1__13_n_1\
    );
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FC"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(1),
      O => \q0[10]_i_1_n_1\
    );
\q0[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"205A"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(1),
      O => \q0[11]_i_1__2_n_1\
    );
\q0[12]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2D4A"
    )
        port map (
      I0 => \q0_reg[8]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[5]_2\,
      I3 => \q0_reg[7]_0\,
      O => \q0[12]_i_1__8_n_1\
    );
\q0[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \q0_reg[5]_2\,
      I1 => \q0_reg[5]_1\,
      I2 => \q0_reg[7]_0\,
      O => \^d\(0)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \q0_reg[5]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[2]_1\,
      I3 => \q0_reg[5]_2\,
      O => \q0[2]_i_1__0_n_1\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0620"
    )
        port map (
      I0 => \q0_reg[5]_2\,
      I1 => \q0_reg[5]_1\,
      I2 => \q0_reg[2]_1\,
      I3 => \q0_reg[7]_0\,
      O => \q0[4]_i_1__2_n_1\
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[5]_2\,
      I2 => \q0_reg[5]_1\,
      I3 => \q0_reg[2]_1\,
      O => \q0[5]_i_1__5_n_1\
    );
\q0[7]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[5]_1\,
      I2 => \q0_reg[5]_2\,
      O => \q0[7]_i_1__33_n_1\
    );
\q0[8]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C69D"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[5]_2\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[8]_1\,
      O => \q0[8]_i_1__13_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__8_n_1\,
      Q => \^q0_reg[12]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[1]\,
      S => \q0_reg[1]_0\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__0_n_1\,
      Q => \^q0_reg[2]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__5_n_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__33_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_29_reg_3988_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_29_reg_3988_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_29_reg_3988_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_29_reg_3988_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_29_reg_3988_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom is
  signal \icmp_ln899_29_reg_3988[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_29_reg_3988_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep\ : STD_LOGIC;
  signal \q0[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__20_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__20_n_1\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_29_reg_3988_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_29_reg_3988_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_29_reg_3988_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_29_reg_3988_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \q0[10]_i_1__9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0[11]_i_1__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0[7]_i_1__20\ : label is "soft_lutpair43";
begin
  \nf_assign_fu_262_reg[1]_rep\ <= \^nf_assign_fu_262_reg[1]_rep\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\icmp_ln899_29_reg_3988[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_29_reg_3988_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_29_reg_3988[0]_i_10_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_29_reg_3988[0]_i_11_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_29_reg_3988_reg[0]_i_2_0\,
      O => \icmp_ln899_29_reg_3988[0]_i_12_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_29_reg_3988[0]_i_14_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => accu_0_2_V_fu_1981_p2(4),
      O => \icmp_ln899_29_reg_3988[0]_i_15_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_29_reg_3988_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_29_reg_3988[0]_i_16_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_29_reg_3988[0]_i_18_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_29_reg_3988[0]_i_5_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_29_reg_3988_reg[0]_2\,
      O => \icmp_ln899_29_reg_3988[0]_i_6_n_1\
    );
\icmp_ln899_29_reg_3988[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_29_reg_3988[0]_i_9_n_1\
    );
\icmp_ln899_29_reg_3988_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_29_reg_3988_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_29_reg_3988_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_29_reg_3988_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_29_reg_3988_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \icmp_ln899_29_reg_3988_reg[0]_0\(1 downto 0),
      DI(1) => \icmp_ln899_29_reg_3988[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_29_reg_3988[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_29_reg_3988_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_29_reg_3988_reg[0]_1\(1 downto 0),
      S(1) => \icmp_ln899_29_reg_3988[0]_i_9_n_1\,
      S(0) => \icmp_ln899_29_reg_3988[0]_i_10_n_1\
    );
\icmp_ln899_29_reg_3988_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_29_reg_3988_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_29_reg_3988_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_29_reg_3988_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_29_reg_3988_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_29_reg_3988[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_29_reg_3988[0]_i_12_n_1\,
      DI(1) => DI(0),
      DI(0) => \icmp_ln899_29_reg_3988[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_29_reg_3988_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_29_reg_3988[0]_i_15_n_1\,
      S(2) => \icmp_ln899_29_reg_3988[0]_i_16_n_1\,
      S(1) => \icmp_ln899_29_reg_3988_reg[0]\(0),
      S(0) => \icmp_ln899_29_reg_3988[0]_i_18_n_1\
    );
\q0[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"256A"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[0]_i_1__12_n_1\
    );
\q0[10]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"274A"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(3),
      O => \q0[10]_i_1__9_n_1\
    );
\q0[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5944"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[11]_i_1__3_n_1\
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \q0_reg[1]_0\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[1]_2\,
      I3 => \q0_reg[1]_3\,
      O => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0[7]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[0]_0\,
      O => \q0[7]_i_1__20_n_1\
    );
\q0[8]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBA5"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[1]_2\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[7]_1\,
      O => \q0[8]_i_1__20_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[1]_rep\,
      Q => \q0_reg_n_1_[1]\,
      S => \q0_reg[1]_4\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(0),
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__20_n_1\,
      Q => \^q0_reg[7]_0\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__20_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom is
  port (
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    \q0_reg[8]_5\ : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom is
  signal \q0[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
begin
\icmp_ln899_30_reg_3993[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \icmp_ln899_30_reg_3993_reg[0]\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_30_reg_3993[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \icmp_ln899_30_reg_3993_reg[0]\,
      O => \q0_reg[8]_1\(0)
    );
\q0[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0D5"
    )
        port map (
      I0 => \q0_reg[8]_2\,
      I1 => \q0_reg[8]_3\,
      I2 => \q0_reg[8]_4\,
      I3 => \q0_reg[8]_5\,
      O => \q0[8]_i_1__3_n_1\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom is
  port (
    \q0_reg[9]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[9]_4\ : in STD_LOGIC;
    \q0_reg[9]_5\ : in STD_LOGIC;
    \q0_reg[9]_6\ : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    \q0_reg[6]_5\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_30_reg_3993_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_29_reg_3988_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom is
  signal \icmp_ln899_30_reg_3993[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[6]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__3_n_1\ : STD_LOGIC;
  signal \^q0_reg[9]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_30_reg_3993_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_31_reg_3998_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_30_reg_3993_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_31_reg_3998_reg[0]_i_2\ : label is 11;
begin
  \q0_reg[9]_0\ <= \^q0_reg[9]_0\;
\icmp_ln899_29_reg_3988[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_29_reg_3988_reg[0]_i_2\,
      O => DI(0)
    );
\icmp_ln899_29_reg_3988[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_29_reg_3988_reg[0]_i_2\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \q0_reg[6]_2\(0)
    );
\icmp_ln899_30_reg_3993[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_30_reg_3993_reg[0]_i_2_0\,
      O => \icmp_ln899_30_reg_3993[0]_i_11_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_30_reg_3993[0]_i_12_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => \q0_reg_n_1_[6]\,
      O => \icmp_ln899_30_reg_3993[0]_i_13_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[9]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_30_reg_3993[0]_i_14_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_30_reg_3993_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_30_reg_3993[0]_i_15_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => accu_0_2_V_fu_1981_p2(4),
      O => \icmp_ln899_30_reg_3993[0]_i_16_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => \q0_reg_n_1_[6]\,
      I2 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_30_reg_3993[0]_i_17_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_30_reg_3993[0]_i_18_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \icmp_ln899_30_reg_3993_reg[0]\,
      O => \q0_reg[9]_2\(0)
    );
\icmp_ln899_30_reg_3993[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \icmp_ln899_30_reg_3993_reg[0]\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_30_reg_3993_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[6]_0\(0),
      CO(2) => \icmp_ln899_30_reg_3993_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_30_reg_3993_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_30_reg_3993_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_30_reg_3993[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_30_reg_3993[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_30_reg_3993[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_30_reg_3993[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_30_reg_3993_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_30_reg_3993[0]_i_15_n_1\,
      S(2) => \icmp_ln899_30_reg_3993[0]_i_16_n_1\,
      S(1) => \icmp_ln899_30_reg_3993[0]_i_17_n_1\,
      S(0) => \icmp_ln899_30_reg_3993[0]_i_18_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_31_reg_3998[0]_i_11_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_31_reg_3998[0]_i_12_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[9]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_31_reg_3998[0]_i_13_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_31_reg_3998[0]_i_14_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => accu_0_2_V_fu_1981_p2(2),
      O => \icmp_ln899_31_reg_3998[0]_i_16_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_31_reg_3998[0]_i_17_n_1\
    );
\icmp_ln899_31_reg_3998_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[6]_1\(0),
      CO(2) => \icmp_ln899_31_reg_3998_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_31_reg_3998_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_31_reg_3998_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_31_reg_3998[0]_i_11_n_1\,
      DI(2) => '0',
      DI(1) => \icmp_ln899_31_reg_3998[0]_i_12_n_1\,
      DI(0) => \icmp_ln899_31_reg_3998[0]_i_13_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_31_reg_3998_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_31_reg_3998[0]_i_14_n_1\,
      S(2) => S(0),
      S(1) => \icmp_ln899_31_reg_3998[0]_i_16_n_1\,
      S(0) => \icmp_ln899_31_reg_3998[0]_i_17_n_1\
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \q0_reg[6]_3\,
      I1 => \q0_reg[9]_5\,
      I2 => \q0_reg[6]_4\,
      I3 => \q0_reg[6]_5\,
      O => \q0[6]_i_1__6_n_1\
    );
\q0[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F22"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[9]_4\,
      I2 => \q0_reg[9]_5\,
      I3 => \q0_reg[9]_6\,
      O => \q0[9]_i_1__3_n_1\
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__3_n_1\,
      Q => \^q0_reg[9]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom is
  port (
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[15]_1\ : in STD_LOGIC;
    \q0_reg[15]_2\ : in STD_LOGIC;
    \q0_reg[15]_3\ : in STD_LOGIC;
    \q0_reg[15]_4\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln899_36_reg_4023_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_38_reg_4033_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_40_reg_4043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_30_reg_3993_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_31_reg_3998_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_38_reg_4033_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_31_reg_3998_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_40_reg_4043_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom is
  signal \icmp_ln899_30_reg_3993[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_30_reg_3993_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_36_fu_2283_p2 : STD_LOGIC;
  signal icmp_ln899_37_fu_2295_p2 : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \^q0_reg[14]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q0_reg[15]_0\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_30_reg_3993_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_31_reg_3998_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_34_reg_4013_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_34_reg_4013_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_38_reg_4033_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_40_reg_4043_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_35_reg_4018_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_35_reg_4018_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_36_reg_4023_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_36_reg_4023_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_36_reg_4023_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_37_reg_4028_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_37_reg_4028_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_37_reg_4028_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_30_reg_3993_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_31_reg_3998_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_38_reg_4033_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_40_reg_4043_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[14]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0[15]_i_1__0\ : label is "soft_lutpair36";
begin
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
  \q0_reg[14]_1\(0) <= \^q0_reg[14]_1\(0);
  \q0_reg[15]_0\ <= \^q0_reg[15]_0\;
\icmp_ln899_28_reg_3983[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \q0_reg[14]_15\(0)
    );
\icmp_ln899_28_reg_3983[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_14\(0)
    );
\icmp_ln899_29_reg_3988[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \q0_reg[14]_10\(1)
    );
\icmp_ln899_29_reg_3988[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_10\(0)
    );
\icmp_ln899_29_reg_3988[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_11\(1)
    );
\icmp_ln899_29_reg_3988[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \q0_reg[14]_11\(0)
    );
\icmp_ln899_30_reg_3993[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_30_reg_3993[0]_i_3_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_30_reg_3993[0]_i_4_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_30_reg_3993[0]_i_7_n_1\
    );
\icmp_ln899_30_reg_3993[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_30_reg_3993[0]_i_8_n_1\
    );
\icmp_ln899_30_reg_3993_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_30_reg_3993_reg[0]\(0),
      CO(3) => \q0_reg[14]_4\(0),
      CO(2) => \icmp_ln899_30_reg_3993_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_30_reg_3993_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_30_reg_3993_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_30_reg_3993[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_30_reg_3993[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_30_reg_3993_reg[0]_0\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_30_reg_3993_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_30_reg_3993[0]_i_7_n_1\,
      S(2) => \icmp_ln899_30_reg_3993[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_30_reg_3993_reg[0]_1\(1 downto 0)
    );
\icmp_ln899_31_reg_3998[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_31_reg_3998_reg[0]_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_31_reg_3998[0]_i_10_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_31_reg_3998[0]_i_3_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_31_reg_3998[0]_i_4_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => \^q0_reg[14]_0\,
      O => \icmp_ln899_31_reg_3998[0]_i_5_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_31_reg_3998_reg[0]_0\,
      O => \icmp_ln899_31_reg_3998[0]_i_6_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_31_reg_3998[0]_i_7_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_31_reg_3998[0]_i_8_n_1\
    );
\icmp_ln899_31_reg_3998[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_31_reg_3998[0]_i_9_n_1\
    );
\icmp_ln899_31_reg_3998_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_31_reg_3998_reg[0]\(0),
      CO(3) => \q0_reg[14]_5\(0),
      CO(2) => \icmp_ln899_31_reg_3998_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_31_reg_3998_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_31_reg_3998_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_31_reg_3998[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_31_reg_3998[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_31_reg_3998[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_31_reg_3998[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_31_reg_3998_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_31_reg_3998[0]_i_7_n_1\,
      S(2) => \icmp_ln899_31_reg_3998[0]_i_8_n_1\,
      S(1) => \icmp_ln899_31_reg_3998[0]_i_9_n_1\,
      S(0) => \icmp_ln899_31_reg_3998[0]_i_10_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \^q0_reg[14]_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_34_reg_4013[0]_i_10_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_34_reg_4013[0]_i_12_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_34_reg_4013[0]_i_16_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_34_reg_4013[0]_i_3_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_34_reg_4013[0]_i_4_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => \^q0_reg[14]_0\,
      O => \icmp_ln899_34_reg_4013[0]_i_5_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \^q0_reg[14]_0\,
      O => \icmp_ln899_34_reg_4013[0]_i_6_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_34_reg_4013[0]_i_7_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_34_reg_4013[0]_i_8_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_34_reg_4013[0]_i_9_n_1\
    );
\icmp_ln899_34_reg_4013_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_34_reg_4013_reg[0]_i_2_n_1\,
      CO(3) => \^q0_reg[14]_1\(0),
      CO(2) => \icmp_ln899_34_reg_4013_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_34_reg_4013_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_34_reg_4013_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_34_reg_4013[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_34_reg_4013[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_34_reg_4013[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_34_reg_4013[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_34_reg_4013_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_34_reg_4013[0]_i_7_n_1\,
      S(2) => \icmp_ln899_34_reg_4013[0]_i_8_n_1\,
      S(1) => \icmp_ln899_34_reg_4013[0]_i_9_n_1\,
      S(0) => \icmp_ln899_34_reg_4013[0]_i_10_n_1\
    );
\icmp_ln899_34_reg_4013_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_34_reg_4013_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_34_reg_4013_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_34_reg_4013_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_34_reg_4013_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_34_reg_4013_reg[0]\(0),
      DI(2 downto 1) => B"00",
      DI(0) => \icmp_ln899_34_reg_4013[0]_i_12_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_34_reg_4013_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \icmp_ln899_34_reg_4013_reg[0]_0\(2 downto 0),
      S(0) => \icmp_ln899_34_reg_4013[0]_i_16_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \icmp_ln899_38_reg_4033_reg[0]_i_2\,
      O => \q0_reg[14]_8\(0)
    );
\icmp_ln899_38_reg_4033[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \icmp_ln899_38_reg_4033_reg[0]_i_2\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[14]_9\(0)
    );
\icmp_ln899_38_reg_4033[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_38_reg_4033[0]_i_3_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_38_reg_4033[0]_i_4_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_38_reg_4033[0]_i_7_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_38_reg_4033[0]_i_8_n_1\
    );
\icmp_ln899_38_reg_4033_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_38_reg_4033_reg[0]\(0),
      CO(3) => \q0_reg[14]_2\(0),
      CO(2) => \icmp_ln899_38_reg_4033_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_38_reg_4033_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_38_reg_4033_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_38_reg_4033[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_38_reg_4033[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_38_reg_4033_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_38_reg_4033[0]_i_7_n_1\,
      S(2) => \icmp_ln899_38_reg_4033[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_1\(1 downto 0)
    );
\icmp_ln899_39_reg_4038[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \q0_reg[14]_13\(0)
    );
\icmp_ln899_39_reg_4038[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_12\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_40_reg_4043[0]_i_3_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_40_reg_4043_reg[0]_2\,
      O => \icmp_ln899_40_reg_4043[0]_i_5_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_40_reg_4043[0]_i_7_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_40_reg_4043_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_40_reg_4043[0]_i_9_n_1\
    );
\icmp_ln899_40_reg_4043_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_40_reg_4043_reg[0]\(0),
      CO(3) => \q0_reg[14]_3\(0),
      CO(2) => \icmp_ln899_40_reg_4043_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_40_reg_4043_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_40_reg_4043_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_40_reg_4043[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_40_reg_4043_reg[0]_0\(1),
      DI(1) => \icmp_ln899_40_reg_4043[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_40_reg_4043_reg[0]_0\(0),
      O(3 downto 0) => \NLW_icmp_ln899_40_reg_4043_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_40_reg_4043[0]_i_7_n_1\,
      S(2) => \icmp_ln899_40_reg_4043_reg[0]_1\(1),
      S(1) => \icmp_ln899_40_reg_4043[0]_i_9_n_1\,
      S(0) => \icmp_ln899_40_reg_4043_reg[0]_1\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_41_reg_4048_reg[0]\,
      O => \q0_reg[14]_6\(1)
    );
\icmp_ln899_41_reg_4048[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => \^q0_reg[14]_0\,
      O => \q0_reg[14]_6\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_41_reg_4048_reg[0]\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \q0_reg[14]_7\(1)
    );
\icmp_ln899_41_reg_4048[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(5),
      O => \q0_reg[14]_7\(0)
    );
\q0[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F6A"
    )
        port map (
      I0 => \q0_reg[15]_1\,
      I1 => \q0_reg[15]_2\,
      I2 => \q0_reg[15]_3\,
      I3 => \q0_reg[15]_4\,
      O => \q0[14]_i_1__1_n_1\
    );
\q0[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C09D"
    )
        port map (
      I0 => \q0_reg[15]_4\,
      I1 => \q0_reg[15]_3\,
      I2 => \q0_reg[15]_2\,
      I3 => \q0_reg[15]_1\,
      O => \q0[15]_i_1__0_n_1\
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__1_n_1\,
      Q => \^q0_reg[14]_0\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[15]_i_1__0_n_1\,
      Q => \^q0_reg[15]_0\,
      R => '0'
    );
\xor_ln899_35_reg_4018_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \^q0_reg[14]_1\(0),
      CO(3 downto 0) => \NLW_xor_ln899_35_reg_4018_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_35_reg_4018_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \icmp_ln899_34_reg_4013_reg[0]_i_1_0\(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_36_reg_4023[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(5),
      O => \xor_ln899_36_reg_4023[0]_i_10_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \xor_ln899_36_reg_4023[0]_i_4_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_36_reg_4023[0]_i_5_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => \^q0_reg[14]_0\,
      O => \xor_ln899_36_reg_4023[0]_i_6_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_36_reg_4023[0]_i_8_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \xor_ln899_36_reg_4023[0]_i_9_n_1\
    );
\xor_ln899_36_reg_4023_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_36_fu_2283_p2,
      CO(3 downto 0) => \NLW_xor_ln899_36_reg_4023_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_36_reg_4023_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_36_reg_4023_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_36_reg_4023_reg[0]\(0),
      CO(3) => icmp_ln899_36_fu_2283_p2,
      CO(2) => \xor_ln899_36_reg_4023_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_36_reg_4023_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_36_reg_4023_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_36_reg_4023[0]_i_4_n_1\,
      DI(2) => \xor_ln899_36_reg_4023[0]_i_5_n_1\,
      DI(1) => \xor_ln899_36_reg_4023[0]_i_6_n_1\,
      DI(0) => \xor_ln899_36_reg_4023_reg[0]_0\(0),
      O(3 downto 0) => \NLW_xor_ln899_36_reg_4023_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_36_reg_4023[0]_i_8_n_1\,
      S(2) => \xor_ln899_36_reg_4023[0]_i_9_n_1\,
      S(1) => \xor_ln899_36_reg_4023[0]_i_10_n_1\,
      S(0) => \xor_ln899_36_reg_4023_reg[0]_1\(0)
    );
\xor_ln899_37_reg_4028[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_40_reg_4043_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \xor_ln899_37_reg_4028[0]_i_10_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => DI(0)
    );
\xor_ln899_37_reg_4028[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => S(0)
    );
\xor_ln899_37_reg_4028[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \xor_ln899_37_reg_4028[0]_i_4_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_37_reg_4028[0]_i_5_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_40_reg_4043_reg[0]_2\,
      O => \xor_ln899_37_reg_4028[0]_i_6_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_37_reg_4028[0]_i_8_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \xor_ln899_37_reg_4028[0]_i_9_n_1\
    );
\xor_ln899_37_reg_4028_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_37_fu_2295_p2,
      CO(3 downto 0) => \NLW_xor_ln899_37_reg_4028_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_37_reg_4028_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_37_reg_4028_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => icmp_ln899_37_fu_2295_p2,
      CO(2) => \xor_ln899_37_reg_4028_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_37_reg_4028_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_37_reg_4028_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_37_reg_4028[0]_i_4_n_1\,
      DI(2) => \xor_ln899_37_reg_4028[0]_i_5_n_1\,
      DI(1) => \xor_ln899_37_reg_4028[0]_i_6_n_1\,
      DI(0) => \xor_ln899_37_reg_4028_reg[0]\(0),
      O(3 downto 0) => \NLW_xor_ln899_37_reg_4028_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_37_reg_4028[0]_i_8_n_1\,
      S(2) => \xor_ln899_37_reg_4028[0]_i_9_n_1\,
      S(1) => \xor_ln899_37_reg_4028[0]_i_10_n_1\,
      S(0) => \xor_ln899_37_reg_4028_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom is
  port (
    \q0_reg[8]_0\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[12]_14\ : in STD_LOGIC;
    \q0_reg[12]_15\ : in STD_LOGIC;
    \q0_reg[12]_16\ : in STD_LOGIC;
    \q0_reg[12]_17\ : in STD_LOGIC;
    \icmp_ln899_39_reg_4038_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_39_reg_4038_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_39_reg_4038_reg[0]_3\ : in STD_LOGIC;
    \icmp_ln899_41_reg_4048_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom is
  signal \icmp_ln899_39_reg_4038[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__15_n_1\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \^q0_reg[8]_0\ : STD_LOGIC;
  signal \NLW_icmp_ln899_39_reg_4038_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_41_reg_4048_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_39_reg_4038_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_41_reg_4048_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[12]_i_1__9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \q0[8]_i_1__15\ : label is "soft_lutpair41";
begin
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
  \q0_reg[8]_0\ <= \^q0_reg[8]_0\;
\icmp_ln899_38_reg_4033[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \^q0_reg[12]_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \q0_reg[12]_5\(0)
    );
\icmp_ln899_38_reg_4033[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      I2 => \^q0_reg[12]_0\,
      O => \q0_reg[12]_4\(1)
    );
\icmp_ln899_38_reg_4033[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \^q0_reg[12]_0\,
      O => \q0_reg[12]_4\(0)
    );
\icmp_ln899_38_reg_4033[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => \^q0_reg[12]_0\,
      I2 => accu_0_2_V_fu_1981_p2(5),
      O => \q0_reg[12]_5\(1)
    );
\icmp_ln899_39_reg_4038[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_39_reg_4038[0]_i_10_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      O => \q0_reg[12]_13\(0)
    );
\icmp_ln899_39_reg_4038[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[12]_12\(0)
    );
\icmp_ln899_39_reg_4038[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      O => \icmp_ln899_39_reg_4038[0]_i_4_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      O => \icmp_ln899_39_reg_4038[0]_i_5_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      O => \icmp_ln899_39_reg_4038[0]_i_6_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_39_reg_4038[0]_i_8_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_39_reg_4038[0]_i_9_n_1\
    );
\icmp_ln899_39_reg_4038_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_39_reg_4038_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_39_reg_4038_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_39_reg_4038_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_39_reg_4038_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_39_reg_4038_reg[0]_0\(0),
      DI(2) => \icmp_ln899_39_reg_4038[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_39_reg_4038[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_39_reg_4038[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_39_reg_4038_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_39_reg_4038_reg[0]_1\(0),
      S(2) => \icmp_ln899_39_reg_4038[0]_i_8_n_1\,
      S(1) => \icmp_ln899_39_reg_4038[0]_i_9_n_1\,
      S(0) => \icmp_ln899_39_reg_4038[0]_i_10_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \^q0_reg[12]_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \q0_reg[12]_6\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[12]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[12]_2\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[12]_1\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => accu_0_2_V_fu_1981_p2(7),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      O => \q0_reg[12]_7\(1)
    );
\icmp_ln899_40_reg_4043[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \^q0_reg[12]_0\,
      O => \q0_reg[12]_7\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(6),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      I3 => accu_0_2_V_fu_1981_p2(7),
      O => \q0_reg[12]_6\(1)
    );
\icmp_ln899_41_reg_4048[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_41_reg_4048[0]_i_10_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      O => \q0_reg[12]_9\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[12]_8\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      I3 => accu_0_2_V_fu_1981_p2(9),
      O => \icmp_ln899_41_reg_4048[0]_i_3_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      O => \icmp_ln899_41_reg_4048[0]_i_6_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(8),
      I2 => accu_0_2_V_fu_1981_p2(9),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_3\,
      O => \icmp_ln899_41_reg_4048[0]_i_7_n_1\
    );
\icmp_ln899_41_reg_4048_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_41_reg_4048_reg[0]\(0),
      CO(3) => \q0_reg[12]_3\(0),
      CO(2) => \icmp_ln899_41_reg_4048_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_41_reg_4048_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_41_reg_4048_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_41_reg_4048[0]_i_3_n_1\,
      DI(2 downto 1) => \icmp_ln899_41_reg_4048_reg[0]_0\(1 downto 0),
      DI(0) => \icmp_ln899_41_reg_4048[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_41_reg_4048_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_41_reg_4048[0]_i_7_n_1\,
      S(2 downto 1) => \icmp_ln899_41_reg_4048_reg[0]_1\(1 downto 0),
      S(0) => \icmp_ln899_41_reg_4048[0]_i_10_n_1\
    );
\q0[12]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F6C"
    )
        port map (
      I0 => \q0_reg[12]_17\,
      I1 => \q0_reg[12]_16\,
      I2 => \q0_reg[12]_15\,
      I3 => \q0_reg[12]_14\,
      O => \q0[12]_i_1__9_n_1\
    );
\q0[8]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C905"
    )
        port map (
      I0 => \q0_reg[12]_14\,
      I1 => \q0_reg[12]_15\,
      I2 => \q0_reg[12]_16\,
      I3 => \q0_reg[12]_17\,
      O => \q0[8]_i_1__15_n_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__9_n_1\,
      Q => \^q0_reg[12]_0\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__15_n_1\,
      Q => \^q0_reg[8]_0\,
      R => '0'
    );
\xor_ln899_36_reg_4023[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \^q0_reg[12]_0\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \q0_reg[8]_3\(0)
    );
\xor_ln899_36_reg_4023[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      I3 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      O => \q0_reg[12]_11\(0)
    );
\xor_ln899_36_reg_4023[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      I3 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[12]_10\(0)
    );
\xor_ln899_36_reg_4023[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \^q0_reg[12]_0\,
      O => \q0_reg[8]_4\(0)
    );
\xor_ln899_37_reg_4028[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      I3 => accu_0_2_V_fu_1981_p2(3),
      O => \q0_reg[8]_1\(0)
    );
\xor_ln899_37_reg_4028[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      I3 => \icmp_ln899_39_reg_4038_reg[0]_2\,
      O => \q0_reg[8]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom is
  port (
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[5]_3\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_43_reg_4058_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_i_2\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_i_2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom is
  signal \icmp_ln899_42_reg_4053[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_42_reg_4053_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep__0\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \q0[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[0]_i_3_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__31_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_42_reg_4053_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_42_reg_4053_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_43_reg_4058_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_42_reg_4053_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_42_reg_4053_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_43_reg_4058_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q0[0]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0[11]_i_1__9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q0[12]_i_1__16\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q0[13]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q0[1]_i_1__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[2]_i_1__6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0[5]_i_1__11\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[6]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q0[7]_i_1__31\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q0[8]_i_1__9\ : label is "soft_lutpair31";
begin
  \nf_assign_fu_262_reg[1]_rep__0\ <= \^nf_assign_fu_262_reg[1]_rep__0\;
  \nf_assign_fu_262_reg[1]_rep__0_0\ <= \^nf_assign_fu_262_reg[1]_rep__0_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
\icmp_ln899_26_reg_3973[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      O => \q0_reg[6]_2\(0)
    );
\icmp_ln899_26_reg_3973[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[6]_1\(0)
    );
\icmp_ln899_42_reg_4053[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \icmp_ln899_42_reg_4053_reg[0]_1\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_42_reg_4053[0]_i_10_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_42_reg_4053[0]_i_11_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_42_reg_4053_reg[0]_i_2_0\,
      O => \icmp_ln899_42_reg_4053[0]_i_13_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_42_reg_4053[0]_i_14_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_42_reg_4053[0]_i_15_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_42_reg_4053_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_42_reg_4053[0]_i_17_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_42_reg_4053[0]_i_18_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \icmp_ln899_42_reg_4053_reg[0]_2\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \icmp_ln899_42_reg_4053[0]_i_3_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_42_reg_4053[0]_i_4_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \icmp_ln899_42_reg_4053_reg[0]_1\,
      O => \icmp_ln899_42_reg_4053[0]_i_6_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \icmp_ln899_42_reg_4053_reg[0]_2\,
      O => \icmp_ln899_42_reg_4053[0]_i_7_n_1\
    );
\icmp_ln899_42_reg_4053[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \icmp_ln899_42_reg_4053[0]_i_8_n_1\
    );
\icmp_ln899_42_reg_4053_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_42_reg_4053_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_42_reg_4053_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_42_reg_4053_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_42_reg_4053_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_42_reg_4053[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_42_reg_4053[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_42_reg_4053_reg[0]\(0),
      DI(0) => \icmp_ln899_42_reg_4053[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_42_reg_4053_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_42_reg_4053[0]_i_7_n_1\,
      S(2) => \icmp_ln899_42_reg_4053[0]_i_8_n_1\,
      S(1) => \icmp_ln899_42_reg_4053_reg[0]_0\(0),
      S(0) => \icmp_ln899_42_reg_4053[0]_i_10_n_1\
    );
\icmp_ln899_42_reg_4053_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_42_reg_4053_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_42_reg_4053_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_42_reg_4053_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_42_reg_4053_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_42_reg_4053[0]_i_11_n_1\,
      DI(2) => DI(0),
      DI(1) => \icmp_ln899_42_reg_4053[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_42_reg_4053[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_42_reg_4053_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_42_reg_4053[0]_i_15_n_1\,
      S(2) => S(0),
      S(1) => \icmp_ln899_42_reg_4053[0]_i_17_n_1\,
      S(0) => \icmp_ln899_42_reg_4053[0]_i_18_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_43_reg_4058_reg[0]_i_2_0\,
      O => \icmp_ln899_43_reg_4058[0]_i_11_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_43_reg_4058[0]_i_13_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_43_reg_4058_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_43_reg_4058[0]_i_15_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_43_reg_4058[0]_i_17_n_1\
    );
\icmp_ln899_43_reg_4058_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[2]_0\(0),
      CO(2) => \icmp_ln899_43_reg_4058_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_43_reg_4058_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_43_reg_4058_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_43_reg_4058[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_43_reg_4058_reg[0]\(1),
      DI(1) => \icmp_ln899_43_reg_4058[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_43_reg_4058_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_43_reg_4058_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_43_reg_4058[0]_i_15_n_1\,
      S(2) => \icmp_ln899_43_reg_4058_reg[0]_0\(1),
      S(1) => \icmp_ln899_43_reg_4058[0]_i_17_n_1\,
      S(0) => \icmp_ln899_43_reg_4058_reg[0]_0\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      O => \q0_reg[1]_1\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \q0_reg[1]_0\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_44_reg_4063_reg[0]\,
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_44_reg_4063_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \q0_reg[14]_0\(0)
    );
\q0[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0[0]_i_3_n_1\,
      I3 => \q0_reg[5]_1\,
      I4 => Q(0),
      I5 => \q0_reg[5]_2\,
      O => \^nf_assign_fu_262_reg[1]_rep__0\
    );
\q0[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6068"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_1\,
      O => \q0[0]_i_1__9_n_1\
    );
\q0[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[5]_3\,
      O => \q0[0]_i_3_n_1\
    );
\q0[11]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EA0"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_3\,
      I3 => \q0_reg[0]_0\,
      O => \q0[11]_i_1__9_n_1\
    );
\q0[12]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"42A8"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[12]_i_1__16_n_1\
    );
\q0[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B7BB"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(3),
      O => \q0[13]_i_1__1_n_1\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20D0"
    )
        port map (
      I0 => \q0_reg[6]_3\,
      I1 => \q0_reg[2]_1\,
      I2 => \q0_reg[5]_3\,
      I3 => \q0_reg[7]_0\,
      O => \q0[14]_i_1_n_1\
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[0]_1\,
      O => \^nf_assign_fu_262_reg[1]_rep__0_0\
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4460"
    )
        port map (
      I0 => \q0_reg[5]_3\,
      I1 => \q0_reg[2]_1\,
      I2 => \q0_reg[11]_3\,
      I3 => \q0_reg[11]_1\,
      O => \q0[2]_i_1__6_n_1\
    );
\q0[5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[0]_0\,
      O => \q0[5]_i_1__11_n_1\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[6]_3\,
      I3 => \q0_reg[2]_1\,
      O => \q0[6]_i_1__1_n_1\
    );
\q0[7]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \q0_reg[2]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[5]_3\,
      O => \q0[7]_i_1__31_n_1\
    );
\q0[8]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A4FF"
    )
        port map (
      I0 => \q0_reg[2]_1\,
      I1 => \q0_reg[6]_3\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[5]_3\,
      O => \q0[8]_i_1__9_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__9_n_1\,
      Q => \q0_reg[11]_0\(0),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__16_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[1]_rep__0_0\,
      Q => \q0_reg_n_1_[1]\,
      S => \^nf_assign_fu_262_reg[1]_rep__0\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__11_n_1\,
      Q => \^q0_reg[5]_0\,
      S => \^nf_assign_fu_262_reg[1]_rep__0\
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__1_n_1\,
      Q => \^q0_reg[6]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__31_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_9\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[14]_6\ : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[14]_7\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[12]_3\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_47_reg_4078_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_3\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]_i_2\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom is
  signal \icmp_ln899_43_reg_4058[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_43_reg_4058_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[0]_rep\ : STD_LOGIC;
  signal \q0[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__17_n_1\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_43_reg_4058_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_47_reg_4078_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_43_reg_4058_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_47_reg_4078_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[10]_i_1__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0[11]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0[14]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[7]_i_1__7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q0[9]_i_1__17\ : label is "soft_lutpair29";
begin
  \nf_assign_fu_262_reg[0]_rep\ <= \^nf_assign_fu_262_reg[0]_rep\;
  \q0_reg[10]_0\ <= \^q0_reg[10]_0\;
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
\icmp_ln899_24_reg_3963[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_24_reg_3963_reg[0]_i_2\,
      O => \q0_reg[4]_4\(0)
    );
\icmp_ln899_24_reg_3963[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_24_reg_3963_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \q0_reg[4]_3\(0)
    );
\icmp_ln899_28_reg_3983[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => O(0),
      I2 => O(1),
      I3 => Q(0),
      O => \q0_reg[4]_6\(0)
    );
\icmp_ln899_28_reg_3983[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => O(0),
      I2 => Q(0),
      I3 => O(1),
      O => \q0_reg[4]_5\(0)
    );
\icmp_ln899_43_reg_4058[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_43_reg_4058_reg[0]_i_2\,
      O => \q0_reg[4]_8\(1)
    );
\icmp_ln899_43_reg_4058[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \q0_reg[4]_8\(0)
    );
\icmp_ln899_43_reg_4058[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_43_reg_4058_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \q0_reg[4]_7\(1)
    );
\icmp_ln899_43_reg_4058[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[4]_7\(0)
    );
\icmp_ln899_43_reg_4058[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \icmp_ln899_44_reg_4063_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \icmp_ln899_43_reg_4058[0]_i_3_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_43_reg_4058_reg[0]_0\,
      O => \icmp_ln899_43_reg_4058[0]_i_4_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_43_reg_4058[0]_i_5_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \icmp_ln899_44_reg_4063_reg[0]\,
      O => \icmp_ln899_43_reg_4058[0]_i_7_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_43_reg_4058_reg[0]_0\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \icmp_ln899_43_reg_4058[0]_i_8_n_1\
    );
\icmp_ln899_43_reg_4058[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_43_reg_4058[0]_i_9_n_1\
    );
\icmp_ln899_43_reg_4058_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_43_reg_4058_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_43_reg_4058_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_43_reg_4058_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_43_reg_4058_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_43_reg_4058[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_43_reg_4058[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_43_reg_4058[0]_i_5_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_43_reg_4058_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_43_reg_4058[0]_i_7_n_1\,
      S(2) => \icmp_ln899_43_reg_4058[0]_i_8_n_1\,
      S(1) => \icmp_ln899_43_reg_4058[0]_i_9_n_1\,
      S(0) => S(0)
    );
\icmp_ln899_44_reg_4063[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \icmp_ln899_44_reg_4063_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \q0_reg[14]_5\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \icmp_ln899_44_reg_4063_reg[0]\,
      O => \q0_reg[14]_4\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_47_reg_4078_reg[0]_i_2_0\,
      O => \icmp_ln899_47_reg_4078[0]_i_11_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_47_reg_4078_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_47_reg_4078[0]_i_15_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_47_reg_4078_reg[0]_1\,
      O => \q0_reg[14]_3\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_47_reg_4078_reg[0]_1\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_47_reg_4078_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[1]_0\(0),
      CO(2) => \icmp_ln899_47_reg_4078_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_47_reg_4078_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_47_reg_4078_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_47_reg_4078[0]_i_11_n_1\,
      DI(2 downto 0) => \icmp_ln899_47_reg_4078_reg[0]\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_47_reg_4078_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_47_reg_4078[0]_i_15_n_1\,
      S(2 downto 0) => \icmp_ln899_47_reg_4078_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_48_reg_4083[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \icmp_ln899_48_reg_4083_reg[0]\,
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_48_reg_4083[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \icmp_ln899_48_reg_4083_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \q0_reg[14]_0\(0)
    );
\q0[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \q0_reg[14]_6\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[12]_2\,
      I3 => \q0_reg[14]_7\,
      O => \q0[0]_i_1__7_n_1\
    );
\q0[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CD0"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[10]_i_1__3_n_1\
    );
\q0[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C88"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(2),
      O => \q0[11]_i_1__1_n_1\
    );
\q0[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"228A"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[12]_3\,
      I2 => \q0_reg[12]_2\,
      I3 => \q0_reg[9]_1\,
      O => \q0[12]_i_1__2_n_1\
    );
\q0[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[14]_6\,
      I2 => \q0_reg[12]_2\,
      I3 => \q0_reg[14]_7\,
      O => \q0[14]_i_1__0_n_1\
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \q0_reg[12]_3\,
      I1 => \q0_reg[1]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[1]_1\,
      O => \q0[1]_i_1__4_n_1\
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[9]_2\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[7]_1\,
      O => \q0[7]_i_1__7_n_1\
    );
\q0[8]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \q0_reg[14]_6\,
      I1 => \q0_reg[12]_2\,
      I2 => \q0_reg[14]_7\,
      I3 => \q0_reg[9]_1\,
      I4 => \q0_reg[0]_0\,
      O => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0[9]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4288"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[14]_7\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[9]_2\,
      O => \q0[9]_i_1__17_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[0]\,
      S => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__3_n_1\,
      Q => \^q0_reg[10]_0\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__2_n_1\,
      Q => \^q0_reg[12]_0\,
      S => \q0_reg[12]_1\
    );
\q0_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[14]\,
      S => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__4_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[4]_9\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__7_n_1\,
      Q => \q0_reg[7]_0\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__17_n_1\,
      Q => \q0_reg[9]_0\(0),
      R => '0'
    );
\xor_ln899_23_reg_3958[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \xor_ln899_23_reg_3958_reg[0]_i_3\,
      O => \q0_reg[4]_2\(0)
    );
\xor_ln899_23_reg_3958[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \xor_ln899_23_reg_3958_reg[0]_i_3\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[4]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom is
  port (
    \nf_assign_fu_262_reg[3]_rep__0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom is
  signal \^nf_assign_fu_262_reg[3]_rep__0\ : STD_LOGIC;
  signal \q0[7]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[4]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \q0[7]_i_1__11\ : label is "soft_lutpair130";
begin
  \nf_assign_fu_262_reg[3]_rep__0\ <= \^nf_assign_fu_262_reg[3]_rep__0\;
\icmp_ln899_44_reg_4063[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_44_reg_4063_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      O => \q0_reg[4]_1\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[4]_0\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_44_reg_4063_reg[0]\,
      O => \q0_reg[8]_1\(0)
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \q0_reg[4]_2\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[4]_3\,
      O => \^nf_assign_fu_262_reg[3]_rep__0\
    );
\q0[7]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[4]_2\,
      I2 => \q0_reg[4]_3\,
      I3 => \q0_reg[7]_1\,
      O => \q0[7]_i_1__11_n_1\
    );
\q0[8]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9793"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(3),
      O => \q0[8]_i_1__8_n_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[3]_rep__0\,
      Q => \q0_reg_n_1_[4]\,
      S => \q0_reg[4]_4\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__11_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[5]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[5]_5\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[5]_6\ : in STD_LOGIC;
    \q0_reg[5]_7\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_45_reg_4068_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_45_reg_4068_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom is
  signal \icmp_ln899_45_reg_4068[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_45_reg_4068_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__22_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_45_reg_4068_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_45_reg_4068_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_45_reg_4068_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_45_reg_4068_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \q0[12]_i_1__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \q0[1]_i_1__10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \q0[2]_i_1__5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \q0[3]_i_1__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \q0[5]_i_1__9\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \q0[6]_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \q0[7]_i_1__22\ : label is "soft_lutpair128";
begin
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
\icmp_ln899_45_reg_4068[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \icmp_ln899_45_reg_4068[0]_i_10_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_45_reg_4068[0]_i_11_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_45_reg_4068[0]_i_13_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_45_reg_4068[0]_i_15_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_45_reg_4068[0]_i_17_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_45_reg_4068[0]_i_4_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \^q0_reg[12]_0\,
      O => \icmp_ln899_45_reg_4068[0]_i_5_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \q0_reg_n_1_[10]\,
      O => \icmp_ln899_45_reg_4068[0]_i_6_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \icmp_ln899_45_reg_4068[0]_i_8_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \^q0_reg[12]_0\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \icmp_ln899_45_reg_4068[0]_i_9_n_1\
    );
\icmp_ln899_45_reg_4068_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_45_reg_4068_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_45_reg_4068_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_45_reg_4068_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_45_reg_4068_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_45_reg_4068_reg[0]\(0),
      DI(2) => \icmp_ln899_45_reg_4068[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_45_reg_4068[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_45_reg_4068[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_45_reg_4068_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_45_reg_4068_reg[0]_0\(0),
      S(2) => \icmp_ln899_45_reg_4068[0]_i_8_n_1\,
      S(1) => \icmp_ln899_45_reg_4068[0]_i_9_n_1\,
      S(0) => \icmp_ln899_45_reg_4068[0]_i_10_n_1\
    );
\icmp_ln899_45_reg_4068_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_45_reg_4068_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_45_reg_4068_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_45_reg_4068_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_45_reg_4068_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_45_reg_4068[0]_i_11_n_1\,
      DI(2) => DI(1),
      DI(1) => \icmp_ln899_45_reg_4068[0]_i_13_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_45_reg_4068_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_45_reg_4068[0]_i_15_n_1\,
      S(2) => S(1),
      S(1) => \icmp_ln899_45_reg_4068[0]_i_17_n_1\,
      S(0) => S(0)
    );
\icmp_ln899_46_reg_4073[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(4),
      I1 => accu_0_3_V_fu_1999_p2(5),
      I2 => \^q0_reg[5]_0\,
      O => \q0_reg[5]_4\(1)
    );
\icmp_ln899_46_reg_4073[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_46_reg_4073_reg[0]_i_2\,
      O => \q0_reg[5]_4\(0)
    );
\icmp_ln899_46_reg_4073[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(4),
      I1 => \^q0_reg[5]_0\,
      I2 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[5]_3\(1)
    );
\icmp_ln899_46_reg_4073[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_46_reg_4073_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[5]_3\(0)
    );
\icmp_ln899_48_reg_4083[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \icmp_ln899_48_reg_4083_reg[0]_i_2\,
      O => \q0_reg[5]_2\(0)
    );
\icmp_ln899_48_reg_4083[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \icmp_ln899_48_reg_4083_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \q0_reg[5]_1\(0)
    );
\q0[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"24D0"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[5]_5\,
      I3 => \q0_reg[8]_1\,
      O => \q0[10]_i_1__2_n_1\
    );
\q0[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C4A"
    )
        port map (
      I0 => \q0_reg[5]_5\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[13]_0\,
      O => \q0[12]_i_1__4_n_1\
    );
\q0[13]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD35"
    )
        port map (
      I0 => \q0_reg[5]_5\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[13]_0\,
      I3 => \q0_reg[8]_1\,
      O => \q0[13]_i_1__11_n_1\
    );
\q0[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0848"
    )
        port map (
      I0 => \q0_reg[5]_6\,
      I1 => \q0_reg[5]_7\,
      I2 => \q0_reg[5]_5\,
      I3 => \q0_reg[8]_2\,
      O => \q0[1]_i_1__10_n_1\
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[2]_i_1__5_n_1\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02C0"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(2),
      O => \q0[3]_i_1__3_n_1\
    );
\q0[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \q0_reg[5]_5\,
      I1 => \q0_reg[5]_7\,
      I2 => \q0_reg[5]_6\,
      O => \q0[5]_i_1__9_n_1\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      O => \q0[6]_i_1__3_n_1\
    );
\q0[7]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFBF"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(1),
      O => \q0[7]_i_1__22_n_1\
    );
\q0[8]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D32F"
    )
        port map (
      I0 => \q0_reg[8]_2\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_3\,
      I3 => \q0_reg[8]_1\,
      O => \q0[8]_i_1__7_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__4_n_1\,
      Q => \^q0_reg[12]_0\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__10_n_1\,
      Q => \q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__9_n_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__22_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[12]_3\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[12]_4\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_46_reg_4073_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom is
  signal \icmp_ln899_46_reg_4073[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__15_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__33_n_1\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_46_reg_4073_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_46_reg_4073_reg[0]_i_1\ : label is 11;
begin
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
\icmp_ln899_46_reg_4073[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_46_reg_4073_reg[0]_0\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_46_reg_4073[0]_i_10_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_46_reg_4073_reg[0]_1\,
      O => \icmp_ln899_46_reg_4073[0]_i_4_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_46_reg_4073_reg[0]_0\,
      O => \icmp_ln899_46_reg_4073[0]_i_6_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_46_reg_4073_reg[0]_1\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \icmp_ln899_46_reg_4073[0]_i_8_n_1\
    );
\icmp_ln899_46_reg_4073_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_46_reg_4073_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_46_reg_4073_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_46_reg_4073_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_46_reg_4073_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => \icmp_ln899_46_reg_4073[0]_i_4_n_1\,
      DI(1) => DI(0),
      DI(0) => \icmp_ln899_46_reg_4073[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_46_reg_4073_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => S(1),
      S(2) => \icmp_ln899_46_reg_4073[0]_i_8_n_1\,
      S(1) => S(0),
      S(0) => \icmp_ln899_46_reg_4073[0]_i_10_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      O => \q0_reg[12]_2\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[12]_1\(0)
    );
\q0[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7022"
    )
        port map (
      I0 => \q0_reg[12]_4\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_2\,
      I3 => \q0_reg[8]_1\,
      O => \q0[12]_i_1__6_n_1\
    );
\q0[7]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBFF"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[7]_3\,
      O => \q0[7]_i_1__15_n_1\
    );
\q0[8]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A36F"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[8]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[8]_2\,
      O => \q0[8]_i_1__33_n_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__6_n_1\,
      Q => \^q0_reg[12]_0\,
      S => \q0_reg[12]_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[1]_1\,
      Q => \q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__15_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__33_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom is
  signal \q0[7]_i_1__17_n_1\ : STD_LOGIC;
begin
\q0[7]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_4\,
      O => \q0[7]_i_1__17_n_1\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__17_n_1\,
      Q => \q0_reg[7]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[8]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[13]_0\ : out STD_LOGIC;
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_3\ : in STD_LOGIC;
    \q0_reg[15]_1\ : in STD_LOGIC;
    \q0_reg[15]_2\ : in STD_LOGIC;
    \q0_reg[3]_5\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_52_reg_4103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_48_reg_4083_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_46_reg_4073_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_47_reg_4078_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_1_reg_3848_reg[0]_i_2_0\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_54_reg_4113_reg[0]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_48_reg_4083_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_48_reg_4083_reg[0]_i_2_1\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_45_reg_4068_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom is
  signal \icmp_ln899_1_reg_3848[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_44_reg_4063_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_46_reg_4073_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_47_reg_4078_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_48_reg_4083_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_49_fu_2373_p2 : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_52_reg_4103_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__17_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[15]_i_1_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__32_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__7_n_1\ : STD_LOGIC;
  signal \^q0_reg[13]_0\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \^q0_reg[15]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \^q0_reg[8]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_49_reg_4088_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_1_reg_3848_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_44_reg_4063_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_44_reg_4063_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_46_reg_4073_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_47_reg_4078_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_48_reg_4083_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_48_reg_4083_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_52_reg_4103_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_49_reg_4088_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_49_reg_4088_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_49_reg_4088_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_49_reg_4088_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_3848_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_44_reg_4063_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_44_reg_4063_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_46_reg_4073_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_47_reg_4078_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_48_reg_4083_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_48_reg_4083_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_52_reg_4103_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \q0[10]_i_1__6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q0[12]_i_1__17\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q0[13]_i_1__6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \q0[14]_i_1__6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q0[3]_i_1__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q0[4]_i_1__11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q0[7]_i_1__12\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q0[8]_i_1__32\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q0[9]_i_1__7\ : label is "soft_lutpair58";
begin
  \q0_reg[13]_0\ <= \^q0_reg[13]_0\;
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
  \q0_reg[15]_0\ <= \^q0_reg[15]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \q0_reg[8]_0\ <= \^q0_reg[8]_0\;
\icmp_ln899_1_reg_3848[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \icmp_ln899_1_reg_3848_reg[0]_i_2_0\,
      O => \icmp_ln899_1_reg_3848[0]_i_11_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(0),
      I1 => \^q0_reg[1]_0\,
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_1_reg_3848[0]_i_13_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \icmp_ln899_1_reg_3848_reg[0]_i_2_0\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_1_reg_3848[0]_i_15_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_1_reg_3848[0]_i_17_n_1\
    );
\icmp_ln899_1_reg_3848_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_1_reg_3848_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_1_reg_3848_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_1_reg_3848_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_3848[0]_i_11_n_1\,
      DI(2) => DI(1),
      DI(1) => \icmp_ln899_1_reg_3848[0]_i_13_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_3848_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_3848[0]_i_15_n_1\,
      S(2) => S(1),
      S(1) => \icmp_ln899_1_reg_3848[0]_i_17_n_1\,
      S(0) => S(0)
    );
\icmp_ln899_40_reg_4043[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[7]_2\(0)
    );
\icmp_ln899_40_reg_4043[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(1),
      I2 => accu_0_2_V_fu_1981_p2(0),
      O => \q0_reg[7]_1\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(1),
      O => \q0_reg[7]_4\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_2_V_fu_1981_p2(1),
      I2 => accu_0_2_V_fu_1981_p2(0),
      O => \q0_reg[7]_3\(0)
    );
\icmp_ln899_42_reg_4053[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_42_reg_4053_reg[0]_i_2\,
      O => \q0_reg[3]_1\(0)
    );
\icmp_ln899_42_reg_4053[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_42_reg_4053_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[3]_2\(0)
    );
\icmp_ln899_43_reg_4058[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_43_reg_4058_reg[0]\(0),
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \q0_reg[13]_1\(0)
    );
\icmp_ln899_43_reg_4058[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_43_reg_4058_reg[0]\(0),
      O => \q0_reg[13]_2\(0)
    );
\icmp_ln899_44_reg_4063[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \icmp_ln899_44_reg_4063_reg[0]_i_2_1\(0),
      O => \icmp_ln899_44_reg_4063[0]_i_11_n_1\
    );
\icmp_ln899_44_reg_4063[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_44_reg_4063_reg[0]_i_2_0\,
      O => \icmp_ln899_44_reg_4063[0]_i_14_n_1\
    );
\icmp_ln899_44_reg_4063[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \icmp_ln899_44_reg_4063_reg[0]_i_2_1\(0),
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_44_reg_4063[0]_i_15_n_1\
    );
\icmp_ln899_44_reg_4063[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_44_reg_4063_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_44_reg_4063[0]_i_18_n_1\
    );
\icmp_ln899_44_reg_4063[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \^q0_reg[8]_0\,
      O => \icmp_ln899_44_reg_4063[0]_i_4_n_1\
    );
\icmp_ln899_44_reg_4063[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \^q0_reg[8]_0\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \icmp_ln899_44_reg_4063[0]_i_8_n_1\
    );
\icmp_ln899_44_reg_4063_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_44_reg_4063_reg[0]_i_2_n_1\,
      CO(3) => \q0_reg[14]_3\(0),
      CO(2) => \icmp_ln899_44_reg_4063_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_44_reg_4063_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_44_reg_4063_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_44_reg_4063_reg[0]_1\(2),
      DI(2) => \icmp_ln899_44_reg_4063[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_44_reg_4063_reg[0]_1\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_44_reg_4063_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_44_reg_4063_reg[0]_2\(2),
      S(2) => \icmp_ln899_44_reg_4063[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_44_reg_4063_reg[0]_2\(1 downto 0)
    );
\icmp_ln899_44_reg_4063_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_44_reg_4063_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_44_reg_4063_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_44_reg_4063_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_44_reg_4063_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_44_reg_4063[0]_i_11_n_1\,
      DI(2 downto 1) => \icmp_ln899_44_reg_4063_reg[0]\(1 downto 0),
      DI(0) => \icmp_ln899_44_reg_4063[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_44_reg_4063_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_44_reg_4063[0]_i_15_n_1\,
      S(2 downto 1) => \icmp_ln899_44_reg_4063_reg[0]_0\(1 downto 0),
      S(0) => \icmp_ln899_44_reg_4063[0]_i_18_n_1\
    );
\icmp_ln899_45_reg_4068[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      O => \q0_reg[5]_2\(0)
    );
\icmp_ln899_45_reg_4068[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[5]_1\(0)
    );
\icmp_ln899_45_reg_4068[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[12]_3\(0)
    );
\icmp_ln899_45_reg_4068[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[12]_2\(0)
    );
\icmp_ln899_46_reg_4073[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \icmp_ln899_46_reg_4073_reg[0]_i_2_0\(0),
      O => \icmp_ln899_46_reg_4073[0]_i_11_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_3_V_fu_1999_p2(2),
      I1 => \^q0_reg[3]_0\,
      I2 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_46_reg_4073[0]_i_13_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \icmp_ln899_46_reg_4073_reg[0]_i_2_0\(0),
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \icmp_ln899_46_reg_4073[0]_i_15_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_46_reg_4073[0]_i_17_n_1\
    );
\icmp_ln899_46_reg_4073[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[0]_1\(0)
    );
\icmp_ln899_46_reg_4073[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[0]_0\(0)
    );
\icmp_ln899_46_reg_4073_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[5]_0\(0),
      CO(2) => \icmp_ln899_46_reg_4073_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_46_reg_4073_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_46_reg_4073_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_46_reg_4073[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_46_reg_4073_reg[0]\(1),
      DI(1) => \icmp_ln899_46_reg_4073[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_46_reg_4073_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_46_reg_4073_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_46_reg_4073[0]_i_15_n_1\,
      S(2) => \icmp_ln899_46_reg_4073_reg[0]_0\(1),
      S(1) => \icmp_ln899_46_reg_4073[0]_i_17_n_1\,
      S(0) => \icmp_ln899_46_reg_4073_reg[0]_0\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_47_reg_4078_reg[0]_2\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \icmp_ln899_47_reg_4078[0]_i_10_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \icmp_ln899_48_reg_4083_reg[0]_i_2_0\,
      O => \q0_reg[3]_3\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \icmp_ln899_48_reg_4083_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[3]_4\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \icmp_ln899_47_reg_4078[0]_i_3_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \q0_reg_n_1_[12]\,
      O => \icmp_ln899_47_reg_4078[0]_i_5_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_47_reg_4078_reg[0]_2\,
      O => \icmp_ln899_47_reg_4078[0]_i_6_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_47_reg_4078[0]_i_7_n_1\
    );
\icmp_ln899_47_reg_4078[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \icmp_ln899_47_reg_4078[0]_i_9_n_1\
    );
\icmp_ln899_47_reg_4078_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_47_reg_4078_reg[0]\(0),
      CO(3) => \q0_reg[14]_4\(0),
      CO(2) => \icmp_ln899_47_reg_4078_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_47_reg_4078_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_47_reg_4078_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_47_reg_4078[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_47_reg_4078_reg[0]_0\(0),
      DI(1) => \icmp_ln899_47_reg_4078[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_47_reg_4078[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_47_reg_4078_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_47_reg_4078[0]_i_7_n_1\,
      S(2) => \icmp_ln899_47_reg_4078_reg[0]_1\(0),
      S(1) => \icmp_ln899_47_reg_4078[0]_i_9_n_1\,
      S(0) => \icmp_ln899_47_reg_4078[0]_i_10_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \icmp_ln899_48_reg_4083[0]_i_10_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_48_reg_4083_reg[0]_i_2_1\,
      O => \icmp_ln899_48_reg_4083[0]_i_13_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_48_reg_4083_reg[0]_i_2_0\,
      O => \icmp_ln899_48_reg_4083[0]_i_14_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_48_reg_4083_reg[0]_i_2_1\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \icmp_ln899_48_reg_4083[0]_i_17_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_48_reg_4083_reg[0]_i_2_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \icmp_ln899_48_reg_4083[0]_i_18_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \icmp_ln899_48_reg_4083[0]_i_3_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \icmp_ln899_48_reg_4083[0]_i_4_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \q0_reg_n_1_[12]\,
      O => \icmp_ln899_48_reg_4083[0]_i_6_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_48_reg_4083[0]_i_7_n_1\
    );
\icmp_ln899_48_reg_4083[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \icmp_ln899_48_reg_4083[0]_i_8_n_1\
    );
\icmp_ln899_48_reg_4083_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_48_reg_4083_reg[0]_i_2_n_1\,
      CO(3) => \q0_reg[14]_2\(0),
      CO(2) => \icmp_ln899_48_reg_4083_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_48_reg_4083_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_48_reg_4083_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_48_reg_4083[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_48_reg_4083[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_48_reg_4083_reg[0]_1\(0),
      DI(0) => \icmp_ln899_48_reg_4083[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_48_reg_4083_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_48_reg_4083[0]_i_7_n_1\,
      S(2) => \icmp_ln899_48_reg_4083[0]_i_8_n_1\,
      S(1) => \icmp_ln899_48_reg_4083_reg[0]_2\(0),
      S(0) => \icmp_ln899_48_reg_4083[0]_i_10_n_1\
    );
\icmp_ln899_48_reg_4083_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_48_reg_4083_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_48_reg_4083_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_48_reg_4083_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_48_reg_4083_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \icmp_ln899_48_reg_4083_reg[0]\(1 downto 0),
      DI(1) => \icmp_ln899_48_reg_4083[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_48_reg_4083[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_48_reg_4083_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_48_reg_4083_reg[0]_0\(1 downto 0),
      S(1) => \icmp_ln899_48_reg_4083[0]_i_17_n_1\,
      S(0) => \icmp_ln899_48_reg_4083[0]_i_18_n_1\
    );
\icmp_ln899_52_reg_4103[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \icmp_ln899_52_reg_4103[0]_i_3_n_1\
    );
\icmp_ln899_52_reg_4103[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_52_reg_4103[0]_i_7_n_1\
    );
\icmp_ln899_52_reg_4103_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_52_reg_4103_reg[0]\(0),
      CO(3) => \q0_reg[14]_1\(0),
      CO(2) => \icmp_ln899_52_reg_4103_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_52_reg_4103_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_52_reg_4103_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_52_reg_4103[0]_i_3_n_1\,
      DI(2 downto 0) => \icmp_ln899_52_reg_4103_reg[0]_0\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_52_reg_4103_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_52_reg_4103[0]_i_7_n_1\,
      S(2 downto 0) => \icmp_ln899_52_reg_4103_reg[0]_1\(2 downto 0)
    );
\icmp_ln899_53_reg_4108[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \icmp_ln899_53_reg_4108_reg[0]\,
      O => \q0_reg[14]_8\(0)
    );
\icmp_ln899_53_reg_4108[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \icmp_ln899_53_reg_4108_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \q0_reg[14]_7\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \icmp_ln899_54_reg_4113_reg[0]_i_2\,
      O => \q0_reg[1]_2\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \icmp_ln899_54_reg_4113_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \q0_reg[1]_1\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => Q(0),
      O => \q0_reg[14]_9\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => Q(0),
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \q0_reg[14]_10\(0)
    );
\q0[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1AE2"
    )
        port map (
      I0 => \q0_reg[3]_5\,
      I1 => \q0_reg[9]_0\,
      I2 => \q0_reg[1]_3\,
      I3 => \q0_reg[9]_2\,
      O => \q0[0]_i_1__6_n_1\
    );
\q0[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6D58"
    )
        port map (
      I0 => \q0_reg[15]_1\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[3]_5\,
      I3 => \q0_reg[15]_2\,
      O => \q0[10]_i_1__6_n_1\
    );
\q0[12]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5B40"
    )
        port map (
      I0 => \q0_reg[9]_2\,
      I1 => \q0_reg[9]_0\,
      I2 => \q0_reg[1]_3\,
      I3 => \q0_reg[3]_5\,
      O => \q0[12]_i_1__17_n_1\
    );
\q0[13]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A14F"
    )
        port map (
      I0 => \q0_reg[9]_2\,
      I1 => \q0_reg[9]_0\,
      I2 => \q0_reg[3]_5\,
      I3 => \q0_reg[1]_3\,
      O => \q0[13]_i_1__6_n_1\
    );
\q0[14]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66AC"
    )
        port map (
      I0 => \q0_reg[1]_3\,
      I1 => \q0_reg[3]_5\,
      I2 => \q0_reg[9]_0\,
      I3 => \q0_reg[9]_2\,
      O => \q0[14]_i_1__6_n_1\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C277"
    )
        port map (
      I0 => \q0_reg[15]_2\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[15]_1\,
      I3 => \q0_reg[3]_5\,
      O => \q0[15]_i_1_n_1\
    );
\q0[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[9]_2\,
      I3 => \q0_reg[9]_0\,
      O => \q0[1]_i_1__14_n_1\
    );
\q0[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \q0_reg[9]_0\,
      I1 => \q0_reg[1]_3\,
      I2 => \q0_reg[3]_5\,
      I3 => \q0_reg[9]_2\,
      O => \q0[3]_i_1__10_n_1\
    );
\q0[4]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0410"
    )
        port map (
      I0 => \q0_reg[1]_3\,
      I1 => \q0_reg[9]_2\,
      I2 => \q0_reg[9]_0\,
      I3 => \q0_reg[9]_3\,
      O => \q0[4]_i_1__11_n_1\
    );
\q0[7]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \q0_reg[9]_2\,
      I1 => \q0_reg[9]_0\,
      I2 => \q0_reg[1]_3\,
      I3 => \q0_reg[3]_5\,
      O => \q0[7]_i_1__12_n_1\
    );
\q0[8]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB6F"
    )
        port map (
      I0 => \q0_reg[15]_1\,
      I1 => \q0_reg[15]_2\,
      I2 => \q0_reg[3]_5\,
      I3 => \q0_reg[1]_3\,
      O => \q0[8]_i_1__32_n_1\
    );
\q0[9]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2D8A"
    )
        port map (
      I0 => \q0_reg[9]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[9]_2\,
      I3 => \q0_reg[9]_3\,
      O => \q0[9]_i_1__7_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__17_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__6_n_1\,
      Q => \^q0_reg[13]_0\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__6_n_1\,
      Q => \^q0_reg[14]_0\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[15]_i_1_n_1\,
      Q => \^q0_reg[15]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__14_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__10_n_1\,
      Q => \^q0_reg[3]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[5]_3\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__12_n_1\,
      Q => \^q0_reg[7]_0\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__32_n_1\,
      Q => \^q0_reg[8]_0\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
\xor_ln899_49_reg_4088[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => \^q0_reg[14]_0\,
      I3 => accu_0_3_V_fu_1999_p2(11),
      O => \xor_ln899_49_reg_4088[0]_i_10_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \xor_ln899_49_reg_4088[0]_i_11_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_3_V_fu_1999_p2(7),
      O => \xor_ln899_49_reg_4088[0]_i_12_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \q0_reg_n_1_[5]\,
      O => \xor_ln899_49_reg_4088[0]_i_13_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \^q0_reg[3]_0\,
      O => \xor_ln899_49_reg_4088[0]_i_14_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \xor_ln899_49_reg_4088[0]_i_15_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => accu_0_3_V_fu_1999_p2(7),
      I2 => accu_0_3_V_fu_1999_p2(6),
      O => \xor_ln899_49_reg_4088[0]_i_16_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \xor_ln899_49_reg_4088[0]_i_17_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \^q0_reg[3]_0\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \xor_ln899_49_reg_4088[0]_i_18_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \xor_ln899_49_reg_4088[0]_i_19_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \xor_ln899_49_reg_4088[0]_i_4_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \xor_ln899_49_reg_4088[0]_i_5_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(10),
      I2 => accu_0_3_V_fu_1999_p2(11),
      I3 => \^q0_reg[14]_0\,
      O => \xor_ln899_49_reg_4088[0]_i_6_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[8]_0\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \q0_reg_n_1_[9]\,
      O => \xor_ln899_49_reg_4088[0]_i_7_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_49_reg_4088[0]_i_8_n_1\
    );
\xor_ln899_49_reg_4088[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \xor_ln899_49_reg_4088[0]_i_9_n_1\
    );
\xor_ln899_49_reg_4088_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_49_fu_2373_p2,
      CO(3 downto 0) => \NLW_xor_ln899_49_reg_4088_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_49_reg_4088_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_49_reg_4088_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_49_reg_4088_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_49_fu_2373_p2,
      CO(2) => \xor_ln899_49_reg_4088_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_49_reg_4088_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_49_reg_4088_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_49_reg_4088[0]_i_4_n_1\,
      DI(2) => \xor_ln899_49_reg_4088[0]_i_5_n_1\,
      DI(1) => \xor_ln899_49_reg_4088[0]_i_6_n_1\,
      DI(0) => \xor_ln899_49_reg_4088[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_49_reg_4088_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_49_reg_4088[0]_i_8_n_1\,
      S(2) => \xor_ln899_49_reg_4088[0]_i_9_n_1\,
      S(1) => \xor_ln899_49_reg_4088[0]_i_10_n_1\,
      S(0) => \xor_ln899_49_reg_4088[0]_i_11_n_1\
    );
\xor_ln899_49_reg_4088_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_49_reg_4088_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_49_reg_4088_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_49_reg_4088_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_49_reg_4088_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_49_reg_4088[0]_i_12_n_1\,
      DI(2) => \xor_ln899_49_reg_4088[0]_i_13_n_1\,
      DI(1) => \xor_ln899_49_reg_4088[0]_i_14_n_1\,
      DI(0) => \xor_ln899_49_reg_4088[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_49_reg_4088_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_49_reg_4088[0]_i_16_n_1\,
      S(2) => \xor_ln899_49_reg_4088[0]_i_17_n_1\,
      S(1) => \xor_ln899_49_reg_4088[0]_i_18_n_1\,
      S(0) => \xor_ln899_49_reg_4088[0]_i_19_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \xor_ln899_50_reg_4093_reg[0]_i_3\(0),
      O => \q0_reg[12]_1\(0)
    );
\xor_ln899_50_reg_4093[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \xor_ln899_50_reg_4093_reg[0]_i_3\(0),
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[12]_0\(0)
    );
\xor_ln899_50_reg_4093[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[14]_5\(1)
    );
\xor_ln899_50_reg_4093[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => accu_0_3_V_fu_1999_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \q0_reg[14]_5\(0)
    );
\xor_ln899_50_reg_4093[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_6\(1)
    );
\xor_ln899_50_reg_4093[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_3_V_fu_1999_p2(13),
      O => \q0_reg[14]_6\(0)
    );
\xor_ln899_51_reg_4098[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_3_V_fu_1999_p2(15),
      O => \q0_reg[14]_12\(0)
    );
\xor_ln899_51_reg_4098[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_3_V_fu_1999_p2(14),
      I2 => accu_0_3_V_fu_1999_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_11\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[4]_11\ : in STD_LOGIC;
    \q0_reg[4]_12\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln899_37_reg_4028_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_38_reg_4033_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_50_reg_4093_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_50_reg_4093_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_50_reg_4093_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_50_reg_4093_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_i_2\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3_0\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3_1\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_38_reg_4033_reg[0]_i_2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom is
  signal \icmp_ln899_20_reg_3943[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_40_reg_4043_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_41_reg_4048_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_50_fu_2385_p2 : STD_LOGIC;
  signal \q0[10]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__15_n_1\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_36_reg_4023_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_37_reg_4028_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_50_reg_4093_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_20_reg_3943_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_38_reg_4033_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_39_reg_4038_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_40_reg_4043_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_41_reg_4048_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_36_reg_4023_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_37_reg_4028_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_50_reg_4093_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_50_reg_4093_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_50_reg_4093_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_50_reg_4093_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_3943_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_38_reg_4033_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_39_reg_4038_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_40_reg_4043_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_41_reg_4048_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q0[11]_i_1__16\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \q0[2]_i_1__10\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \q0[7]_i_1__10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[8]_i_1__10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[9]_i_1__15\ : label is "soft_lutpair40";
begin
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
\icmp_ln899_20_reg_3943[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_20_reg_3943[0]_i_11_n_1\
    );
\icmp_ln899_20_reg_3943[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_20_reg_3943[0]_i_15_n_1\
    );
\icmp_ln899_20_reg_3943_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_20_reg_3943_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_20_reg_3943_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_20_reg_3943_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_3943[0]_i_11_n_1\,
      DI(2 downto 0) => \icmp_ln899_20_reg_3943_reg[0]\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_3943_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_3943[0]_i_15_n_1\,
      S(2 downto 0) => \icmp_ln899_20_reg_3943_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_25_reg_3968[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      O => \q0_reg[4]_6\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[4]_5\(0)
    );
\icmp_ln899_38_reg_4033[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      O => \icmp_ln899_38_reg_4033[0]_i_11_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => \^q0_reg[4]_0\,
      I2 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_38_reg_4033[0]_i_12_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_38_reg_4033[0]_i_14_n_1\
    );
\icmp_ln899_38_reg_4033[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(2),
      I2 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_38_reg_4033[0]_i_15_n_1\
    );
\icmp_ln899_38_reg_4033_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[4]_4\(0),
      CO(2) => \icmp_ln899_38_reg_4033_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_38_reg_4033_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_38_reg_4033_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_38_reg_4033[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_38_reg_4033[0]_i_12_n_1\,
      DI(1) => '0',
      DI(0) => \icmp_ln899_38_reg_4033_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_38_reg_4033_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_38_reg_4033[0]_i_14_n_1\,
      S(2) => \icmp_ln899_38_reg_4033[0]_i_15_n_1\,
      S(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0)
    );
\icmp_ln899_39_reg_4038[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      O => \icmp_ln899_39_reg_4038[0]_i_11_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_39_reg_4038[0]_i_13_n_1\
    );
\icmp_ln899_39_reg_4038_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[4]_3\(0),
      CO(2) => \icmp_ln899_39_reg_4038_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_39_reg_4038_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_39_reg_4038_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_39_reg_4038[0]_i_11_n_1\,
      DI(2 downto 1) => B"00",
      DI(0) => \icmp_ln899_39_reg_4038_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_39_reg_4038_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_39_reg_4038[0]_i_13_n_1\,
      S(2 downto 0) => \icmp_ln899_39_reg_4038_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_40_reg_4043[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => \^q0_reg[4]_0\,
      O => \icmp_ln899_40_reg_4043[0]_i_12_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[4]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_40_reg_4043[0]_i_13_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => \^q0_reg[4]_0\,
      I2 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_40_reg_4043[0]_i_16_n_1\
    );
\icmp_ln899_40_reg_4043[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_40_reg_4043[0]_i_17_n_1\
    );
\icmp_ln899_40_reg_4043_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[7]_1\(0),
      CO(2) => \icmp_ln899_40_reg_4043_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_40_reg_4043_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_40_reg_4043_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_40_reg_4043_reg[0]\(1),
      DI(2) => \icmp_ln899_40_reg_4043[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_40_reg_4043[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_40_reg_4043_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_40_reg_4043_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_40_reg_4043_reg[0]_0\(1),
      S(2) => \icmp_ln899_40_reg_4043[0]_i_16_n_1\,
      S(1) => \icmp_ln899_40_reg_4043[0]_i_17_n_1\,
      S(0) => \icmp_ln899_40_reg_4043_reg[0]_0\(0)
    );
\icmp_ln899_41_reg_4048[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_41_reg_4048[0]_i_12_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[4]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_41_reg_4048[0]_i_13_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => accu_0_2_V_fu_1981_p2(2),
      O => \icmp_ln899_41_reg_4048[0]_i_16_n_1\
    );
\icmp_ln899_41_reg_4048[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(0),
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \icmp_ln899_41_reg_4048[0]_i_17_n_1\
    );
\icmp_ln899_41_reg_4048_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[7]_0\(0),
      CO(2) => \icmp_ln899_41_reg_4048_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_41_reg_4048_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_41_reg_4048_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_41_reg_4048_reg[0]\(1),
      DI(2) => \icmp_ln899_41_reg_4048[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_41_reg_4048[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_41_reg_4048_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_41_reg_4048_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_41_reg_4048_reg[0]_0\(1),
      S(2) => \icmp_ln899_41_reg_4048[0]_i_16_n_1\,
      S(1) => \icmp_ln899_41_reg_4048[0]_i_17_n_1\,
      S(0) => \icmp_ln899_41_reg_4048_reg[0]_0\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      O => \q0_reg[4]_10\(0)
    );
\icmp_ln899_47_reg_4078[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \q0_reg[4]_9\(0)
    );
\icmp_ln899_48_reg_4083[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(3),
      O => DI(0)
    );
\icmp_ln899_48_reg_4083[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(3),
      I2 => accu_0_3_V_fu_1999_p2(2),
      O => S(0)
    );
\icmp_ln899_52_reg_4103[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \icmp_ln899_52_reg_4103_reg[0]\,
      O => \q0_reg[10]_0\(0)
    );
\icmp_ln899_52_reg_4103[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \icmp_ln899_52_reg_4103_reg[0]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \q0_reg[10]_1\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => Q(0),
      O => \q0_reg[4]_8\(0)
    );
\icmp_ln899_54_reg_4113[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => Q(0),
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \q0_reg[4]_7\(0)
    );
\q0[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D8A"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_3\,
      O => \q0[10]_i_1__5_n_1\
    );
\q0[11]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EC6"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[11]_3\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_1\,
      O => \q0[11]_i_1__16_n_1\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[4]_11\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[4]_12\,
      O => \q0[1]_i_1__0_n_1\
    );
\q0[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[2]_i_1__10_n_1\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \q0_reg[4]_11\,
      I1 => \q0_reg[4]_12\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[11]_2\,
      O => \q0[4]_i_1__1_n_1\
    );
\q0[6]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4410"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[6]_i_1__8_n_1\
    );
\q0[7]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6FF"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[7]_i_1__10_n_1\
    );
\q0[8]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A493"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(2),
      O => \q0[8]_i_1__10_n_1\
    );
\q0[9]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE6"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(1),
      O => \q0[9]_i_1__15_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__16_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__0_n_1\,
      Q => \q0_reg[1]_0\(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__1_n_1\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__15_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
\xor_ln899_36_reg_4023[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      O => \xor_ln899_36_reg_4023[0]_i_12_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \xor_ln899_36_reg_4023[0]_i_13_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => accu_0_2_V_fu_1981_p2(1),
      I2 => \^q0_reg[4]_0\,
      O => \xor_ln899_36_reg_4023[0]_i_14_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \xor_ln899_36_reg_4023[0]_i_16_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => accu_0_2_V_fu_1981_p2(2),
      O => \xor_ln899_36_reg_4023[0]_i_17_n_1\
    );
\xor_ln899_36_reg_4023[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(0),
      I1 => \^q0_reg[4]_0\,
      I2 => accu_0_2_V_fu_1981_p2(1),
      O => \xor_ln899_36_reg_4023[0]_i_18_n_1\
    );
\xor_ln899_36_reg_4023_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[4]_2\(0),
      CO(2) => \xor_ln899_36_reg_4023_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_36_reg_4023_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_36_reg_4023_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_36_reg_4023[0]_i_12_n_1\,
      DI(2) => \xor_ln899_36_reg_4023[0]_i_13_n_1\,
      DI(1) => \xor_ln899_36_reg_4023[0]_i_14_n_1\,
      DI(0) => \xor_ln899_36_reg_4023_reg[0]_i_2\(0),
      O(3 downto 0) => \NLW_xor_ln899_36_reg_4023_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_36_reg_4023[0]_i_16_n_1\,
      S(2) => \xor_ln899_36_reg_4023[0]_i_17_n_1\,
      S(1) => \xor_ln899_36_reg_4023[0]_i_18_n_1\,
      S(0) => \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0)
    );
\xor_ln899_37_reg_4028[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => accu_0_2_V_fu_1981_p2(5),
      I3 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      O => \xor_ln899_37_reg_4028[0]_i_12_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \xor_ln899_37_reg_4028[0]_i_13_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(4),
      I2 => \icmp_ln899_38_reg_4033_reg[0]_i_2_0\,
      I3 => accu_0_2_V_fu_1981_p2(5),
      O => \xor_ln899_37_reg_4028[0]_i_15_n_1\
    );
\xor_ln899_37_reg_4028[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_2_V_fu_1981_p2(3),
      I2 => accu_0_2_V_fu_1981_p2(2),
      O => \xor_ln899_37_reg_4028[0]_i_16_n_1\
    );
\xor_ln899_37_reg_4028_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[4]_1\(0),
      CO(2) => \xor_ln899_37_reg_4028_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_37_reg_4028_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_37_reg_4028_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_37_reg_4028[0]_i_12_n_1\,
      DI(2) => \xor_ln899_37_reg_4028[0]_i_13_n_1\,
      DI(1) => '0',
      DI(0) => \xor_ln899_37_reg_4028_reg[0]_i_2\(0),
      O(3 downto 0) => \NLW_xor_ln899_37_reg_4028_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_37_reg_4028[0]_i_15_n_1\,
      S(2) => \xor_ln899_37_reg_4028[0]_i_16_n_1\,
      S(1 downto 0) => \xor_ln899_37_reg_4028_reg[0]_i_2_0\(1 downto 0)
    );
\xor_ln899_50_reg_4093[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_3_V_fu_1999_p2(9),
      O => \xor_ln899_50_reg_4093[0]_i_10_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_3_V_fu_1999_p2(7),
      O => \xor_ln899_50_reg_4093[0]_i_11_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => accu_0_3_V_fu_1999_p2(5),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_50_reg_4093[0]_i_12_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => accu_0_3_V_fu_1999_p2(3),
      I3 => \xor_ln899_50_reg_4093_reg[0]_i_3_1\,
      O => \xor_ln899_50_reg_4093[0]_i_13_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => accu_0_3_V_fu_1999_p2(1),
      I3 => \xor_ln899_50_reg_4093_reg[0]_i_3_0\,
      O => \xor_ln899_50_reg_4093[0]_i_14_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_3_V_fu_1999_p2(4),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_3_V_fu_1999_p2(5),
      O => \xor_ln899_50_reg_4093[0]_i_16_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_3_V_fu_1999_p2(2),
      I2 => \xor_ln899_50_reg_4093_reg[0]_i_3_1\,
      I3 => accu_0_3_V_fu_1999_p2(3),
      O => \xor_ln899_50_reg_4093[0]_i_17_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_3_V_fu_1999_p2(0),
      I2 => \xor_ln899_50_reg_4093_reg[0]_i_3_0\,
      I3 => accu_0_3_V_fu_1999_p2(1),
      O => \xor_ln899_50_reg_4093[0]_i_18_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_3_V_fu_1999_p2(8),
      I2 => accu_0_3_V_fu_1999_p2(9),
      I3 => \q0_reg_n_1_[11]\,
      O => \xor_ln899_50_reg_4093[0]_i_6_n_1\
    );
\xor_ln899_50_reg_4093[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_3_V_fu_1999_p2(6),
      I2 => accu_0_3_V_fu_1999_p2(7),
      I3 => \q0_reg_n_1_[9]\,
      O => \xor_ln899_50_reg_4093[0]_i_7_n_1\
    );
\xor_ln899_50_reg_4093_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_50_fu_2385_p2,
      CO(3 downto 0) => \NLW_xor_ln899_50_reg_4093_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_50_reg_4093_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_50_reg_4093_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_50_reg_4093_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_50_fu_2385_p2,
      CO(2) => \xor_ln899_50_reg_4093_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_50_reg_4093_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_50_reg_4093_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \xor_ln899_50_reg_4093_reg[0]\(1 downto 0),
      DI(1) => \xor_ln899_50_reg_4093[0]_i_6_n_1\,
      DI(0) => \xor_ln899_50_reg_4093[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_50_reg_4093_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \xor_ln899_50_reg_4093_reg[0]_0\(1 downto 0),
      S(1) => \xor_ln899_50_reg_4093[0]_i_10_n_1\,
      S(0) => \xor_ln899_50_reg_4093[0]_i_11_n_1\
    );
\xor_ln899_50_reg_4093_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_50_reg_4093_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_50_reg_4093_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_50_reg_4093_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_50_reg_4093_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_50_reg_4093[0]_i_12_n_1\,
      DI(2) => \xor_ln899_50_reg_4093[0]_i_13_n_1\,
      DI(1) => \xor_ln899_50_reg_4093[0]_i_14_n_1\,
      DI(0) => \xor_ln899_50_reg_4093_reg[0]_i_2_0\(0),
      O(3 downto 0) => \NLW_xor_ln899_50_reg_4093_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_50_reg_4093[0]_i_16_n_1\,
      S(2) => \xor_ln899_50_reg_4093[0]_i_17_n_1\,
      S(1) => \xor_ln899_50_reg_4093[0]_i_18_n_1\,
      S(0) => \xor_ln899_50_reg_4093_reg[0]_i_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \q0_reg[10]_4\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[10]_5\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[10]_6\ : in STD_LOGIC;
    \q0_reg[10]_7\ : in STD_LOGIC;
    \icmp_ln899_6_reg_3873_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_4_reg_3863_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_reg_3843_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_reg_3843_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_6_reg_3873_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_6_reg_3873_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_4_reg_3863_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_4_reg_3863_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_2_reg_3853_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_1_reg_3848_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom is
  signal \icmp_ln899_3_reg_3858[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_3843_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \q0[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__11_n_1\ : STD_LOGIC;
  signal \^q0_reg[13]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_icmp_ln899_3_reg_3858_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_4_reg_3863_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_6_reg_3873_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_3843_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_3843_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_3858_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_3863_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_3873_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_3843_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_3843_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q0[10]_i_1__11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \q0[11]_i_1__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \q0[12]_i_1__10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q0[13]_i_1__3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q0[6]_i_1__16\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q0[7]_i_1__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q0[8]_i_1__16\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q0[9]_i_1__11\ : label is "soft_lutpair124";
begin
  \q0_reg[13]_0\(5 downto 0) <= \^q0_reg[13]_0\(5 downto 0);
\icmp_ln899_1_reg_3848[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \^q0_reg[13]_0\(5),
      O => \q0_reg[10]_3\(1)
    );
\icmp_ln899_1_reg_3848[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(0),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \icmp_ln899_1_reg_3848_reg[0]\,
      O => \q0_reg[10]_3\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \^q0_reg[13]_0\(5),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \q0_reg[10]_2\(1)
    );
\icmp_ln899_1_reg_3848[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(0),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \icmp_ln899_1_reg_3848_reg[0]\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \q0_reg[10]_2\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(6),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \icmp_ln899_2_reg_3853_reg[0]_i_2\,
      O => \q0_reg[6]_1\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(6),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \icmp_ln899_2_reg_3853_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \q0_reg[6]_0\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(2),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \^q0_reg[13]_0\(3),
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(2),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \^q0_reg[13]_0\(3),
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \q0_reg[9]_0\(0)
    );
\icmp_ln899_3_reg_3858[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_3_reg_3858[0]_i_11_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(5),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \^q0_reg[13]_0\(1),
      O => \icmp_ln899_3_reg_3858[0]_i_13_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(0),
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => q0(5),
      O => \icmp_ln899_3_reg_3858[0]_i_14_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_3_reg_3858[0]_i_15_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(5),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \^q0_reg[13]_0\(1),
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_3_reg_3858[0]_i_17_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(0),
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => q0(5),
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_3_reg_3858[0]_i_18_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \^q0_reg[13]_0\(3),
      O => \q0_reg[11]_0\(0)
    );
\icmp_ln899_3_reg_3858[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \^q0_reg[13]_0\(3),
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \q0_reg[11]_1\(0)
    );
\icmp_ln899_3_reg_3858_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[4]_0\(0),
      CO(2) => \icmp_ln899_3_reg_3858_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_3_reg_3858_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_3_reg_3858_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_3858[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_3_reg_3858_reg[0]\(0),
      DI(1) => \icmp_ln899_3_reg_3858[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_3_reg_3858[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_3858_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_3858[0]_i_15_n_1\,
      S(2) => \icmp_ln899_3_reg_3858_reg[0]_0\(0),
      S(1) => \icmp_ln899_3_reg_3858[0]_i_17_n_1\,
      S(0) => \icmp_ln899_3_reg_3858[0]_i_18_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(3),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_4_reg_3863_reg[0]_i_2_0\,
      O => \icmp_ln899_4_reg_3863[0]_i_11_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(2),
      I1 => accu_0_0_V_fu_1945_p2(3),
      I2 => \^q0_reg[13]_0\(1),
      O => \icmp_ln899_4_reg_3863[0]_i_13_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(3),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_4_reg_3863_reg[0]_i_2_0\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_4_reg_3863[0]_i_15_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(2),
      I1 => \^q0_reg[13]_0\(1),
      I2 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_4_reg_3863[0]_i_17_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \icmp_ln899_4_reg_3863_reg[0]_1\,
      O => \q0_reg[10]_0\(0)
    );
\icmp_ln899_4_reg_3863[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \icmp_ln899_4_reg_3863_reg[0]_1\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \q0_reg[10]_1\(0)
    );
\icmp_ln899_4_reg_3863_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[3]_0\(0),
      CO(2) => \icmp_ln899_4_reg_3863_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_4_reg_3863_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_4_reg_3863_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_3863[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_4_reg_3863_reg[0]\(1),
      DI(1) => \icmp_ln899_4_reg_3863[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_4_reg_3863_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_3863_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_3863[0]_i_15_n_1\,
      S(2) => \icmp_ln899_4_reg_3863_reg[0]_0\(1),
      S(1) => \icmp_ln899_4_reg_3863[0]_i_17_n_1\,
      S(0) => \icmp_ln899_4_reg_3863_reg[0]_0\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => Q(0),
      O => \q0_reg[4]_1\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => Q(0),
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \q0_reg[4]_2\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \icmp_ln899_6_reg_3873_reg[0]_1\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_6_reg_3873[0]_i_3_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \icmp_ln899_6_reg_3873_reg[0]_1\,
      O => \icmp_ln899_6_reg_3873[0]_i_4_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \icmp_ln899_6_reg_3873_reg[0]_0\,
      O => \icmp_ln899_6_reg_3873[0]_i_5_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \icmp_ln899_6_reg_3873_reg[0]_1\,
      O => \icmp_ln899_6_reg_3873[0]_i_7_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \icmp_ln899_6_reg_3873_reg[0]_1\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_6_reg_3873[0]_i_8_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \icmp_ln899_6_reg_3873_reg[0]_0\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \icmp_ln899_6_reg_3873[0]_i_9_n_1\
    );
\icmp_ln899_6_reg_3873_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_6_reg_3873_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_6_reg_3873_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_6_reg_3873_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_6_reg_3873_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_3873[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_6_reg_3873[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_6_reg_3873[0]_i_5_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_3873_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_3873[0]_i_7_n_1\,
      S(2) => \icmp_ln899_6_reg_3873[0]_i_8_n_1\,
      S(1) => \icmp_ln899_6_reg_3873[0]_i_9_n_1\,
      S(0) => S(0)
    );
\icmp_ln899_reg_3843[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(8),
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \^q0_reg[13]_0\(2),
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_reg_3843[0]_i_10_n_1\
    );
\icmp_ln899_reg_3843[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(6),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => q0(7),
      O => \icmp_ln899_reg_3843[0]_i_11_n_1\
    );
\icmp_ln899_reg_3843[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => q0(5),
      O => \icmp_ln899_reg_3843[0]_i_12_n_1\
    );
\icmp_ln899_reg_3843[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(0),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => q0(3),
      O => \icmp_ln899_reg_3843[0]_i_13_n_1\
    );
\icmp_ln899_reg_3843[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(0),
      I1 => q0(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_reg_3843[0]_i_14_n_1\
    );
\icmp_ln899_reg_3843[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(6),
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => q0(7),
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_reg_3843[0]_i_15_n_1\
    );
\icmp_ln899_reg_3843[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(1),
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => q0(5),
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \icmp_ln899_reg_3843[0]_i_16_n_1\
    );
\icmp_ln899_reg_3843[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(0),
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => q0(3),
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_reg_3843[0]_i_17_n_1\
    );
\icmp_ln899_reg_3843[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(0),
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_reg_3843[0]_i_18_n_1\
    );
\icmp_ln899_reg_3843[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(4),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \^q0_reg[13]_0\(5),
      O => \icmp_ln899_reg_3843[0]_i_4_n_1\
    );
\icmp_ln899_reg_3843[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => q0(11),
      O => \icmp_ln899_reg_3843[0]_i_5_n_1\
    );
\icmp_ln899_reg_3843[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => q0(8),
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \^q0_reg[13]_0\(2),
      O => \icmp_ln899_reg_3843[0]_i_6_n_1\
    );
\icmp_ln899_reg_3843[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(4),
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \^q0_reg[13]_0\(5),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_reg_3843[0]_i_8_n_1\
    );
\icmp_ln899_reg_3843[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\(3),
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => q0(11),
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \icmp_ln899_reg_3843[0]_i_9_n_1\
    );
\icmp_ln899_reg_3843_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_3843_reg[0]_i_2_n_1\,
      CO(3) => \q0_reg[12]_0\(0),
      CO(2) => \icmp_ln899_reg_3843_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_reg_3843_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_reg_3843_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_3843_reg[0]\(0),
      DI(2) => \icmp_ln899_reg_3843[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_reg_3843[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_reg_3843[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_3843_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_3843_reg[0]_0\(0),
      S(2) => \icmp_ln899_reg_3843[0]_i_8_n_1\,
      S(1) => \icmp_ln899_reg_3843[0]_i_9_n_1\,
      S(0) => \icmp_ln899_reg_3843[0]_i_10_n_1\
    );
\icmp_ln899_reg_3843_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_reg_3843_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_reg_3843_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_reg_3843_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_reg_3843_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_3843[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_reg_3843[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_reg_3843[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_reg_3843[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_3843_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_3843[0]_i_15_n_1\,
      S(2) => \icmp_ln899_reg_3843[0]_i_16_n_1\,
      S(1) => \icmp_ln899_reg_3843[0]_i_17_n_1\,
      S(0) => \icmp_ln899_reg_3843[0]_i_18_n_1\
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3693"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[3]_1\,
      O => \q0[0]_i_1__3_n_1\
    );
\q0[10]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5687"
    )
        port map (
      I0 => \q0_reg[10]_7\,
      I1 => \q0_reg[10]_4\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[10]_6\,
      O => \q0[10]_i_1__11_n_1\
    );
\q0[11]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B3D"
    )
        port map (
      I0 => \q0_reg[10]_6\,
      I1 => \q0_reg[10]_5\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[11]_i_1__7_n_1\
    );
\q0[12]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3683"
    )
        port map (
      I0 => \q0_reg[10]_4\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[10]_6\,
      O => \q0[12]_i_1__10_n_1\
    );
\q0[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A6"
    )
        port map (
      I0 => \q0_reg[10]_5\,
      I1 => \q0_reg[10]_6\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[13]_i_1__3_n_1\
    );
\q0[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \q0_reg[10]_5\,
      I1 => \q0_reg[10]_4\,
      I2 => \q0_reg[10]_6\,
      I3 => \q0_reg[10]_7\,
      O => \q0[2]_i_1__8_n_1\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \q0_reg[10]_5\,
      I1 => \q0_reg[3]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[3]_i_1__2_n_1\
    );
\q0[5]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[3]_1\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[11]_2\,
      O => \q0[5]_i_1__8_n_1\
    );
\q0[6]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0904"
    )
        port map (
      I0 => \q0_reg[10]_4\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[3]_1\,
      I3 => \q0_reg[10]_5\,
      O => \q0[6]_i_1__16_n_1\
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFED"
    )
        port map (
      I0 => \q0_reg[10]_5\,
      I1 => \q0_reg[3]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[7]_i_1__4_n_1\
    );
\q0[8]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D6"
    )
        port map (
      I0 => \q0_reg[10]_6\,
      I1 => \q0_reg[10]_5\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[8]_i_1__16_n_1\
    );
\q0[9]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3603"
    )
        port map (
      I0 => \q0_reg[10]_4\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[10]_6\,
      O => \q0[9]_i_1__11_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__3_n_1\,
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__11_n_1\,
      Q => \^q0_reg[13]_0\(3),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__7_n_1\,
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__10_n_1\,
      Q => \^q0_reg[13]_0\(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__3_n_1\,
      Q => \^q0_reg[13]_0\(5),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__8_n_1\,
      Q => \^q0_reg[13]_0\(0),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__2_n_1\,
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[4]_3\,
      Q => \^q0_reg[13]_0\(1),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__8_n_1\,
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__16_n_1\,
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__4_n_1\,
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__16_n_1\,
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__11_n_1\,
      Q => \^q0_reg[13]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom is
  port (
    \q0_reg[11]_0\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom is
  signal \q0[11]_i_1__17_n_1\ : STD_LOGIC;
begin
\q0[11]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2339"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[11]_3\,
      I3 => \q0_reg[11]_4\,
      O => \q0[11]_i_1__17_n_1\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__17_n_1\,
      Q => \q0_reg[11]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom is
  signal \q0[7]_i_1__32_n_1\ : STD_LOGIC;
begin
\q0[7]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_4\,
      O => \q0[7]_i_1__32_n_1\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__32_n_1\,
      Q => \q0_reg[7]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom is
  port (
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    \q0_reg[8]_5\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom is
  signal \q0[8]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
begin
\icmp_ln899_3_reg_3858[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => q0(0),
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_3_reg_3858[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => q0(0),
      O => \q0_reg[8]_1\(0)
    );
\q0[8]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \q0_reg[8]_2\,
      I1 => \q0_reg[8]_3\,
      I2 => \q0_reg[8]_4\,
      I3 => \q0_reg[8]_5\,
      O => \q0[8]_i_1__14_n_1\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__14_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom is
  signal \^q0_reg[4]_0\ : STD_LOGIC;
begin
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
\icmp_ln899_4_reg_3863[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => q0(0),
      O => DI(0)
    );
\icmp_ln899_4_reg_3863[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => q0(0),
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => S(0)
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[4]_1\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \q0_reg[4]_4\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_i_2\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom is
  signal \q0[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_1__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair104";
begin
\icmp_ln899_5_reg_3868[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => q0(0),
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      O => \q0_reg[4]_1\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[4]_0\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => q0(0),
      O => \q0_reg[8]_1\(0)
    );
\q0[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \q0_reg[4]_2\,
      I1 => \q0_reg[4]_3\,
      I2 => \q0_reg[4]_4\,
      O => \q0[4]_i_1__9_n_1\
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6FF"
    )
        port map (
      I0 => \q0_reg[4]_2\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_1\,
      O => \q0[7]_i_1__5_n_1\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4C2"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[4]_2\,
      O => \q0[8]_i_1_n_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__5_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom is
  signal \q0[7]_i_1__27_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[8]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0[9]_i_1__1\ : label is "soft_lutpair103";
begin
\icmp_ln899_6_reg_3873[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => S(0)
    );
\icmp_ln899_6_reg_3873[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \q0_reg_n_1_[9]\,
      O => DI(0)
    );
\q0[7]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_2\,
      O => \q0[7]_i_1__27_n_1\
    );
\q0[8]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D82"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(1),
      O => \q0[8]_i_1__12_n_1\
    );
\q0[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D617"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(0),
      O => \q0[9]_i_1__1_n_1\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__27_n_1\,
      Q => Q(2),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[13]_0\ : out STD_LOGIC;
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[3]_rep\ : out STD_LOGIC;
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[24]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[16]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[24]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[20]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[28]\ : out STD_LOGIC;
    i_0_reg_1049_reg_2_sp_1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC;
    \q0_reg[12]_7\ : in STD_LOGIC;
    \q0_reg[13]_1\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_3\ : in STD_LOGIC;
    \q0_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_3519_pp0_iter2_reg : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2\ : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_3519 : in STD_LOGIC;
    nf_fu_1868_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \q0_reg[13]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_1049_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \q0_reg[6]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_6_reg_3873_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_6_reg_3873_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_4_reg_3863_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_3_reg_3858_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_1_reg_3848_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_1_reg_3848_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_1_reg_3848_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_5_reg_3868_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_5_reg_3868_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2_2\ : in STD_LOGIC;
    \icmp_ln899_11_reg_3898_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_6_reg_3873_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_i_2\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_i_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom is
  signal \ap_CS_fsm[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1\ : STD_LOGIC;
  signal i_0_reg_1049_reg_2_sn_1 : STD_LOGIC;
  signal \^icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_3848_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_3853_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_3858_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_3863_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_3873_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_7_fu_2067_p2 : STD_LOGIC;
  signal icmp_ln899_8_fu_2079_p2 : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[0]_rep\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[16]\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[20]\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[24]\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[28]\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[3]_rep\ : STD_LOGIC;
  signal \^odata_reg[24]\ : STD_LOGIC;
  signal \q0[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__19_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__16_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__34_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1_n_1\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[13]_0\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \^q0_reg[15]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_7_reg_3878_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_11_reg_3898_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_1_reg_3848_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_2_reg_3853_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_3_reg_3858_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_4_reg_3863_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_5_reg_3868_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_6_reg_3873_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_7_reg_3878_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_7_reg_3878_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_7_reg_3878_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_7_reg_3878_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_8_reg_3883_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_8_reg_3883_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_8_reg_3883_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26\ : label is "soft_lutpair94";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_3898_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_3848_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_3853_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_3858_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_3863_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_3868_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_3873_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \q0[0]_i_1__8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q0[10]_i_1__19\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0[11]_i_1__6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q0[12]_i_1__12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[13]_i_1__7\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[14]_i_1__7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q0[15]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q0[1]_i_1__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q0[3]_i_1__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0[4]_i_1__10\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q0[5]_i_1__12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q0[6]_i_1__13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q0[7]_i_1__16\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair97";
begin
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  i_0_reg_1049_reg_2_sp_1 <= i_0_reg_1049_reg_2_sn_1;
  \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ <= \^icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\;
  \nf_assign_fu_262_reg[0]_rep\ <= \^nf_assign_fu_262_reg[0]_rep\;
  \nf_assign_fu_262_reg[16]\ <= \^nf_assign_fu_262_reg[16]\;
  \nf_assign_fu_262_reg[20]\ <= \^nf_assign_fu_262_reg[20]\;
  \nf_assign_fu_262_reg[24]\ <= \^nf_assign_fu_262_reg[24]\;
  \nf_assign_fu_262_reg[28]\ <= \^nf_assign_fu_262_reg[28]\;
  \nf_assign_fu_262_reg[3]_rep\ <= \^nf_assign_fu_262_reg[3]_rep\;
  \odata_reg[24]\ <= \^odata_reg[24]\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[13]_0\ <= \^q0_reg[13]_0\;
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
  \q0_reg[15]_0\ <= \^q0_reg[15]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => i_0_reg_1049_reg(2),
      I1 => i_0_reg_1049_reg(1),
      I2 => i_0_reg_1049_reg(0),
      I3 => \ap_CS_fsm[2]_i_4_n_1\,
      I4 => \ap_CS_fsm[2]_i_5_n_1\,
      I5 => \ap_CS_fsm[2]_i_6_n_1\,
      O => i_0_reg_1049_reg_2_sn_1
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_0_reg_1049_reg(5),
      I1 => i_0_reg_1049_reg(6),
      I2 => i_0_reg_1049_reg(4),
      I3 => i_0_reg_1049_reg(3),
      O => \ap_CS_fsm[2]_i_4_n_1\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_0_reg_1049_reg(10),
      I1 => i_0_reg_1049_reg(9),
      I2 => i_0_reg_1049_reg(8),
      I3 => i_0_reg_1049_reg(7),
      O => \ap_CS_fsm[2]_i_5_n_1\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_0_reg_1049_reg(11),
      I1 => i_0_reg_1049_reg(12),
      I2 => i_0_reg_1049_reg(13),
      I3 => i_0_reg_1049_reg(14),
      I4 => i_0_reg_1049_reg(16),
      I5 => i_0_reg_1049_reg(15),
      O => \ap_CS_fsm[2]_i_6_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F7F7F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[2]_3\,
      I2 => icmp_ln289_reg_3519,
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1\,
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1\,
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1\,
      I1 => nf_assign_fu_262(8),
      I2 => nf_assign_fu_262(7),
      I3 => nf_assign_fu_262(19),
      I4 => nf_assign_fu_262(18),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => nf_fu_1868_p2(17),
      I1 => nf_fu_1868_p2(18),
      I2 => nf_fu_1868_p2(19),
      I3 => nf_fu_1868_p2(20),
      I4 => nf_fu_1868_p2(22),
      I5 => nf_fu_1868_p2(21),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => nf_assign_fu_262(28),
      I1 => nf_assign_fu_262(29),
      I2 => nf_assign_fu_262(27),
      I3 => nf_assign_fu_262(26),
      I4 => nf_assign_fu_262(25),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => nf_fu_1868_p2(2),
      I1 => nf_fu_1868_p2(3),
      I2 => nf_fu_1868_p2(6),
      I3 => nf_fu_1868_p2(4),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_fu_1868_p2(27),
      I1 => nf_fu_1868_p2(28),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_fu_1868_p2(0),
      I1 => nf_fu_1868_p2(1),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(29),
      I1 => nf_fu_1868_p2(25),
      I2 => nf_fu_1868_p2(24),
      I3 => nf_fu_1868_p2(23),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => nf_fu_1868_p2(15),
      I1 => nf_fu_1868_p2(16),
      I2 => nf_fu_1868_p2(23),
      I3 => nf_fu_1868_p2(24),
      I4 => nf_fu_1868_p2(25),
      I5 => \q0_reg[10]_0\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(14),
      I1 => nf_fu_1868_p2(13),
      I2 => nf_fu_1868_p2(12),
      I3 => nf_fu_1868_p2(11),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(7),
      I1 => nf_fu_1868_p2(6),
      I2 => nf_fu_1868_p2(5),
      I3 => nf_fu_1868_p2(4),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(1),
      I1 => nf_fu_1868_p2(0),
      I2 => nf_fu_1868_p2(3),
      I3 => nf_fu_1868_p2(2),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln289_reg_3519,
      I1 => \q0_reg[2]_3\,
      I2 => Q(0),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1\,
      I1 => nf_assign_fu_262(2),
      I2 => \q0_reg[12]_7\,
      I3 => nf_assign_fu_262(4),
      I4 => nf_assign_fu_262(3),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => nf_assign_fu_262(17),
      I1 => nf_assign_fu_262(16),
      I2 => Q(0),
      I3 => \q0_reg[2]_3\,
      I4 => icmp_ln289_reg_3519,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nf_assign_fu_262(9),
      I1 => nf_assign_fu_262(11),
      I2 => nf_assign_fu_262(20),
      I3 => nf_assign_fu_262(21),
      I4 => nf_assign_fu_262(12),
      I5 => nf_assign_fu_262(10),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => \q0_reg[6]_1\,
      I2 => nf_assign_fu_262(0),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => nf_assign_fu_262(15),
      I1 => nf_assign_fu_262(22),
      I2 => nf_assign_fu_262(23),
      I3 => nf_assign_fu_262(24),
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0EEE0FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1\,
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1\,
      I2 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1\,
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1\,
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1\,
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1\,
      O => \^nf_assign_fu_262_reg[0]_rep\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_assign_fu_262(14),
      I1 => nf_assign_fu_262(13),
      I2 => nf_assign_fu_262(6),
      I3 => nf_assign_fu_262(5),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1\,
      I1 => nf_fu_1868_p2(10),
      I2 => nf_fu_1868_p2(9),
      I3 => nf_fu_1868_p2(8),
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1868_p2(27),
      I1 => nf_fu_1868_p2(28),
      I2 => nf_fu_1868_p2(29),
      I3 => nf_fu_1868_p2(26),
      I4 => nf_fu_1868_p2(30),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^nf_assign_fu_262_reg[20]\,
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1\,
      I2 => \^nf_assign_fu_262_reg[28]\,
      I3 => nf_fu_1868_p2(30),
      I4 => \q0_reg[10]_0\,
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^nf_assign_fu_262_reg[16]\,
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1\,
      I2 => nf_fu_1868_p2(7),
      I3 => nf_fu_1868_p2(5),
      I4 => \^nf_assign_fu_262_reg[24]\,
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1\,
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1\,
      I2 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1\,
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1\,
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1\,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \q0_reg[14]_7\(0)
    );
\icmp_ln899_10_reg_3893[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_8\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_11_reg_3898_reg[0]_i_2_0\(0),
      O => \icmp_ln899_11_reg_3898[0]_i_11_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_11_reg_3898_reg[0]_i_2_0\(0),
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_11_reg_3898[0]_i_15_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \q0_reg[14]_12\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_11\(0)
    );
\icmp_ln899_11_reg_3898_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[6]_0\(0),
      CO(2) => \icmp_ln899_11_reg_3898_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_11_reg_3898_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_11_reg_3898_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_3898[0]_i_11_n_1\,
      DI(2 downto 0) => \icmp_ln899_11_reg_3898_reg[0]\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_3898_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_3898[0]_i_15_n_1\,
      S(2 downto 0) => \icmp_ln899_11_reg_3898_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_13_reg_3908[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \q0_reg[0]_2\(0)
    );
\icmp_ln899_13_reg_3908[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[0]_1\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => q0(1),
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_1_reg_3848[0]_i_10_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      O => \q0_reg[14]_14\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[14]_13\(0)
    );
\icmp_ln899_1_reg_3848[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_1_reg_3848[0]_i_3_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[15]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => q0(1),
      O => \icmp_ln899_1_reg_3848[0]_i_6_n_1\
    );
\icmp_ln899_1_reg_3848[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_1_reg_3848[0]_i_7_n_1\
    );
\icmp_ln899_1_reg_3848_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_1_reg_3848_reg[0]\(0),
      CO(3) => \q0_reg[12]_3\(0),
      CO(2) => \icmp_ln899_1_reg_3848_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_1_reg_3848_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_1_reg_3848_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_3848[0]_i_3_n_1\,
      DI(2 downto 1) => \icmp_ln899_1_reg_3848_reg[0]_0\(1 downto 0),
      DI(0) => \icmp_ln899_1_reg_3848[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_3848_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_3848[0]_i_7_n_1\,
      S(2 downto 1) => \icmp_ln899_1_reg_3848_reg[0]_1\(1 downto 0),
      S(0) => \icmp_ln899_1_reg_3848[0]_i_10_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => q0(0),
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_2_reg_3853[0]_i_10_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(0),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_2_reg_3853[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_2_reg_3853[0]_i_3_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => q0(2),
      O => \icmp_ln899_2_reg_3853[0]_i_4_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => q0(0),
      O => \icmp_ln899_2_reg_3853[0]_i_6_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_2_reg_3853[0]_i_7_n_1\
    );
\icmp_ln899_2_reg_3853[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => q0(2),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_2_reg_3853[0]_i_8_n_1\
    );
\icmp_ln899_2_reg_3853_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_2_reg_3853_reg[0]\(0),
      CO(3) => \q0_reg[12]_1\(0),
      CO(2) => \icmp_ln899_2_reg_3853_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_2_reg_3853_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_2_reg_3853_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_3853[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_2_reg_3853[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_2_reg_3853_reg[0]_0\(0),
      DI(0) => \icmp_ln899_2_reg_3853[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_3853_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_3853[0]_i_7_n_1\,
      S(2) => \icmp_ln899_2_reg_3853[0]_i_8_n_1\,
      S(1) => \icmp_ln899_2_reg_3853_reg[0]_1\(0),
      S(0) => \icmp_ln899_2_reg_3853[0]_i_10_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_3_reg_3858[0]_i_3_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => q0(2),
      O => \icmp_ln899_3_reg_3858[0]_i_4_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_3_reg_3858[0]_i_7_n_1\
    );
\icmp_ln899_3_reg_3858[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => q0(2),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_3_reg_3858[0]_i_8_n_1\
    );
\icmp_ln899_3_reg_3858_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_3_reg_3858_reg[0]\(0),
      CO(3) => \q0_reg[12]_2\(0),
      CO(2) => \icmp_ln899_3_reg_3858_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_3_reg_3858_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_3_reg_3858_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_3858[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_3_reg_3858[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_3_reg_3858_reg[0]_0\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_3858_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_3858[0]_i_7_n_1\,
      S(2) => \icmp_ln899_3_reg_3858[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_3_reg_3858_reg[0]_1\(1 downto 0)
    );
\icmp_ln899_4_reg_3863[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_4_reg_3863[0]_i_10_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_4_reg_3863_reg[0]_i_2\,
      O => \q0_reg[14]_5\(0)
    );
\icmp_ln899_4_reg_3863[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_4_reg_3863_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[14]_6\(0)
    );
\icmp_ln899_4_reg_3863[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_4_reg_3863[0]_i_3_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => q0(2),
      O => \icmp_ln899_4_reg_3863[0]_i_4_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[13]_0\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \q0_reg_n_1_[12]\,
      O => \icmp_ln899_4_reg_3863[0]_i_6_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_4_reg_3863[0]_i_7_n_1\
    );
\icmp_ln899_4_reg_3863[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => q0(2),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_4_reg_3863[0]_i_8_n_1\
    );
\icmp_ln899_4_reg_3863_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_4_reg_3863_reg[0]\(0),
      CO(3) => \q0_reg[12]_0\(0),
      CO(2) => \icmp_ln899_4_reg_3863_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_4_reg_3863_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_4_reg_3863_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_3863[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_4_reg_3863[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_4_reg_3863_reg[0]_0\(0),
      DI(0) => \icmp_ln899_4_reg_3863[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_3863_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_3863[0]_i_7_n_1\,
      S(2) => \icmp_ln899_4_reg_3863[0]_i_8_n_1\,
      S(1) => \icmp_ln899_4_reg_3863_reg[0]_1\(0),
      S(0) => \icmp_ln899_4_reg_3863[0]_i_10_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      O => \q0_reg[14]_10\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[14]_9\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \icmp_ln899_5_reg_3868[0]_i_3_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => q0(2),
      O => \icmp_ln899_5_reg_3868[0]_i_4_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \^q0_reg[14]_0\,
      O => \icmp_ln899_5_reg_3868[0]_i_5_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_5_reg_3868[0]_i_7_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => q0(2),
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_5_reg_3868[0]_i_8_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \^q0_reg[14]_0\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \icmp_ln899_5_reg_3868[0]_i_9_n_1\
    );
\icmp_ln899_5_reg_3868_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_5_reg_3868_reg[0]\(0),
      CO(3) => \q0_reg[12]_4\(0),
      CO(2) => \icmp_ln899_5_reg_3868_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_5_reg_3868_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_5_reg_3868_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_3868[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_5_reg_3868[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_5_reg_3868[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_5_reg_3868_reg[0]_0\(0),
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_3868_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_3868[0]_i_7_n_1\,
      S(2) => \icmp_ln899_5_reg_3868[0]_i_8_n_1\,
      S(1) => \icmp_ln899_5_reg_3868[0]_i_9_n_1\,
      S(0) => \icmp_ln899_5_reg_3868_reg[0]_1\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_6_reg_3873_reg[0]_i_2_0\(0),
      O => \icmp_ln899_6_reg_3873[0]_i_11_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(0),
      I1 => \^q0_reg[0]_0\,
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_6_reg_3873[0]_i_14_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_6_reg_3873_reg[0]_i_2_0\(0),
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_6_reg_3873[0]_i_15_n_1\
    );
\icmp_ln899_6_reg_3873[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_6_reg_3873[0]_i_18_n_1\
    );
\icmp_ln899_6_reg_3873_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[1]_1\(0),
      CO(2) => \icmp_ln899_6_reg_3873_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_6_reg_3873_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_6_reg_3873_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_3873[0]_i_11_n_1\,
      DI(2 downto 1) => \icmp_ln899_6_reg_3873_reg[0]\(1 downto 0),
      DI(0) => \icmp_ln899_6_reg_3873[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_3873_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_3873[0]_i_15_n_1\,
      S(2 downto 1) => \icmp_ln899_6_reg_3873_reg[0]_0\(1 downto 0),
      S(0) => \icmp_ln899_6_reg_3873[0]_i_18_n_1\
    );
\icmp_ln899_reg_3843[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \q0_reg[12]_6\(0)
    );
\icmp_ln899_reg_3843[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[12]_5\(0)
    );
\nf_assign_fu_262[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(21),
      I1 => nf_fu_1868_p2(17),
      I2 => nf_fu_1868_p2(15),
      I3 => nf_fu_1868_p2(14),
      O => \^nf_assign_fu_262_reg[24]\
    );
\nf_assign_fu_262[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(13),
      I1 => nf_fu_1868_p2(12),
      I2 => nf_fu_1868_p2(9),
      I3 => nf_fu_1868_p2(8),
      O => \^nf_assign_fu_262_reg[16]\
    );
\nf_assign_fu_262[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(26),
      I1 => nf_fu_1868_p2(22),
      I2 => nf_fu_1868_p2(20),
      I3 => nf_fu_1868_p2(19),
      O => \^nf_assign_fu_262_reg[28]\
    );
\nf_assign_fu_262[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_1868_p2(18),
      I1 => nf_fu_1868_p2(16),
      I2 => nf_fu_1868_p2(11),
      I3 => nf_fu_1868_p2(10),
      O => \^nf_assign_fu_262_reg[20]\
    );
\odata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1F00"
    )
        port map (
      I0 => \^nf_assign_fu_262_reg[0]_rep\,
      I1 => \q0_reg[2]_4\(0),
      I2 => \q0_reg[2]_5\(0),
      I3 => \^ap_enable_reg_pp0_iter0_reg\,
      I4 => \^icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\,
      O => \^odata_reg[24]\
    );
\odata[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => i_0_reg_1049_reg_2_sn_1,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
\odata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => icmp_ln289_reg_3519_pp0_iter2_reg,
      I1 => \inputBuf_8_V_1_fu_266[23]_i_2\,
      I2 => \inputBuf_8_V_1_fu_266[23]_i_2_0\(0),
      I3 => ap_rst_n,
      I4 => \inputBuf_8_V_1_fu_266[23]_i_2_1\(0),
      O => \^icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\
    );
\q0[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E57B"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[8]_1\,
      I2 => \q0_reg[13]_2\,
      I3 => \q0_reg[13]_1\,
      O => \q0[0]_i_1__8_n_1\
    );
\q0[10]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03BB"
    )
        port map (
      I0 => \q0_reg[10]_0\,
      I1 => \q0_reg[13]_1\,
      I2 => \q0_reg[13]_2\,
      I3 => \q0_reg[12]_7\,
      O => \q0[10]_i_1__19_n_1\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^odata_reg[24]\,
      I1 => Q(0),
      I2 => \q0_reg[2]_3\,
      O => \^ap_cs_fsm_reg[1]\
    );
\q0[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9E55"
    )
        port map (
      I0 => \q0_reg[13]_1\,
      I1 => \q0_reg[13]_2\,
      I2 => \q0_reg[12]_7\,
      I3 => \q0_reg[10]_0\,
      O => \q0[11]_i_1__6_n_1\
    );
\q0[12]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3067"
    )
        port map (
      I0 => \q0_reg[13]_2\,
      I1 => \q0_reg[12]_7\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[13]_1\,
      O => \q0[12]_i_1__12_n_1\
    );
\q0[13]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA4"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[8]_1\,
      I2 => \q0_reg[13]_2\,
      I3 => \q0_reg[13]_1\,
      O => \q0[13]_i_1__7_n_1\
    );
\q0[14]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"19E7"
    )
        port map (
      I0 => \q0_reg[13]_1\,
      I1 => \q0_reg[13]_2\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[8]_0\,
      O => \q0[14]_i_1__7_n_1\
    );
\q0[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC46"
    )
        port map (
      I0 => \q0_reg[8]_1\,
      I1 => \q0_reg[13]_1\,
      I2 => \q0_reg[13]_2\,
      I3 => \q0_reg[8]_0\,
      O => \q0[15]_i_1__2_n_1\
    );
\q0[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8410"
    )
        port map (
      I0 => \q0_reg[8]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[13]_1\,
      I3 => \q0_reg[13]_2\,
      O => \q0[1]_i_1__12_n_1\
    );
\q0[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A4"
    )
        port map (
      I0 => \q0_reg[12]_7\,
      I1 => \q0_reg[13]_1\,
      I2 => \q0_reg[2]_2\,
      I3 => \q0_reg[10]_0\,
      O => \q0[3]_i_1__12_n_1\
    );
\q0[4]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0018"
    )
        port map (
      I0 => \q0_reg[12]_7\,
      I1 => \q0_reg[2]_2\,
      I2 => \q0_reg[13]_1\,
      I3 => \q0_reg[10]_0\,
      O => \^nf_assign_fu_262_reg[3]_rep\
    );
\q0[5]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \q0_reg[2]_2\,
      I1 => \q0_reg[12]_7\,
      I2 => \q0_reg[13]_1\,
      I3 => \q0_reg[10]_0\,
      O => \q0[5]_i_1__12_n_1\
    );
\q0[6]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5004"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[2]_2\,
      I3 => \q0_reg[12]_7\,
      O => \q0[6]_i_1__13_n_1\
    );
\q0[7]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6EF"
    )
        port map (
      I0 => \q0_reg[12]_7\,
      I1 => \q0_reg[2]_2\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[6]_1\,
      O => \q0[7]_i_1__16_n_1\
    );
\q0[8]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F88"
    )
        port map (
      I0 => \q0_reg[2]_2\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[6]_1\,
      O => \q0[8]_i_1__34_n_1\
    );
\q0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569F"
    )
        port map (
      I0 => \q0_reg[12]_7\,
      I1 => \q0_reg[13]_2\,
      I2 => \q0_reg[13]_1\,
      I3 => \q0_reg[10]_0\,
      O => \q0[9]_i_1_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[0]_i_1__8_n_1\,
      Q => \^q0_reg[0]_0\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[10]_i_1__19_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[11]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[12]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[13]_i_1__7_n_1\,
      Q => \^q0_reg[13]_0\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[14]_i_1__7_n_1\,
      Q => \^q0_reg[14]_0\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[15]_i_1__2_n_1\,
      Q => \^q0_reg[15]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[1]_i_1__12_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \^nf_assign_fu_262_reg[3]_rep\,
      Q => \^q0_reg[2]_0\,
      S => \q0_reg[2]_1\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[3]_i_1__12_n_1\,
      Q => \^q0_reg[3]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => D(0),
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[5]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[6]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[7]_i_1__16_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[8]_i_1__34_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]\,
      D => \q0[9]_i_1_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
\xor_ln899_7_reg_3878[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \xor_ln899_7_reg_3878[0]_i_10_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \xor_ln899_7_reg_3878[0]_i_11_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_7_reg_3878[0]_i_12_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[5]\,
      O => \xor_ln899_7_reg_3878[0]_i_13_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \^q0_reg[3]_0\,
      O => \xor_ln899_7_reg_3878[0]_i_14_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \xor_ln899_7_reg_3878[0]_i_15_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \xor_ln899_7_reg_3878[0]_i_16_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \xor_ln899_7_reg_3878[0]_i_17_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \^q0_reg[3]_0\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \xor_ln899_7_reg_3878[0]_i_18_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \xor_ln899_7_reg_3878[0]_i_19_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \xor_ln899_7_reg_3878[0]_i_4_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \xor_ln899_7_reg_3878[0]_i_5_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \q0_reg_n_1_[11]\,
      O => \xor_ln899_7_reg_3878[0]_i_6_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \q0_reg_n_1_[9]\,
      O => \xor_ln899_7_reg_3878[0]_i_7_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_7_reg_3878[0]_i_8_n_1\
    );
\xor_ln899_7_reg_3878[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \xor_ln899_7_reg_3878[0]_i_9_n_1\
    );
\xor_ln899_7_reg_3878_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_7_fu_2067_p2,
      CO(3 downto 0) => \NLW_xor_ln899_7_reg_3878_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_7_reg_3878_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_7_reg_3878_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_7_reg_3878_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_7_fu_2067_p2,
      CO(2) => \xor_ln899_7_reg_3878_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_7_reg_3878_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_7_reg_3878_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_7_reg_3878[0]_i_4_n_1\,
      DI(2) => \xor_ln899_7_reg_3878[0]_i_5_n_1\,
      DI(1) => \xor_ln899_7_reg_3878[0]_i_6_n_1\,
      DI(0) => \xor_ln899_7_reg_3878[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_7_reg_3878_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_7_reg_3878[0]_i_8_n_1\,
      S(2) => \xor_ln899_7_reg_3878[0]_i_9_n_1\,
      S(1) => \xor_ln899_7_reg_3878[0]_i_10_n_1\,
      S(0) => \xor_ln899_7_reg_3878[0]_i_11_n_1\
    );
\xor_ln899_7_reg_3878_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_7_reg_3878_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_7_reg_3878_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_7_reg_3878_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_7_reg_3878_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_7_reg_3878[0]_i_12_n_1\,
      DI(2) => \xor_ln899_7_reg_3878[0]_i_13_n_1\,
      DI(1) => \xor_ln899_7_reg_3878[0]_i_14_n_1\,
      DI(0) => \xor_ln899_7_reg_3878[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_7_reg_3878_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_7_reg_3878[0]_i_16_n_1\,
      S(2) => \xor_ln899_7_reg_3878[0]_i_17_n_1\,
      S(1) => \xor_ln899_7_reg_3878[0]_i_18_n_1\,
      S(0) => \xor_ln899_7_reg_3878[0]_i_19_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \xor_ln899_8_reg_3883_reg[0]_i_2_2\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \xor_ln899_8_reg_3883[0]_i_10_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \xor_ln899_8_reg_3883_reg[0]_i_2_1\(0),
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \xor_ln899_8_reg_3883[0]_i_11_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(0),
      I1 => \^q0_reg[14]_0\,
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => DI(0)
    );
\xor_ln899_8_reg_3883[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      O => S(0)
    );
\xor_ln899_8_reg_3883[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \xor_ln899_8_reg_3883[0]_i_4_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \xor_ln899_8_reg_3883[0]_i_5_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \xor_ln899_8_reg_3883_reg[0]_i_2_2\,
      O => \xor_ln899_8_reg_3883[0]_i_6_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \xor_ln899_8_reg_3883_reg[0]_i_2_1\(0),
      O => \xor_ln899_8_reg_3883[0]_i_7_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_8_reg_3883[0]_i_8_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \xor_ln899_8_reg_3883[0]_i_9_n_1\
    );
\xor_ln899_8_reg_3883_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_8_fu_2079_p2,
      CO(3 downto 0) => \NLW_xor_ln899_8_reg_3883_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_8_reg_3883_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \xor_ln899_8_reg_3883_reg[0]_i_2_0\(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_8_reg_3883_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => icmp_ln899_8_fu_2079_p2,
      CO(2) => \xor_ln899_8_reg_3883_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_8_reg_3883_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_8_reg_3883_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_8_reg_3883[0]_i_4_n_1\,
      DI(2) => \xor_ln899_8_reg_3883[0]_i_5_n_1\,
      DI(1) => \xor_ln899_8_reg_3883[0]_i_6_n_1\,
      DI(0) => \xor_ln899_8_reg_3883[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_8_reg_3883_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_8_reg_3883[0]_i_8_n_1\,
      S(2) => \xor_ln899_8_reg_3883[0]_i_9_n_1\,
      S(1) => \xor_ln899_8_reg_3883[0]_i_10_n_1\,
      S(0) => \xor_ln899_8_reg_3883[0]_i_11_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \q0_reg[14]_3\(0)
    );
\xor_ln899_9_reg_3888[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_0_V_fu_1945_p2(15),
      O => \q0_reg[14]_4\(1)
    );
\xor_ln899_9_reg_3888[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \^q0_reg[13]_0\,
      O => \q0_reg[14]_4\(0)
    );
\xor_ln899_9_reg_3888[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(14),
      I2 => accu_0_0_V_fu_1945_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_3\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom is
  port (
    \q0_reg[11]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_assign_fu_262_reg[2]_rep__0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \q0_reg[11]_5\ : in STD_LOGIC;
    \q0_reg[11]_6\ : in STD_LOGIC;
    \q0_reg[5]_3\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^nf_assign_fu_262_reg[2]_rep__0\ : STD_LOGIC;
  signal \q0[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__10_n_1\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_8_reg_3883_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_xor_ln899_8_reg_3883_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q0[6]_i_2__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair93";
begin
  D(0) <= \^d\(0);
  \nf_assign_fu_262_reg[2]_rep__0\ <= \^nf_assign_fu_262_reg[2]_rep__0\;
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
\icmp_ln899_10_reg_3893[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_10_reg_3893_reg[0]\,
      O => \q0_reg[11]_2\(0)
    );
\icmp_ln899_10_reg_3893[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_10_reg_3893_reg[0]\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \q0_reg[11]_1\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => Q(0),
      O => \q0_reg[5]_1\(0)
    );
\icmp_ln899_6_reg_3873[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => Q(0),
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[5]_0\(0)
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F55"
    )
        port map (
      I0 => \q0_reg[11]_3\,
      I1 => \q0_reg[11]_4\,
      I2 => \q0_reg[11]_5\,
      I3 => \q0_reg[11]_6\,
      O => \q0[11]_i_1__0_n_1\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8198"
    )
        port map (
      I0 => \q0_reg[11]_5\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[11]_3\,
      I3 => \q0_reg[11]_6\,
      O => \q0[3]_i_1_n_1\
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \q0_reg[11]_5\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[11]_3\,
      I3 => \q0_reg[11]_6\,
      O => \^d\(0)
    );
\q0[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \q0_reg[5]_3\,
      I1 => \q0_reg[11]_3\,
      I2 => \q0_reg[11]_6\,
      I3 => \q0_reg[11]_5\,
      O => \^nf_assign_fu_262_reg[2]_rep__0\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FF9"
    )
        port map (
      I0 => \q0_reg[11]_6\,
      I1 => \q0_reg[11]_3\,
      I2 => \q0_reg[5]_3\,
      I3 => \q0_reg[11]_5\,
      O => \q0[7]_i_1_n_1\
    );
\q0[9]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C57B"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[9]_2\,
      I2 => \q0_reg[5]_3\,
      I3 => \q0_reg[9]_3\,
      O => \q0[9]_i_1__10_n_1\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__0_n_1\,
      Q => \^q0_reg[11]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[5]\,
      S => \q0_reg[5]_2\
    );
\q0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[2]_rep__0\,
      Q => \q0_reg_n_1_[6]\,
      S => \q0_reg[6]_0\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__10_n_1\,
      Q => \q0_reg[9]_0\(0),
      R => '0'
    );
\xor_ln899_8_reg_3883[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_8_reg_3883[0]_i_12_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(2),
      I1 => accu_0_0_V_fu_1945_p2(3),
      I2 => \q0_reg_n_1_[5]\,
      O => \xor_ln899_8_reg_3883[0]_i_13_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \q0_reg_n_1_[3]\,
      O => \xor_ln899_8_reg_3883[0]_i_14_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \xor_ln899_8_reg_3883[0]_i_16_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_0_V_fu_1945_p2(2),
      I1 => \q0_reg_n_1_[5]\,
      I2 => accu_0_0_V_fu_1945_p2(3),
      O => \xor_ln899_8_reg_3883[0]_i_17_n_1\
    );
\xor_ln899_8_reg_3883[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \xor_ln899_8_reg_3883[0]_i_18_n_1\
    );
\xor_ln899_8_reg_3883_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \xor_ln899_8_reg_3883_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_8_reg_3883_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_8_reg_3883_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_8_reg_3883[0]_i_12_n_1\,
      DI(2) => \xor_ln899_8_reg_3883[0]_i_13_n_1\,
      DI(1) => \xor_ln899_8_reg_3883[0]_i_14_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_xor_ln899_8_reg_3883_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_8_reg_3883[0]_i_16_n_1\,
      S(2) => \xor_ln899_8_reg_3883[0]_i_17_n_1\,
      S(1) => \xor_ln899_8_reg_3883[0]_i_18_n_1\,
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[2]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[1]_5\ : in STD_LOGIC;
    \q0_reg[1]_6\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[1]_7\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \xor_ln899_9_reg_3888_reg[0]_i_4_0\ : in STD_LOGIC;
    \xor_ln899_9_reg_3888_reg[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln899_11_reg_3898_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_5_reg_3868_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_5_reg_3868_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln899_5_reg_3868[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_3868_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_9_fu_2091_p2 : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[2]_rep\ : STD_LOGIC;
  signal \q0[0]_i_2_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__18_n_1\ : STD_LOGIC;
  signal \q0[11]_i_2_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__28_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__19_n_1\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \xor_ln899_9_reg_3888_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_5_reg_3868_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_9_reg_3888_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_9_reg_3888_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_9_reg_3888_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_9_reg_3888_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_3868_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__18\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q0[11]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q0[1]_i_1__6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \q0[3]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q0[4]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q0[8]_i_1__19\ : label is "soft_lutpair89";
begin
  D(0) <= \^d\(0);
  \nf_assign_fu_262_reg[1]_rep\ <= \^nf_assign_fu_262_reg[1]_rep\;
  \nf_assign_fu_262_reg[2]_rep\ <= \^nf_assign_fu_262_reg[2]_rep\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\icmp_ln899_10_reg_3893[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \icmp_ln899_10_reg_3893_reg[0]\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \q0_reg[8]_1\(0)
    );
\icmp_ln899_10_reg_3893[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \icmp_ln899_10_reg_3893_reg[0]\,
      O => \q0_reg[8]_0\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \icmp_ln899_11_reg_3898_reg[0]_i_2\(0),
      O => \q0_reg[1]_1\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \icmp_ln899_11_reg_3898_reg[0]_i_2\(0),
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \q0_reg[1]_2\(0)
    );
\icmp_ln899_12_reg_3903[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \icmp_ln899_12_reg_3903_reg[0]_i_2\,
      O => \q0_reg[1]_3\(0)
    );
\icmp_ln899_12_reg_3903[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \icmp_ln899_12_reg_3903_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \q0_reg[1]_4\(0)
    );
\icmp_ln899_5_reg_3868[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_5_reg_3868_reg[0]_i_2_1\(0),
      O => \icmp_ln899_5_reg_3868[0]_i_11_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \icmp_ln899_5_reg_3868_reg[0]_i_2_0\,
      O => \icmp_ln899_5_reg_3868[0]_i_13_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_5_reg_3868_reg[0]_i_2_1\(0),
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_5_reg_3868[0]_i_15_n_1\
    );
\icmp_ln899_5_reg_3868[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \icmp_ln899_5_reg_3868_reg[0]_i_2_0\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_5_reg_3868[0]_i_17_n_1\
    );
\icmp_ln899_5_reg_3868_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_5_reg_3868_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_5_reg_3868_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_5_reg_3868_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_3868[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_5_reg_3868_reg[0]\(1),
      DI(1) => \icmp_ln899_5_reg_3868[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_5_reg_3868_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_3868_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_3868[0]_i_15_n_1\,
      S(2) => \icmp_ln899_5_reg_3868_reg[0]_0\(1),
      S(1) => \icmp_ln899_5_reg_3868[0]_i_17_n_1\,
      S(0) => \icmp_ln899_5_reg_3868_reg[0]_0\(0)
    );
\q0[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000000000"
    )
        port map (
      I0 => \q0_reg[1]_5\,
      I1 => \q0_reg[1]_6\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[0]_1\,
      I4 => Q(0),
      I5 => \q0_reg[0]_2\,
      O => \^nf_assign_fu_262_reg[2]_rep\
    );
\q0[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB9"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[1]_6\,
      I2 => \q0_reg[1]_5\,
      I3 => \q0_reg[0]_0\,
      O => \q0[0]_i_2_n_1\
    );
\q0[10]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43BB"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[10]_i_1__18_n_1\
    );
\q0[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5717"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(0),
      O => \q0[11]_i_2_n_1\
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \q0_reg[1]_6\,
      I1 => \q0_reg[1]_5\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[1]_7\,
      O => \q0[1]_i_1__6_n_1\
    );
\q0[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8004"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[1]_6\,
      O => \q0[3]_i_1__8_n_1\
    );
\q0[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[1]_6\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[7]_0\,
      O => \^d\(0)
    );
\q0[6]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \q0_reg[1]_6\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[6]_0\,
      O => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0[7]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[1]_6\,
      O => \q0[7]_i_1__28_n_1\
    );
\q0[8]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA80"
    )
        port map (
      I0 => \q0_reg[1]_7\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[1]_5\,
      I3 => \q0_reg[1]_6\,
      O => \q0[8]_i_1__19_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_2_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => \^nf_assign_fu_262_reg[2]_rep\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__18_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_2_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__6_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[4]\,
      S => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[6]\,
      S => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__28_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__19_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\xor_ln899_9_reg_3888[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \xor_ln899_9_reg_3888[0]_i_11_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \xor_ln899_9_reg_3888_reg[0]_i_3_0\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \xor_ln899_9_reg_3888[0]_i_12_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_9_reg_3888[0]_i_13_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \xor_ln899_9_reg_3888_reg[0]_i_4_0\,
      O => \xor_ln899_9_reg_3888[0]_i_14_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \xor_ln899_9_reg_3888[0]_i_15_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \xor_ln899_9_reg_3888[0]_i_16_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \xor_ln899_9_reg_3888[0]_i_17_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \xor_ln899_9_reg_3888_reg[0]_i_4_0\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \xor_ln899_9_reg_3888[0]_i_18_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \xor_ln899_9_reg_3888[0]_i_19_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \xor_ln899_9_reg_3888[0]_i_20_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \q0_reg_n_1_[11]\,
      O => \xor_ln899_9_reg_3888[0]_i_7_n_1\
    );
\xor_ln899_9_reg_3888[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \xor_ln899_9_reg_3888_reg[0]_i_3_0\,
      O => \xor_ln899_9_reg_3888[0]_i_8_n_1\
    );
\xor_ln899_9_reg_3888_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_9_fu_2091_p2,
      CO(3 downto 0) => \NLW_xor_ln899_9_reg_3888_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_9_reg_3888_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_9_reg_3888_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_9_reg_3888_reg[0]_i_4_n_1\,
      CO(3) => icmp_ln899_9_fu_2091_p2,
      CO(2) => \xor_ln899_9_reg_3888_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_9_reg_3888_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_9_reg_3888_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \xor_ln899_9_reg_3888[0]_i_7_n_1\,
      DI(0) => \xor_ln899_9_reg_3888[0]_i_8_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_9_reg_3888_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \xor_ln899_9_reg_3888[0]_i_11_n_1\,
      S(0) => \xor_ln899_9_reg_3888[0]_i_12_n_1\
    );
\xor_ln899_9_reg_3888_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_9_reg_3888_reg[0]_i_4_n_1\,
      CO(2) => \xor_ln899_9_reg_3888_reg[0]_i_4_n_2\,
      CO(1) => \xor_ln899_9_reg_3888_reg[0]_i_4_n_3\,
      CO(0) => \xor_ln899_9_reg_3888_reg[0]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_9_reg_3888[0]_i_13_n_1\,
      DI(2) => \xor_ln899_9_reg_3888[0]_i_14_n_1\,
      DI(1) => \xor_ln899_9_reg_3888[0]_i_15_n_1\,
      DI(0) => \xor_ln899_9_reg_3888[0]_i_16_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_9_reg_3888_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_9_reg_3888[0]_i_17_n_1\,
      S(2) => \xor_ln899_9_reg_3888[0]_i_18_n_1\,
      S(1) => \xor_ln899_9_reg_3888[0]_i_19_n_1\,
      S(0) => \xor_ln899_9_reg_3888[0]_i_20_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom is
  port (
    \q0_reg[9]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_10_reg_3893_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_10_reg_3893_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]_i_2_1\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom is
  signal \icmp_ln899_10_reg_3893[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_3893_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__20_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__23_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_10_reg_3893_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_10_reg_3893_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_3893_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_3893_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__20\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q0[2]_i_1__7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q0[6]_i_1__7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q0[7]_i_1__23\ : label is "soft_lutpair119";
begin
\icmp_ln899_10_reg_3893[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_10_reg_3893[0]_i_11_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \icmp_ln899_10_reg_3893_reg[0]_i_2_1\,
      O => \icmp_ln899_10_reg_3893[0]_i_13_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_10_reg_3893_reg[0]_i_2_0\,
      O => \icmp_ln899_10_reg_3893[0]_i_14_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \icmp_ln899_10_reg_3893[0]_i_15_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \icmp_ln899_10_reg_3893_reg[0]_i_2_1\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_10_reg_3893[0]_i_17_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_10_reg_3893_reg[0]_i_2_0\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_10_reg_3893[0]_i_18_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_10_reg_3893_reg[0]_1\,
      O => \icmp_ln899_10_reg_3893[0]_i_5_n_1\
    );
\icmp_ln899_10_reg_3893[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_10_reg_3893_reg[0]_1\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_10_reg_3893[0]_i_9_n_1\
    );
\icmp_ln899_10_reg_3893_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_10_reg_3893_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_10_reg_3893_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_10_reg_3893_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_10_reg_3893_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(2 downto 1),
      DI(1) => \icmp_ln899_10_reg_3893[0]_i_5_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_3893_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(2 downto 1),
      S(1) => \icmp_ln899_10_reg_3893[0]_i_9_n_1\,
      S(0) => S(0)
    );
\icmp_ln899_10_reg_3893_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_10_reg_3893_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_10_reg_3893_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_10_reg_3893_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_10_reg_3893_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_10_reg_3893[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_10_reg_3893_reg[0]\(0),
      DI(1) => \icmp_ln899_10_reg_3893[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_10_reg_3893[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_3893_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_10_reg_3893[0]_i_15_n_1\,
      S(2) => \icmp_ln899_10_reg_3893_reg[0]_0\(0),
      S(1) => \icmp_ln899_10_reg_3893[0]_i_17_n_1\,
      S(0) => \icmp_ln899_10_reg_3893[0]_i_18_n_1\
    );
\q0[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF5"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[0]_2\,
      O => \q0[0]_i_1__14_n_1\
    );
\q0[10]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E77"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[10]_0\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[0]_2\,
      O => \q0[10]_i_1__20_n_1\
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2006"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[7]_2\,
      O => \q0[2]_i_1__7_n_1\
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_2\,
      O => \q0[6]_i_1__7_n_1\
    );
\q0[7]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[7]_i_1__23_n_1\
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"361F"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[9]_2\,
      O => \q0[9]_i_1__0_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__14_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__20_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__23_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__0_n_1\,
      Q => \q0_reg[9]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_2\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln899_11_reg_3898[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_3898_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[10]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__34_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__29_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__19_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_11_reg_3898_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_3898_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q0[11]_i_1__5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q0[12]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q0[2]_i_1__9\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q0[4]_i_1__12\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q0[7]_i_1__34\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q0[8]_i_1__29\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q0[9]_i_1__19\ : label is "soft_lutpair117";
begin
  D(0) <= \^d\(0);
\icmp_ln899_11_reg_3898[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_11_reg_3898[0]_i_10_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \q0_reg_n_1_[3]\,
      O => \q0_reg[2]_1\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[2]_0\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \icmp_ln899_11_reg_3898_reg[0]_2\,
      O => \icmp_ln899_11_reg_3898[0]_i_4_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_11_reg_3898[0]_i_5_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_11_reg_3898[0]_i_6_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \icmp_ln899_11_reg_3898_reg[0]_2\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_11_reg_3898[0]_i_8_n_1\
    );
\icmp_ln899_11_reg_3898[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \icmp_ln899_11_reg_3898[0]_i_9_n_1\
    );
\icmp_ln899_11_reg_3898_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_3898_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_11_reg_3898_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_11_reg_3898_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_11_reg_3898_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_3898_reg[0]_0\(0),
      DI(2) => \icmp_ln899_11_reg_3898[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_11_reg_3898[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_11_reg_3898[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_3898_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_3898_reg[0]_1\(0),
      S(2) => \icmp_ln899_11_reg_3898[0]_i_8_n_1\,
      S(1) => \icmp_ln899_11_reg_3898[0]_i_9_n_1\,
      S(0) => \icmp_ln899_11_reg_3898[0]_i_10_n_1\
    );
\q0[10]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[5]_1\,
      O => \q0[10]_i_1__13_n_1\
    );
\q0[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E67D"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[7]_0\,
      O => \q0[11]_i_1__5_n_1\
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87DF"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[12]_1\,
      I2 => \q0_reg[5]_1\,
      I3 => \q0_reg[12]_0\,
      O => \q0[12]_i_1__0_n_1\
    );
\q0[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \q0_reg[12]_0\,
      I1 => \q0_reg[12]_1\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[5]_1\,
      O => \q0[2]_i_1__9_n_1\
    );
\q0[4]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \q0_reg[12]_1\,
      I1 => \q0_reg[5]_1\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[12]_0\,
      O => \^d\(0)
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D406"
    )
        port map (
      I0 => \q0_reg[5]_2\,
      I1 => \q0_reg[5]_1\,
      I2 => \q0_reg[5]_0\,
      I3 => \q0_reg[11]_0\,
      O => \q0[5]_i_1__3_n_1\
    );
\q0[7]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DF3"
    )
        port map (
      I0 => \q0_reg[12]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[3]_0\,
      O => \q0[7]_i_1__34_n_1\
    );
\q0[8]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F280"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(2),
      O => \q0[8]_i_1__29_n_1\
    );
\q0[9]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB3D"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[9]_i_1__19_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => \q0_reg[10]_0\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[3]\,
      S => \q0_reg[3]_1\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__3_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__34_n_1\,
      Q => Q(1),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__29_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__19_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom is
  port (
    \q0_reg[14]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[14]_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[14]_2\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[14]_3\ : in STD_LOGIC;
    \q0_reg[14]_4\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_12_reg_3903_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom is
  signal \icmp_ln899_12_reg_3903[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_3903_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[0]_rep\ : STD_LOGIC;
  signal \q0[0]_i_1_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__15_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[6]_i_3__0_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__18_n_1\ : STD_LOGIC;
  signal \q0[8]_i_2_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__14_n_1\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_12_reg_3903_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_12_reg_3903_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_3903_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_3903_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q0[11]_i_1__8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q0[12]_i_1__13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q0[13]_i_1__13\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q0[14]_i_1__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q0[2]_i_1__11\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q0[6]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q0[6]_i_3__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q0[7]_i_1__18\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q0[9]_i_1__14\ : label is "soft_lutpair112";
begin
  \nf_assign_fu_262_reg[0]_rep\ <= \^nf_assign_fu_262_reg[0]_rep\;
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
\icmp_ln899_11_reg_3898[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \icmp_ln899_11_reg_3898_reg[0]_i_2\,
      O => \q0_reg[11]_1\(0)
    );
\icmp_ln899_11_reg_3898[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \icmp_ln899_11_reg_3898_reg[0]_i_2\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \q0_reg[11]_0\(0)
    );
\icmp_ln899_12_reg_3903[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_12_reg_3903[0]_i_10_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_12_reg_3903[0]_i_11_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_12_reg_3903[0]_i_13_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_12_reg_3903[0]_i_14_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \icmp_ln899_12_reg_3903[0]_i_15_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_12_reg_3903[0]_i_17_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_12_reg_3903[0]_i_18_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \icmp_ln899_12_reg_3903_reg[0]_1\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_12_reg_3903[0]_i_3_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_12_reg_3903[0]_i_4_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_12_reg_3903[0]_i_5_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_12_reg_3903[0]_i_6_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \icmp_ln899_12_reg_3903_reg[0]_1\,
      O => \icmp_ln899_12_reg_3903[0]_i_7_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \icmp_ln899_12_reg_3903[0]_i_8_n_1\
    );
\icmp_ln899_12_reg_3903[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_12_reg_3903[0]_i_9_n_1\
    );
\icmp_ln899_12_reg_3903_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_12_reg_3903_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_12_reg_3903_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_12_reg_3903_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_12_reg_3903_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_3903[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_12_reg_3903[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_12_reg_3903[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_12_reg_3903[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_3903_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_3903[0]_i_7_n_1\,
      S(2) => \icmp_ln899_12_reg_3903[0]_i_8_n_1\,
      S(1) => \icmp_ln899_12_reg_3903[0]_i_9_n_1\,
      S(0) => \icmp_ln899_12_reg_3903[0]_i_10_n_1\
    );
\icmp_ln899_12_reg_3903_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_12_reg_3903_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_12_reg_3903_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_12_reg_3903_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_12_reg_3903_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_3903[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_12_reg_3903_reg[0]\(0),
      DI(1) => \icmp_ln899_12_reg_3903[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_12_reg_3903[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_3903_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_3903[0]_i_15_n_1\,
      S(2) => \icmp_ln899_12_reg_3903_reg[0]_0\(0),
      S(1) => \icmp_ln899_12_reg_3903[0]_i_17_n_1\,
      S(0) => \icmp_ln899_12_reg_3903[0]_i_18_n_1\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD75"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[14]_2\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[7]_2\,
      O => \q0[0]_i_1_n_1\
    );
\q0[10]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB7D"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[14]_2\,
      I3 => \q0_reg[7]_0\,
      O => \q0[10]_i_1__15_n_1\
    );
\q0[11]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF3"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[14]_2\,
      O => \q0[11]_i_1__8_n_1\
    );
\q0[12]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15F7"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[14]_2\,
      O => \q0[12]_i_1__13_n_1\
    );
\q0[13]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52A4"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[14]_2\,
      I3 => \q0_reg[7]_2\,
      O => \q0[13]_i_1__13_n_1\
    );
\q0[14]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFB"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[14]_3\,
      I2 => \q0_reg[14]_2\,
      I3 => \q0_reg[14]_4\,
      O => \q0[14]_i_1__9_n_1\
    );
\q0[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0450"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[14]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[1]_i_1__9_n_1\
    );
\q0[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C440"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[14]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[2]_i_1__11_n_1\
    );
\q0[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \q0[6]_i_3__0_n_1\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[3]_0\,
      I4 => Q(0),
      I5 => \q0_reg[3]_1\,
      O => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8410"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[14]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[6]_i_1__5_n_1\
    );
\q0[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => \q0_reg[14]_2\,
      O => \q0[6]_i_3__0_n_1\
    );
\q0[7]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \q0_reg[14]_2\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_0\,
      O => \q0[7]_i_1__18_n_1\
    );
\q0[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C40"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[14]_2\,
      O => \q0[8]_i_2_n_1\
    );
\q0[9]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE7"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[14]_2\,
      O => \q0[9]_i_1__14_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__15_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__9_n_1\,
      Q => \^q0_reg[14]_0\,
      R => \q0_reg[14]_1\
    );
\q0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[1]\,
      S => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[3]\,
      S => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__18_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_2_n_1\,
      Q => \q0_reg_n_1_[8]\,
      S => \q0_reg[8]_0\
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__14_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \icmp_ln899_13_reg_3908_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_13_reg_3908_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom is
  signal \icmp_ln899_13_reg_3908[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_3908_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \q0[11]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_13_reg_3908_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_13_reg_3908_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_3908_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_3908_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[12]_i_1__15\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q0[13]_i_1__12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q0[1]_i_1__7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q0[2]_i_1__14\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0[3]_i_1__7\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q0[4]_i_1__7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q0[6]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[7]_i_1__21\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0[8]_i_1__2\ : label is "soft_lutpair105";
begin
\icmp_ln899_13_reg_3908[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_0_V_fu_1945_p2(9),
      O => \icmp_ln899_13_reg_3908[0]_i_10_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => accu_0_0_V_fu_1945_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_13_reg_3908[0]_i_11_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => accu_0_0_V_fu_1945_p2(5),
      I3 => \q0_reg_n_1_[5]\,
      O => \icmp_ln899_13_reg_3908[0]_i_12_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => accu_0_0_V_fu_1945_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_13_reg_3908[0]_i_13_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => accu_0_0_V_fu_1945_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_13_reg_3908[0]_i_14_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_0_V_fu_1945_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_0_V_fu_1945_p2(7),
      O => \icmp_ln899_13_reg_3908[0]_i_15_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_0_V_fu_1945_p2(4),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_0_V_fu_1945_p2(5),
      O => \icmp_ln899_13_reg_3908[0]_i_16_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_0_V_fu_1945_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_0_V_fu_1945_p2(3),
      O => \icmp_ln899_13_reg_3908[0]_i_17_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_0_V_fu_1945_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_0_V_fu_1945_p2(1),
      O => \icmp_ln899_13_reg_3908[0]_i_18_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => accu_0_0_V_fu_1945_p2(13),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_13_reg_3908[0]_i_4_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => accu_0_0_V_fu_1945_p2(11),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_13_reg_3908[0]_i_5_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_0_V_fu_1945_p2(8),
      I2 => accu_0_0_V_fu_1945_p2(9),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_13_reg_3908[0]_i_6_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_0_V_fu_1945_p2(12),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_0_V_fu_1945_p2(13),
      O => \icmp_ln899_13_reg_3908[0]_i_8_n_1\
    );
\icmp_ln899_13_reg_3908[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_0_V_fu_1945_p2(10),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_0_V_fu_1945_p2(11),
      O => \icmp_ln899_13_reg_3908[0]_i_9_n_1\
    );
\icmp_ln899_13_reg_3908_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_13_reg_3908_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_13_reg_3908_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_13_reg_3908_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_13_reg_3908_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_3908_reg[0]\(0),
      DI(2) => \icmp_ln899_13_reg_3908[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_13_reg_3908[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_13_reg_3908[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_3908_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_3908_reg[0]_0\(0),
      S(2) => \icmp_ln899_13_reg_3908[0]_i_8_n_1\,
      S(1) => \icmp_ln899_13_reg_3908[0]_i_9_n_1\,
      S(0) => \icmp_ln899_13_reg_3908[0]_i_10_n_1\
    );
\icmp_ln899_13_reg_3908_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_13_reg_3908_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_13_reg_3908_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_13_reg_3908_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_13_reg_3908_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_3908[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_13_reg_3908[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_13_reg_3908[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_13_reg_3908[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_3908_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_3908[0]_i_15_n_1\,
      S(2) => \icmp_ln899_13_reg_3908[0]_i_16_n_1\,
      S(1) => \icmp_ln899_13_reg_3908[0]_i_17_n_1\,
      S(0) => \icmp_ln899_13_reg_3908[0]_i_18_n_1\
    );
\q0[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C77"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[7]_1\,
      O => p_0_out(0)
    );
\q0[10]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5573"
    )
        port map (
      I0 => \q0_reg[10]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[7]_0\,
      O => p_0_out(10)
    );
\q0[11]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[6]_0\,
      O => \q0[11]_i_1__14_n_1\
    );
\q0[12]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57B7"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[6]_0\,
      O => p_0_out(12)
    );
\q0[13]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6218"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[13]_0\,
      O => p_0_out(13)
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8204"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[6]_0\,
      I2 => \q0_reg[13]_0\,
      I3 => \q0_reg[7]_0\,
      O => p_0_out(1)
    );
\q0[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[6]_0\,
      I2 => \q0_reg[7]_1\,
      O => p_0_out(2)
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1046"
    )
        port map (
      I0 => \q0_reg[6]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[13]_0\,
      O => p_0_out(3)
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[9]_0\,
      O => \q0[4]_i_1__7_n_1\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8518"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[13]_0\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[7]_1\,
      O => p_0_out(6)
    );
\q0[7]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FBF"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[13]_0\,
      O => p_0_out(7)
    );
\q0[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \q0_reg[9]_0\,
      I1 => \q0_reg[13]_0\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[9]_1\,
      O => \q0[8]_i_1__2_n_1\
    );
\q0[9]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87B9"
    )
        port map (
      I0 => \q0_reg[9]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[13]_0\,
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(0),
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(10),
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__14_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => \q0_reg[11]_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(12),
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(13),
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(1),
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(2),
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(3),
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[4]\,
      S => \q0_reg[8]_0\
    );
\q0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[5]\,
      S => \q0_reg[5]_0\
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(6),
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(7),
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[8]\,
      S => \q0_reg[8]_0\
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(9),
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
\xor_ln899_22_reg_3953[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => Q(0),
      O => DI(0)
    );
\xor_ln899_22_reg_3953[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[14]_1\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_i_2_1\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom is
  signal \icmp_ln899_14_reg_3913[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_3913_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__17_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__18_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_14_reg_3913_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_14_reg_3913_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_3913_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_3913_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \q0[10]_i_1__8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \q0[12]_i_1__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q0[13]_i_1__10\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q0[14]_i_1__8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \q0[2]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \q0[7]_i_1__6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \q0[8]_i_1__17\ : label is "soft_lutpair86";
begin
\icmp_ln899_14_reg_3913[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \icmp_ln899_14_reg_3913[0]_i_10_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_14_reg_3913[0]_i_11_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_14_reg_3913_reg[0]_i_2_1\,
      O => \icmp_ln899_14_reg_3913[0]_i_12_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_14_reg_3913[0]_i_13_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_14_reg_3913_reg[0]_i_2_0\,
      O => \icmp_ln899_14_reg_3913[0]_i_14_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_14_reg_3913[0]_i_15_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_14_reg_3913_reg[0]_i_2_1\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_14_reg_3913[0]_i_16_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_14_reg_3913[0]_i_17_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_14_reg_3913_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_14_reg_3913[0]_i_18_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \icmp_ln899_14_reg_3913_reg[0]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \icmp_ln899_14_reg_3913[0]_i_3_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_14_reg_3913[0]_i_4_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_14_reg_3913_reg[0]\,
      O => \icmp_ln899_14_reg_3913[0]_i_5_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_14_reg_3913[0]_i_6_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \icmp_ln899_14_reg_3913_reg[0]_0\,
      O => \icmp_ln899_14_reg_3913[0]_i_7_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_14_reg_3913[0]_i_8_n_1\
    );
\icmp_ln899_14_reg_3913[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_14_reg_3913_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \icmp_ln899_14_reg_3913[0]_i_9_n_1\
    );
\icmp_ln899_14_reg_3913_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_14_reg_3913_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_14_reg_3913_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_14_reg_3913_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_14_reg_3913_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_3913[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_14_reg_3913[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_14_reg_3913[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_14_reg_3913[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_3913_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_3913[0]_i_7_n_1\,
      S(2) => \icmp_ln899_14_reg_3913[0]_i_8_n_1\,
      S(1) => \icmp_ln899_14_reg_3913[0]_i_9_n_1\,
      S(0) => \icmp_ln899_14_reg_3913[0]_i_10_n_1\
    );
\icmp_ln899_14_reg_3913_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_14_reg_3913_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_14_reg_3913_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_14_reg_3913_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_14_reg_3913_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_3913[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_14_reg_3913[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_14_reg_3913[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_14_reg_3913[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_3913_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_3913[0]_i_15_n_1\,
      S(2) => \icmp_ln899_14_reg_3913[0]_i_16_n_1\,
      S(1) => \icmp_ln899_14_reg_3913[0]_i_17_n_1\,
      S(0) => \icmp_ln899_14_reg_3913[0]_i_18_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => Q(0),
      O => DI(0)
    );
\icmp_ln899_15_reg_3918[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => S(0)
    );
\icmp_ln899_16_reg_3923[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_16_reg_3923_reg[0]\,
      O => \q0_reg[9]_1\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_16_reg_3923_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \q0_reg[9]_0\(0)
    );
\q0[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9019"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[14]_0\,
      I2 => \q0_reg[14]_1\,
      I3 => \q0_reg[0]_0\,
      O => \q0[0]_i_1__11_n_1\
    );
\q0[10]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8473"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[10]_i_1__8_n_1\
    );
\q0[12]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"904D"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(3),
      O => \q0[12]_i_1__11_n_1\
    );
\q0[13]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFE"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[13]_i_1__10_n_1\
    );
\q0[14]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"800D"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[14]_1\,
      I2 => \q0_reg[14]_0\,
      I3 => \q0_reg[0]_1\,
      O => \q0[14]_i_1__8_n_1\
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(3),
      I2 => \q0_reg[14]_0\,
      I3 => \q0_reg[0]_0\,
      O => \q0[2]_i_1__3_n_1\
    );
\q0[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => \q0_reg[0]_0\,
      O => \q0[3]_i_1__13_n_1\
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE9D"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(2),
      O => \q0[7]_i_1__6_n_1\
    );
\q0[8]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7B9C"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[8]_i_1__17_n_1\
    );
\q0[9]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900F"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[9]_i_1__18_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[3]\,
      S => \q0_reg[3]_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(0),
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__17_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__18_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom is
  port (
    \q0_reg[11]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[4]_4\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[11]_5\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[11]_6\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_15_reg_3918_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_15_reg_3918_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln899_15_reg_3918[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_3918_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[11]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__26_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__5_n_1\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_15_reg_3918_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_15_reg_3918_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_3918_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_3918_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_1__11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \q0[13]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \q0[14]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \q0[3]_i_1__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \q0[6]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \q0[8]_i_1__1\ : label is "soft_lutpair81";
begin
  D(0) <= \^d\(0);
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
\icmp_ln899_15_reg_3918[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_15_reg_3918[0]_i_10_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[7]\,
      O => \icmp_ln899_15_reg_3918[0]_i_11_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \q0_reg_n_1_[5]\,
      O => \icmp_ln899_15_reg_3918[0]_i_12_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_15_reg_3918[0]_i_15_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_15_reg_3918[0]_i_16_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \icmp_ln899_15_reg_3918_reg[0]_1\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \icmp_ln899_15_reg_3918[0]_i_3_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_15_reg_3918[0]_i_6_n_1\
    );
\icmp_ln899_15_reg_3918[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \icmp_ln899_15_reg_3918_reg[0]_1\,
      O => \icmp_ln899_15_reg_3918[0]_i_7_n_1\
    );
\icmp_ln899_15_reg_3918_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_15_reg_3918_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_15_reg_3918_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_15_reg_3918_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_15_reg_3918_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_3918[0]_i_3_n_1\,
      DI(2 downto 1) => \icmp_ln899_15_reg_3918_reg[0]\(1 downto 0),
      DI(0) => \icmp_ln899_15_reg_3918[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_3918_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_3918[0]_i_7_n_1\,
      S(2 downto 1) => \icmp_ln899_15_reg_3918_reg[0]_0\(1 downto 0),
      S(0) => \icmp_ln899_15_reg_3918[0]_i_10_n_1\
    );
\icmp_ln899_15_reg_3918_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_15_reg_3918_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_15_reg_3918_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_15_reg_3918_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_15_reg_3918_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_3918[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_15_reg_3918[0]_i_12_n_1\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_3918_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_3918[0]_i_15_n_1\,
      S(2) => \icmp_ln899_15_reg_3918[0]_i_16_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\icmp_ln899_18_reg_3933[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      O => \q0_reg[4]_1\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[4]_2\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_19_reg_3938_reg[0]\,
      O => \q0_reg[11]_2\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_19_reg_3938_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \q0_reg[11]_1\(0)
    );
\q0[11]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"904B"
    )
        port map (
      I0 => \q0_reg[11]_5\,
      I1 => \q0_reg[11]_3\,
      I2 => \q0_reg[11]_4\,
      I3 => \q0_reg[11]_6\,
      O => \q0[11]_i_1__11_n_1\
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7BF6"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[13]_i_1__0_n_1\
    );
\q0[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9051"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[4]_4\,
      I3 => \q0_reg[14]_0\,
      O => \q0[14]_i_1__3_n_1\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \q0_reg[11]_3\,
      I1 => \q0_reg[4]_4\,
      I2 => \q0_reg[11]_4\,
      O => \^d\(0)
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0630"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[11]_5\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[14]_0\,
      O => \q0[3]_i_1__4_n_1\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0610"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => \q0_reg[11]_5\,
      I3 => \q0_reg[5]_0\,
      O => \q0[5]_i_1__1_n_1\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0410"
    )
        port map (
      I0 => \q0_reg[14]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[11]_5\,
      I3 => \q0_reg[7]_0\,
      O => \q0[6]_i_1__0_n_1\
    );
\q0[7]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FED3"
    )
        port map (
      I0 => \q0_reg[14]_0\,
      I1 => \q0_reg[11]_5\,
      I2 => \q0_reg[5]_0\,
      I3 => \q0_reg[7]_0\,
      O => \q0[7]_i_1__26_n_1\
    );
\q0[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FA2"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(0),
      I3 => nf_assign_fu_262(3),
      O => \q0[8]_i_1__1_n_1\
    );
\q0[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9021"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[9]_i_1__5_n_1\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__11_n_1\,
      Q => \^q0_reg[11]_0\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__0_n_1\,
      Q => Q(1),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__4_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \^q0_reg[4]_0\,
      S => \q0_reg[4]_3\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__26_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__5_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom is
  port (
    \nf_assign_fu_262_reg[2]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_1\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom is
  signal \icmp_ln899_16_reg_3923[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_3923_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep__0\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[2]_rep\ : STD_LOGIC;
  signal \q0[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[3]_i_3_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__30_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_16_reg_3923_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_16_reg_3923_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_3923_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_3923_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[3]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \q0[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \q0[6]_i_1__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \q0[9]_i_1__12\ : label is "soft_lutpair76";
begin
  \nf_assign_fu_262_reg[1]_rep__0\ <= \^nf_assign_fu_262_reg[1]_rep__0\;
  \nf_assign_fu_262_reg[2]_rep\ <= \^nf_assign_fu_262_reg[2]_rep\;
\icmp_ln899_16_reg_3923[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_16_reg_3923[0]_i_10_n_1\
    );
\icmp_ln899_16_reg_3923[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_16_reg_3923_reg[0]_i_2_0\,
      O => \icmp_ln899_16_reg_3923[0]_i_11_n_1\
    );
\icmp_ln899_16_reg_3923[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_16_reg_3923_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_16_reg_3923[0]_i_15_n_1\
    );
\icmp_ln899_16_reg_3923[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_16_reg_3923_reg[0]_1\,
      O => \icmp_ln899_16_reg_3923[0]_i_5_n_1\
    );
\icmp_ln899_16_reg_3923[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_16_reg_3923[0]_i_6_n_1\
    );
\icmp_ln899_16_reg_3923[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_16_reg_3923_reg[0]_1\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_16_reg_3923[0]_i_9_n_1\
    );
\icmp_ln899_16_reg_3923_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_16_reg_3923_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_16_reg_3923_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_16_reg_3923_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_16_reg_3923_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \icmp_ln899_16_reg_3923_reg[0]\(1 downto 0),
      DI(1) => \icmp_ln899_16_reg_3923[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_16_reg_3923[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_3923_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_16_reg_3923_reg[0]_0\(1 downto 0),
      S(1) => \icmp_ln899_16_reg_3923[0]_i_9_n_1\,
      S(0) => \icmp_ln899_16_reg_3923[0]_i_10_n_1\
    );
\icmp_ln899_16_reg_3923_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_16_reg_3923_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_16_reg_3923_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_16_reg_3923_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_16_reg_3923_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_16_reg_3923[0]_i_11_n_1\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_3923_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_16_reg_3923[0]_i_15_n_1\,
      S(2 downto 0) => S(2 downto 0)
    );
\q0[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8249"
    )
        port map (
      I0 => nf_assign_fu_262(2),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(0),
      O => \q0[10]_i_1__1_n_1\
    );
\q0[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \q0[3]_i_3_n_1\,
      I1 => \q0_reg[6]_0\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[3]_1\,
      I4 => Q(0),
      I5 => \q0_reg[3]_2\,
      O => \^nf_assign_fu_262_reg[2]_rep\
    );
\q0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[6]_1\,
      O => \^nf_assign_fu_262_reg[1]_rep__0\
    );
\q0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[6]_1\,
      O => \q0[3]_i_3_n_1\
    );
\q0[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[6]_0\,
      O => \q0[6]_i_1__11_n_1\
    );
\q0[8]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6DF6"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[8]_2\,
      O => \q0[8]_i_1__30_n_1\
    );
\q0[9]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \q0_reg[9]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[6]_0\,
      I3 => \q0_reg[9]_2\,
      O => \q0[9]_i_1__12_n_1\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[1]_rep__0\,
      Q => \q0_reg[3]_0\,
      S => \^nf_assign_fu_262_reg[2]_rep\
    );
\q0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[6]\,
      S => \q0_reg[6]_2\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__30_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[9]\,
      S => \q0_reg[9]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[2]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[14]_4\ : in STD_LOGIC;
    \q0_reg[14]_5\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_17_reg_3928_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln899_17_reg_3928[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_3928_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[2]_rep__0\ : STD_LOGIC;
  signal \q0[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[4]_i_2_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__26_n_1\ : STD_LOGIC;
  signal \^q0_reg[12]_0\ : STD_LOGIC;
  signal \^q0_reg[13]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_17_reg_3928_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_17_reg_3928_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_3928_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_3928_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \q0[10]_i_1__7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \q0[12]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q0[13]_i_1__8\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q0[2]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \q0[4]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair74";
begin
  D(0) <= \^d\(0);
  \nf_assign_fu_262_reg[1]_rep\ <= \^nf_assign_fu_262_reg[1]_rep\;
  \nf_assign_fu_262_reg[2]_rep__0\ <= \^nf_assign_fu_262_reg[2]_rep__0\;
  \q0_reg[12]_0\ <= \^q0_reg[12]_0\;
  \q0_reg[13]_0\ <= \^q0_reg[13]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\icmp_ln899_15_reg_3918[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_15_reg_3918_reg[0]_0\(0),
      O => \q0_reg[12]_2\(1)
    );
\icmp_ln899_15_reg_3918[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \icmp_ln899_15_reg_3918_reg[0]\,
      O => \q0_reg[12]_2\(0)
    );
\icmp_ln899_15_reg_3918[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_15_reg_3918_reg[0]_0\(0),
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \q0_reg[12]_1\(1)
    );
\icmp_ln899_15_reg_3918[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \icmp_ln899_15_reg_3918_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \q0_reg[12]_1\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[14]_0\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_16_reg_3923_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \q0_reg[14]_3\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_16_reg_3923_reg[0]\,
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_17_reg_3928[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \^q0_reg[12]_0\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_17_reg_3928[0]_i_10_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \q0_reg_n_1_[5]\,
      O => \icmp_ln899_17_reg_3928[0]_i_12_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_17_reg_3928_reg[0]_i_2_0\,
      O => \icmp_ln899_17_reg_3928[0]_i_13_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \icmp_ln899_17_reg_3928[0]_i_14_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \q0_reg_n_1_[5]\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_17_reg_3928[0]_i_16_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_17_reg_3928_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_17_reg_3928[0]_i_17_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_17_reg_3928[0]_i_18_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_16_reg_3923_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_17_reg_3928[0]_i_3_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \^q0_reg[13]_0\,
      O => \icmp_ln899_17_reg_3928[0]_i_4_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \icmp_ln899_17_reg_3928_reg[0]_1\,
      O => \icmp_ln899_17_reg_3928[0]_i_5_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \^q0_reg[12]_0\,
      O => \icmp_ln899_17_reg_3928[0]_i_6_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_16_reg_3923_reg[0]\,
      O => \icmp_ln899_17_reg_3928[0]_i_7_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[12]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \^q0_reg[13]_0\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \icmp_ln899_17_reg_3928[0]_i_8_n_1\
    );
\icmp_ln899_17_reg_3928[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \icmp_ln899_17_reg_3928_reg[0]_1\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \icmp_ln899_17_reg_3928[0]_i_9_n_1\
    );
\icmp_ln899_17_reg_3928_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_17_reg_3928_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_17_reg_3928_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_17_reg_3928_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_17_reg_3928_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_3928[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_17_reg_3928[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_17_reg_3928[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_17_reg_3928[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_3928_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_3928[0]_i_7_n_1\,
      S(2) => \icmp_ln899_17_reg_3928[0]_i_8_n_1\,
      S(1) => \icmp_ln899_17_reg_3928[0]_i_9_n_1\,
      S(0) => \icmp_ln899_17_reg_3928[0]_i_10_n_1\
    );
\icmp_ln899_17_reg_3928_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_17_reg_3928_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_17_reg_3928_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_17_reg_3928_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_17_reg_3928_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_3928_reg[0]\(0),
      DI(2) => \icmp_ln899_17_reg_3928[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_17_reg_3928[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_17_reg_3928[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_3928_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_3928_reg[0]_0\(0),
      S(2) => \icmp_ln899_17_reg_3928[0]_i_16_n_1\,
      S(1) => \icmp_ln899_17_reg_3928[0]_i_17_n_1\,
      S(0) => \icmp_ln899_17_reg_3928[0]_i_18_n_1\
    );
\icmp_ln899_18_reg_3933[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_16_reg_3923_reg[0]\,
      O => DI(0)
    );
\icmp_ln899_18_reg_3933[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_16_reg_3923_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => S(0)
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9011"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__2_n_1\
    );
\q0[10]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8561"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[0]_3\,
      O => \q0[10]_i_1__7_n_1\
    );
\q0[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8633"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(1),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(3),
      O => \q0[12]_i_1__3_n_1\
    );
\q0[13]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6BF6"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(0),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(2),
      O => \q0[13]_i_1__8_n_1\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0634"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[4]_2\,
      I3 => \q0_reg[2]_1\,
      O => \q0[2]_i_1__1_n_1\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[4]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      O => \^d\(0)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \q0_reg[1]_2\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_0\,
      O => \^nf_assign_fu_262_reg[2]_rep__0\
    );
\q0[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \q0[4]_i_2_n_1\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[4]_0\,
      I4 => Q(0),
      I5 => \q0_reg[4]_1\,
      O => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[4]_2\,
      I1 => \q0_reg[0]_2\,
      O => \q0[4]_i_2_n_1\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0610"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[4]_2\,
      O => \q0[5]_i_1_n_1\
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E9BF"
    )
        port map (
      I0 => \q0_reg[1]_2\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[2]_1\,
      O => \q0[7]_i_1__8_n_1\
    );
\q0[8]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6BFA"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(1),
      I3 => nf_assign_fu_262(0),
      O => \q0[8]_i_1__26_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__3_n_1\,
      Q => \^q0_reg[12]_0\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1__8_n_1\,
      Q => \^q0_reg[13]_0\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[14]_5\,
      Q => \q0_reg_n_1_[14]\,
      S => \q0_reg[14]_4\
    );
\q0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[2]_rep__0\,
      Q => \^q0_reg[1]_0\,
      S => \q0_reg[1]_1\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[4]\,
      S => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__8_n_1\,
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__26_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[3]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[5]_3\ : in STD_LOGIC;
    \q0_reg[11]_5\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]_i_2\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom is
  signal \icmp_ln899_18_reg_3933[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[0]_rep\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[3]_rep\ : STD_LOGIC;
  signal \q0[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__23_n_1\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_18_reg_3933_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_3933_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q0[11]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \q0[2]_i_1__12\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \q0[7]_i_1__14\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q0[8]_i_1__23\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \q0[9]_i_1__20\ : label is "soft_lutpair71";
begin
  \nf_assign_fu_262_reg[0]_rep\ <= \^nf_assign_fu_262_reg[0]_rep\;
  \nf_assign_fu_262_reg[3]_rep\ <= \^nf_assign_fu_262_reg[3]_rep\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
\icmp_ln899_16_reg_3923[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      O => \q0_reg[2]_2\(0)
    );
\icmp_ln899_16_reg_3923[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \q0_reg[2]_3\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_18_reg_3933_reg[0]_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_18_reg_3933[0]_i_10_n_1\
    );
\icmp_ln899_18_reg_3933[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \q0_reg_n_1_[3]\,
      O => \q0_reg[2]_1\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[2]_0\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \q0_reg_n_1_[11]\,
      O => \icmp_ln899_18_reg_3933[0]_i_5_n_1\
    );
\icmp_ln899_18_reg_3933[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_18_reg_3933_reg[0]_0\,
      O => \icmp_ln899_18_reg_3933[0]_i_6_n_1\
    );
\icmp_ln899_18_reg_3933[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_18_reg_3933[0]_i_9_n_1\
    );
\icmp_ln899_18_reg_3933_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_18_reg_3933_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_18_reg_3933_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_18_reg_3933_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_18_reg_3933_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \icmp_ln899_18_reg_3933[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_18_reg_3933[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_3933_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \icmp_ln899_18_reg_3933[0]_i_9_n_1\,
      S(0) => \icmp_ln899_18_reg_3933[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_19_reg_3938_reg[0]_i_2\,
      O => \q0_reg[2]_4\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_19_reg_3938_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \q0_reg[2]_5\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      O => \q0_reg[5]_2\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[5]_1\(0)
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"822F"
    )
        port map (
      I0 => \q0_reg[10]_0\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[11]_4\,
      O => \q0[10]_i_1__0_n_1\
    );
\q0[11]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0[11]_i_2__0_n_1\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[11]_2\,
      I4 => Q(0),
      I5 => \q0_reg[11]_3\,
      O => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q0_reg[11]_5\,
      I1 => \q0_reg[11]_4\,
      O => \q0[11]_i_2__0_n_1\
    );
\q0[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \q0_reg[10]_0\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_1\,
      O => \q0[2]_i_1__12_n_1\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"041A"
    )
        port map (
      I0 => \q0_reg[10]_0\,
      I1 => \q0_reg[5]_3\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[8]_1\,
      O => \q0[5]_i_1__0_n_1\
    );
\q0[7]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEDB"
    )
        port map (
      I0 => \q0_reg[8]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[11]_4\,
      I3 => \q0_reg[10]_0\,
      O => \q0[7]_i_1__14_n_1\
    );
\q0[8]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7896"
    )
        port map (
      I0 => \q0_reg[8]_2\,
      I1 => \q0_reg[11]_4\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[8]_0\,
      O => \q0[8]_i_1__23_n_1\
    );
\q0[9]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \q0_reg[11]_5\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[11]_4\,
      O => \^nf_assign_fu_262_reg[3]_rep\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[3]_rep\,
      Q => \q0_reg_n_1_[11]\,
      S => \^nf_assign_fu_262_reg[0]_rep\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[3]_1\,
      Q => \q0_reg_n_1_[3]\,
      S => \q0_reg[3]_0\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__0_n_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__14_n_1\,
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__23_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_19_reg_3938_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom is
  signal \icmp_ln899_19_reg_3938[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_3938_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__8_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_19_reg_3938_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_19_reg_3938_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_3938_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_3938_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[3]_i_1__11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \q0[8]_i_1__11\ : label is "soft_lutpair68";
begin
\icmp_ln899_19_reg_3938[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_19_reg_3938[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \icmp_ln899_19_reg_3938[0]_i_13_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \icmp_ln899_19_reg_3938[0]_i_14_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_19_reg_3938[0]_i_17_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_19_reg_3938[0]_i_18_n_1\
    );
\icmp_ln899_19_reg_3938[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \q0_reg_n_1_[9]\,
      O => \icmp_ln899_19_reg_3938[0]_i_6_n_1\
    );
\icmp_ln899_19_reg_3938_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_19_reg_3938_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_19_reg_3938_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_19_reg_3938_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_19_reg_3938_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => \icmp_ln899_19_reg_3938_reg[0]\(2 downto 0),
      DI(0) => \icmp_ln899_19_reg_3938[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_3938_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \icmp_ln899_19_reg_3938_reg[0]_0\(2 downto 0),
      S(0) => \icmp_ln899_19_reg_3938[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_3938_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_19_reg_3938_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_19_reg_3938_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_19_reg_3938_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_19_reg_3938_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \icmp_ln899_19_reg_3938[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_19_reg_3938[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_3938_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \icmp_ln899_19_reg_3938[0]_i_17_n_1\,
      S(0) => \icmp_ln899_19_reg_3938[0]_i_18_n_1\
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[7]_2\,
      O => \q0[0]_i_1__1_n_1\
    );
\q0[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0210"
    )
        port map (
      I0 => \q0_reg[1]_0\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[0]_0\,
      O => \q0[1]_i_1__8_n_1\
    );
\q0[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => nf_assign_fu_262(3),
      I1 => nf_assign_fu_262(1),
      I2 => \q0_reg[3]_0\,
      I3 => nf_assign_fu_262(2),
      O => \q0[3]_i_1__11_n_1\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_2\,
      O => \q0[7]_i_1__2_n_1\
    );
\q0[8]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"79D4"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(2),
      I2 => nf_assign_fu_262(3),
      I3 => nf_assign_fu_262(1),
      O => \q0[8]_i_1__11_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__1_n_1\,
      Q => \q0_reg_n_1_[0]\,
      S => \q0_reg[0]_1\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__8_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(0),
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__2_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__11_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(1),
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom is
  port (
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0_0\ : out STD_LOGIC;
    \odata_reg[48]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_2\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]_3\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[10]_4\ : in STD_LOGIC;
    \q0_reg[10]_5\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[6]_i_2_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^nf_assign_fu_262_reg[1]_rep__0\ : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^odata_reg[48]\ : STD_LOGIC;
  signal \q0[11]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[6]_i_3_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_1__13\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \q0[14]_i_1__4\ : label is "soft_lutpair67";
begin
  D(0) <= \^d\(0);
  \nf_assign_fu_262_reg[1]_rep__0\ <= \^nf_assign_fu_262_reg[1]_rep__0\;
  \nf_assign_fu_262_reg[1]_rep__0_0\ <= \^nf_assign_fu_262_reg[1]_rep__0_0\;
  \odata_reg[48]\ <= \^odata_reg[48]\;
\icmp_ln899_19_reg_3938[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_19_reg_3938_reg[0]\,
      O => \q0_reg[10]_1\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_19_reg_3938_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \q0_reg[10]_0\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[9]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => S(0)
    );
\icmp_ln899_20_reg_3943[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      O => \q0_reg[0]_1\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[0]_0\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \q0_reg_n_1_[11]\,
      O => DI(1)
    );
\icmp_ln899_20_reg_3943[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[9]\,
      O => DI(0)
    );
\icmp_ln899_20_reg_3943[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[10]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => S(1)
    );
\q0[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009400"
    )
        port map (
      I0 => \q0_reg[10]_3\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[10]_4\,
      I3 => \q0_reg[10]_5\,
      I4 => \^odata_reg[48]\,
      O => \^nf_assign_fu_262_reg[1]_rep__0_0\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8223"
    )
        port map (
      I0 => \q0_reg[0]_3\,
      I1 => \q0_reg[10]_3\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[8]_0\,
      O => \^d\(0)
    );
\q0[11]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => \q0_reg[10]_5\,
      I1 => \q0_reg[10]_3\,
      I2 => \q0_reg[0]_2\,
      I3 => \q0_reg[10]_4\,
      O => \q0[11]_i_1__13_n_1\
    );
\q0[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \q0_reg[10]_3\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[10]_5\,
      I3 => \q0_reg[10]_4\,
      O => \^nf_assign_fu_262_reg[1]_rep__0\
    );
\q0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEEEFEFEFE"
    )
        port map (
      I0 => \q0[6]_i_3_n_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[11]_2\(0),
      I4 => \q0_reg[11]_3\(0),
      I5 => \q0_reg[11]_4\,
      O => \^odata_reg[48]\
    );
\q0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \q0[6]_i_2_0\,
      O => \q0[6]_i_3_n_1\
    );
\q0[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68E6"
    )
        port map (
      I0 => \q0_reg[10]_3\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[8]_1\,
      I3 => \q0_reg[8]_2\,
      O => \q0[8]_i_1__4_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^d\(0),
      Q => \q0_reg_n_1_[0]\,
      S => \q0_reg[0]_4\
    );
\q0_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[1]_rep__0\,
      Q => \q0_reg_n_1_[10]\,
      S => \q0_reg[10]_2\
    );
\q0_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[11]\,
      S => \^nf_assign_fu_262_reg[1]_rep__0_0\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__4_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0_reg[9]_0\,
      Q => \q0_reg_n_1_[9]\,
      S => \^nf_assign_fu_262_reg[1]_rep__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[14]_4\ : in STD_LOGIC;
    \q0_reg[14]_5\ : in STD_LOGIC;
    \q0_reg[10]_3\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_3\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_26_reg_3973_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_19_reg_3938_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom is
  signal \icmp_ln899_20_reg_3943[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_3943_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal icmp_ln899_21_fu_2169_p2 : STD_LOGIC;
  signal \^nf_assign_fu_262_reg[1]_rep\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__17_n_1\ : STD_LOGIC;
  signal \q0[11]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__10_n_1\ : STD_LOGIC;
  signal \q0[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1_n_1\ : STD_LOGIC;
  signal \q0[3]_i_1__9_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__25_n_1\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC;
  signal \^q0_reg[15]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_21_reg_3948_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_20_reg_3943_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_21_reg_3948_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_21_reg_3948_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_21_reg_3948_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_21_reg_3948_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_3943_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_1__12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q0[14]_i_1__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q0[15]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[4]_i_1__5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q0[6]_i_1__9\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q0[8]_i_1__25\ : label is "soft_lutpair66";
begin
  \nf_assign_fu_262_reg[1]_rep\ <= \^nf_assign_fu_262_reg[1]_rep\;
  \q0_reg[10]_0\ <= \^q0_reg[10]_0\;
  \q0_reg[15]_0\ <= \^q0_reg[15]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
\icmp_ln899_17_reg_3928[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => Q(0),
      O => \q0_reg[5]_8\(0)
    );
\icmp_ln899_17_reg_3928[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \q0_reg[5]_7\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      O => \q0_reg[11]_1\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[11]_0\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \q0_reg[14]_3\(0)
    );
\icmp_ln899_18_reg_3933[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_19_reg_3938_reg[0]_i_2\(0),
      O => \q0_reg[4]_2\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_19_reg_3938_reg[0]_i_2\(0),
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \q0_reg[4]_1\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \q0_reg[14]_0\(0)
    );
\icmp_ln899_19_reg_3938[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      O => \q0_reg[5]_5\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[5]_6\(0)
    );
\icmp_ln899_20_reg_3943[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \icmp_ln899_20_reg_3943[0]_i_3_n_1\
    );
\icmp_ln899_20_reg_3943[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_20_reg_3943[0]_i_4_n_1\
    );
\icmp_ln899_20_reg_3943[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_20_reg_3943[0]_i_7_n_1\
    );
\icmp_ln899_20_reg_3943[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_20_reg_3943[0]_i_8_n_1\
    );
\icmp_ln899_20_reg_3943_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_20_reg_3943_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_20_reg_3943_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_20_reg_3943_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_20_reg_3943_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_3943[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_20_reg_3943[0]_i_4_n_1\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_3943_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_3943[0]_i_7_n_1\,
      S(2) => \icmp_ln899_20_reg_3943[0]_i_8_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\icmp_ln899_24_reg_3963[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \^q0_reg[5]_0\,
      O => \q0_reg[1]_3\(0)
    );
\icmp_ln899_24_reg_3963[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \^q0_reg[5]_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[1]_4\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      O => \q0_reg[1]_1\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[1]_2\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_25_reg_3968_reg[0]\,
      O => \q0_reg[10]_1\(0)
    );
\icmp_ln899_25_reg_3968[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_25_reg_3968_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \q0_reg[10]_2\(0)
    );
\icmp_ln899_26_reg_3973[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      O => \q0_reg[5]_3\(0)
    );
\icmp_ln899_26_reg_3973[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[5]_4\(0)
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => \q0_reg[0]_1\,
      O => \q0[0]_i_2__1_n_1\
    );
\q0[10]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"950F"
    )
        port map (
      I0 => \q0_reg[14]_5\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[14]_4\,
      I3 => \q0_reg[10]_3\,
      O => \q0[10]_i_1__17_n_1\
    );
\q0[11]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9663"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[14]_4\,
      I2 => \q0_reg[14]_5\,
      I3 => \q0_reg[10]_3\,
      O => \q0[11]_i_1__12_n_1\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"862F"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[14]_4\,
      I3 => \q0_reg[14]_5\,
      O => \q0[12]_i_1_n_1\
    );
\q0[14]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"943B"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[14]_4\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[14]_5\,
      O => \q0[14]_i_1__10_n_1\
    );
\q0[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"798E"
    )
        port map (
      I0 => \q0_reg[14]_4\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[14]_5\,
      O => \q0[15]_i_1__1_n_1\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0150"
    )
        port map (
      I0 => \q0_reg[14]_4\,
      I1 => \q0_reg[10]_3\,
      I2 => \q0_reg[14]_5\,
      I3 => \q0_reg[2]_0\,
      O => \q0[1]_i_1__1_n_1\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1012"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[0]_1\,
      O => \q0[2]_i_1_n_1\
    );
\q0[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0510"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[14]_5\,
      O => \q0[3]_i_1__9_n_1\
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \q0_reg[14]_4\,
      I1 => \q0_reg[14]_5\,
      I2 => \q0_reg[10]_3\,
      I3 => \q0_reg[2]_0\,
      O => \q0[4]_i_1__5_n_1\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0024"
    )
        port map (
      I0 => \q0_reg[14]_4\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[14]_5\,
      I3 => \q0_reg[10]_3\,
      O => \q0[5]_i_1__2_n_1\
    );
\q0[6]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[0]_1\,
      O => \^nf_assign_fu_262_reg[1]_rep\
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[2]_0\,
      O => \q0[7]_i_1__0_n_1\
    );
\q0[8]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AF4"
    )
        port map (
      I0 => \q0_reg[14]_5\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[14]_4\,
      I3 => \q0_reg[3]_0\,
      O => \q0[8]_i_1__25_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_2__1_n_1\,
      Q => \q0_reg_n_1_[0]\,
      S => \q0_reg[0]_2\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__17_n_1\,
      Q => \^q0_reg[10]_0\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__12_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__10_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[15]_i_1__1_n_1\,
      Q => \^q0_reg[15]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__1_n_1\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1_n_1\,
      Q => \q0_reg_n_1_[2]\,
      S => \q0_reg[6]_0\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[3]_i_1__9_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__5_n_1\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__2_n_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \^nf_assign_fu_262_reg[1]_rep\,
      Q => \q0_reg_n_1_[6]\,
      S => \q0_reg[6]_0\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__0_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__25_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\xor_ln899_21_reg_3948[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \q0_reg_n_1_[11]\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \xor_ln899_21_reg_3948[0]_i_10_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \q0_reg_n_1_[14]\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \xor_ln899_21_reg_3948[0]_i_11_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_21_reg_3948[0]_i_12_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \^q0_reg[5]_0\,
      O => \xor_ln899_21_reg_3948[0]_i_13_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \q0_reg_n_1_[3]\,
      O => \xor_ln899_21_reg_3948[0]_i_14_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \^q0_reg[1]_0\,
      O => \xor_ln899_21_reg_3948[0]_i_15_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \xor_ln899_21_reg_3948[0]_i_16_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \^q0_reg[5]_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \xor_ln899_21_reg_3948[0]_i_17_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \q0_reg_n_1_[3]\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \xor_ln899_21_reg_3948[0]_i_18_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[0]\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \^q0_reg[1]_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \xor_ln899_21_reg_3948[0]_i_19_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \xor_ln899_21_reg_3948[0]_i_4_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_21_reg_3948[0]_i_5_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \q0_reg_n_1_[11]\,
      O => \xor_ln899_21_reg_3948[0]_i_6_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \q0_reg_n_1_[14]\,
      O => \xor_ln899_21_reg_3948[0]_i_7_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[14]\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_21_reg_3948[0]_i_8_n_1\
    );
\xor_ln899_21_reg_3948[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \xor_ln899_21_reg_3948[0]_i_9_n_1\
    );
\xor_ln899_21_reg_3948_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_21_fu_2169_p2,
      CO(3 downto 0) => \NLW_xor_ln899_21_reg_3948_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_21_reg_3948_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_21_reg_3948_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_21_reg_3948_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_21_fu_2169_p2,
      CO(2) => \xor_ln899_21_reg_3948_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_21_reg_3948_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_21_reg_3948_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_21_reg_3948[0]_i_4_n_1\,
      DI(2) => \xor_ln899_21_reg_3948[0]_i_5_n_1\,
      DI(1) => \xor_ln899_21_reg_3948[0]_i_6_n_1\,
      DI(0) => \xor_ln899_21_reg_3948[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_21_reg_3948_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_21_reg_3948[0]_i_8_n_1\,
      S(2) => \xor_ln899_21_reg_3948[0]_i_9_n_1\,
      S(1) => \xor_ln899_21_reg_3948[0]_i_10_n_1\,
      S(0) => \xor_ln899_21_reg_3948[0]_i_11_n_1\
    );
\xor_ln899_21_reg_3948_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_21_reg_3948_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_21_reg_3948_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_21_reg_3948_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_21_reg_3948_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_21_reg_3948[0]_i_12_n_1\,
      DI(2) => \xor_ln899_21_reg_3948[0]_i_13_n_1\,
      DI(1) => \xor_ln899_21_reg_3948[0]_i_14_n_1\,
      DI(0) => \xor_ln899_21_reg_3948[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_21_reg_3948_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_21_reg_3948[0]_i_16_n_1\,
      S(2) => \xor_ln899_21_reg_3948[0]_i_17_n_1\,
      S(1) => \xor_ln899_21_reg_3948[0]_i_18_n_1\,
      S(0) => \xor_ln899_21_reg_3948[0]_i_19_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \xor_ln899_23_reg_3958_reg[0]_i_3\,
      O => \q0_reg[5]_1\(0)
    );
\xor_ln899_23_reg_3958[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \xor_ln899_23_reg_3958_reg[0]_i_3\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \q0_reg[5]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom is
  port (
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[11]_0\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[11]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[11]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[12]_3\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_25_reg_3968_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \xor_ln899_22_reg_3953_reg[0]_i_3_0\ : in STD_LOGIC;
    \xor_ln899_22_reg_3953_reg[0]_i_3_1\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom is
  signal icmp_ln899_22_fu_2181_p2 : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q0[11]_i_1__15_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[2]_i_1__13_n_1\ : STD_LOGIC;
  signal \q0[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__19_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__21_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__9_n_1\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \^q0_reg[9]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_22_reg_3953_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_25_reg_3968_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_27_reg_3978_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_22_reg_3953_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_22_reg_3953_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_22_reg_3953_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_22_reg_3953_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_3968_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_3978_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[14]_i_1__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \q0[1]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \q0[2]_i_1__13\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \q0[4]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \q0[7]_i_1__19\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \q0[8]_i_1__21\ : label is "soft_lutpair55";
begin
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
  \q0_reg[9]_0\ <= \^q0_reg[9]_0\;
\icmp_ln899_15_reg_3918[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_15_reg_3918_reg[0]_i_2\,
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_15_reg_3918[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_15_reg_3918_reg[0]_i_2\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_24_reg_3963[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_24_reg_3963_reg[0]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \q0_reg[11]_3\(0)
    );
\icmp_ln899_24_reg_3963[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \icmp_ln899_24_reg_3963_reg[0]_0\,
      O => \q0_reg[11]_2\(1)
    );
\icmp_ln899_24_reg_3963[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_24_reg_3963_reg[0]\,
      O => \q0_reg[11]_2\(0)
    );
\icmp_ln899_24_reg_3963[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \icmp_ln899_24_reg_3963_reg[0]_0\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \q0_reg[11]_3\(1)
    );
\icmp_ln899_25_reg_3968[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_25_reg_3968[0]_i_3_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      O => \icmp_ln899_25_reg_3968[0]_i_4_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      O => \icmp_ln899_25_reg_3968[0]_i_7_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \icmp_ln899_25_reg_3968[0]_i_8_n_1\
    );
\icmp_ln899_25_reg_3968_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_3968_reg[0]\(0),
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_25_reg_3968_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_25_reg_3968_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_25_reg_3968_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_25_reg_3968[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_25_reg_3968[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_3968_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_25_reg_3968[0]_i_7_n_1\,
      S(2) => \icmp_ln899_25_reg_3968[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]_1\(1 downto 0)
    );
\icmp_ln899_26_reg_3973[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \q0_reg[11]_5\(1)
    );
\icmp_ln899_26_reg_3973[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      O => \q0_reg[11]_5\(0)
    );
\icmp_ln899_26_reg_3973[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      O => \q0_reg[11]_4\(1)
    );
\icmp_ln899_26_reg_3973[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \q0_reg[11]_4\(0)
    );
\icmp_ln899_27_reg_3978[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_27_reg_3978[0]_i_3_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      O => \icmp_ln899_27_reg_3978[0]_i_4_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      O => \icmp_ln899_27_reg_3978[0]_i_7_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[11]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \icmp_ln899_27_reg_3978[0]_i_8_n_1\
    );
\icmp_ln899_27_reg_3978_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_27_reg_3978_reg[0]\(0),
      CO(3) => \q0_reg[11]_1\(0),
      CO(2) => \icmp_ln899_27_reg_3978_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_27_reg_3978_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_27_reg_3978_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_3978[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_27_reg_3978[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]_0\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_3978_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_3978[0]_i_7_n_1\,
      S(2) => \icmp_ln899_27_reg_3978[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]_1\(1 downto 0)
    );
\q0[11]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"927B"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_1\,
      O => \q0[11]_i_1__15_n_1\
    );
\q0[12]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9721"
    )
        port map (
      I0 => \q0_reg[12]_0\,
      I1 => \q0_reg[12]_1\,
      I2 => \q0_reg[12]_2\,
      I3 => \q0_reg[12]_3\,
      O => \q0[12]_i_1__7_n_1\
    );
\q0[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8665"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[2]_0\,
      O => \q0[14]_i_1__2_n_1\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[4]_0\,
      O => \q0[1]_i_1__3_n_1\
    );
\q0[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_0\,
      O => \q0[2]_i_1__13_n_1\
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0206"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[7]_0\,
      O => \q0[4]_i_1__3_n_1\
    );
\q0[7]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEF"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => nf_assign_fu_262(0),
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_2\,
      O => \q0[7]_i_1__19_n_1\
    );
\q0[8]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AD4"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[4]_0\,
      O => \q0[8]_i_1__21_n_1\
    );
\q0[9]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0049"
    )
        port map (
      I0 => \q0_reg[12]_2\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[12]_1\,
      I3 => \q0_reg[12]_3\,
      O => \q0[9]_i_1__9_n_1\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[11]_i_1__15_n_1\,
      Q => \^q0_reg[11]_0\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__7_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__2_n_1\,
      Q => \^q0_reg[14]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__3_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[2]_i_1__13_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[4]_i_1__3_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__19_n_1\,
      Q => Q(1),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__21_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__9_n_1\,
      Q => \^q0_reg[9]_0\,
      S => \q0_reg[9]_1\
    );
\xor_ln899_22_reg_3953[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(8),
      I1 => \^q0_reg[11]_0\,
      I2 => accu_0_1_V_fu_1963_p2(9),
      O => \xor_ln899_22_reg_3953[0]_i_10_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \^q0_reg[9]_0\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \xor_ln899_22_reg_3953[0]_i_11_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \xor_ln899_22_reg_3953_reg[0]_i_3_1\,
      O => \xor_ln899_22_reg_3953[0]_i_13_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \xor_ln899_22_reg_3953_reg[0]_i_3_0\,
      O => \xor_ln899_22_reg_3953[0]_i_14_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[4]\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \xor_ln899_22_reg_3953_reg[0]_i_3_1\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \xor_ln899_22_reg_3953[0]_i_17_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[2]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \xor_ln899_22_reg_3953_reg[0]_i_3_0\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \xor_ln899_22_reg_3953[0]_i_18_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \xor_ln899_22_reg_3953[0]_i_4_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      O => \xor_ln899_22_reg_3953[0]_i_5_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(8),
      I1 => accu_0_1_V_fu_1963_p2(9),
      I2 => \^q0_reg[11]_0\,
      O => \xor_ln899_22_reg_3953[0]_i_6_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \^q0_reg[9]_0\,
      O => \xor_ln899_22_reg_3953[0]_i_7_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      O => \xor_ln899_22_reg_3953[0]_i_8_n_1\
    );
\xor_ln899_22_reg_3953[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_2\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \xor_ln899_22_reg_3953[0]_i_9_n_1\
    );
\xor_ln899_22_reg_3953_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_22_fu_2181_p2,
      CO(3 downto 0) => \NLW_xor_ln899_22_reg_3953_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_22_reg_3953_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_22_reg_3953_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_22_reg_3953_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_22_fu_2181_p2,
      CO(2) => \xor_ln899_22_reg_3953_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_22_reg_3953_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_22_reg_3953_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_22_reg_3953[0]_i_4_n_1\,
      DI(2) => \xor_ln899_22_reg_3953[0]_i_5_n_1\,
      DI(1) => \xor_ln899_22_reg_3953[0]_i_6_n_1\,
      DI(0) => \xor_ln899_22_reg_3953[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_22_reg_3953_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_22_reg_3953[0]_i_8_n_1\,
      S(2) => \xor_ln899_22_reg_3953[0]_i_9_n_1\,
      S(1) => \xor_ln899_22_reg_3953[0]_i_10_n_1\,
      S(0) => \xor_ln899_22_reg_3953[0]_i_11_n_1\
    );
\xor_ln899_22_reg_3953_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_22_reg_3953_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_22_reg_3953_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_22_reg_3953_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_22_reg_3953_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => \xor_ln899_22_reg_3953[0]_i_13_n_1\,
      DI(1) => \xor_ln899_22_reg_3953[0]_i_14_n_1\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_xor_ln899_22_reg_3953_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => S(1),
      S(2) => \xor_ln899_22_reg_3953[0]_i_17_n_1\,
      S(1) => \xor_ln899_22_reg_3953[0]_i_18_n_1\,
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC;
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC;
    \q0_reg[11]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[9]_4\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \xor_ln899_23_reg_3958_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_25_reg_3968_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_i_2_1\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom is
  signal \icmp_ln899_18_reg_3933[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_3933_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal icmp_ln899_23_fu_2193_p2 : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_3963_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_3968_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_3978_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \q0[10]_i_1__12_n_1\ : STD_LOGIC;
  signal \q0[12]_i_1__14_n_1\ : STD_LOGIC;
  signal \q0[13]_i_1_n_1\ : STD_LOGIC;
  signal \q0[14]_i_1__11_n_1\ : STD_LOGIC;
  signal \q0[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \q0[5]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \q0[7]_i_1__25_n_1\ : STD_LOGIC;
  signal \q0[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \q0[9]_i_1__4_n_1\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC;
  signal \^q0_reg[14]_0\ : STD_LOGIC;
  signal \^q0_reg[15]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[9]_0\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_23_reg_3958_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \NLW_icmp_ln899_18_reg_3933_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_24_reg_3963_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_24_reg_3963_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_25_reg_3968_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_27_reg_3978_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_23_reg_3958_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_23_reg_3958_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_23_reg_3958_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_23_reg_3958_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_3933_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_3963_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_3963_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_3968_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_3978_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \q0[10]_i_1__12\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q0[12]_i_1__14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \q0[15]_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \q0[1]_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q0[5]_i_1__4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \q0[6]_i_1__4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q0[7]_i_1__25\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q0[8]_i_1__6\ : label is "soft_lutpair50";
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[10]_0\ <= \^q0_reg[10]_0\;
  \q0_reg[11]_0\ <= \^q0_reg[11]_0\;
  \q0_reg[14]_0\ <= \^q0_reg[14]_0\;
  \q0_reg[15]_0\ <= \^q0_reg[15]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[9]_0\ <= \^q0_reg[9]_0\;
\icmp_ln899_18_reg_3933[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_18_reg_3933_reg[0]_i_2_0\(0),
      O => \icmp_ln899_18_reg_3933[0]_i_11_n_1\
    );
\icmp_ln899_18_reg_3933[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_18_reg_3933_reg[0]_i_2_0\(0),
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_18_reg_3933[0]_i_15_n_1\
    );
\icmp_ln899_18_reg_3933_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[1]_0\(0),
      CO(2) => \icmp_ln899_18_reg_3933_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_18_reg_3933_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_18_reg_3933_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_18_reg_3933[0]_i_11_n_1\,
      DI(2 downto 0) => \icmp_ln899_18_reg_3933_reg[0]\(2 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_3933_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_18_reg_3933[0]_i_15_n_1\,
      S(2 downto 0) => \icmp_ln899_18_reg_3933_reg[0]_0\(2 downto 0)
    );
\icmp_ln899_24_reg_3963[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => accu_0_1_V_fu_1963_p2(3),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_i_2_0\,
      O => \icmp_ln899_24_reg_3963[0]_i_13_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \^q0_reg[5]_0\,
      O => \icmp_ln899_24_reg_3963[0]_i_14_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_1963_p2(2),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_24_reg_3963[0]_i_17_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \^q0_reg[5]_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_24_reg_3963[0]_i_18_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \icmp_ln899_24_reg_3963[0]_i_3_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \q0_reg_n_1_[13]\,
      O => \icmp_ln899_24_reg_3963[0]_i_4_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \icmp_ln899_24_reg_3963[0]_i_7_n_1\
    );
\icmp_ln899_24_reg_3963[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \icmp_ln899_24_reg_3963[0]_i_8_n_1\
    );
\icmp_ln899_24_reg_3963_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_24_reg_3963_reg[0]_i_2_n_1\,
      CO(3) => \q0_reg[14]_1\(0),
      CO(2) => \icmp_ln899_24_reg_3963_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_24_reg_3963_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_24_reg_3963_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_24_reg_3963[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_24_reg_3963[0]_i_4_n_1\,
      DI(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]_1\(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_3963_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_24_reg_3963[0]_i_7_n_1\,
      S(2) => \icmp_ln899_24_reg_3963[0]_i_8_n_1\,
      S(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]_2\(1 downto 0)
    );
\icmp_ln899_24_reg_3963_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_24_reg_3963_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_24_reg_3963_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_24_reg_3963_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_24_reg_3963_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => \icmp_ln899_24_reg_3963_reg[0]\(1 downto 0),
      DI(1) => \icmp_ln899_24_reg_3963[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_24_reg_3963[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_3963_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_24_reg_3963_reg[0]_0\(1 downto 0),
      S(1) => \icmp_ln899_24_reg_3963[0]_i_17_n_1\,
      S(0) => \icmp_ln899_24_reg_3963[0]_i_18_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_i_2_1\,
      O => \icmp_ln899_25_reg_3968[0]_i_11_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \icmp_ln899_25_reg_3968_reg[0]_i_2_0\,
      O => \icmp_ln899_25_reg_3968[0]_i_14_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_i_2_1\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \icmp_ln899_25_reg_3968[0]_i_15_n_1\
    );
\icmp_ln899_25_reg_3968[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[9]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \icmp_ln899_25_reg_3968_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \icmp_ln899_25_reg_3968[0]_i_18_n_1\
    );
\icmp_ln899_25_reg_3968_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_25_reg_3968_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_25_reg_3968_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_25_reg_3968_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_25_reg_3968[0]_i_11_n_1\,
      DI(2 downto 1) => \icmp_ln899_25_reg_3968_reg[0]\(1 downto 0),
      DI(0) => \icmp_ln899_25_reg_3968[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_3968_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_25_reg_3968[0]_i_15_n_1\,
      S(2 downto 1) => \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0),
      S(0) => \icmp_ln899_25_reg_3968[0]_i_18_n_1\
    );
\icmp_ln899_26_reg_3973[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(0),
      I1 => \^q0_reg[10]_0\,
      I2 => accu_0_1_V_fu_1963_p2(1),
      O => DI(0)
    );
\icmp_ln899_26_reg_3973[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      O => S(0)
    );
\icmp_ln899_27_reg_3978[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => accu_0_1_V_fu_1963_p2(5),
      I3 => \icmp_ln899_27_reg_3978_reg[0]_i_2_0\,
      O => \icmp_ln899_27_reg_3978[0]_i_12_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(2),
      I1 => accu_0_1_V_fu_1963_p2(3),
      I2 => \q0_reg_n_1_[6]\,
      O => \icmp_ln899_27_reg_3978[0]_i_13_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => accu_0_1_V_fu_1963_p2(4),
      I2 => \icmp_ln899_27_reg_3978_reg[0]_i_2_0\,
      I3 => accu_0_1_V_fu_1963_p2(5),
      O => \icmp_ln899_27_reg_3978[0]_i_16_n_1\
    );
\icmp_ln899_27_reg_3978[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_1963_p2(2),
      I1 => \q0_reg_n_1_[6]\,
      I2 => accu_0_1_V_fu_1963_p2(3),
      O => \icmp_ln899_27_reg_3978[0]_i_17_n_1\
    );
\icmp_ln899_27_reg_3978_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[6]_0\(0),
      CO(2) => \icmp_ln899_27_reg_3978_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_27_reg_3978_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_27_reg_3978_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_3978_reg[0]\(1),
      DI(2) => \icmp_ln899_27_reg_3978[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_27_reg_3978[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_27_reg_3978_reg[0]\(0),
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_3978_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_3978_reg[0]_0\(1),
      S(2) => \icmp_ln899_27_reg_3978[0]_i_16_n_1\,
      S(1) => \icmp_ln899_27_reg_3978[0]_i_17_n_1\,
      S(0) => \icmp_ln899_27_reg_3978_reg[0]_0\(0)
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"962F"
    )
        port map (
      I0 => \q0_reg[9]_1\,
      I1 => \q0_reg[9]_2\,
      I2 => \q0_reg[9]_3\,
      I3 => \q0_reg[9]_4\,
      O => \q0[0]_i_1__0_n_1\
    );
\q0[10]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"912B"
    )
        port map (
      I0 => \q0_reg[1]_2\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]_0\,
      O => \q0[10]_i_1__12_n_1\
    );
\q0[12]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"952B"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(1),
      O => \q0[12]_i_1__14_n_1\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68C6"
    )
        port map (
      I0 => nf_assign_fu_262(1),
      I1 => nf_assign_fu_262(3),
      I2 => nf_assign_fu_262(2),
      I3 => nf_assign_fu_262(0),
      O => \q0[13]_i_1_n_1\
    );
\q0[14]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"866D"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[1]_2\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[1]_1\,
      O => \q0[14]_i_1__11_n_1\
    );
\q0[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AD2"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[1]_2\,
      O => \q0[15]_i_1__3_n_1\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[1]_2\,
      O => \q0[1]_i_1__2_n_1\
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1004"
    )
        port map (
      I0 => \q0_reg[1]_1\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[1]_2\,
      O => \q0[5]_i_1__4_n_1\
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0442"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[9]_3\,
      I3 => \q0_reg[7]_2\,
      O => \q0[6]_i_1__4_n_1\
    );
\q0[7]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE7"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[9]_3\,
      O => \q0[7]_i_1__25_n_1\
    );
\q0[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FA2"
    )
        port map (
      I0 => \q0_reg[9]_3\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[9]_2\,
      I3 => \q0_reg[9]_4\,
      O => \q0[8]_i_1__6_n_1\
    );
\q0[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"905D"
    )
        port map (
      I0 => \q0_reg[9]_4\,
      I1 => \q0_reg[9]_2\,
      I2 => \q0_reg[9]_1\,
      I3 => \q0_reg[9]_3\,
      O => \q0[9]_i_1__4_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[0]_i_1__0_n_1\,
      Q => \^q0_reg[0]_0\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[10]_i_1__12_n_1\,
      Q => \^q0_reg[10]_0\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => D(0),
      Q => \^q0_reg[11]_0\,
      S => \q0_reg[11]_1\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[12]_i_1__14_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[13]_i_1_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[14]_i_1__11_n_1\,
      Q => \^q0_reg[14]_0\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[15]_i_1__3_n_1\,
      Q => \^q0_reg[15]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[1]_i_1__2_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[5]_i_1__4_n_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[6]_i_1__4_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__25_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[8]_i_1__6_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[9]_i_1__4_n_1\,
      Q => \^q0_reg[9]_0\,
      R => '0'
    );
\xor_ln899_22_reg_3953[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => Q(0),
      O => \q0_reg[10]_1\(0)
    );
\xor_ln899_22_reg_3953[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \q0_reg[10]_2\(0)
    );
\xor_ln899_23_reg_3958[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => \^q0_reg[11]_0\,
      I3 => accu_0_1_V_fu_1963_p2(11),
      O => \xor_ln899_23_reg_3958[0]_i_10_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => \^q0_reg[9]_0\,
      I3 => accu_0_1_V_fu_1963_p2(9),
      O => \xor_ln899_23_reg_3958[0]_i_11_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => accu_0_1_V_fu_1963_p2(7),
      I3 => \q0_reg_n_1_[7]\,
      O => \xor_ln899_23_reg_3958[0]_i_12_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => accu_0_1_V_fu_1963_p2(1),
      I3 => \q0_reg_n_1_[1]\,
      O => \xor_ln899_23_reg_3958[0]_i_15_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[6]\,
      I1 => accu_0_1_V_fu_1963_p2(6),
      I2 => \q0_reg_n_1_[7]\,
      I3 => accu_0_1_V_fu_1963_p2(7),
      O => \xor_ln899_23_reg_3958[0]_i_16_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => accu_0_1_V_fu_1963_p2(0),
      I2 => \q0_reg_n_1_[1]\,
      I3 => accu_0_1_V_fu_1963_p2(1),
      O => \xor_ln899_23_reg_3958[0]_i_19_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => \^q0_reg[15]_0\,
      I3 => accu_0_1_V_fu_1963_p2(15),
      O => \xor_ln899_23_reg_3958[0]_i_4_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => accu_0_1_V_fu_1963_p2(13),
      I3 => \q0_reg_n_1_[13]\,
      O => \xor_ln899_23_reg_3958[0]_i_5_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[10]_0\,
      I1 => accu_0_1_V_fu_1963_p2(10),
      I2 => accu_0_1_V_fu_1963_p2(11),
      I3 => \^q0_reg[11]_0\,
      O => \xor_ln899_23_reg_3958[0]_i_6_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_1_[8]\,
      I1 => accu_0_1_V_fu_1963_p2(8),
      I2 => accu_0_1_V_fu_1963_p2(9),
      I3 => \^q0_reg[9]_0\,
      O => \xor_ln899_23_reg_3958[0]_i_7_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[14]_0\,
      I1 => accu_0_1_V_fu_1963_p2(14),
      I2 => accu_0_1_V_fu_1963_p2(15),
      I3 => \^q0_reg[15]_0\,
      O => \xor_ln899_23_reg_3958[0]_i_8_n_1\
    );
\xor_ln899_23_reg_3958[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[12]\,
      I1 => accu_0_1_V_fu_1963_p2(12),
      I2 => \q0_reg_n_1_[13]\,
      I3 => accu_0_1_V_fu_1963_p2(13),
      O => \xor_ln899_23_reg_3958[0]_i_9_n_1\
    );
\xor_ln899_23_reg_3958_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln899_23_fu_2193_p2,
      CO(3 downto 0) => \NLW_xor_ln899_23_reg_3958_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xor_ln899_23_reg_3958_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\xor_ln899_23_reg_3958_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_23_reg_3958_reg[0]_i_3_n_1\,
      CO(3) => icmp_ln899_23_fu_2193_p2,
      CO(2) => \xor_ln899_23_reg_3958_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_23_reg_3958_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_23_reg_3958_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_23_reg_3958[0]_i_4_n_1\,
      DI(2) => \xor_ln899_23_reg_3958[0]_i_5_n_1\,
      DI(1) => \xor_ln899_23_reg_3958[0]_i_6_n_1\,
      DI(0) => \xor_ln899_23_reg_3958[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_23_reg_3958_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_23_reg_3958[0]_i_8_n_1\,
      S(2) => \xor_ln899_23_reg_3958[0]_i_9_n_1\,
      S(1) => \xor_ln899_23_reg_3958[0]_i_10_n_1\,
      S(0) => \xor_ln899_23_reg_3958[0]_i_11_n_1\
    );
\xor_ln899_23_reg_3958_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_23_reg_3958_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_23_reg_3958_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_23_reg_3958_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_23_reg_3958_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_23_reg_3958[0]_i_12_n_1\,
      DI(2 downto 1) => \xor_ln899_23_reg_3958_reg[0]_i_2_0\(1 downto 0),
      DI(0) => \xor_ln899_23_reg_3958[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_23_reg_3958_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_23_reg_3958[0]_i_16_n_1\,
      S(2 downto 1) => \xor_ln899_23_reg_3958_reg[0]_i_2_1\(1 downto 0),
      S(0) => \xor_ln899_23_reg_3958[0]_i_19_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom is
  signal \q0[7]_i_1__30_n_1\ : STD_LOGIC;
begin
\q0[7]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_4\,
      O => \q0[7]_i_1__30_n_1\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \q0[7]_i_1__30_n_1\,
      Q => \q0_reg[7]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm is
  port (
    mux_3_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_5jm";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(0),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(0),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(0),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(0),
      O => mux_2_0(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(0),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(0),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(0),
      O => mux_2_1(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(10),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(10),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(10),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(10),
      O => mux_2_0(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(10),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(10),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(10),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(10),
      O => mux_2_1(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(11),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(11),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(11),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(11),
      O => mux_2_0(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(11),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(11),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(11),
      O => mux_2_1(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(12),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(12),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(12),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(12),
      O => mux_2_0(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(12),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(12),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(12),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(12),
      O => mux_2_1(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(13),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(13),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(13),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(13),
      O => mux_2_0(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(13),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(13),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(13),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(13),
      O => mux_2_1(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(14),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(14),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(14),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(14),
      O => mux_2_0(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(14),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(14),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(14),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(14),
      O => mux_2_1(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(15),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(15),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(15),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(15),
      O => mux_2_0(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(15),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(15),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(15),
      O => mux_2_1(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(16),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(16),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(16),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(16),
      O => mux_2_0(16)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(16),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(16),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(16),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(16),
      O => mux_2_1(16)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(17),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(17),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(17),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(17),
      O => mux_2_0(17)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(17),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(17),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(17),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(17),
      O => mux_2_1(17)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(18),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(18),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(18),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(18),
      O => mux_2_0(18)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(18),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(18),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(18),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(18),
      O => mux_2_1(18)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(19),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(19),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(19),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(19),
      O => mux_2_0(19)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(19),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(19),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(19),
      O => mux_2_1(19)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(1),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(1),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(1),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(1),
      O => mux_2_0(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(1),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(1),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(1),
      O => mux_2_1(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(20),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(20),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(20),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(20),
      O => mux_2_0(20)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(20),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(20),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(20),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(20),
      O => mux_2_1(20)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(21),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(21),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(21),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(21),
      O => mux_2_0(21)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(21),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(21),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(21),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(21),
      O => mux_2_1(21)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(22),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(22),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(22),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(22),
      O => mux_2_0(22)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(22),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(22),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(22),
      O => mux_2_1(22)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(23),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(23),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(23),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(23),
      O => mux_2_0(23)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(23),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(23),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(23),
      O => mux_2_1(23)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(2),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(2),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(2),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(2),
      O => mux_2_0(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(2),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(2),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(2),
      O => mux_2_1(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(3),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(3),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(3),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(3),
      O => mux_2_0(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(3),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(3),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(3),
      O => mux_2_1(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(4),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(4),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(4),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(4),
      O => mux_2_0(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(4),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(4),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(4),
      O => mux_2_1(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(5),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(5),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(5),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(5),
      O => mux_2_0(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(5),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(5),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(5),
      O => mux_2_1(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(6),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(6),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(6),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(6),
      O => mux_2_0(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(6),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(6),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(6),
      O => mux_2_1(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(7),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(7),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(7),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(7),
      O => mux_2_0(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(7),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(7),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(7),
      O => mux_2_1(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(8),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(8),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(8),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(8),
      O => mux_2_0(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(8),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(8),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(8),
      O => mux_2_1(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(9),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(9),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(9),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(9),
      O => mux_2_0(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(9),
      I2 => \out\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(9),
      I4 => \out\(0),
      I5 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(9),
      O => mux_2_1(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => mux_3_0(0),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(10),
      I1 => mux_2_1(10),
      O => mux_3_0(10),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(11),
      I1 => mux_2_1(11),
      O => mux_3_0(11),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(12),
      I1 => mux_2_1(12),
      O => mux_3_0(12),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(13),
      I1 => mux_2_1(13),
      O => mux_3_0(13),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(14),
      I1 => mux_2_1(14),
      O => mux_3_0(14),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(15),
      I1 => mux_2_1(15),
      O => mux_3_0(15),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(16),
      I1 => mux_2_1(16),
      O => mux_3_0(16),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(17),
      I1 => mux_2_1(17),
      O => mux_3_0(17),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(18),
      I1 => mux_2_1(18),
      O => mux_3_0(18),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(19),
      I1 => mux_2_1(19),
      O => mux_3_0(19),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => mux_3_0(1),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(20),
      I1 => mux_2_1(20),
      O => mux_3_0(20),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(21),
      I1 => mux_2_1(21),
      O => mux_3_0(21),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(22),
      I1 => mux_2_1(22),
      O => mux_3_0(22),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(23),
      I1 => mux_2_1(23),
      O => mux_3_0(23),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => mux_3_0(2),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => mux_3_0(3),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => mux_3_0(4),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => mux_3_0(5),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => mux_3_0(6),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(7),
      I1 => mux_2_1(7),
      O => mux_3_0(7),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(8),
      I1 => mux_2_1(8),
      O => mux_3_0(8),
      S => \out\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(9),
      I1 => mux_2_1(9),
      O => mux_3_0(9),
      S => \out\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_7_reg_3548_reg[7]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0 is
  signal \add_ln700_7_reg_3548[11]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_64_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_43_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_43_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_43_n_7\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_43_n_8\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_6\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_7\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_44_n_8\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_61\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_63\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_64\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[3]_i_23\ : label is "soft_lutpair22";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[7]_i_14\ : label is 35;
begin
\add_ln700_7_reg_3548[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_43_n_2\,
      O => \add_ln700_7_reg_3548[11]_i_22_n_1\
    );
\add_ln700_7_reg_3548[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_43_n_7\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I2 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_23_n_1\
    );
\add_ln700_7_reg_3548[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_43_n_8\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I2 => Q(5),
      O => \add_ln700_7_reg_3548[11]_i_24_n_1\
    );
\add_ln700_7_reg_3548[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_44_n_5\,
      O => \add_ln700_7_reg_3548[11]_i_25_n_1\
    );
\add_ln700_7_reg_3548[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_26_n_1\
    );
\add_ln700_7_reg_3548[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_43_n_7\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_43_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_27_n_1\
    );
\add_ln700_7_reg_3548[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_43_n_8\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_43_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_28_n_1\
    );
\add_ln700_7_reg_3548[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_43_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_29_n_1\
    );
\add_ln700_7_reg_3548[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I4 => \add_ln700_7_reg_3548_reg[11]_i_44_n_6\,
      O => \add_ln700_7_reg_3548[11]_i_30_n_1\
    );
\add_ln700_7_reg_3548[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I3 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_49_n_1\
    );
\add_ln700_7_reg_3548[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(7),
      O => \add_ln700_7_reg_3548[11]_i_50_n_1\
    );
\add_ln700_7_reg_3548[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I3 => Q(7),
      O => \add_ln700_7_reg_3548[11]_i_51_n_1\
    );
\add_ln700_7_reg_3548[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      O => \add_ln700_7_reg_3548[11]_i_52_n_1\
    );
\add_ln700_7_reg_3548[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_53_n_1\
    );
\add_ln700_7_reg_3548[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(5),
      O => \add_ln700_7_reg_3548[11]_i_54_n_1\
    );
\add_ln700_7_reg_3548[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(4),
      O => \add_ln700_7_reg_3548[11]_i_55_n_1\
    );
\add_ln700_7_reg_3548[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(3),
      O => \add_ln700_7_reg_3548[11]_i_56_n_1\
    );
\add_ln700_7_reg_3548[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_53_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_7_reg_3548[11]_i_61_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_57_n_1\
    );
\add_ln700_7_reg_3548[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_54_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_7_reg_3548[11]_i_62_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_58_n_1\
    );
\add_ln700_7_reg_3548[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_55_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_7_reg_3548[11]_i_63_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_59_n_1\
    );
\add_ln700_7_reg_3548[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_56_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_7_reg_3548[11]_i_64_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_60_n_1\
    );
\add_ln700_7_reg_3548[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_61_n_1\
    );
\add_ln700_7_reg_3548[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_62_n_1\
    );
\add_ln700_7_reg_3548[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_63_n_1\
    );
\add_ln700_7_reg_3548[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_64_n_1\
    );
\add_ln700_7_reg_3548[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_16_n_1\
    );
\add_ln700_7_reg_3548[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I3 => Q(0),
      O => \add_ln700_7_reg_3548[3]_i_17_n_1\
    );
\add_ln700_7_reg_3548[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I1 => Q(1),
      O => \add_ln700_7_reg_3548[3]_i_18_n_1\
    );
\add_ln700_7_reg_3548[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548[3]_i_23_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      O => \add_ln700_7_reg_3548[3]_i_19_n_1\
    );
\add_ln700_7_reg_3548[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I5 => Q(2),
      O => \add_ln700_7_reg_3548[3]_i_20_n_1\
    );
\add_ln700_7_reg_3548[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(1),
      I3 => Q(0),
      O => \add_ln700_7_reg_3548[3]_i_21_n_1\
    );
\add_ln700_7_reg_3548[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_22_n_1\
    );
\add_ln700_7_reg_3548[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_23_n_1\
    );
\add_ln700_7_reg_3548[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_44_n_7\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I2 => Q(2),
      O => \add_ln700_7_reg_3548[7]_i_15_n_1\
    );
\add_ln700_7_reg_3548[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_44_n_8\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I2 => Q(1),
      O => \add_ln700_7_reg_3548[7]_i_16_n_1\
    );
\add_ln700_7_reg_3548[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[3]_i_14_n_5\,
      O => \add_ln700_7_reg_3548[7]_i_17_n_1\
    );
\add_ln700_7_reg_3548[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_44_n_7\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_44_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_18_n_1\
    );
\add_ln700_7_reg_3548[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_44_n_8\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_44_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_19_n_1\
    );
\add_ln700_7_reg_3548[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[3]_i_14_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_44_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_20_n_1\
    );
\add_ln700_7_reg_3548[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[3]_i_14_n_5\,
      O => \add_ln700_7_reg_3548[7]_i_21_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[11]_i_18_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_7_reg_3548_reg[11]_i_17_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_7_reg_3548_reg[11]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_7_reg_3548[11]_i_22_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[7]_i_14_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[11]_i_18_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_18_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[11]_i_18_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_18_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[11]_i_23_n_1\,
      DI(2) => \add_ln700_7_reg_3548[11]_i_24_n_1\,
      DI(1) => \add_ln700_7_reg_3548[11]_i_25_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_26_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \add_ln700_7_reg_3548[11]_i_27_n_1\,
      S(2) => \add_ln700_7_reg_3548[11]_i_28_n_1\,
      S(1) => \add_ln700_7_reg_3548[11]_i_29_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_30_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[11]_i_44_n_1\,
      CO(3) => \NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_43_n_2\,
      CO(1) => \NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_43_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_7_reg_3548[11]_i_49_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_50_n_1\,
      O(3 downto 2) => \NLW_add_ln700_7_reg_3548_reg[11]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_7_reg_3548_reg[11]_i_43_n_7\,
      O(0) => \add_ln700_7_reg_3548_reg[11]_i_43_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_7_reg_3548[11]_i_51_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_52_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[3]_i_14_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[11]_i_44_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_44_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[11]_i_44_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_44_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[11]_i_53_n_1\,
      DI(2) => \add_ln700_7_reg_3548[11]_i_54_n_1\,
      DI(1) => \add_ln700_7_reg_3548[11]_i_55_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_56_n_1\,
      O(3) => \add_ln700_7_reg_3548_reg[11]_i_44_n_5\,
      O(2) => \add_ln700_7_reg_3548_reg[11]_i_44_n_6\,
      O(1) => \add_ln700_7_reg_3548_reg[11]_i_44_n_7\,
      O(0) => \add_ln700_7_reg_3548_reg[11]_i_44_n_8\,
      S(3) => \add_ln700_7_reg_3548[11]_i_57_n_1\,
      S(2) => \add_ln700_7_reg_3548[11]_i_58_n_1\,
      S(1) => \add_ln700_7_reg_3548[11]_i_59_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_60_n_1\
    );
\add_ln700_7_reg_3548_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_7_reg_3548_reg[3]_i_14_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[3]_i_14_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[3]_i_14_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[3]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[3]_i_16_n_1\,
      DI(2) => \add_ln700_7_reg_3548[3]_i_17_n_1\,
      DI(1) => \add_ln700_7_reg_3548[3]_i_18_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_7_reg_3548_reg[3]_i_14_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \add_ln700_7_reg_3548[3]_i_19_n_1\,
      S(2) => \add_ln700_7_reg_3548[3]_i_20_n_1\,
      S(1) => \add_ln700_7_reg_3548[3]_i_21_n_1\,
      S(0) => \add_ln700_7_reg_3548[3]_i_22_n_1\
    );
\add_ln700_7_reg_3548_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_7_reg_3548_reg[7]_i_14_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[7]_i_14_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[7]_i_14_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[7]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[7]_i_15_n_1\,
      DI(2) => \add_ln700_7_reg_3548[7]_i_16_n_1\,
      DI(1) => \add_ln700_7_reg_3548[7]_i_17_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \add_ln700_7_reg_3548[7]_i_18_n_1\,
      S(2) => \add_ln700_7_reg_3548[7]_i_19_n_1\,
      S(1) => \add_ln700_7_reg_3548[7]_i_20_n_1\,
      S(0) => \add_ln700_7_reg_3548[7]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_6_reg_3543_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11 is
  signal \mul_ln1352_6_reg_3543[10]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_19_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_20_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_21_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_22_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[10]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[11]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[11]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[11]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[11]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[11]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[2]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543[6]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_6_reg_3543_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1352_6_reg_3543[10]_i_19\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mul_ln1352_6_reg_3543[10]_i_21\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mul_ln1352_6_reg_3543[10]_i_22\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mul_ln1352_6_reg_3543[2]_i_9\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln1352_6_reg_3543_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_6_reg_3543_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_6_reg_3543_reg[6]_i_1\ : label is 35;
begin
\mul_ln1352_6_reg_3543[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I1 => Q(4),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(5),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(6),
      O => \mul_ln1352_6_reg_3543[10]_i_11_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I1 => Q(3),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(4),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(5),
      O => \mul_ln1352_6_reg_3543[10]_i_12_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I1 => Q(2),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(3),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(4),
      O => \mul_ln1352_6_reg_3543[10]_i_13_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I1 => Q(1),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(2),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(3),
      O => \mul_ln1352_6_reg_3543[10]_i_14_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543[10]_i_11_n_1\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I2 => Q(6),
      I3 => \mul_ln1352_6_reg_3543[10]_i_19_n_1\,
      I4 => Q(7),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[10]_i_15_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543[10]_i_12_n_1\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I2 => Q(5),
      I3 => \mul_ln1352_6_reg_3543[10]_i_20_n_1\,
      I4 => Q(6),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[10]_i_16_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543[10]_i_13_n_1\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I2 => Q(4),
      I3 => \mul_ln1352_6_reg_3543[10]_i_21_n_1\,
      I4 => Q(5),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[10]_i_17_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543[10]_i_14_n_1\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I2 => Q(3),
      I3 => \mul_ln1352_6_reg_3543[10]_i_22_n_1\,
      I4 => Q(4),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[10]_i_18_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      O => \mul_ln1352_6_reg_3543[10]_i_19_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I2 => Q(6),
      O => \mul_ln1352_6_reg_3543[10]_i_2_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      O => \mul_ln1352_6_reg_3543[10]_i_20_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      O => \mul_ln1352_6_reg_3543[10]_i_21_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      O => \mul_ln1352_6_reg_3543[10]_i_22_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I2 => Q(5),
      O => \mul_ln1352_6_reg_3543[10]_i_3_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I1 => Q(4),
      I2 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\,
      O => \mul_ln1352_6_reg_3543[10]_i_4_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[10]_i_5_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7\,
      I2 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_2\,
      I3 => Q(7),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[10]_i_6_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8\,
      I2 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7\,
      I3 => Q(6),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[10]_i_7_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8\,
      I3 => Q(5),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[10]_i_8_n_1\
    );
\mul_ln1352_6_reg_3543[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I4 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_6\,
      O => \mul_ln1352_6_reg_3543[10]_i_9_n_1\
    );
\mul_ln1352_6_reg_3543[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I1 => Q(7),
      I2 => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_2\,
      O => \mul_ln1352_6_reg_3543[11]_i_2_n_1\
    );
\mul_ln1352_6_reg_3543[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I1 => Q(7),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I3 => Q(6),
      O => \mul_ln1352_6_reg_3543[11]_i_4_n_1\
    );
\mul_ln1352_6_reg_3543[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I1 => Q(5),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(6),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(7),
      O => \mul_ln1352_6_reg_3543[11]_i_5_n_1\
    );
\mul_ln1352_6_reg_3543[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I3 => Q(7),
      O => \mul_ln1352_6_reg_3543[11]_i_6_n_1\
    );
\mul_ln1352_6_reg_3543[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I4 => Q(7),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      O => \mul_ln1352_6_reg_3543[11]_i_7_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I1 => Q(2),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[2]_i_2_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I1 => Q(1),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I3 => Q(0),
      O => \mul_ln1352_6_reg_3543[2]_i_3_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I1 => Q(1),
      O => \mul_ln1352_6_reg_3543[2]_i_4_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_6_reg_3543[2]_i_9_n_1\,
      I2 => Q(1),
      I3 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I4 => Q(0),
      I5 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      O => \mul_ln1352_6_reg_3543[2]_i_5_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I5 => Q(2),
      O => \mul_ln1352_6_reg_3543[2]_i_6_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      I1 => Q(1),
      I2 => \mul_ln1352_6_reg_3543_reg[11]\(1),
      I3 => Q(0),
      O => \mul_ln1352_6_reg_3543[2]_i_7_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[2]_i_8_n_1\
    );
\mul_ln1352_6_reg_3543[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(0),
      O => \mul_ln1352_6_reg_3543[2]_i_9_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I2 => Q(2),
      O => \mul_ln1352_6_reg_3543[6]_i_2_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8\,
      I1 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I2 => Q(1),
      O => \mul_ln1352_6_reg_3543[6]_i_3_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5\,
      O => \mul_ln1352_6_reg_3543[6]_i_4_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7\,
      I2 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_6\,
      I3 => Q(3),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[6]_i_5_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8\,
      I2 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7\,
      I3 => Q(2),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[6]_i_6_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5\,
      I1 => Q(0),
      I2 => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8\,
      I3 => Q(1),
      I4 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      O => \mul_ln1352_6_reg_3543[6]_i_7_n_1\
    );
\mul_ln1352_6_reg_3543[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1352_6_reg_3543_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5\,
      O => \mul_ln1352_6_reg_3543[6]_i_8_n_1\
    );
\mul_ln1352_6_reg_3543_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_6_reg_3543_reg[6]_i_1_n_1\,
      CO(3) => \mul_ln1352_6_reg_3543_reg[10]_i_1_n_1\,
      CO(2) => \mul_ln1352_6_reg_3543_reg[10]_i_1_n_2\,
      CO(1) => \mul_ln1352_6_reg_3543_reg[10]_i_1_n_3\,
      CO(0) => \mul_ln1352_6_reg_3543_reg[10]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_6_reg_3543[10]_i_2_n_1\,
      DI(2) => \mul_ln1352_6_reg_3543[10]_i_3_n_1\,
      DI(1) => \mul_ln1352_6_reg_3543[10]_i_4_n_1\,
      DI(0) => \mul_ln1352_6_reg_3543[10]_i_5_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \mul_ln1352_6_reg_3543[10]_i_6_n_1\,
      S(2) => \mul_ln1352_6_reg_3543[10]_i_7_n_1\,
      S(1) => \mul_ln1352_6_reg_3543[10]_i_8_n_1\,
      S(0) => \mul_ln1352_6_reg_3543[10]_i_9_n_1\
    );
\mul_ln1352_6_reg_3543_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_1\,
      CO(3) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_1\,
      CO(2) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_2\,
      CO(1) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_3\,
      CO(0) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_6_reg_3543[10]_i_11_n_1\,
      DI(2) => \mul_ln1352_6_reg_3543[10]_i_12_n_1\,
      DI(1) => \mul_ln1352_6_reg_3543[10]_i_13_n_1\,
      DI(0) => \mul_ln1352_6_reg_3543[10]_i_14_n_1\,
      O(3) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5\,
      O(2) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_6\,
      O(1) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7\,
      O(0) => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8\,
      S(3) => \mul_ln1352_6_reg_3543[10]_i_15_n_1\,
      S(2) => \mul_ln1352_6_reg_3543[10]_i_16_n_1\,
      S(1) => \mul_ln1352_6_reg_3543[10]_i_17_n_1\,
      S(0) => \mul_ln1352_6_reg_3543[10]_i_18_n_1\
    );
\mul_ln1352_6_reg_3543_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_6_reg_3543_reg[10]_i_1_n_1\,
      CO(3 downto 0) => \NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln1352_6_reg_3543[11]_i_2_n_1\
    );
\mul_ln1352_6_reg_3543_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_6_reg_3543_reg[10]_i_10_n_1\,
      CO(3) => \NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_2\,
      CO(1) => \NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln1352_6_reg_3543[11]_i_4_n_1\,
      DI(0) => \mul_ln1352_6_reg_3543[11]_i_5_n_1\,
      O(3 downto 2) => \NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7\,
      O(0) => \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln1352_6_reg_3543[11]_i_6_n_1\,
      S(0) => \mul_ln1352_6_reg_3543[11]_i_7_n_1\
    );
\mul_ln1352_6_reg_3543_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_1\,
      CO(2) => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_2\,
      CO(1) => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_3\,
      CO(0) => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_6_reg_3543[2]_i_2_n_1\,
      DI(2) => \mul_ln1352_6_reg_3543[2]_i_3_n_1\,
      DI(1) => \mul_ln1352_6_reg_3543[2]_i_4_n_1\,
      DI(0) => '0',
      O(3) => \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \mul_ln1352_6_reg_3543[2]_i_5_n_1\,
      S(2) => \mul_ln1352_6_reg_3543[2]_i_6_n_1\,
      S(1) => \mul_ln1352_6_reg_3543[2]_i_7_n_1\,
      S(0) => \mul_ln1352_6_reg_3543[2]_i_8_n_1\
    );
\mul_ln1352_6_reg_3543_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_6_reg_3543_reg[6]_i_1_n_1\,
      CO(2) => \mul_ln1352_6_reg_3543_reg[6]_i_1_n_2\,
      CO(1) => \mul_ln1352_6_reg_3543_reg[6]_i_1_n_3\,
      CO(0) => \mul_ln1352_6_reg_3543_reg[6]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_6_reg_3543[6]_i_2_n_1\,
      DI(2) => \mul_ln1352_6_reg_3543[6]_i_3_n_1\,
      DI(1) => \mul_ln1352_6_reg_3543[6]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \mul_ln1352_6_reg_3543[6]_i_5_n_1\,
      S(2) => \mul_ln1352_6_reg_3543[6]_i_6_n_1\,
      S(1) => \mul_ln1352_6_reg_3543[6]_i_7_n_1\,
      S(0) => \mul_ln1352_6_reg_3543[6]_i_8_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_4_reg_3538_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_4_reg_3538_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12 is
  signal \add_ln700_4_reg_3538[11]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_20_n_8\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_6\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_7\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_21_n_8\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_45\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_47\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_48\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[3]_i_15\ : label is "soft_lutpair18";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[7]_i_2\ : label is 35;
begin
  p(11 downto 0) <= \^p\(11 downto 0);
\add_ln700_4_reg_3538[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_20_n_8\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I2 => Q(5),
      O => \add_ln700_4_reg_3538[11]_i_10_n_1\
    );
\add_ln700_4_reg_3538[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_21_n_5\,
      O => \add_ln700_4_reg_3538[11]_i_11_n_1\
    );
\add_ln700_4_reg_3538[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_12_n_1\
    );
\add_ln700_4_reg_3538[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_20_n_7\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_20_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_13_n_1\
    );
\add_ln700_4_reg_3538[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_20_n_8\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_20_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_14_n_1\
    );
\add_ln700_4_reg_3538[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_20_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_15_n_1\
    );
\add_ln700_4_reg_3538[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I4 => \add_ln700_4_reg_3538_reg[11]_i_21_n_6\,
      O => \add_ln700_4_reg_3538[11]_i_16_n_1\
    );
\add_ln700_4_reg_3538[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_20_n_2\,
      O => \add_ln700_4_reg_3538[11]_i_19_n_1\
    );
\add_ln700_4_reg_3538[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I3 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_31_n_1\
    );
\add_ln700_4_reg_3538[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(7),
      O => \add_ln700_4_reg_3538[11]_i_32_n_1\
    );
\add_ln700_4_reg_3538[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I3 => Q(7),
      O => \add_ln700_4_reg_3538[11]_i_33_n_1\
    );
\add_ln700_4_reg_3538[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      O => \add_ln700_4_reg_3538[11]_i_34_n_1\
    );
\add_ln700_4_reg_3538[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_35_n_1\
    );
\add_ln700_4_reg_3538[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(5),
      O => \add_ln700_4_reg_3538[11]_i_36_n_1\
    );
\add_ln700_4_reg_3538[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(4),
      O => \add_ln700_4_reg_3538[11]_i_37_n_1\
    );
\add_ln700_4_reg_3538[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(3),
      O => \add_ln700_4_reg_3538[11]_i_38_n_1\
    );
\add_ln700_4_reg_3538[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_35_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_4_reg_3538[11]_i_45_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_39_n_1\
    );
\add_ln700_4_reg_3538[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln700_4_reg_3538_reg[11]\(0),
      O => S(0)
    );
\add_ln700_4_reg_3538[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_36_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_4_reg_3538[11]_i_46_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_40_n_1\
    );
\add_ln700_4_reg_3538[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_37_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_4_reg_3538[11]_i_47_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_41_n_1\
    );
\add_ln700_4_reg_3538[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_38_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_4_reg_3538[11]_i_48_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_42_n_1\
    );
\add_ln700_4_reg_3538[11]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_45_n_1\
    );
\add_ln700_4_reg_3538[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_46_n_1\
    );
\add_ln700_4_reg_3538[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_47_n_1\
    );
\add_ln700_4_reg_3538[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_48_n_1\
    );
\add_ln700_4_reg_3538[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_20_n_7\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I2 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_9_n_1\
    );
\add_ln700_4_reg_3538[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538[3]_i_15_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      O => \add_ln700_4_reg_3538[3]_i_10_n_1\
    );
\add_ln700_4_reg_3538[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I5 => Q(2),
      O => \add_ln700_4_reg_3538[3]_i_11_n_1\
    );
\add_ln700_4_reg_3538[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I3 => Q(0),
      O => \add_ln700_4_reg_3538[3]_i_12_n_1\
    );
\add_ln700_4_reg_3538[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_13_n_1\
    );
\add_ln700_4_reg_3538[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_15_n_1\
    );
\add_ln700_4_reg_3538[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_7_n_1\
    );
\add_ln700_4_reg_3538[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(2),
      I3 => Q(0),
      O => \add_ln700_4_reg_3538[3]_i_8_n_1\
    );
\add_ln700_4_reg_3538[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(0),
      I1 => Q(1),
      O => \add_ln700_4_reg_3538[3]_i_9_n_1\
    );
\add_ln700_4_reg_3538[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_21_n_7\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_21_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_10_n_1\
    );
\add_ln700_4_reg_3538[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_21_n_8\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_21_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_11_n_1\
    );
\add_ln700_4_reg_3538[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[3]_i_2_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_21_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_12_n_1\
    );
\add_ln700_4_reg_3538[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[3]_i_2_n_5\,
      O => \add_ln700_4_reg_3538[7]_i_13_n_1\
    );
\add_ln700_4_reg_3538[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_21_n_7\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I2 => Q(2),
      O => \add_ln700_4_reg_3538[7]_i_7_n_1\
    );
\add_ln700_4_reg_3538[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_21_n_8\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I2 => Q(1),
      O => \add_ln700_4_reg_3538[7]_i_8_n_1\
    );
\add_ln700_4_reg_3538[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[3]_i_2_n_5\,
      O => \add_ln700_4_reg_3538[7]_i_9_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[11]_i_21_n_1\,
      CO(3) => \NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_20_n_2\,
      CO(1) => \NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_4_reg_3538[11]_i_31_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_32_n_1\,
      O(3 downto 2) => \NLW_add_ln700_4_reg_3538_reg[11]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_4_reg_3538_reg[11]_i_20_n_7\,
      O(0) => \add_ln700_4_reg_3538_reg[11]_i_20_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_4_reg_3538[11]_i_33_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_34_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[3]_i_2_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[11]_i_21_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_21_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[11]_i_21_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_21_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[11]_i_35_n_1\,
      DI(2) => \add_ln700_4_reg_3538[11]_i_36_n_1\,
      DI(1) => \add_ln700_4_reg_3538[11]_i_37_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_38_n_1\,
      O(3) => \add_ln700_4_reg_3538_reg[11]_i_21_n_5\,
      O(2) => \add_ln700_4_reg_3538_reg[11]_i_21_n_6\,
      O(1) => \add_ln700_4_reg_3538_reg[11]_i_21_n_7\,
      O(0) => \add_ln700_4_reg_3538_reg[11]_i_21_n_8\,
      S(3) => \add_ln700_4_reg_3538[11]_i_39_n_1\,
      S(2) => \add_ln700_4_reg_3538[11]_i_40_n_1\,
      S(1) => \add_ln700_4_reg_3538[11]_i_41_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_42_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[7]_i_2_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[11]_i_3_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_3_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[11]_i_3_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[11]_i_9_n_1\,
      DI(2) => \add_ln700_4_reg_3538[11]_i_10_n_1\,
      DI(1) => \add_ln700_4_reg_3538[11]_i_11_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_12_n_1\,
      O(3 downto 0) => \^p\(10 downto 7),
      S(3) => \add_ln700_4_reg_3538[11]_i_13_n_1\,
      S(2) => \add_ln700_4_reg_3538[11]_i_14_n_1\,
      S(1) => \add_ln700_4_reg_3538[11]_i_15_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_16_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[11]_i_3_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_4_reg_3538_reg[11]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_4_reg_3538_reg[11]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^p\(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_4_reg_3538[11]_i_19_n_1\
    );
\add_ln700_4_reg_3538_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_4_reg_3538_reg[3]_i_2_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[3]_i_2_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[3]_i_2_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[3]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[3]_i_7_n_1\,
      DI(2) => \add_ln700_4_reg_3538[3]_i_8_n_1\,
      DI(1) => \add_ln700_4_reg_3538[3]_i_9_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_4_reg_3538_reg[3]_i_2_n_5\,
      O(2 downto 0) => \^p\(2 downto 0),
      S(3) => \add_ln700_4_reg_3538[3]_i_10_n_1\,
      S(2) => \add_ln700_4_reg_3538[3]_i_11_n_1\,
      S(1) => \add_ln700_4_reg_3538[3]_i_12_n_1\,
      S(0) => \add_ln700_4_reg_3538[3]_i_13_n_1\
    );
\add_ln700_4_reg_3538_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_4_reg_3538_reg[7]_i_2_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[7]_i_2_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[7]_i_2_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[7]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[7]_i_7_n_1\,
      DI(2) => \add_ln700_4_reg_3538[7]_i_8_n_1\,
      DI(1) => \add_ln700_4_reg_3538[7]_i_9_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^p\(6 downto 3),
      S(3) => \add_ln700_4_reg_3538[7]_i_10_n_1\,
      S(2) => \add_ln700_4_reg_3538[7]_i_11_n_1\,
      S(1) => \add_ln700_4_reg_3538[7]_i_12_n_1\,
      S(0) => \add_ln700_4_reg_3538[7]_i_13_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_4_reg_3538_reg[7]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13 is
  signal \add_ln700_4_reg_3538[11]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_64_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_43_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_43_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_43_n_7\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_43_n_8\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_6\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_7\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_44_n_8\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_4_reg_3538_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_61\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_63\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[11]_i_64\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln700_4_reg_3538[3]_i_23\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_4_reg_3538_reg[7]_i_14\ : label is 35;
begin
\add_ln700_4_reg_3538[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_43_n_2\,
      O => \add_ln700_4_reg_3538[11]_i_22_n_1\
    );
\add_ln700_4_reg_3538[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_43_n_7\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I2 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_23_n_1\
    );
\add_ln700_4_reg_3538[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_43_n_8\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I2 => Q(5),
      O => \add_ln700_4_reg_3538[11]_i_24_n_1\
    );
\add_ln700_4_reg_3538[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_44_n_5\,
      O => \add_ln700_4_reg_3538[11]_i_25_n_1\
    );
\add_ln700_4_reg_3538[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_26_n_1\
    );
\add_ln700_4_reg_3538[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_43_n_7\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_43_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_27_n_1\
    );
\add_ln700_4_reg_3538[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_43_n_8\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_43_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_28_n_1\
    );
\add_ln700_4_reg_3538[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_43_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[11]_i_29_n_1\
    );
\add_ln700_4_reg_3538[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I4 => \add_ln700_4_reg_3538_reg[11]_i_44_n_6\,
      O => \add_ln700_4_reg_3538[11]_i_30_n_1\
    );
\add_ln700_4_reg_3538[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I3 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_49_n_1\
    );
\add_ln700_4_reg_3538[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(7),
      O => \add_ln700_4_reg_3538[11]_i_50_n_1\
    );
\add_ln700_4_reg_3538[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I3 => Q(7),
      O => \add_ln700_4_reg_3538[11]_i_51_n_1\
    );
\add_ln700_4_reg_3538[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      O => \add_ln700_4_reg_3538[11]_i_52_n_1\
    );
\add_ln700_4_reg_3538[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(6),
      O => \add_ln700_4_reg_3538[11]_i_53_n_1\
    );
\add_ln700_4_reg_3538[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(5),
      O => \add_ln700_4_reg_3538[11]_i_54_n_1\
    );
\add_ln700_4_reg_3538[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(4),
      O => \add_ln700_4_reg_3538[11]_i_55_n_1\
    );
\add_ln700_4_reg_3538[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(3),
      O => \add_ln700_4_reg_3538[11]_i_56_n_1\
    );
\add_ln700_4_reg_3538[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_53_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_4_reg_3538[11]_i_61_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_57_n_1\
    );
\add_ln700_4_reg_3538[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_54_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_4_reg_3538[11]_i_62_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_58_n_1\
    );
\add_ln700_4_reg_3538[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_55_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_4_reg_3538[11]_i_63_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_59_n_1\
    );
\add_ln700_4_reg_3538[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_4_reg_3538[11]_i_56_n_1\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_4_reg_3538[11]_i_64_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[11]_i_60_n_1\
    );
\add_ln700_4_reg_3538[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_61_n_1\
    );
\add_ln700_4_reg_3538[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_62_n_1\
    );
\add_ln700_4_reg_3538[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_63_n_1\
    );
\add_ln700_4_reg_3538[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      O => \add_ln700_4_reg_3538[11]_i_64_n_1\
    );
\add_ln700_4_reg_3538[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_16_n_1\
    );
\add_ln700_4_reg_3538[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I3 => Q(0),
      O => \add_ln700_4_reg_3538[3]_i_17_n_1\
    );
\add_ln700_4_reg_3538[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I1 => Q(1),
      O => \add_ln700_4_reg_3538[3]_i_18_n_1\
    );
\add_ln700_4_reg_3538[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538[3]_i_23_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      O => \add_ln700_4_reg_3538[3]_i_19_n_1\
    );
\add_ln700_4_reg_3538[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I5 => Q(2),
      O => \add_ln700_4_reg_3538[3]_i_20_n_1\
    );
\add_ln700_4_reg_3538[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(1),
      I3 => Q(0),
      O => \add_ln700_4_reg_3538[3]_i_21_n_1\
    );
\add_ln700_4_reg_3538[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_22_n_1\
    );
\add_ln700_4_reg_3538[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(0),
      O => \add_ln700_4_reg_3538[3]_i_23_n_1\
    );
\add_ln700_4_reg_3538[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_44_n_7\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I2 => Q(2),
      O => \add_ln700_4_reg_3538[7]_i_15_n_1\
    );
\add_ln700_4_reg_3538[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[11]_i_44_n_8\,
      I1 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I2 => Q(1),
      O => \add_ln700_4_reg_3538[7]_i_16_n_1\
    );
\add_ln700_4_reg_3538[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[3]_i_14_n_5\,
      O => \add_ln700_4_reg_3538[7]_i_17_n_1\
    );
\add_ln700_4_reg_3538[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_44_n_7\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_44_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_18_n_1\
    );
\add_ln700_4_reg_3538[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_4_reg_3538_reg[11]_i_44_n_8\,
      I2 => \add_ln700_4_reg_3538_reg[11]_i_44_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_19_n_1\
    );
\add_ln700_4_reg_3538[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[3]_i_14_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[11]_i_44_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      O => \add_ln700_4_reg_3538[7]_i_20_n_1\
    );
\add_ln700_4_reg_3538[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_4_reg_3538_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_4_reg_3538_reg[3]_i_14_n_5\,
      O => \add_ln700_4_reg_3538[7]_i_21_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[11]_i_18_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_4_reg_3538_reg[11]_i_17_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_4_reg_3538_reg[11]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_4_reg_3538[11]_i_22_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[7]_i_14_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[11]_i_18_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_18_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[11]_i_18_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_18_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[11]_i_23_n_1\,
      DI(2) => \add_ln700_4_reg_3538[11]_i_24_n_1\,
      DI(1) => \add_ln700_4_reg_3538[11]_i_25_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_26_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \add_ln700_4_reg_3538[11]_i_27_n_1\,
      S(2) => \add_ln700_4_reg_3538[11]_i_28_n_1\,
      S(1) => \add_ln700_4_reg_3538[11]_i_29_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_30_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[11]_i_44_n_1\,
      CO(3) => \NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_43_n_2\,
      CO(1) => \NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_43_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_4_reg_3538[11]_i_49_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_50_n_1\,
      O(3 downto 2) => \NLW_add_ln700_4_reg_3538_reg[11]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_4_reg_3538_reg[11]_i_43_n_7\,
      O(0) => \add_ln700_4_reg_3538_reg[11]_i_43_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_4_reg_3538[11]_i_51_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_52_n_1\
    );
\add_ln700_4_reg_3538_reg[11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[3]_i_14_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[11]_i_44_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_44_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[11]_i_44_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_44_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[11]_i_53_n_1\,
      DI(2) => \add_ln700_4_reg_3538[11]_i_54_n_1\,
      DI(1) => \add_ln700_4_reg_3538[11]_i_55_n_1\,
      DI(0) => \add_ln700_4_reg_3538[11]_i_56_n_1\,
      O(3) => \add_ln700_4_reg_3538_reg[11]_i_44_n_5\,
      O(2) => \add_ln700_4_reg_3538_reg[11]_i_44_n_6\,
      O(1) => \add_ln700_4_reg_3538_reg[11]_i_44_n_7\,
      O(0) => \add_ln700_4_reg_3538_reg[11]_i_44_n_8\,
      S(3) => \add_ln700_4_reg_3538[11]_i_57_n_1\,
      S(2) => \add_ln700_4_reg_3538[11]_i_58_n_1\,
      S(1) => \add_ln700_4_reg_3538[11]_i_59_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_60_n_1\
    );
\add_ln700_4_reg_3538_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_4_reg_3538_reg[3]_i_14_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[3]_i_14_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[3]_i_14_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[3]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[3]_i_16_n_1\,
      DI(2) => \add_ln700_4_reg_3538[3]_i_17_n_1\,
      DI(1) => \add_ln700_4_reg_3538[3]_i_18_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_4_reg_3538_reg[3]_i_14_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \add_ln700_4_reg_3538[3]_i_19_n_1\,
      S(2) => \add_ln700_4_reg_3538[3]_i_20_n_1\,
      S(1) => \add_ln700_4_reg_3538[3]_i_21_n_1\,
      S(0) => \add_ln700_4_reg_3538[3]_i_22_n_1\
    );
\add_ln700_4_reg_3538_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_4_reg_3538_reg[7]_i_14_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[7]_i_14_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[7]_i_14_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[7]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[7]_i_15_n_1\,
      DI(2) => \add_ln700_4_reg_3538[7]_i_16_n_1\,
      DI(1) => \add_ln700_4_reg_3538[7]_i_17_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \add_ln700_4_reg_3538[7]_i_18_n_1\,
      S(2) => \add_ln700_4_reg_3538[7]_i_19_n_1\,
      S(1) => \add_ln700_4_reg_3538[7]_i_20_n_1\,
      S(0) => \add_ln700_4_reg_3538[7]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_3_reg_3533_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14 is
  signal \mul_ln1352_3_reg_3533[10]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_19_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_20_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_21_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_22_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[10]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[11]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[11]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[11]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[11]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[11]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[2]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533[6]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_3_reg_3533_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1352_3_reg_3533[10]_i_19\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mul_ln1352_3_reg_3533[10]_i_21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mul_ln1352_3_reg_3533[10]_i_22\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mul_ln1352_3_reg_3533[2]_i_9\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln1352_3_reg_3533_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_3_reg_3533_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_3_reg_3533_reg[6]_i_1\ : label is 35;
begin
\mul_ln1352_3_reg_3533[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I1 => Q(4),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(5),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(6),
      O => \mul_ln1352_3_reg_3533[10]_i_11_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I1 => Q(3),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(4),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(5),
      O => \mul_ln1352_3_reg_3533[10]_i_12_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I1 => Q(2),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(3),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(4),
      O => \mul_ln1352_3_reg_3533[10]_i_13_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I1 => Q(1),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(2),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(3),
      O => \mul_ln1352_3_reg_3533[10]_i_14_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533[10]_i_11_n_1\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I2 => Q(6),
      I3 => \mul_ln1352_3_reg_3533[10]_i_19_n_1\,
      I4 => Q(7),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[10]_i_15_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533[10]_i_12_n_1\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I2 => Q(5),
      I3 => \mul_ln1352_3_reg_3533[10]_i_20_n_1\,
      I4 => Q(6),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[10]_i_16_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533[10]_i_13_n_1\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I2 => Q(4),
      I3 => \mul_ln1352_3_reg_3533[10]_i_21_n_1\,
      I4 => Q(5),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[10]_i_17_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533[10]_i_14_n_1\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I2 => Q(3),
      I3 => \mul_ln1352_3_reg_3533[10]_i_22_n_1\,
      I4 => Q(4),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[10]_i_18_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      O => \mul_ln1352_3_reg_3533[10]_i_19_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I2 => Q(6),
      O => \mul_ln1352_3_reg_3533[10]_i_2_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      O => \mul_ln1352_3_reg_3533[10]_i_20_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      O => \mul_ln1352_3_reg_3533[10]_i_21_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      O => \mul_ln1352_3_reg_3533[10]_i_22_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I2 => Q(5),
      O => \mul_ln1352_3_reg_3533[10]_i_3_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I1 => Q(4),
      I2 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\,
      O => \mul_ln1352_3_reg_3533[10]_i_4_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[10]_i_5_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7\,
      I2 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_2\,
      I3 => Q(7),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[10]_i_6_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8\,
      I2 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7\,
      I3 => Q(6),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[10]_i_7_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8\,
      I3 => Q(5),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[10]_i_8_n_1\
    );
\mul_ln1352_3_reg_3533[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I4 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_6\,
      O => \mul_ln1352_3_reg_3533[10]_i_9_n_1\
    );
\mul_ln1352_3_reg_3533[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I1 => Q(7),
      I2 => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_2\,
      O => \mul_ln1352_3_reg_3533[11]_i_2_n_1\
    );
\mul_ln1352_3_reg_3533[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I1 => Q(7),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I3 => Q(6),
      O => \mul_ln1352_3_reg_3533[11]_i_4_n_1\
    );
\mul_ln1352_3_reg_3533[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I1 => Q(5),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(6),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(7),
      O => \mul_ln1352_3_reg_3533[11]_i_5_n_1\
    );
\mul_ln1352_3_reg_3533[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I3 => Q(7),
      O => \mul_ln1352_3_reg_3533[11]_i_6_n_1\
    );
\mul_ln1352_3_reg_3533[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I4 => Q(7),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      O => \mul_ln1352_3_reg_3533[11]_i_7_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I1 => Q(2),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[2]_i_2_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I1 => Q(1),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I3 => Q(0),
      O => \mul_ln1352_3_reg_3533[2]_i_3_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I1 => Q(1),
      O => \mul_ln1352_3_reg_3533[2]_i_4_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_3_reg_3533[2]_i_9_n_1\,
      I2 => Q(1),
      I3 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I4 => Q(0),
      I5 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      O => \mul_ln1352_3_reg_3533[2]_i_5_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I5 => Q(2),
      O => \mul_ln1352_3_reg_3533[2]_i_6_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      I1 => Q(1),
      I2 => \mul_ln1352_3_reg_3533_reg[11]\(1),
      I3 => Q(0),
      O => \mul_ln1352_3_reg_3533[2]_i_7_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[2]_i_8_n_1\
    );
\mul_ln1352_3_reg_3533[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(0),
      O => \mul_ln1352_3_reg_3533[2]_i_9_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I2 => Q(2),
      O => \mul_ln1352_3_reg_3533[6]_i_2_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8\,
      I1 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I2 => Q(1),
      O => \mul_ln1352_3_reg_3533[6]_i_3_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5\,
      O => \mul_ln1352_3_reg_3533[6]_i_4_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7\,
      I2 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_6\,
      I3 => Q(3),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[6]_i_5_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8\,
      I2 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7\,
      I3 => Q(2),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[6]_i_6_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5\,
      I1 => Q(0),
      I2 => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8\,
      I3 => Q(1),
      I4 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      O => \mul_ln1352_3_reg_3533[6]_i_7_n_1\
    );
\mul_ln1352_3_reg_3533[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1352_3_reg_3533_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5\,
      O => \mul_ln1352_3_reg_3533[6]_i_8_n_1\
    );
\mul_ln1352_3_reg_3533_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_3_reg_3533_reg[6]_i_1_n_1\,
      CO(3) => \mul_ln1352_3_reg_3533_reg[10]_i_1_n_1\,
      CO(2) => \mul_ln1352_3_reg_3533_reg[10]_i_1_n_2\,
      CO(1) => \mul_ln1352_3_reg_3533_reg[10]_i_1_n_3\,
      CO(0) => \mul_ln1352_3_reg_3533_reg[10]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_3_reg_3533[10]_i_2_n_1\,
      DI(2) => \mul_ln1352_3_reg_3533[10]_i_3_n_1\,
      DI(1) => \mul_ln1352_3_reg_3533[10]_i_4_n_1\,
      DI(0) => \mul_ln1352_3_reg_3533[10]_i_5_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \mul_ln1352_3_reg_3533[10]_i_6_n_1\,
      S(2) => \mul_ln1352_3_reg_3533[10]_i_7_n_1\,
      S(1) => \mul_ln1352_3_reg_3533[10]_i_8_n_1\,
      S(0) => \mul_ln1352_3_reg_3533[10]_i_9_n_1\
    );
\mul_ln1352_3_reg_3533_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_1\,
      CO(3) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_1\,
      CO(2) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_2\,
      CO(1) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_3\,
      CO(0) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_3_reg_3533[10]_i_11_n_1\,
      DI(2) => \mul_ln1352_3_reg_3533[10]_i_12_n_1\,
      DI(1) => \mul_ln1352_3_reg_3533[10]_i_13_n_1\,
      DI(0) => \mul_ln1352_3_reg_3533[10]_i_14_n_1\,
      O(3) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5\,
      O(2) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_6\,
      O(1) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7\,
      O(0) => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8\,
      S(3) => \mul_ln1352_3_reg_3533[10]_i_15_n_1\,
      S(2) => \mul_ln1352_3_reg_3533[10]_i_16_n_1\,
      S(1) => \mul_ln1352_3_reg_3533[10]_i_17_n_1\,
      S(0) => \mul_ln1352_3_reg_3533[10]_i_18_n_1\
    );
\mul_ln1352_3_reg_3533_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_3_reg_3533_reg[10]_i_1_n_1\,
      CO(3 downto 0) => \NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln1352_3_reg_3533[11]_i_2_n_1\
    );
\mul_ln1352_3_reg_3533_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_3_reg_3533_reg[10]_i_10_n_1\,
      CO(3) => \NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_2\,
      CO(1) => \NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln1352_3_reg_3533[11]_i_4_n_1\,
      DI(0) => \mul_ln1352_3_reg_3533[11]_i_5_n_1\,
      O(3 downto 2) => \NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7\,
      O(0) => \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln1352_3_reg_3533[11]_i_6_n_1\,
      S(0) => \mul_ln1352_3_reg_3533[11]_i_7_n_1\
    );
\mul_ln1352_3_reg_3533_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_1\,
      CO(2) => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_2\,
      CO(1) => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_3\,
      CO(0) => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_3_reg_3533[2]_i_2_n_1\,
      DI(2) => \mul_ln1352_3_reg_3533[2]_i_3_n_1\,
      DI(1) => \mul_ln1352_3_reg_3533[2]_i_4_n_1\,
      DI(0) => '0',
      O(3) => \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \mul_ln1352_3_reg_3533[2]_i_5_n_1\,
      S(2) => \mul_ln1352_3_reg_3533[2]_i_6_n_1\,
      S(1) => \mul_ln1352_3_reg_3533[2]_i_7_n_1\,
      S(0) => \mul_ln1352_3_reg_3533[2]_i_8_n_1\
    );
\mul_ln1352_3_reg_3533_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_3_reg_3533_reg[6]_i_1_n_1\,
      CO(2) => \mul_ln1352_3_reg_3533_reg[6]_i_1_n_2\,
      CO(1) => \mul_ln1352_3_reg_3533_reg[6]_i_1_n_3\,
      CO(0) => \mul_ln1352_3_reg_3533_reg[6]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_3_reg_3533[6]_i_2_n_1\,
      DI(2) => \mul_ln1352_3_reg_3533[6]_i_3_n_1\,
      DI(1) => \mul_ln1352_3_reg_3533[6]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \mul_ln1352_3_reg_3533[6]_i_5_n_1\,
      S(2) => \mul_ln1352_3_reg_3533[6]_i_6_n_1\,
      S(1) => \mul_ln1352_3_reg_3533[6]_i_7_n_1\,
      S(0) => \mul_ln1352_3_reg_3533[6]_i_8_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_1_reg_3528_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_1_reg_3528_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15 is
  signal \add_ln700_1_reg_3528[11]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_20_n_8\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_6\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_7\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_21_n_8\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_45\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_47\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_48\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[3]_i_15\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[7]_i_2\ : label is 35;
begin
  p(11 downto 0) <= \^p\(11 downto 0);
\add_ln700_1_reg_3528[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_20_n_8\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I2 => Q(5),
      O => \add_ln700_1_reg_3528[11]_i_10_n_1\
    );
\add_ln700_1_reg_3528[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_21_n_5\,
      O => \add_ln700_1_reg_3528[11]_i_11_n_1\
    );
\add_ln700_1_reg_3528[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_12_n_1\
    );
\add_ln700_1_reg_3528[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_20_n_7\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_20_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_13_n_1\
    );
\add_ln700_1_reg_3528[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_20_n_8\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_20_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_14_n_1\
    );
\add_ln700_1_reg_3528[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_20_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_15_n_1\
    );
\add_ln700_1_reg_3528[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I4 => \add_ln700_1_reg_3528_reg[11]_i_21_n_6\,
      O => \add_ln700_1_reg_3528[11]_i_16_n_1\
    );
\add_ln700_1_reg_3528[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_20_n_2\,
      O => \add_ln700_1_reg_3528[11]_i_19_n_1\
    );
\add_ln700_1_reg_3528[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I3 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_31_n_1\
    );
\add_ln700_1_reg_3528[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(7),
      O => \add_ln700_1_reg_3528[11]_i_32_n_1\
    );
\add_ln700_1_reg_3528[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I3 => Q(7),
      O => \add_ln700_1_reg_3528[11]_i_33_n_1\
    );
\add_ln700_1_reg_3528[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      O => \add_ln700_1_reg_3528[11]_i_34_n_1\
    );
\add_ln700_1_reg_3528[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_35_n_1\
    );
\add_ln700_1_reg_3528[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(5),
      O => \add_ln700_1_reg_3528[11]_i_36_n_1\
    );
\add_ln700_1_reg_3528[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(4),
      O => \add_ln700_1_reg_3528[11]_i_37_n_1\
    );
\add_ln700_1_reg_3528[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(3),
      O => \add_ln700_1_reg_3528[11]_i_38_n_1\
    );
\add_ln700_1_reg_3528[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_35_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_1_reg_3528[11]_i_45_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_39_n_1\
    );
\add_ln700_1_reg_3528[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln700_1_reg_3528_reg[11]\(0),
      O => S(0)
    );
\add_ln700_1_reg_3528[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_36_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_1_reg_3528[11]_i_46_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_40_n_1\
    );
\add_ln700_1_reg_3528[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_37_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_1_reg_3528[11]_i_47_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_41_n_1\
    );
\add_ln700_1_reg_3528[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_38_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_1_reg_3528[11]_i_48_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_42_n_1\
    );
\add_ln700_1_reg_3528[11]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_45_n_1\
    );
\add_ln700_1_reg_3528[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_46_n_1\
    );
\add_ln700_1_reg_3528[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_47_n_1\
    );
\add_ln700_1_reg_3528[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_48_n_1\
    );
\add_ln700_1_reg_3528[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_20_n_7\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I2 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_9_n_1\
    );
\add_ln700_1_reg_3528[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528[3]_i_15_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      O => \add_ln700_1_reg_3528[3]_i_10_n_1\
    );
\add_ln700_1_reg_3528[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I5 => Q(2),
      O => \add_ln700_1_reg_3528[3]_i_11_n_1\
    );
\add_ln700_1_reg_3528[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I3 => Q(0),
      O => \add_ln700_1_reg_3528[3]_i_12_n_1\
    );
\add_ln700_1_reg_3528[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_13_n_1\
    );
\add_ln700_1_reg_3528[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_15_n_1\
    );
\add_ln700_1_reg_3528[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_7_n_1\
    );
\add_ln700_1_reg_3528[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(2),
      I3 => Q(0),
      O => \add_ln700_1_reg_3528[3]_i_8_n_1\
    );
\add_ln700_1_reg_3528[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(0),
      I1 => Q(1),
      O => \add_ln700_1_reg_3528[3]_i_9_n_1\
    );
\add_ln700_1_reg_3528[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_21_n_7\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_21_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_10_n_1\
    );
\add_ln700_1_reg_3528[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_21_n_8\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_21_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_11_n_1\
    );
\add_ln700_1_reg_3528[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[3]_i_2_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_21_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_12_n_1\
    );
\add_ln700_1_reg_3528[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[3]_i_2_n_5\,
      O => \add_ln700_1_reg_3528[7]_i_13_n_1\
    );
\add_ln700_1_reg_3528[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_21_n_7\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I2 => Q(2),
      O => \add_ln700_1_reg_3528[7]_i_7_n_1\
    );
\add_ln700_1_reg_3528[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_21_n_8\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I2 => Q(1),
      O => \add_ln700_1_reg_3528[7]_i_8_n_1\
    );
\add_ln700_1_reg_3528[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[3]_i_2_n_5\,
      O => \add_ln700_1_reg_3528[7]_i_9_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[11]_i_21_n_1\,
      CO(3) => \NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_20_n_2\,
      CO(1) => \NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_1_reg_3528[11]_i_31_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_32_n_1\,
      O(3 downto 2) => \NLW_add_ln700_1_reg_3528_reg[11]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_1_reg_3528_reg[11]_i_20_n_7\,
      O(0) => \add_ln700_1_reg_3528_reg[11]_i_20_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_1_reg_3528[11]_i_33_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_34_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[3]_i_2_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[11]_i_21_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_21_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[11]_i_21_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_21_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[11]_i_35_n_1\,
      DI(2) => \add_ln700_1_reg_3528[11]_i_36_n_1\,
      DI(1) => \add_ln700_1_reg_3528[11]_i_37_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_38_n_1\,
      O(3) => \add_ln700_1_reg_3528_reg[11]_i_21_n_5\,
      O(2) => \add_ln700_1_reg_3528_reg[11]_i_21_n_6\,
      O(1) => \add_ln700_1_reg_3528_reg[11]_i_21_n_7\,
      O(0) => \add_ln700_1_reg_3528_reg[11]_i_21_n_8\,
      S(3) => \add_ln700_1_reg_3528[11]_i_39_n_1\,
      S(2) => \add_ln700_1_reg_3528[11]_i_40_n_1\,
      S(1) => \add_ln700_1_reg_3528[11]_i_41_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_42_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[7]_i_2_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[11]_i_3_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_3_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[11]_i_3_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[11]_i_9_n_1\,
      DI(2) => \add_ln700_1_reg_3528[11]_i_10_n_1\,
      DI(1) => \add_ln700_1_reg_3528[11]_i_11_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_12_n_1\,
      O(3 downto 0) => \^p\(10 downto 7),
      S(3) => \add_ln700_1_reg_3528[11]_i_13_n_1\,
      S(2) => \add_ln700_1_reg_3528[11]_i_14_n_1\,
      S(1) => \add_ln700_1_reg_3528[11]_i_15_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_16_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[11]_i_3_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_1_reg_3528_reg[11]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_1_reg_3528_reg[11]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^p\(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_1_reg_3528[11]_i_19_n_1\
    );
\add_ln700_1_reg_3528_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_1_reg_3528_reg[3]_i_2_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[3]_i_2_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[3]_i_2_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[3]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[3]_i_7_n_1\,
      DI(2) => \add_ln700_1_reg_3528[3]_i_8_n_1\,
      DI(1) => \add_ln700_1_reg_3528[3]_i_9_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_1_reg_3528_reg[3]_i_2_n_5\,
      O(2 downto 0) => \^p\(2 downto 0),
      S(3) => \add_ln700_1_reg_3528[3]_i_10_n_1\,
      S(2) => \add_ln700_1_reg_3528[3]_i_11_n_1\,
      S(1) => \add_ln700_1_reg_3528[3]_i_12_n_1\,
      S(0) => \add_ln700_1_reg_3528[3]_i_13_n_1\
    );
\add_ln700_1_reg_3528_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_1_reg_3528_reg[7]_i_2_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[7]_i_2_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[7]_i_2_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[7]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[7]_i_7_n_1\,
      DI(2) => \add_ln700_1_reg_3528[7]_i_8_n_1\,
      DI(1) => \add_ln700_1_reg_3528[7]_i_9_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^p\(6 downto 3),
      S(3) => \add_ln700_1_reg_3528[7]_i_10_n_1\,
      S(2) => \add_ln700_1_reg_3528[7]_i_11_n_1\,
      S(1) => \add_ln700_1_reg_3528[7]_i_12_n_1\,
      S(0) => \add_ln700_1_reg_3528[7]_i_13_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_1_reg_3528_reg[7]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16 is
  signal \add_ln700_1_reg_3528[11]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_64_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_43_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_43_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_43_n_7\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_43_n_8\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_6\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_7\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_44_n_8\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_1_reg_3528_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_61\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_63\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[11]_i_64\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \add_ln700_1_reg_3528[3]_i_23\ : label is "soft_lutpair10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_1_reg_3528_reg[7]_i_14\ : label is 35;
begin
\add_ln700_1_reg_3528[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_43_n_2\,
      O => \add_ln700_1_reg_3528[11]_i_22_n_1\
    );
\add_ln700_1_reg_3528[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_43_n_7\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I2 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_23_n_1\
    );
\add_ln700_1_reg_3528[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_43_n_8\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I2 => Q(5),
      O => \add_ln700_1_reg_3528[11]_i_24_n_1\
    );
\add_ln700_1_reg_3528[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_44_n_5\,
      O => \add_ln700_1_reg_3528[11]_i_25_n_1\
    );
\add_ln700_1_reg_3528[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_26_n_1\
    );
\add_ln700_1_reg_3528[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_43_n_7\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_43_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_27_n_1\
    );
\add_ln700_1_reg_3528[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_43_n_8\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_43_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_28_n_1\
    );
\add_ln700_1_reg_3528[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_43_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[11]_i_29_n_1\
    );
\add_ln700_1_reg_3528[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I4 => \add_ln700_1_reg_3528_reg[11]_i_44_n_6\,
      O => \add_ln700_1_reg_3528[11]_i_30_n_1\
    );
\add_ln700_1_reg_3528[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I3 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_49_n_1\
    );
\add_ln700_1_reg_3528[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(7),
      O => \add_ln700_1_reg_3528[11]_i_50_n_1\
    );
\add_ln700_1_reg_3528[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I3 => Q(7),
      O => \add_ln700_1_reg_3528[11]_i_51_n_1\
    );
\add_ln700_1_reg_3528[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      O => \add_ln700_1_reg_3528[11]_i_52_n_1\
    );
\add_ln700_1_reg_3528[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(6),
      O => \add_ln700_1_reg_3528[11]_i_53_n_1\
    );
\add_ln700_1_reg_3528[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(5),
      O => \add_ln700_1_reg_3528[11]_i_54_n_1\
    );
\add_ln700_1_reg_3528[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(4),
      O => \add_ln700_1_reg_3528[11]_i_55_n_1\
    );
\add_ln700_1_reg_3528[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(3),
      O => \add_ln700_1_reg_3528[11]_i_56_n_1\
    );
\add_ln700_1_reg_3528[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_53_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_1_reg_3528[11]_i_61_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_57_n_1\
    );
\add_ln700_1_reg_3528[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_54_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_1_reg_3528[11]_i_62_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_58_n_1\
    );
\add_ln700_1_reg_3528[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_55_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_1_reg_3528[11]_i_63_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_59_n_1\
    );
\add_ln700_1_reg_3528[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_1_reg_3528[11]_i_56_n_1\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_1_reg_3528[11]_i_64_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[11]_i_60_n_1\
    );
\add_ln700_1_reg_3528[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_61_n_1\
    );
\add_ln700_1_reg_3528[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_62_n_1\
    );
\add_ln700_1_reg_3528[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_63_n_1\
    );
\add_ln700_1_reg_3528[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      O => \add_ln700_1_reg_3528[11]_i_64_n_1\
    );
\add_ln700_1_reg_3528[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_16_n_1\
    );
\add_ln700_1_reg_3528[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I3 => Q(0),
      O => \add_ln700_1_reg_3528[3]_i_17_n_1\
    );
\add_ln700_1_reg_3528[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I1 => Q(1),
      O => \add_ln700_1_reg_3528[3]_i_18_n_1\
    );
\add_ln700_1_reg_3528[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528[3]_i_23_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      O => \add_ln700_1_reg_3528[3]_i_19_n_1\
    );
\add_ln700_1_reg_3528[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I5 => Q(2),
      O => \add_ln700_1_reg_3528[3]_i_20_n_1\
    );
\add_ln700_1_reg_3528[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(1),
      I3 => Q(0),
      O => \add_ln700_1_reg_3528[3]_i_21_n_1\
    );
\add_ln700_1_reg_3528[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_22_n_1\
    );
\add_ln700_1_reg_3528[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(0),
      O => \add_ln700_1_reg_3528[3]_i_23_n_1\
    );
\add_ln700_1_reg_3528[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_44_n_7\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I2 => Q(2),
      O => \add_ln700_1_reg_3528[7]_i_15_n_1\
    );
\add_ln700_1_reg_3528[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[11]_i_44_n_8\,
      I1 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I2 => Q(1),
      O => \add_ln700_1_reg_3528[7]_i_16_n_1\
    );
\add_ln700_1_reg_3528[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[3]_i_14_n_5\,
      O => \add_ln700_1_reg_3528[7]_i_17_n_1\
    );
\add_ln700_1_reg_3528[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_44_n_7\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_44_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_18_n_1\
    );
\add_ln700_1_reg_3528[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_1_reg_3528_reg[11]_i_44_n_8\,
      I2 => \add_ln700_1_reg_3528_reg[11]_i_44_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_19_n_1\
    );
\add_ln700_1_reg_3528[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[3]_i_14_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[11]_i_44_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      O => \add_ln700_1_reg_3528[7]_i_20_n_1\
    );
\add_ln700_1_reg_3528[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_1_reg_3528_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_1_reg_3528_reg[3]_i_14_n_5\,
      O => \add_ln700_1_reg_3528[7]_i_21_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[11]_i_18_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_1_reg_3528_reg[11]_i_17_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_1_reg_3528_reg[11]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_1_reg_3528[11]_i_22_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[7]_i_14_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[11]_i_18_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_18_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[11]_i_18_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_18_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[11]_i_23_n_1\,
      DI(2) => \add_ln700_1_reg_3528[11]_i_24_n_1\,
      DI(1) => \add_ln700_1_reg_3528[11]_i_25_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_26_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \add_ln700_1_reg_3528[11]_i_27_n_1\,
      S(2) => \add_ln700_1_reg_3528[11]_i_28_n_1\,
      S(1) => \add_ln700_1_reg_3528[11]_i_29_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_30_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[11]_i_44_n_1\,
      CO(3) => \NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_43_n_2\,
      CO(1) => \NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_43_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_1_reg_3528[11]_i_49_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_50_n_1\,
      O(3 downto 2) => \NLW_add_ln700_1_reg_3528_reg[11]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_1_reg_3528_reg[11]_i_43_n_7\,
      O(0) => \add_ln700_1_reg_3528_reg[11]_i_43_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_1_reg_3528[11]_i_51_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_52_n_1\
    );
\add_ln700_1_reg_3528_reg[11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[3]_i_14_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[11]_i_44_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_44_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[11]_i_44_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_44_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[11]_i_53_n_1\,
      DI(2) => \add_ln700_1_reg_3528[11]_i_54_n_1\,
      DI(1) => \add_ln700_1_reg_3528[11]_i_55_n_1\,
      DI(0) => \add_ln700_1_reg_3528[11]_i_56_n_1\,
      O(3) => \add_ln700_1_reg_3528_reg[11]_i_44_n_5\,
      O(2) => \add_ln700_1_reg_3528_reg[11]_i_44_n_6\,
      O(1) => \add_ln700_1_reg_3528_reg[11]_i_44_n_7\,
      O(0) => \add_ln700_1_reg_3528_reg[11]_i_44_n_8\,
      S(3) => \add_ln700_1_reg_3528[11]_i_57_n_1\,
      S(2) => \add_ln700_1_reg_3528[11]_i_58_n_1\,
      S(1) => \add_ln700_1_reg_3528[11]_i_59_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_60_n_1\
    );
\add_ln700_1_reg_3528_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_1_reg_3528_reg[3]_i_14_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[3]_i_14_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[3]_i_14_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[3]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[3]_i_16_n_1\,
      DI(2) => \add_ln700_1_reg_3528[3]_i_17_n_1\,
      DI(1) => \add_ln700_1_reg_3528[3]_i_18_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_1_reg_3528_reg[3]_i_14_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \add_ln700_1_reg_3528[3]_i_19_n_1\,
      S(2) => \add_ln700_1_reg_3528[3]_i_20_n_1\,
      S(1) => \add_ln700_1_reg_3528[3]_i_21_n_1\,
      S(0) => \add_ln700_1_reg_3528[3]_i_22_n_1\
    );
\add_ln700_1_reg_3528_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_1_reg_3528_reg[7]_i_14_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[7]_i_14_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[7]_i_14_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[7]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[7]_i_15_n_1\,
      DI(2) => \add_ln700_1_reg_3528[7]_i_16_n_1\,
      DI(1) => \add_ln700_1_reg_3528[7]_i_17_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \add_ln700_1_reg_3528[7]_i_18_n_1\,
      S(2) => \add_ln700_1_reg_3528[7]_i_19_n_1\,
      S(1) => \add_ln700_1_reg_3528[7]_i_20_n_1\,
      S(0) => \add_ln700_1_reg_3528[7]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_reg_3523_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17 is
  signal \mul_ln1352_reg_3523[10]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_19_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_20_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_21_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_22_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[10]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[11]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[11]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[11]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[11]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[11]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[2]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523[6]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_reg_3523_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_reg_3523_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln1352_reg_3523_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_reg_3523_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1352_reg_3523[10]_i_19\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mul_ln1352_reg_3523[10]_i_21\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mul_ln1352_reg_3523[10]_i_22\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mul_ln1352_reg_3523[2]_i_9\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln1352_reg_3523_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_reg_3523_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_reg_3523_reg[6]_i_1\ : label is 35;
begin
\mul_ln1352_reg_3523[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(2),
      I1 => Q(4),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(5),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(6),
      O => \mul_ln1352_reg_3523[10]_i_11_n_1\
    );
\mul_ln1352_reg_3523[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(2),
      I1 => Q(3),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(4),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(5),
      O => \mul_ln1352_reg_3523[10]_i_12_n_1\
    );
\mul_ln1352_reg_3523[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(2),
      I1 => Q(2),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(3),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(4),
      O => \mul_ln1352_reg_3523[10]_i_13_n_1\
    );
\mul_ln1352_reg_3523[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(2),
      I1 => Q(1),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(2),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(3),
      O => \mul_ln1352_reg_3523[10]_i_14_n_1\
    );
\mul_ln1352_reg_3523[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523[10]_i_11_n_1\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(1),
      I2 => Q(6),
      I3 => \mul_ln1352_reg_3523[10]_i_19_n_1\,
      I4 => Q(7),
      I5 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[10]_i_15_n_1\
    );
\mul_ln1352_reg_3523[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_reg_3523[10]_i_12_n_1\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(1),
      I2 => Q(5),
      I3 => \mul_ln1352_reg_3523[10]_i_20_n_1\,
      I4 => Q(6),
      I5 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[10]_i_16_n_1\
    );
\mul_ln1352_reg_3523[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_reg_3523[10]_i_13_n_1\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(1),
      I2 => Q(4),
      I3 => \mul_ln1352_reg_3523[10]_i_21_n_1\,
      I4 => Q(5),
      I5 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[10]_i_17_n_1\
    );
\mul_ln1352_reg_3523[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_reg_3523[10]_i_14_n_1\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(1),
      I2 => Q(3),
      I3 => \mul_ln1352_reg_3523[10]_i_22_n_1\,
      I4 => Q(4),
      I5 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[10]_i_18_n_1\
    );
\mul_ln1352_reg_3523[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_reg_3523_reg[11]\(2),
      O => \mul_ln1352_reg_3523[10]_i_19_n_1\
    );
\mul_ln1352_reg_3523[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]_i_3_n_7\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(3),
      I2 => Q(6),
      O => \mul_ln1352_reg_3523[10]_i_2_n_1\
    );
\mul_ln1352_reg_3523[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln1352_reg_3523_reg[11]\(2),
      O => \mul_ln1352_reg_3523[10]_i_20_n_1\
    );
\mul_ln1352_reg_3523[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_reg_3523_reg[11]\(2),
      O => \mul_ln1352_reg_3523[10]_i_21_n_1\
    );
\mul_ln1352_reg_3523[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_reg_3523_reg[11]\(2),
      O => \mul_ln1352_reg_3523[10]_i_22_n_1\
    );
\mul_ln1352_reg_3523[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]_i_3_n_8\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(3),
      I2 => Q(5),
      O => \mul_ln1352_reg_3523[10]_i_3_n_1\
    );
\mul_ln1352_reg_3523[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(3),
      I1 => Q(4),
      I2 => \mul_ln1352_reg_3523_reg[10]_i_10_n_5\,
      O => \mul_ln1352_reg_3523[10]_i_4_n_1\
    );
\mul_ln1352_reg_3523[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[10]_i_5_n_1\
    );
\mul_ln1352_reg_3523[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_reg_3523_reg[11]_i_3_n_7\,
      I2 => \mul_ln1352_reg_3523_reg[11]_i_3_n_2\,
      I3 => Q(7),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[10]_i_6_n_1\
    );
\mul_ln1352_reg_3523[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_reg_3523_reg[11]_i_3_n_8\,
      I2 => \mul_ln1352_reg_3523_reg[11]_i_3_n_7\,
      I3 => Q(6),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[10]_i_7_n_1\
    );
\mul_ln1352_reg_3523[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_reg_3523_reg[11]_i_3_n_8\,
      I3 => Q(5),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[10]_i_8_n_1\
    );
\mul_ln1352_reg_3523[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \mul_ln1352_reg_3523_reg[11]\(3),
      I4 => \mul_ln1352_reg_3523_reg[10]_i_10_n_6\,
      O => \mul_ln1352_reg_3523[10]_i_9_n_1\
    );
\mul_ln1352_reg_3523[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(3),
      I1 => Q(7),
      I2 => \mul_ln1352_reg_3523_reg[11]_i_3_n_2\,
      O => \mul_ln1352_reg_3523[11]_i_2_n_1\
    );
\mul_ln1352_reg_3523[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(1),
      I1 => Q(7),
      I2 => \mul_ln1352_reg_3523_reg[11]\(2),
      I3 => Q(6),
      O => \mul_ln1352_reg_3523[11]_i_4_n_1\
    );
\mul_ln1352_reg_3523[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(2),
      I1 => Q(5),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(6),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(7),
      O => \mul_ln1352_reg_3523[11]_i_5_n_1\
    );
\mul_ln1352_reg_3523[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_reg_3523_reg[11]\(1),
      I2 => \mul_ln1352_reg_3523_reg[11]\(2),
      I3 => Q(7),
      O => \mul_ln1352_reg_3523[11]_i_6_n_1\
    );
\mul_ln1352_reg_3523[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \mul_ln1352_reg_3523_reg[11]\(2),
      I4 => Q(7),
      I5 => \mul_ln1352_reg_3523_reg[11]\(1),
      O => \mul_ln1352_reg_3523[11]_i_7_n_1\
    );
\mul_ln1352_reg_3523[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(1),
      I1 => Q(2),
      I2 => \mul_ln1352_reg_3523_reg[11]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[2]_i_2_n_1\
    );
\mul_ln1352_reg_3523[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(1),
      I1 => Q(1),
      I2 => \mul_ln1352_reg_3523_reg[11]\(2),
      I3 => Q(0),
      O => \mul_ln1352_reg_3523[2]_i_3_n_1\
    );
\mul_ln1352_reg_3523[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(0),
      I1 => Q(1),
      O => \mul_ln1352_reg_3523[2]_i_4_n_1\
    );
\mul_ln1352_reg_3523[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_reg_3523[2]_i_9_n_1\,
      I2 => Q(1),
      I3 => \mul_ln1352_reg_3523_reg[11]\(1),
      I4 => Q(0),
      I5 => \mul_ln1352_reg_3523_reg[11]\(2),
      O => \mul_ln1352_reg_3523[2]_i_5_n_1\
    );
\mul_ln1352_reg_3523[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_reg_3523_reg[11]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_reg_3523_reg[11]\(1),
      I4 => \mul_ln1352_reg_3523_reg[11]\(0),
      I5 => Q(2),
      O => \mul_ln1352_reg_3523[2]_i_6_n_1\
    );
\mul_ln1352_reg_3523[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(0),
      I1 => Q(1),
      I2 => \mul_ln1352_reg_3523_reg[11]\(1),
      I3 => Q(0),
      O => \mul_ln1352_reg_3523[2]_i_7_n_1\
    );
\mul_ln1352_reg_3523[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[2]_i_8_n_1\
    );
\mul_ln1352_reg_3523[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_reg_3523_reg[11]\(0),
      O => \mul_ln1352_reg_3523[2]_i_9_n_1\
    );
\mul_ln1352_reg_3523[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[10]_i_10_n_7\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(3),
      I2 => Q(2),
      O => \mul_ln1352_reg_3523[6]_i_2_n_1\
    );
\mul_ln1352_reg_3523[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[10]_i_10_n_8\,
      I1 => \mul_ln1352_reg_3523_reg[11]\(3),
      I2 => Q(1),
      O => \mul_ln1352_reg_3523[6]_i_3_n_1\
    );
\mul_ln1352_reg_3523[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_reg_3523_reg[2]_i_1_n_5\,
      O => \mul_ln1352_reg_3523[6]_i_4_n_1\
    );
\mul_ln1352_reg_3523[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_reg_3523_reg[10]_i_10_n_7\,
      I2 => \mul_ln1352_reg_3523_reg[10]_i_10_n_6\,
      I3 => Q(3),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[6]_i_5_n_1\
    );
\mul_ln1352_reg_3523[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln1352_reg_3523_reg[10]_i_10_n_8\,
      I2 => \mul_ln1352_reg_3523_reg[10]_i_10_n_7\,
      I3 => Q(2),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[6]_i_6_n_1\
    );
\mul_ln1352_reg_3523[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[2]_i_1_n_5\,
      I1 => Q(0),
      I2 => \mul_ln1352_reg_3523_reg[10]_i_10_n_8\,
      I3 => Q(1),
      I4 => \mul_ln1352_reg_3523_reg[11]\(3),
      O => \mul_ln1352_reg_3523[6]_i_7_n_1\
    );
\mul_ln1352_reg_3523[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1352_reg_3523_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_reg_3523_reg[2]_i_1_n_5\,
      O => \mul_ln1352_reg_3523[6]_i_8_n_1\
    );
\mul_ln1352_reg_3523_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_reg_3523_reg[6]_i_1_n_1\,
      CO(3) => \mul_ln1352_reg_3523_reg[10]_i_1_n_1\,
      CO(2) => \mul_ln1352_reg_3523_reg[10]_i_1_n_2\,
      CO(1) => \mul_ln1352_reg_3523_reg[10]_i_1_n_3\,
      CO(0) => \mul_ln1352_reg_3523_reg[10]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_reg_3523[10]_i_2_n_1\,
      DI(2) => \mul_ln1352_reg_3523[10]_i_3_n_1\,
      DI(1) => \mul_ln1352_reg_3523[10]_i_4_n_1\,
      DI(0) => \mul_ln1352_reg_3523[10]_i_5_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \mul_ln1352_reg_3523[10]_i_6_n_1\,
      S(2) => \mul_ln1352_reg_3523[10]_i_7_n_1\,
      S(1) => \mul_ln1352_reg_3523[10]_i_8_n_1\,
      S(0) => \mul_ln1352_reg_3523[10]_i_9_n_1\
    );
\mul_ln1352_reg_3523_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_reg_3523_reg[2]_i_1_n_1\,
      CO(3) => \mul_ln1352_reg_3523_reg[10]_i_10_n_1\,
      CO(2) => \mul_ln1352_reg_3523_reg[10]_i_10_n_2\,
      CO(1) => \mul_ln1352_reg_3523_reg[10]_i_10_n_3\,
      CO(0) => \mul_ln1352_reg_3523_reg[10]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_reg_3523[10]_i_11_n_1\,
      DI(2) => \mul_ln1352_reg_3523[10]_i_12_n_1\,
      DI(1) => \mul_ln1352_reg_3523[10]_i_13_n_1\,
      DI(0) => \mul_ln1352_reg_3523[10]_i_14_n_1\,
      O(3) => \mul_ln1352_reg_3523_reg[10]_i_10_n_5\,
      O(2) => \mul_ln1352_reg_3523_reg[10]_i_10_n_6\,
      O(1) => \mul_ln1352_reg_3523_reg[10]_i_10_n_7\,
      O(0) => \mul_ln1352_reg_3523_reg[10]_i_10_n_8\,
      S(3) => \mul_ln1352_reg_3523[10]_i_15_n_1\,
      S(2) => \mul_ln1352_reg_3523[10]_i_16_n_1\,
      S(1) => \mul_ln1352_reg_3523[10]_i_17_n_1\,
      S(0) => \mul_ln1352_reg_3523[10]_i_18_n_1\
    );
\mul_ln1352_reg_3523_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_reg_3523_reg[10]_i_1_n_1\,
      CO(3 downto 0) => \NLW_mul_ln1352_reg_3523_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln1352_reg_3523_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln1352_reg_3523[11]_i_2_n_1\
    );
\mul_ln1352_reg_3523_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_reg_3523_reg[10]_i_10_n_1\,
      CO(3) => \NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln1352_reg_3523_reg[11]_i_3_n_2\,
      CO(1) => \NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln1352_reg_3523_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln1352_reg_3523[11]_i_4_n_1\,
      DI(0) => \mul_ln1352_reg_3523[11]_i_5_n_1\,
      O(3 downto 2) => \NLW_mul_ln1352_reg_3523_reg[11]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln1352_reg_3523_reg[11]_i_3_n_7\,
      O(0) => \mul_ln1352_reg_3523_reg[11]_i_3_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln1352_reg_3523[11]_i_6_n_1\,
      S(0) => \mul_ln1352_reg_3523[11]_i_7_n_1\
    );
\mul_ln1352_reg_3523_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_reg_3523_reg[2]_i_1_n_1\,
      CO(2) => \mul_ln1352_reg_3523_reg[2]_i_1_n_2\,
      CO(1) => \mul_ln1352_reg_3523_reg[2]_i_1_n_3\,
      CO(0) => \mul_ln1352_reg_3523_reg[2]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_reg_3523[2]_i_2_n_1\,
      DI(2) => \mul_ln1352_reg_3523[2]_i_3_n_1\,
      DI(1) => \mul_ln1352_reg_3523[2]_i_4_n_1\,
      DI(0) => '0',
      O(3) => \mul_ln1352_reg_3523_reg[2]_i_1_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \mul_ln1352_reg_3523[2]_i_5_n_1\,
      S(2) => \mul_ln1352_reg_3523[2]_i_6_n_1\,
      S(1) => \mul_ln1352_reg_3523[2]_i_7_n_1\,
      S(0) => \mul_ln1352_reg_3523[2]_i_8_n_1\
    );
\mul_ln1352_reg_3523_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_reg_3523_reg[6]_i_1_n_1\,
      CO(2) => \mul_ln1352_reg_3523_reg[6]_i_1_n_2\,
      CO(1) => \mul_ln1352_reg_3523_reg[6]_i_1_n_3\,
      CO(0) => \mul_ln1352_reg_3523_reg[6]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_reg_3523[6]_i_2_n_1\,
      DI(2) => \mul_ln1352_reg_3523[6]_i_3_n_1\,
      DI(1) => \mul_ln1352_reg_3523[6]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \mul_ln1352_reg_3523[6]_i_5_n_1\,
      S(2) => \mul_ln1352_reg_3523[6]_i_6_n_1\,
      S(1) => \mul_ln1352_reg_3523[6]_i_7_n_1\,
      S(0) => \mul_ln1352_reg_3523[6]_i_8_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_10_reg_3558_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_10_reg_3558_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18 is
  signal \add_ln700_10_reg_3558[11]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_20_n_8\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_6\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_7\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_21_n_8\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_45\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_47\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_48\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[3]_i_15\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[7]_i_2\ : label is 35;
begin
  p(11 downto 0) <= \^p\(11 downto 0);
\add_ln700_10_reg_3558[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_20_n_8\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I2 => Q(5),
      O => \add_ln700_10_reg_3558[11]_i_10_n_1\
    );
\add_ln700_10_reg_3558[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_21_n_5\,
      O => \add_ln700_10_reg_3558[11]_i_11_n_1\
    );
\add_ln700_10_reg_3558[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_12_n_1\
    );
\add_ln700_10_reg_3558[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_20_n_7\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_20_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_13_n_1\
    );
\add_ln700_10_reg_3558[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_20_n_8\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_20_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_14_n_1\
    );
\add_ln700_10_reg_3558[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_20_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_15_n_1\
    );
\add_ln700_10_reg_3558[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I4 => \add_ln700_10_reg_3558_reg[11]_i_21_n_6\,
      O => \add_ln700_10_reg_3558[11]_i_16_n_1\
    );
\add_ln700_10_reg_3558[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_20_n_2\,
      O => \add_ln700_10_reg_3558[11]_i_19_n_1\
    );
\add_ln700_10_reg_3558[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I3 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_31_n_1\
    );
\add_ln700_10_reg_3558[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(7),
      O => \add_ln700_10_reg_3558[11]_i_32_n_1\
    );
\add_ln700_10_reg_3558[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I3 => Q(7),
      O => \add_ln700_10_reg_3558[11]_i_33_n_1\
    );
\add_ln700_10_reg_3558[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      O => \add_ln700_10_reg_3558[11]_i_34_n_1\
    );
\add_ln700_10_reg_3558[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_35_n_1\
    );
\add_ln700_10_reg_3558[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(5),
      O => \add_ln700_10_reg_3558[11]_i_36_n_1\
    );
\add_ln700_10_reg_3558[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(4),
      O => \add_ln700_10_reg_3558[11]_i_37_n_1\
    );
\add_ln700_10_reg_3558[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(3),
      O => \add_ln700_10_reg_3558[11]_i_38_n_1\
    );
\add_ln700_10_reg_3558[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_35_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_10_reg_3558[11]_i_45_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_39_n_1\
    );
\add_ln700_10_reg_3558[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln700_10_reg_3558_reg[11]\(0),
      O => S(0)
    );
\add_ln700_10_reg_3558[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_36_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_10_reg_3558[11]_i_46_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_40_n_1\
    );
\add_ln700_10_reg_3558[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_37_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_10_reg_3558[11]_i_47_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_41_n_1\
    );
\add_ln700_10_reg_3558[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_38_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_10_reg_3558[11]_i_48_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_42_n_1\
    );
\add_ln700_10_reg_3558[11]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_45_n_1\
    );
\add_ln700_10_reg_3558[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_46_n_1\
    );
\add_ln700_10_reg_3558[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_47_n_1\
    );
\add_ln700_10_reg_3558[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_48_n_1\
    );
\add_ln700_10_reg_3558[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_20_n_7\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I2 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_9_n_1\
    );
\add_ln700_10_reg_3558[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558[3]_i_15_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      O => \add_ln700_10_reg_3558[3]_i_10_n_1\
    );
\add_ln700_10_reg_3558[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I5 => Q(2),
      O => \add_ln700_10_reg_3558[3]_i_11_n_1\
    );
\add_ln700_10_reg_3558[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I3 => Q(0),
      O => \add_ln700_10_reg_3558[3]_i_12_n_1\
    );
\add_ln700_10_reg_3558[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_13_n_1\
    );
\add_ln700_10_reg_3558[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_15_n_1\
    );
\add_ln700_10_reg_3558[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_7_n_1\
    );
\add_ln700_10_reg_3558[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(2),
      I3 => Q(0),
      O => \add_ln700_10_reg_3558[3]_i_8_n_1\
    );
\add_ln700_10_reg_3558[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(0),
      I1 => Q(1),
      O => \add_ln700_10_reg_3558[3]_i_9_n_1\
    );
\add_ln700_10_reg_3558[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_21_n_7\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_21_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_10_n_1\
    );
\add_ln700_10_reg_3558[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_21_n_8\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_21_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_11_n_1\
    );
\add_ln700_10_reg_3558[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[3]_i_2_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_21_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_12_n_1\
    );
\add_ln700_10_reg_3558[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[3]_i_2_n_5\,
      O => \add_ln700_10_reg_3558[7]_i_13_n_1\
    );
\add_ln700_10_reg_3558[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_21_n_7\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I2 => Q(2),
      O => \add_ln700_10_reg_3558[7]_i_7_n_1\
    );
\add_ln700_10_reg_3558[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_21_n_8\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I2 => Q(1),
      O => \add_ln700_10_reg_3558[7]_i_8_n_1\
    );
\add_ln700_10_reg_3558[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[3]_i_2_n_5\,
      O => \add_ln700_10_reg_3558[7]_i_9_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[11]_i_21_n_1\,
      CO(3) => \NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_20_n_2\,
      CO(1) => \NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_10_reg_3558[11]_i_31_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_32_n_1\,
      O(3 downto 2) => \NLW_add_ln700_10_reg_3558_reg[11]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_10_reg_3558_reg[11]_i_20_n_7\,
      O(0) => \add_ln700_10_reg_3558_reg[11]_i_20_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_10_reg_3558[11]_i_33_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_34_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[3]_i_2_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[11]_i_21_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_21_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[11]_i_21_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_21_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[11]_i_35_n_1\,
      DI(2) => \add_ln700_10_reg_3558[11]_i_36_n_1\,
      DI(1) => \add_ln700_10_reg_3558[11]_i_37_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_38_n_1\,
      O(3) => \add_ln700_10_reg_3558_reg[11]_i_21_n_5\,
      O(2) => \add_ln700_10_reg_3558_reg[11]_i_21_n_6\,
      O(1) => \add_ln700_10_reg_3558_reg[11]_i_21_n_7\,
      O(0) => \add_ln700_10_reg_3558_reg[11]_i_21_n_8\,
      S(3) => \add_ln700_10_reg_3558[11]_i_39_n_1\,
      S(2) => \add_ln700_10_reg_3558[11]_i_40_n_1\,
      S(1) => \add_ln700_10_reg_3558[11]_i_41_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_42_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[7]_i_2_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[11]_i_3_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_3_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[11]_i_3_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[11]_i_9_n_1\,
      DI(2) => \add_ln700_10_reg_3558[11]_i_10_n_1\,
      DI(1) => \add_ln700_10_reg_3558[11]_i_11_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_12_n_1\,
      O(3 downto 0) => \^p\(10 downto 7),
      S(3) => \add_ln700_10_reg_3558[11]_i_13_n_1\,
      S(2) => \add_ln700_10_reg_3558[11]_i_14_n_1\,
      S(1) => \add_ln700_10_reg_3558[11]_i_15_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_16_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[11]_i_3_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_10_reg_3558_reg[11]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_10_reg_3558_reg[11]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^p\(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_10_reg_3558[11]_i_19_n_1\
    );
\add_ln700_10_reg_3558_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_10_reg_3558_reg[3]_i_2_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[3]_i_2_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[3]_i_2_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[3]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[3]_i_7_n_1\,
      DI(2) => \add_ln700_10_reg_3558[3]_i_8_n_1\,
      DI(1) => \add_ln700_10_reg_3558[3]_i_9_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_10_reg_3558_reg[3]_i_2_n_5\,
      O(2 downto 0) => \^p\(2 downto 0),
      S(3) => \add_ln700_10_reg_3558[3]_i_10_n_1\,
      S(2) => \add_ln700_10_reg_3558[3]_i_11_n_1\,
      S(1) => \add_ln700_10_reg_3558[3]_i_12_n_1\,
      S(0) => \add_ln700_10_reg_3558[3]_i_13_n_1\
    );
\add_ln700_10_reg_3558_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_10_reg_3558_reg[7]_i_2_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[7]_i_2_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[7]_i_2_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[7]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[7]_i_7_n_1\,
      DI(2) => \add_ln700_10_reg_3558[7]_i_8_n_1\,
      DI(1) => \add_ln700_10_reg_3558[7]_i_9_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^p\(6 downto 3),
      S(3) => \add_ln700_10_reg_3558[7]_i_10_n_1\,
      S(2) => \add_ln700_10_reg_3558[7]_i_11_n_1\,
      S(1) => \add_ln700_10_reg_3558[7]_i_12_n_1\,
      S(0) => \add_ln700_10_reg_3558[7]_i_13_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_10_reg_3558_reg[7]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19 is
  signal \add_ln700_10_reg_3558[11]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_64_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_43_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_43_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_43_n_7\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_43_n_8\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_6\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_7\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_44_n_8\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_10_reg_3558_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_61\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_63\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[11]_i_64\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \add_ln700_10_reg_3558[3]_i_23\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_10_reg_3558_reg[7]_i_14\ : label is 35;
begin
\add_ln700_10_reg_3558[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_43_n_2\,
      O => \add_ln700_10_reg_3558[11]_i_22_n_1\
    );
\add_ln700_10_reg_3558[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_43_n_7\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I2 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_23_n_1\
    );
\add_ln700_10_reg_3558[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_43_n_8\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I2 => Q(5),
      O => \add_ln700_10_reg_3558[11]_i_24_n_1\
    );
\add_ln700_10_reg_3558[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_44_n_5\,
      O => \add_ln700_10_reg_3558[11]_i_25_n_1\
    );
\add_ln700_10_reg_3558[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_26_n_1\
    );
\add_ln700_10_reg_3558[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_43_n_7\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_43_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_27_n_1\
    );
\add_ln700_10_reg_3558[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_43_n_8\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_43_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_28_n_1\
    );
\add_ln700_10_reg_3558[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_43_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[11]_i_29_n_1\
    );
\add_ln700_10_reg_3558[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_44_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I4 => \add_ln700_10_reg_3558_reg[11]_i_44_n_6\,
      O => \add_ln700_10_reg_3558[11]_i_30_n_1\
    );
\add_ln700_10_reg_3558[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I3 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_49_n_1\
    );
\add_ln700_10_reg_3558[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(7),
      O => \add_ln700_10_reg_3558[11]_i_50_n_1\
    );
\add_ln700_10_reg_3558[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I3 => Q(7),
      O => \add_ln700_10_reg_3558[11]_i_51_n_1\
    );
\add_ln700_10_reg_3558[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      O => \add_ln700_10_reg_3558[11]_i_52_n_1\
    );
\add_ln700_10_reg_3558[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(6),
      O => \add_ln700_10_reg_3558[11]_i_53_n_1\
    );
\add_ln700_10_reg_3558[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(5),
      O => \add_ln700_10_reg_3558[11]_i_54_n_1\
    );
\add_ln700_10_reg_3558[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(4),
      O => \add_ln700_10_reg_3558[11]_i_55_n_1\
    );
\add_ln700_10_reg_3558[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(3),
      O => \add_ln700_10_reg_3558[11]_i_56_n_1\
    );
\add_ln700_10_reg_3558[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_53_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_10_reg_3558[11]_i_61_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_57_n_1\
    );
\add_ln700_10_reg_3558[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_54_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_10_reg_3558[11]_i_62_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_58_n_1\
    );
\add_ln700_10_reg_3558[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_55_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_10_reg_3558[11]_i_63_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_59_n_1\
    );
\add_ln700_10_reg_3558[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_10_reg_3558[11]_i_56_n_1\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_10_reg_3558[11]_i_64_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[11]_i_60_n_1\
    );
\add_ln700_10_reg_3558[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_61_n_1\
    );
\add_ln700_10_reg_3558[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_62_n_1\
    );
\add_ln700_10_reg_3558[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_63_n_1\
    );
\add_ln700_10_reg_3558[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      O => \add_ln700_10_reg_3558[11]_i_64_n_1\
    );
\add_ln700_10_reg_3558[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_16_n_1\
    );
\add_ln700_10_reg_3558[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I3 => Q(0),
      O => \add_ln700_10_reg_3558[3]_i_17_n_1\
    );
\add_ln700_10_reg_3558[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I1 => Q(1),
      O => \add_ln700_10_reg_3558[3]_i_18_n_1\
    );
\add_ln700_10_reg_3558[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558[3]_i_23_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      O => \add_ln700_10_reg_3558[3]_i_19_n_1\
    );
\add_ln700_10_reg_3558[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I5 => Q(2),
      O => \add_ln700_10_reg_3558[3]_i_20_n_1\
    );
\add_ln700_10_reg_3558[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(1),
      I3 => Q(0),
      O => \add_ln700_10_reg_3558[3]_i_21_n_1\
    );
\add_ln700_10_reg_3558[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_22_n_1\
    );
\add_ln700_10_reg_3558[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(0),
      O => \add_ln700_10_reg_3558[3]_i_23_n_1\
    );
\add_ln700_10_reg_3558[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_44_n_7\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I2 => Q(2),
      O => \add_ln700_10_reg_3558[7]_i_15_n_1\
    );
\add_ln700_10_reg_3558[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[11]_i_44_n_8\,
      I1 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I2 => Q(1),
      O => \add_ln700_10_reg_3558[7]_i_16_n_1\
    );
\add_ln700_10_reg_3558[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[3]_i_14_n_5\,
      O => \add_ln700_10_reg_3558[7]_i_17_n_1\
    );
\add_ln700_10_reg_3558[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_44_n_7\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_44_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_18_n_1\
    );
\add_ln700_10_reg_3558[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_10_reg_3558_reg[11]_i_44_n_8\,
      I2 => \add_ln700_10_reg_3558_reg[11]_i_44_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_19_n_1\
    );
\add_ln700_10_reg_3558[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[3]_i_14_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[11]_i_44_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      O => \add_ln700_10_reg_3558[7]_i_20_n_1\
    );
\add_ln700_10_reg_3558[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_10_reg_3558_reg[7]_i_14_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_10_reg_3558_reg[3]_i_14_n_5\,
      O => \add_ln700_10_reg_3558[7]_i_21_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[11]_i_18_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_10_reg_3558_reg[11]_i_17_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_10_reg_3558_reg[11]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_10_reg_3558[11]_i_22_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[7]_i_14_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[11]_i_18_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_18_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[11]_i_18_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_18_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[11]_i_23_n_1\,
      DI(2) => \add_ln700_10_reg_3558[11]_i_24_n_1\,
      DI(1) => \add_ln700_10_reg_3558[11]_i_25_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_26_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \add_ln700_10_reg_3558[11]_i_27_n_1\,
      S(2) => \add_ln700_10_reg_3558[11]_i_28_n_1\,
      S(1) => \add_ln700_10_reg_3558[11]_i_29_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_30_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[11]_i_44_n_1\,
      CO(3) => \NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_43_n_2\,
      CO(1) => \NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_43_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_10_reg_3558[11]_i_49_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_50_n_1\,
      O(3 downto 2) => \NLW_add_ln700_10_reg_3558_reg[11]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_10_reg_3558_reg[11]_i_43_n_7\,
      O(0) => \add_ln700_10_reg_3558_reg[11]_i_43_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_10_reg_3558[11]_i_51_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_52_n_1\
    );
\add_ln700_10_reg_3558_reg[11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[3]_i_14_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[11]_i_44_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_44_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[11]_i_44_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_44_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[11]_i_53_n_1\,
      DI(2) => \add_ln700_10_reg_3558[11]_i_54_n_1\,
      DI(1) => \add_ln700_10_reg_3558[11]_i_55_n_1\,
      DI(0) => \add_ln700_10_reg_3558[11]_i_56_n_1\,
      O(3) => \add_ln700_10_reg_3558_reg[11]_i_44_n_5\,
      O(2) => \add_ln700_10_reg_3558_reg[11]_i_44_n_6\,
      O(1) => \add_ln700_10_reg_3558_reg[11]_i_44_n_7\,
      O(0) => \add_ln700_10_reg_3558_reg[11]_i_44_n_8\,
      S(3) => \add_ln700_10_reg_3558[11]_i_57_n_1\,
      S(2) => \add_ln700_10_reg_3558[11]_i_58_n_1\,
      S(1) => \add_ln700_10_reg_3558[11]_i_59_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_60_n_1\
    );
\add_ln700_10_reg_3558_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_10_reg_3558_reg[3]_i_14_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[3]_i_14_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[3]_i_14_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[3]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[3]_i_16_n_1\,
      DI(2) => \add_ln700_10_reg_3558[3]_i_17_n_1\,
      DI(1) => \add_ln700_10_reg_3558[3]_i_18_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_10_reg_3558_reg[3]_i_14_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \add_ln700_10_reg_3558[3]_i_19_n_1\,
      S(2) => \add_ln700_10_reg_3558[3]_i_20_n_1\,
      S(1) => \add_ln700_10_reg_3558[3]_i_21_n_1\,
      S(0) => \add_ln700_10_reg_3558[3]_i_22_n_1\
    );
\add_ln700_10_reg_3558_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_10_reg_3558_reg[7]_i_14_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[7]_i_14_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[7]_i_14_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[7]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[7]_i_15_n_1\,
      DI(2) => \add_ln700_10_reg_3558[7]_i_16_n_1\,
      DI(1) => \add_ln700_10_reg_3558[7]_i_17_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \add_ln700_10_reg_3558[7]_i_18_n_1\,
      S(2) => \add_ln700_10_reg_3558[7]_i_19_n_1\,
      S(1) => \add_ln700_10_reg_3558[7]_i_20_n_1\,
      S(0) => \add_ln700_10_reg_3558[7]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_9_reg_3553_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20 is
  signal \mul_ln1352_9_reg_3553[10]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_19_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_20_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_21_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_22_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[10]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[11]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[11]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[11]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[11]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[11]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[2]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553[6]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_9_reg_3553_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1352_9_reg_3553[10]_i_19\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mul_ln1352_9_reg_3553[10]_i_21\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mul_ln1352_9_reg_3553[10]_i_22\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mul_ln1352_9_reg_3553[2]_i_9\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln1352_9_reg_3553_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_9_reg_3553_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln1352_9_reg_3553_reg[6]_i_1\ : label is 35;
begin
\mul_ln1352_9_reg_3553[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I1 => Q(4),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(5),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(6),
      O => \mul_ln1352_9_reg_3553[10]_i_11_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I1 => Q(3),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(4),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(5),
      O => \mul_ln1352_9_reg_3553[10]_i_12_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I1 => Q(2),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(3),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(4),
      O => \mul_ln1352_9_reg_3553[10]_i_13_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I1 => Q(1),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(2),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(3),
      O => \mul_ln1352_9_reg_3553[10]_i_14_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553[10]_i_11_n_1\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I2 => Q(6),
      I3 => \mul_ln1352_9_reg_3553[10]_i_19_n_1\,
      I4 => Q(7),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[10]_i_15_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553[10]_i_12_n_1\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I2 => Q(5),
      I3 => \mul_ln1352_9_reg_3553[10]_i_20_n_1\,
      I4 => Q(6),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[10]_i_16_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553[10]_i_13_n_1\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I2 => Q(4),
      I3 => \mul_ln1352_9_reg_3553[10]_i_21_n_1\,
      I4 => Q(5),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[10]_i_17_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553[10]_i_14_n_1\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I2 => Q(3),
      I3 => \mul_ln1352_9_reg_3553[10]_i_22_n_1\,
      I4 => Q(4),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[10]_i_18_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      O => \mul_ln1352_9_reg_3553[10]_i_19_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I2 => Q(6),
      O => \mul_ln1352_9_reg_3553[10]_i_2_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      O => \mul_ln1352_9_reg_3553[10]_i_20_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      O => \mul_ln1352_9_reg_3553[10]_i_21_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      O => \mul_ln1352_9_reg_3553[10]_i_22_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I2 => Q(5),
      O => \mul_ln1352_9_reg_3553[10]_i_3_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I1 => Q(4),
      I2 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\,
      O => \mul_ln1352_9_reg_3553[10]_i_4_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[10]_i_5_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7\,
      I2 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_2\,
      I3 => Q(7),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[10]_i_6_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8\,
      I2 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7\,
      I3 => Q(6),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[10]_i_7_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8\,
      I3 => Q(5),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[10]_i_8_n_1\
    );
\mul_ln1352_9_reg_3553[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I4 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_6\,
      O => \mul_ln1352_9_reg_3553[10]_i_9_n_1\
    );
\mul_ln1352_9_reg_3553[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I1 => Q(7),
      I2 => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_2\,
      O => \mul_ln1352_9_reg_3553[11]_i_2_n_1\
    );
\mul_ln1352_9_reg_3553[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I1 => Q(7),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I3 => Q(6),
      O => \mul_ln1352_9_reg_3553[11]_i_4_n_1\
    );
\mul_ln1352_9_reg_3553[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I1 => Q(5),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(6),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(7),
      O => \mul_ln1352_9_reg_3553[11]_i_5_n_1\
    );
\mul_ln1352_9_reg_3553[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I3 => Q(7),
      O => \mul_ln1352_9_reg_3553[11]_i_6_n_1\
    );
\mul_ln1352_9_reg_3553[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I4 => Q(7),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      O => \mul_ln1352_9_reg_3553[11]_i_7_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I1 => Q(2),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[2]_i_2_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I1 => Q(1),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I3 => Q(0),
      O => \mul_ln1352_9_reg_3553[2]_i_3_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I1 => Q(1),
      O => \mul_ln1352_9_reg_3553[2]_i_4_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_9_reg_3553[2]_i_9_n_1\,
      I2 => Q(1),
      I3 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I4 => Q(0),
      I5 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      O => \mul_ln1352_9_reg_3553[2]_i_5_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I5 => Q(2),
      O => \mul_ln1352_9_reg_3553[2]_i_6_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      I1 => Q(1),
      I2 => \mul_ln1352_9_reg_3553_reg[11]\(1),
      I3 => Q(0),
      O => \mul_ln1352_9_reg_3553[2]_i_7_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[2]_i_8_n_1\
    );
\mul_ln1352_9_reg_3553[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(0),
      O => \mul_ln1352_9_reg_3553[2]_i_9_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I2 => Q(2),
      O => \mul_ln1352_9_reg_3553[6]_i_2_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8\,
      I1 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I2 => Q(1),
      O => \mul_ln1352_9_reg_3553[6]_i_3_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5\,
      O => \mul_ln1352_9_reg_3553[6]_i_4_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7\,
      I2 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_6\,
      I3 => Q(3),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[6]_i_5_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8\,
      I2 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7\,
      I3 => Q(2),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[6]_i_6_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5\,
      I1 => Q(0),
      I2 => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8\,
      I3 => Q(1),
      I4 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      O => \mul_ln1352_9_reg_3553[6]_i_7_n_1\
    );
\mul_ln1352_9_reg_3553[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1352_9_reg_3553_reg[11]\(3),
      I1 => Q(0),
      I2 => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5\,
      O => \mul_ln1352_9_reg_3553[6]_i_8_n_1\
    );
\mul_ln1352_9_reg_3553_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_9_reg_3553_reg[6]_i_1_n_1\,
      CO(3) => \mul_ln1352_9_reg_3553_reg[10]_i_1_n_1\,
      CO(2) => \mul_ln1352_9_reg_3553_reg[10]_i_1_n_2\,
      CO(1) => \mul_ln1352_9_reg_3553_reg[10]_i_1_n_3\,
      CO(0) => \mul_ln1352_9_reg_3553_reg[10]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_9_reg_3553[10]_i_2_n_1\,
      DI(2) => \mul_ln1352_9_reg_3553[10]_i_3_n_1\,
      DI(1) => \mul_ln1352_9_reg_3553[10]_i_4_n_1\,
      DI(0) => \mul_ln1352_9_reg_3553[10]_i_5_n_1\,
      O(3 downto 0) => p(10 downto 7),
      S(3) => \mul_ln1352_9_reg_3553[10]_i_6_n_1\,
      S(2) => \mul_ln1352_9_reg_3553[10]_i_7_n_1\,
      S(1) => \mul_ln1352_9_reg_3553[10]_i_8_n_1\,
      S(0) => \mul_ln1352_9_reg_3553[10]_i_9_n_1\
    );
\mul_ln1352_9_reg_3553_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_1\,
      CO(3) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_1\,
      CO(2) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_2\,
      CO(1) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_3\,
      CO(0) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_9_reg_3553[10]_i_11_n_1\,
      DI(2) => \mul_ln1352_9_reg_3553[10]_i_12_n_1\,
      DI(1) => \mul_ln1352_9_reg_3553[10]_i_13_n_1\,
      DI(0) => \mul_ln1352_9_reg_3553[10]_i_14_n_1\,
      O(3) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5\,
      O(2) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_6\,
      O(1) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7\,
      O(0) => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8\,
      S(3) => \mul_ln1352_9_reg_3553[10]_i_15_n_1\,
      S(2) => \mul_ln1352_9_reg_3553[10]_i_16_n_1\,
      S(1) => \mul_ln1352_9_reg_3553[10]_i_17_n_1\,
      S(0) => \mul_ln1352_9_reg_3553[10]_i_18_n_1\
    );
\mul_ln1352_9_reg_3553_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_9_reg_3553_reg[10]_i_1_n_1\,
      CO(3 downto 0) => \NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p(11),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln1352_9_reg_3553[11]_i_2_n_1\
    );
\mul_ln1352_9_reg_3553_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_9_reg_3553_reg[10]_i_10_n_1\,
      CO(3) => \NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_2\,
      CO(1) => \NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln1352_9_reg_3553[11]_i_4_n_1\,
      DI(0) => \mul_ln1352_9_reg_3553[11]_i_5_n_1\,
      O(3 downto 2) => \NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7\,
      O(0) => \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln1352_9_reg_3553[11]_i_6_n_1\,
      S(0) => \mul_ln1352_9_reg_3553[11]_i_7_n_1\
    );
\mul_ln1352_9_reg_3553_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_1\,
      CO(2) => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_2\,
      CO(1) => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_3\,
      CO(0) => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_9_reg_3553[2]_i_2_n_1\,
      DI(2) => \mul_ln1352_9_reg_3553[2]_i_3_n_1\,
      DI(1) => \mul_ln1352_9_reg_3553[2]_i_4_n_1\,
      DI(0) => '0',
      O(3) => \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5\,
      O(2 downto 0) => p(2 downto 0),
      S(3) => \mul_ln1352_9_reg_3553[2]_i_5_n_1\,
      S(2) => \mul_ln1352_9_reg_3553[2]_i_6_n_1\,
      S(1) => \mul_ln1352_9_reg_3553[2]_i_7_n_1\,
      S(0) => \mul_ln1352_9_reg_3553[2]_i_8_n_1\
    );
\mul_ln1352_9_reg_3553_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_9_reg_3553_reg[6]_i_1_n_1\,
      CO(2) => \mul_ln1352_9_reg_3553_reg[6]_i_1_n_2\,
      CO(1) => \mul_ln1352_9_reg_3553_reg[6]_i_1_n_3\,
      CO(0) => \mul_ln1352_9_reg_3553_reg[6]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_9_reg_3553[6]_i_2_n_1\,
      DI(2) => \mul_ln1352_9_reg_3553[6]_i_3_n_1\,
      DI(1) => \mul_ln1352_9_reg_3553[6]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => p(6 downto 3),
      S(3) => \mul_ln1352_9_reg_3553[6]_i_5_n_1\,
      S(2) => \mul_ln1352_9_reg_3553[6]_i_6_n_1\,
      S(1) => \mul_ln1352_9_reg_3553[6]_i_7_n_1\,
      S(0) => \mul_ln1352_9_reg_3553[6]_i_8_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_7_reg_3548_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_7_reg_3548_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21 is
  signal \add_ln700_7_reg_3548[11]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_20_n_8\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_6\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_7\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_21_n_8\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_7_reg_3548_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_45\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_47\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[11]_i_48\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \add_ln700_7_reg_3548[3]_i_15\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_7_reg_3548_reg[7]_i_2\ : label is 35;
begin
  p(11 downto 0) <= \^p\(11 downto 0);
\add_ln700_7_reg_3548[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_20_n_8\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I2 => Q(5),
      O => \add_ln700_7_reg_3548[11]_i_10_n_1\
    );
\add_ln700_7_reg_3548[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_21_n_5\,
      O => \add_ln700_7_reg_3548[11]_i_11_n_1\
    );
\add_ln700_7_reg_3548[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_12_n_1\
    );
\add_ln700_7_reg_3548[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB43C3C"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_20_n_7\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_20_n_2\,
      I3 => Q(7),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_13_n_1\
    );
\add_ln700_7_reg_3548[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_20_n_8\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_20_n_7\,
      I3 => Q(6),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_14_n_1\
    );
\add_ln700_7_reg_3548[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_20_n_8\,
      I3 => Q(5),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[11]_i_15_n_1\
    );
\add_ln700_7_reg_3548[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_21_n_5\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I4 => \add_ln700_7_reg_3548_reg[11]_i_21_n_6\,
      O => \add_ln700_7_reg_3548[11]_i_16_n_1\
    );
\add_ln700_7_reg_3548[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I1 => Q(7),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_20_n_2\,
      O => \add_ln700_7_reg_3548[11]_i_19_n_1\
    );
\add_ln700_7_reg_3548[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I1 => Q(7),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I3 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_31_n_1\
    );
\add_ln700_7_reg_3548[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I1 => Q(5),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(6),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(7),
      O => \add_ln700_7_reg_3548[11]_i_32_n_1\
    );
\add_ln700_7_reg_3548[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I3 => Q(7),
      O => \add_ln700_7_reg_3548[11]_i_33_n_1\
    );
\add_ln700_7_reg_3548[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I4 => Q(7),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      O => \add_ln700_7_reg_3548[11]_i_34_n_1\
    );
\add_ln700_7_reg_3548[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I1 => Q(4),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(5),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_35_n_1\
    );
\add_ln700_7_reg_3548[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I1 => Q(3),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(4),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(5),
      O => \add_ln700_7_reg_3548[11]_i_36_n_1\
    );
\add_ln700_7_reg_3548[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I1 => Q(2),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(3),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(4),
      O => \add_ln700_7_reg_3548[11]_i_37_n_1\
    );
\add_ln700_7_reg_3548[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(2),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(3),
      O => \add_ln700_7_reg_3548[11]_i_38_n_1\
    );
\add_ln700_7_reg_3548[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_35_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I2 => Q(6),
      I3 => \add_ln700_7_reg_3548[11]_i_45_n_1\,
      I4 => Q(7),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_39_n_1\
    );
\add_ln700_7_reg_3548[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln700_7_reg_3548_reg[11]\(0),
      O => S(0)
    );
\add_ln700_7_reg_3548[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_36_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I2 => Q(5),
      I3 => \add_ln700_7_reg_3548[11]_i_46_n_1\,
      I4 => Q(6),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_40_n_1\
    );
\add_ln700_7_reg_3548[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_37_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I2 => Q(4),
      I3 => \add_ln700_7_reg_3548[11]_i_47_n_1\,
      I4 => Q(5),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_41_n_1\
    );
\add_ln700_7_reg_3548[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \add_ln700_7_reg_3548[11]_i_38_n_1\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I2 => Q(3),
      I3 => \add_ln700_7_reg_3548[11]_i_48_n_1\,
      I4 => Q(4),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[11]_i_42_n_1\
    );
\add_ln700_7_reg_3548[11]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_45_n_1\
    );
\add_ln700_7_reg_3548[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_46_n_1\
    );
\add_ln700_7_reg_3548[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_47_n_1\
    );
\add_ln700_7_reg_3548[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      O => \add_ln700_7_reg_3548[11]_i_48_n_1\
    );
\add_ln700_7_reg_3548[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_20_n_7\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I2 => Q(6),
      O => \add_ln700_7_reg_3548[11]_i_9_n_1\
    );
\add_ln700_7_reg_3548[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548[3]_i_15_n_1\,
      I2 => Q(1),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I4 => Q(0),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      O => \add_ln700_7_reg_3548[3]_i_10_n_1\
    );
\add_ln700_7_reg_3548[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I5 => Q(2),
      O => \add_ln700_7_reg_3548[3]_i_11_n_1\
    );
\add_ln700_7_reg_3548[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I3 => Q(0),
      O => \add_ln700_7_reg_3548[3]_i_12_n_1\
    );
\add_ln700_7_reg_3548[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_13_n_1\
    );
\add_ln700_7_reg_3548[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_15_n_1\
    );
\add_ln700_7_reg_3548[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I1 => Q(2),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      O => \add_ln700_7_reg_3548[3]_i_7_n_1\
    );
\add_ln700_7_reg_3548[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(1),
      I1 => Q(1),
      I2 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(2),
      I3 => Q(0),
      O => \add_ln700_7_reg_3548[3]_i_8_n_1\
    );
\add_ln700_7_reg_3548[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(0),
      I1 => Q(1),
      O => \add_ln700_7_reg_3548[3]_i_9_n_1\
    );
\add_ln700_7_reg_3548[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_21_n_7\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_21_n_6\,
      I3 => Q(3),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_10_n_1\
    );
\add_ln700_7_reg_3548[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44BC3C3"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln700_7_reg_3548_reg[11]_i_21_n_8\,
      I2 => \add_ln700_7_reg_3548_reg[11]_i_21_n_7\,
      I3 => Q(2),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_11_n_1\
    );
\add_ln700_7_reg_3548[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[3]_i_2_n_5\,
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[11]_i_21_n_8\,
      I3 => Q(1),
      I4 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      O => \add_ln700_7_reg_3548[7]_i_12_n_1\
    );
\add_ln700_7_reg_3548[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[3]_i_2_n_5\,
      O => \add_ln700_7_reg_3548[7]_i_13_n_1\
    );
\add_ln700_7_reg_3548[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_21_n_7\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I2 => Q(2),
      O => \add_ln700_7_reg_3548[7]_i_7_n_1\
    );
\add_ln700_7_reg_3548[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[11]_i_21_n_8\,
      I1 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I2 => Q(1),
      O => \add_ln700_7_reg_3548[7]_i_8_n_1\
    );
\add_ln700_7_reg_3548[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \add_ln700_7_reg_3548_reg[7]_i_2_0\(3),
      I1 => Q(0),
      I2 => \add_ln700_7_reg_3548_reg[3]_i_2_n_5\,
      O => \add_ln700_7_reg_3548[7]_i_9_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[11]_i_21_n_1\,
      CO(3) => \NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_20_n_2\,
      CO(1) => \NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED\(1),
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln700_7_reg_3548[11]_i_31_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_32_n_1\,
      O(3 downto 2) => \NLW_add_ln700_7_reg_3548_reg[11]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1) => \add_ln700_7_reg_3548_reg[11]_i_20_n_7\,
      O(0) => \add_ln700_7_reg_3548_reg[11]_i_20_n_8\,
      S(3 downto 2) => B"01",
      S(1) => \add_ln700_7_reg_3548[11]_i_33_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_34_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[3]_i_2_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[11]_i_21_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_21_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[11]_i_21_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_21_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[11]_i_35_n_1\,
      DI(2) => \add_ln700_7_reg_3548[11]_i_36_n_1\,
      DI(1) => \add_ln700_7_reg_3548[11]_i_37_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_38_n_1\,
      O(3) => \add_ln700_7_reg_3548_reg[11]_i_21_n_5\,
      O(2) => \add_ln700_7_reg_3548_reg[11]_i_21_n_6\,
      O(1) => \add_ln700_7_reg_3548_reg[11]_i_21_n_7\,
      O(0) => \add_ln700_7_reg_3548_reg[11]_i_21_n_8\,
      S(3) => \add_ln700_7_reg_3548[11]_i_39_n_1\,
      S(2) => \add_ln700_7_reg_3548[11]_i_40_n_1\,
      S(1) => \add_ln700_7_reg_3548[11]_i_41_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_42_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[7]_i_2_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[11]_i_3_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_3_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[11]_i_3_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[11]_i_9_n_1\,
      DI(2) => \add_ln700_7_reg_3548[11]_i_10_n_1\,
      DI(1) => \add_ln700_7_reg_3548[11]_i_11_n_1\,
      DI(0) => \add_ln700_7_reg_3548[11]_i_12_n_1\,
      O(3 downto 0) => \^p\(10 downto 7),
      S(3) => \add_ln700_7_reg_3548[11]_i_13_n_1\,
      S(2) => \add_ln700_7_reg_3548[11]_i_14_n_1\,
      S(1) => \add_ln700_7_reg_3548[11]_i_15_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_16_n_1\
    );
\add_ln700_7_reg_3548_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[11]_i_3_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_7_reg_3548_reg[11]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_7_reg_3548_reg[11]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^p\(11),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_7_reg_3548[11]_i_19_n_1\
    );
\add_ln700_7_reg_3548_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_7_reg_3548_reg[3]_i_2_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[3]_i_2_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[3]_i_2_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[3]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[3]_i_7_n_1\,
      DI(2) => \add_ln700_7_reg_3548[3]_i_8_n_1\,
      DI(1) => \add_ln700_7_reg_3548[3]_i_9_n_1\,
      DI(0) => '0',
      O(3) => \add_ln700_7_reg_3548_reg[3]_i_2_n_5\,
      O(2 downto 0) => \^p\(2 downto 0),
      S(3) => \add_ln700_7_reg_3548[3]_i_10_n_1\,
      S(2) => \add_ln700_7_reg_3548[3]_i_11_n_1\,
      S(1) => \add_ln700_7_reg_3548[3]_i_12_n_1\,
      S(0) => \add_ln700_7_reg_3548[3]_i_13_n_1\
    );
\add_ln700_7_reg_3548_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_7_reg_3548_reg[7]_i_2_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[7]_i_2_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[7]_i_2_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[7]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[7]_i_7_n_1\,
      DI(2) => \add_ln700_7_reg_3548[7]_i_8_n_1\,
      DI(1) => \add_ln700_7_reg_3548[7]_i_9_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^p\(6 downto 3),
      S(3) => \add_ln700_7_reg_3548[7]_i_10_n_1\,
      S(2) => \add_ln700_7_reg_3548[7]_i_11_n_1\,
      S(1) => \add_ln700_7_reg_3548[7]_i_12_n_1\,
      S(0) => \add_ln700_7_reg_3548[7]_i_13_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf : entity is "ibuf";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[24]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair182";
begin
  Q(0) <= \^q\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[24]_0\(24),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in0_V_V_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(24),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[24]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[24]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[24]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[24]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[24]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[24]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[24]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[24]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[24]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[24]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[24]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[24]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[24]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[24]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[24]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[24]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[24]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[24]_0\(24),
      I1 => \^q\(0),
      O => D(24)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[24]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[24]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[24]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[24]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[24]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[24]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[24]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[24]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[48]_0\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized0\ : entity is "ibuf";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[12]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[15]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[16]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[17]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[18]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[19]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[20]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[21]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[22]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[23]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[41]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[42]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[43]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \odata[44]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \odata[45]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[46]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[47]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[48]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[4]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \odata[8]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of weights_V_V_TREADY_INST_0 : label is "soft_lutpair218";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(32),
      Q => \ireg_reg_n_1_[32]\,
      R => SR(0)
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(33),
      Q => \ireg_reg_n_1_[33]\,
      R => SR(0)
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(34),
      Q => \ireg_reg_n_1_[34]\,
      R => SR(0)
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(35),
      Q => \ireg_reg_n_1_[35]\,
      R => SR(0)
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(36),
      Q => \ireg_reg_n_1_[36]\,
      R => SR(0)
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(37),
      Q => \ireg_reg_n_1_[37]\,
      R => SR(0)
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(38),
      Q => \ireg_reg_n_1_[38]\,
      R => SR(0)
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(39),
      Q => \ireg_reg_n_1_[39]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(40),
      Q => \ireg_reg_n_1_[40]\,
      R => SR(0)
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(41),
      Q => \ireg_reg_n_1_[41]\,
      R => SR(0)
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(42),
      Q => \ireg_reg_n_1_[42]\,
      R => SR(0)
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(43),
      Q => \ireg_reg_n_1_[43]\,
      R => SR(0)
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(44),
      Q => \ireg_reg_n_1_[44]\,
      R => SR(0)
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(45),
      Q => \ireg_reg_n_1_[45]\,
      R => SR(0)
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(46),
      Q => \ireg_reg_n_1_[46]\,
      R => SR(0)
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(47),
      Q => \ireg_reg_n_1_[47]\,
      R => SR(0)
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(48),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[48]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[48]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[48]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[48]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[48]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[48]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[48]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[48]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[48]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[48]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[48]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[48]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[48]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[48]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[48]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[48]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[48]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[48]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[48]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[48]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[48]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[48]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[48]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[48]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[48]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[48]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[32]\,
      I1 => \ireg_reg[48]_0\(32),
      I2 => \^q\(0),
      O => D(32)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[33]\,
      I1 => \ireg_reg[48]_0\(33),
      I2 => \^q\(0),
      O => D(33)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[34]\,
      I1 => \ireg_reg[48]_0\(34),
      I2 => \^q\(0),
      O => D(34)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[35]\,
      I1 => \ireg_reg[48]_0\(35),
      I2 => \^q\(0),
      O => D(35)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[36]\,
      I1 => \ireg_reg[48]_0\(36),
      I2 => \^q\(0),
      O => D(36)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[37]\,
      I1 => \ireg_reg[48]_0\(37),
      I2 => \^q\(0),
      O => D(37)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[38]\,
      I1 => \ireg_reg[48]_0\(38),
      I2 => \^q\(0),
      O => D(38)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[39]\,
      I1 => \ireg_reg[48]_0\(39),
      I2 => \^q\(0),
      O => D(39)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[48]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[40]\,
      I1 => \ireg_reg[48]_0\(40),
      I2 => \^q\(0),
      O => D(40)
    );
\odata[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[41]\,
      I1 => \ireg_reg[48]_0\(41),
      I2 => \^q\(0),
      O => D(41)
    );
\odata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[42]\,
      I1 => \ireg_reg[48]_0\(42),
      I2 => \^q\(0),
      O => D(42)
    );
\odata[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[43]\,
      I1 => \ireg_reg[48]_0\(43),
      I2 => \^q\(0),
      O => D(43)
    );
\odata[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[44]\,
      I1 => \ireg_reg[48]_0\(44),
      I2 => \^q\(0),
      O => D(44)
    );
\odata[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[45]\,
      I1 => \ireg_reg[48]_0\(45),
      I2 => \^q\(0),
      O => D(45)
    );
\odata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[46]\,
      I1 => \ireg_reg[48]_0\(46),
      I2 => \^q\(0),
      O => D(46)
    );
\odata[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[47]\,
      I1 => \ireg_reg[48]_0\(47),
      I2 => \^q\(0),
      O => D(47)
    );
\odata[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[48]_0\(48),
      I1 => \^q\(0),
      O => D(48)
    );
\odata[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[48]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[48]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[48]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[48]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[48]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[48]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
weights_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[48]_0\(48),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ireg_reg[16]_0\ : out STD_LOGIC;
    \ireg_reg[16]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized1\ : entity is "ibuf";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[11]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[12]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \odata[15]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[3]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[7]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[9]_i_1__1\ : label is "soft_lutpair191";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(10),
      Q => \^q\(7),
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(12),
      Q => \^q\(8),
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(13),
      Q => \^q\(9),
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(14),
      Q => \^q\(10),
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(16),
      Q => \^q\(11),
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(4),
      Q => \^q\(3),
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(5),
      Q => \^q\(4),
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(6),
      Q => \^q\(5),
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(8),
      Q => \^q\(6),
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_1\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_1\(11),
      I2 => \^q\(11),
      O => D(3)
    );
\odata[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => ap_rst_n,
      O => \ireg_reg[16]_0\
    );
\odata[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_1\(15),
      I2 => \^q\(11),
      O => D(4)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_1\(3),
      I2 => \^q\(11),
      O => D(0)
    );
\odata[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_1\(7),
      I2 => \^q\(11),
      O => D(1)
    );
\odata[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_1\(9),
      I2 => \^q\(11),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_0\ : in STD_LOGIC;
    \odata_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \odata_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf : entity is "obuf";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[24]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ireg[24]_i_2\ : label is "soft_lutpair188";
begin
  Q(24 downto 0) <= \^q\(24 downto 0);
\ireg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \odata_reg[0]_1\(0),
      I1 => \odata_reg[0]_0\,
      I2 => \^q\(24),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^q\(24),
      I1 => \odata_reg[0]_0\,
      I2 => \odata_reg[0]_1\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^q\(24),
      I1 => \odata_reg[0]_0\,
      I2 => \odata_reg[0]_1\(0),
      O => p_0_in
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(10),
      Q => \^q\(10),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(11),
      Q => \^q\(11),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(12),
      Q => \^q\(12),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(13),
      Q => \^q\(13),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(14),
      Q => \^q\(14),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(15),
      Q => \^q\(15),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(16),
      Q => \^q\(16),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(17),
      Q => \^q\(17),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(18),
      Q => \^q\(18),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(19),
      Q => \^q\(19),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(20),
      Q => \^q\(20),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(21),
      Q => \^q\(21),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(22),
      Q => \^q\(22),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(23),
      Q => \^q\(23),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(24),
      Q => \^q\(24),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(5),
      Q => \^q\(5),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(6),
      Q => \^q\(6),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(7),
      Q => \^q\(7),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(8),
      Q => \^q\(8),
      R => \odata_reg[0]_2\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(9),
      Q => \^q\(9),
      R => \odata_reg[0]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[48]\ : in STD_LOGIC;
    \ireg_reg[48]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized0\ : entity is "obuf";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[48]_i_1_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[48]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ireg[48]_i_2\ : label is "soft_lutpair219";
begin
  Q(48 downto 0) <= \^q\(48 downto 0);
  SR(0) <= \^sr\(0);
\ireg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \ireg_reg[48]_0\(0),
      I1 => \ireg_reg[48]\,
      I2 => \^q\(48),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ireg[48]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^q\(48),
      I1 => \ireg_reg[48]\,
      I2 => \ireg_reg[48]_0\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^q\(48),
      I1 => \ireg_reg[48]\,
      I2 => \ireg_reg[48]_0\(0),
      O => \odata[48]_i_1_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(33),
      Q => \^q\(33),
      R => \^sr\(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(34),
      Q => \^q\(34),
      R => \^sr\(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(35),
      Q => \^q\(35),
      R => \^sr\(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(36),
      Q => \^q\(36),
      R => \^sr\(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(37),
      Q => \^q\(37),
      R => \^sr\(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(38),
      Q => \^q\(38),
      R => \^sr\(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(39),
      Q => \^q\(39),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(40),
      Q => \^q\(40),
      R => \^sr\(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(41),
      Q => \^q\(41),
      R => \^sr\(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(42),
      Q => \^q\(42),
      R => \^sr\(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(43),
      Q => \^q\(43),
      R => \^sr\(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(44),
      Q => \^q\(44),
      R => \^sr\(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(45),
      Q => \^q\(45),
      R => \^sr\(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(46),
      Q => \^q\(46),
      R => \^sr\(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(47),
      Q => \^q\(47),
      R => \^sr\(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(48),
      Q => \^q\(48),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized1\ : entity is "obuf";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \odata[15]_i_2_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[16]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ireg[16]_i_2\ : label is "soft_lutpair192";
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
\ireg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(16),
      I2 => \ireg_reg[16]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(16),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[16]\(0),
      O => E(0)
    );
\odata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(16),
      I1 => out_V_V_TREADY,
      O => \odata[15]_i_2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => \odata_reg[0]_0\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[15]_i_2_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => \odata_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy is
  port (
    \q0_reg[8]\ : out STD_LOGIC;
    \q0_reg[9]\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[11]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_6\ : in STD_LOGIC;
    \q0_reg[9]_7\ : in STD_LOGIC;
    \q0_reg[9]_8\ : in STD_LOGIC;
    \q0_reg[9]_9\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \xor_ln899_51_reg_4098_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_51_reg_4098_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xor_ln899_51_reg_4098_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_53_reg_4108_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_45_reg_4068_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom
     port map (
      DI(0) => DI(0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_42_reg_4053_reg[0]\(0) => \icmp_ln899_42_reg_4053_reg[0]\(0),
      \icmp_ln899_45_reg_4068_reg[0]_i_2\ => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      \icmp_ln899_46_reg_4073_reg[0]\ => \icmp_ln899_46_reg_4073_reg[0]\,
      \icmp_ln899_53_reg_4108_reg[0]\ => \icmp_ln899_53_reg_4108_reg[0]\,
      \icmp_ln899_53_reg_4108_reg[0]_i_2\ => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[11]_2\(0) => \q0_reg[11]_1\(0),
      \q0_reg[12]_0\(0) => \q0_reg[12]\(0),
      \q0_reg[12]_1\(0) => \q0_reg[12]_0\(0),
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\(0) => \q0_reg[1]_1\(0),
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\ => \q0_reg[6]_0\,
      \q0_reg[6]_2\ => \q0_reg[6]_1\,
      \q0_reg[6]_3\ => \q0_reg[6]_2\,
      \q0_reg[6]_4\ => \q0_reg[6]_3\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      \q0_reg[9]_10\ => \q0_reg[9]_9\,
      \q0_reg[9]_2\(0) => \q0_reg[9]_1\(0),
      \q0_reg[9]_3\(0) => \q0_reg[9]_2\(0),
      \q0_reg[9]_4\(0) => \q0_reg[9]_3\(0),
      \q0_reg[9]_5\(0) => \q0_reg[9]_4\(0),
      \q0_reg[9]_6\(0) => \q0_reg[9]_5\(0),
      \q0_reg[9]_7\ => \q0_reg[9]_6\,
      \q0_reg[9]_8\ => \q0_reg[9]_7\,
      \q0_reg[9]_9\ => \q0_reg[9]_8\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_51_reg_4098_reg[0]\(0) => \xor_ln899_51_reg_4098_reg[0]\(0),
      \xor_ln899_51_reg_4098_reg[0]_0\(0) => \xor_ln899_51_reg_4098_reg[0]_0\(0),
      \xor_ln899_51_reg_4098_reg[0]_i_2_0\ => \xor_ln899_51_reg_4098_reg[0]_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom
     port map (
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      accu_0_3_V_fu_1999_p2(3 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\ => \icmp_ln899_52_reg_4103_reg[0]\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_53_reg_4108_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[3]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(1 downto 0) => O(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_fu_1999_p2(7 downto 0) => accu_0_3_V_fu_1999_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      \icmp_ln899_53_reg_4108_reg[0]\(1 downto 0) => \icmp_ln899_53_reg_4108_reg[0]\(1 downto 0),
      \icmp_ln899_53_reg_4108_reg[0]_0\(1 downto 0) => \icmp_ln899_53_reg_4108_reg[0]_0\(1 downto 0),
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[2]_1\(0) => \q0_reg[2]_0\(0),
      \q0_reg[2]_2\ => \q0_reg[2]_1\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[3]_2\ => \q0_reg[3]_1\,
      \q0_reg[3]_3\ => \q0_reg[3]_2\,
      \q0_reg[3]_4\ => \q0_reg[3]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2 is
  port (
    \q0_reg[11]\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[10]\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[3]\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_54_reg_4113_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_54_reg_4113_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_53_reg_4108_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_54_reg_4113_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\ => \icmp_ln899_52_reg_4103_reg[0]\,
      \icmp_ln899_53_reg_4108_reg[0]_i_2\ => \icmp_ln899_53_reg_4108_reg[0]_i_2\,
      \icmp_ln899_54_reg_4113_reg[0]\(0) => \icmp_ln899_54_reg_4113_reg[0]\(0),
      \icmp_ln899_54_reg_4113_reg[0]_0\(0) => \icmp_ln899_54_reg_4113_reg[0]_0\(0),
      \icmp_ln899_54_reg_4113_reg[0]_i_2_0\ => \icmp_ln899_54_reg_4113_reg[0]_i_2\,
      \icmp_ln899_55_reg_4118_reg[0]\ => \icmp_ln899_55_reg_4118_reg[0]\,
      \icmp_ln899_55_reg_4118_reg[0]_i_2_0\ => \icmp_ln899_55_reg_4118_reg[0]_i_2\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\ => \q0_reg[10]_0\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[14]_0\(0) => \q0_reg[14]\(0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \q0_reg[1]_4\ => \q0_reg[1]_3\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[9]_0\(0) => \q0_reg[9]\(0),
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    \icmp_ln899_55_reg_4118_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_55_reg_4118_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_fu_1999_p2(7 downto 0) => accu_0_3_V_fu_1999_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\(1 downto 0) => \icmp_ln899_52_reg_4103_reg[0]\(1 downto 0),
      \icmp_ln899_52_reg_4103_reg[0]_0\(1 downto 0) => \icmp_ln899_52_reg_4103_reg[0]_0\(1 downto 0),
      \icmp_ln899_52_reg_4103_reg[0]_i_2_0\ => \icmp_ln899_52_reg_4103_reg[0]_i_2\,
      \icmp_ln899_55_reg_4118_reg[0]\(0) => \icmp_ln899_55_reg_4118_reg[0]\(0),
      \icmp_ln899_55_reg_4118_reg[0]_0\ => \icmp_ln899_55_reg_4118_reg[0]_0\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \q0_reg[1]_4\ => \q0_reg[1]_3\,
      \q0_reg[1]_5\ => \q0_reg[1]_4\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[8]_3\ => \q0_reg[8]_2\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem is
  port (
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActAem";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom
     port map (
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_25_reg_3968_reg[0]\ => \icmp_ln899_25_reg_3968_reg[0]\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[8]_3\ => \q0_reg[8]_2\,
      \q0_reg[8]_4\ => \q0_reg[8]_3\,
      \q0_reg[8]_5\ => \q0_reg[8]_4\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew is
  port (
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[13]\ : out STD_LOGIC;
    \q0_reg[9]\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[9]_4\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    \q0_reg[6]_5\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \icmp_ln899_2_reg_3853_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_2_reg_3853_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_26_reg_3973_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActBew";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(7 downto 0) => accu_0_1_V_fu_1963_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_26_reg_3973_reg[0]\(2 downto 0) => \icmp_ln899_26_reg_3973_reg[0]\(2 downto 0),
      \icmp_ln899_26_reg_3973_reg[0]_0\(2 downto 0) => \icmp_ln899_26_reg_3973_reg[0]_0\(2 downto 0),
      \icmp_ln899_26_reg_3973_reg[0]_1\(1 downto 0) => \icmp_ln899_26_reg_3973_reg[0]_1\(1 downto 0),
      \icmp_ln899_26_reg_3973_reg[0]_2\(1 downto 0) => \icmp_ln899_26_reg_3973_reg[0]_2\(1 downto 0),
      \icmp_ln899_26_reg_3973_reg[0]_3\ => \icmp_ln899_26_reg_3973_reg[0]_3\,
      \icmp_ln899_2_reg_3853_reg[0]\(1 downto 0) => \icmp_ln899_2_reg_3853_reg[0]\(1 downto 0),
      \icmp_ln899_2_reg_3853_reg[0]_0\(1 downto 0) => \icmp_ln899_2_reg_3853_reg[0]_0\(1 downto 0),
      \icmp_ln899_2_reg_3853_reg[0]_i_2_0\ => \icmp_ln899_2_reg_3853_reg[0]_i_2\,
      q0(0) => q0(0),
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\ => \q0_reg[10]_0\,
      \q0_reg[11]\(0) => \q0_reg[11]\(0),
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\(0) => \q0_reg[6]_0\(0),
      \q0_reg[6]_2\(0) => \q0_reg[6]_1\(0),
      \q0_reg[6]_3\(0) => \q0_reg[6]_2\(0),
      \q0_reg[6]_4\(0) => \q0_reg[6]_3\(0),
      \q0_reg[6]_5\ => \q0_reg[6]_4\,
      \q0_reg[6]_6\ => \q0_reg[6]_5\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      \q0_reg[9]_2\(0) => \q0_reg[9]_1\(0),
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      \q0_reg[9]_4\ => \q0_reg[9]_3\,
      \q0_reg[9]_5\ => \q0_reg[9]_4\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG is
  port (
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[10]_1\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[10]_2\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom
     port map (
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_27_reg_3978_reg[0]\ => \icmp_ln899_27_reg_3978_reg[0]\,
      \icmp_ln899_27_reg_3978_reg[0]_0\ => \icmp_ln899_27_reg_3978_reg[0]_0\,
      \q0_reg[10]_0\(1 downto 0) => \q0_reg[10]\(1 downto 0),
      \q0_reg[10]_1\(1 downto 0) => \q0_reg[10]_0\(1 downto 0),
      \q0_reg[10]_2\ => \q0_reg[10]_1\,
      \q0_reg[10]_3\ => \q0_reg[10]_2\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\(0) => \q0_reg[6]_0\(0),
      \q0_reg[6]_2\(0) => \q0_reg[6]_1\(0),
      \q0_reg[6]_3\ => \q0_reg[6]_2\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ is
  port (
    \q0_reg[5]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_28_reg_3983_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln899_28_reg_3983_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]_3\ : in STD_LOGIC;
    \icmp_ln899_28_reg_3983_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      Q(0) => Q(0),
      accu_0_2_V_fu_1981_p2(11 downto 0) => accu_0_2_V_fu_1981_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_28_reg_3983_reg[0]\(0) => \icmp_ln899_28_reg_3983_reg[0]\(0),
      \icmp_ln899_28_reg_3983_reg[0]_0\(0) => \icmp_ln899_28_reg_3983_reg[0]_0\(0),
      \icmp_ln899_28_reg_3983_reg[0]_1\(0) => \icmp_ln899_28_reg_3983_reg[0]_1\(0),
      \icmp_ln899_28_reg_3983_reg[0]_2\(0) => \icmp_ln899_28_reg_3983_reg[0]_2\(0),
      \icmp_ln899_28_reg_3983_reg[0]_3\ => \icmp_ln899_28_reg_3983_reg[0]_3\,
      \icmp_ln899_28_reg_3983_reg[0]_4\ => \icmp_ln899_28_reg_3983_reg[0]_4\,
      \icmp_ln899_28_reg_3983_reg[0]_i_2_0\ => \icmp_ln899_28_reg_3983_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[2]_1\ => \q0_reg[2]_0\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\ => \q0_reg[5]_0\,
      \q0_reg[5]_2\ => \q0_reg[5]_1\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0 is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_29_reg_3988_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_29_reg_3988_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_29_reg_3988_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_29_reg_3988_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_29_reg_3988_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      accu_0_2_V_fu_1981_p2(9 downto 0) => accu_0_2_V_fu_1981_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_29_reg_3988_reg[0]\(0) => \icmp_ln899_29_reg_3988_reg[0]\(0),
      \icmp_ln899_29_reg_3988_reg[0]_0\(1 downto 0) => \icmp_ln899_29_reg_3988_reg[0]_0\(1 downto 0),
      \icmp_ln899_29_reg_3988_reg[0]_1\(1 downto 0) => \icmp_ln899_29_reg_3988_reg[0]_1\(1 downto 0),
      \icmp_ln899_29_reg_3988_reg[0]_2\ => \icmp_ln899_29_reg_3988_reg[0]_2\,
      \icmp_ln899_29_reg_3988_reg[0]_i_2_0\ => \icmp_ln899_29_reg_3988_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => \nf_assign_fu_262_reg[1]_rep\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \q0_reg[1]_4\ => \q0_reg[1]_3\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa is
  port (
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom
     port map (
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_30_reg_3993_reg[0]\ => \icmp_ln899_30_reg_3993_reg[0]\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[8]_3\ => \q0_reg[8]_2\,
      \q0_reg[8]_4\ => \q0_reg[8]_3\,
      \q0_reg[8]_5\ => \q0_reg[8]_4\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk is
  port (
    \q0_reg[9]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[9]_4\ : in STD_LOGIC;
    \q0_reg[9]_5\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_30_reg_3993_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_29_reg_3988_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom
     port map (
      DI(0) => DI(0),
      S(0) => S(0),
      accu_0_2_V_fu_1981_p2(9 downto 0) => accu_0_2_V_fu_1981_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_29_reg_3988_reg[0]_i_2\ => \icmp_ln899_29_reg_3988_reg[0]_i_2\,
      \icmp_ln899_30_reg_3993_reg[0]\ => \icmp_ln899_30_reg_3993_reg[0]\,
      \icmp_ln899_30_reg_3993_reg[0]_i_2_0\ => \icmp_ln899_30_reg_3993_reg[0]_i_2\,
      \q0_reg[6]_0\(0) => \q0_reg[6]\(0),
      \q0_reg[6]_1\(0) => \q0_reg[6]_0\(0),
      \q0_reg[6]_2\(0) => \q0_reg[6]_1\(0),
      \q0_reg[6]_3\ => \q0_reg[6]_2\,
      \q0_reg[6]_4\ => \q0_reg[6]_3\,
      \q0_reg[6]_5\ => \q0_reg[6]_4\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      \q0_reg[9]_2\(0) => \q0_reg[9]_1\(0),
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      \q0_reg[9]_4\ => \q0_reg[9]_3\,
      \q0_reg[9]_5\ => \q0_reg[9]_4\,
      \q0_reg[9]_6\ => \q0_reg[9]_5\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu is
  port (
    \q0_reg[14]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[15]_1\ : in STD_LOGIC;
    \q0_reg[15]_2\ : in STD_LOGIC;
    \q0_reg[15]_3\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_34_reg_4013_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln899_36_reg_4023_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_38_reg_4033_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_40_reg_4043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_30_reg_3993_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_30_reg_3993_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_31_reg_3998_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_38_reg_4033_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_31_reg_3998_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_40_reg_4043_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      S(0) => S(0),
      accu_0_2_V_fu_1981_p2(9 downto 0) => accu_0_2_V_fu_1981_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_30_reg_3993_reg[0]\(0) => \icmp_ln899_30_reg_3993_reg[0]\(0),
      \icmp_ln899_30_reg_3993_reg[0]_0\(1 downto 0) => \icmp_ln899_30_reg_3993_reg[0]_0\(1 downto 0),
      \icmp_ln899_30_reg_3993_reg[0]_1\(1 downto 0) => \icmp_ln899_30_reg_3993_reg[0]_1\(1 downto 0),
      \icmp_ln899_31_reg_3998_reg[0]\(0) => \icmp_ln899_31_reg_3998_reg[0]\(0),
      \icmp_ln899_31_reg_3998_reg[0]_0\ => \icmp_ln899_31_reg_3998_reg[0]_0\,
      \icmp_ln899_34_reg_4013_reg[0]\(0) => \icmp_ln899_34_reg_4013_reg[0]\(0),
      \icmp_ln899_34_reg_4013_reg[0]_0\(2 downto 0) => \icmp_ln899_34_reg_4013_reg[0]_0\(2 downto 0),
      \icmp_ln899_34_reg_4013_reg[0]_i_1_0\(0) => \icmp_ln899_34_reg_4013_reg[0]_i_1\(0),
      \icmp_ln899_38_reg_4033_reg[0]\(0) => \icmp_ln899_38_reg_4033_reg[0]\(0),
      \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0),
      \icmp_ln899_38_reg_4033_reg[0]_1\(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_1\(1 downto 0),
      \icmp_ln899_38_reg_4033_reg[0]_i_2\ => \icmp_ln899_38_reg_4033_reg[0]_i_2\,
      \icmp_ln899_40_reg_4043_reg[0]\(0) => \icmp_ln899_40_reg_4043_reg[0]\(0),
      \icmp_ln899_40_reg_4043_reg[0]_0\(1 downto 0) => \icmp_ln899_40_reg_4043_reg[0]_0\(1 downto 0),
      \icmp_ln899_40_reg_4043_reg[0]_1\(1 downto 0) => \icmp_ln899_40_reg_4043_reg[0]_1\(1 downto 0),
      \icmp_ln899_40_reg_4043_reg[0]_2\ => \icmp_ln899_40_reg_4043_reg[0]_2\,
      \icmp_ln899_41_reg_4048_reg[0]\ => \icmp_ln899_41_reg_4048_reg[0]\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_10\(1 downto 0) => \q0_reg[14]_9\(1 downto 0),
      \q0_reg[14]_11\(1 downto 0) => \q0_reg[14]_10\(1 downto 0),
      \q0_reg[14]_12\(0) => \q0_reg[14]_11\(0),
      \q0_reg[14]_13\(0) => \q0_reg[14]_12\(0),
      \q0_reg[14]_14\(0) => \q0_reg[14]_13\(0),
      \q0_reg[14]_15\(0) => \q0_reg[14]_14\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\(0) => \q0_reg[14]_3\(0),
      \q0_reg[14]_5\(0) => \q0_reg[14]_4\(0),
      \q0_reg[14]_6\(1 downto 0) => \q0_reg[14]_5\(1 downto 0),
      \q0_reg[14]_7\(1 downto 0) => \q0_reg[14]_6\(1 downto 0),
      \q0_reg[14]_8\(0) => \q0_reg[14]_7\(0),
      \q0_reg[14]_9\(0) => \q0_reg[14]_8\(0),
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[15]_1\ => \q0_reg[15]_0\,
      \q0_reg[15]_2\ => \q0_reg[15]_1\,
      \q0_reg[15]_3\ => \q0_reg[15]_2\,
      \q0_reg[15]_4\ => \q0_reg[15]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_36_reg_4023_reg[0]\(0) => \xor_ln899_36_reg_4023_reg[0]\(0),
      \xor_ln899_36_reg_4023_reg[0]_0\(0) => \xor_ln899_36_reg_4023_reg[0]_0\(0),
      \xor_ln899_36_reg_4023_reg[0]_1\(0) => \xor_ln899_36_reg_4023_reg[0]_1\(0),
      \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0) => \xor_ln899_36_reg_4023_reg[0]_i_2\(0),
      \xor_ln899_37_reg_4028_reg[0]\(0) => \xor_ln899_37_reg_4028_reg[0]\(0),
      \xor_ln899_37_reg_4028_reg[0]_0\(0) => \xor_ln899_37_reg_4028_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM is
  port (
    \q0_reg[8]\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q0_reg[12]_13\ : in STD_LOGIC;
    \q0_reg[12]_14\ : in STD_LOGIC;
    \q0_reg[12]_15\ : in STD_LOGIC;
    \q0_reg[12]_16\ : in STD_LOGIC;
    \icmp_ln899_39_reg_4038_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_41_reg_4048_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_39_reg_4038_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_39_reg_4038_reg[0]_3\ : in STD_LOGIC;
    \icmp_ln899_41_reg_4048_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom
     port map (
      CO(0) => CO(0),
      accu_0_2_V_fu_1981_p2(9 downto 0) => accu_0_2_V_fu_1981_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_39_reg_4038_reg[0]\(0) => \icmp_ln899_39_reg_4038_reg[0]\(0),
      \icmp_ln899_39_reg_4038_reg[0]_0\(0) => \icmp_ln899_39_reg_4038_reg[0]_0\(0),
      \icmp_ln899_39_reg_4038_reg[0]_1\(0) => \icmp_ln899_39_reg_4038_reg[0]_1\(0),
      \icmp_ln899_39_reg_4038_reg[0]_2\ => \icmp_ln899_39_reg_4038_reg[0]_2\,
      \icmp_ln899_39_reg_4038_reg[0]_3\ => \icmp_ln899_39_reg_4038_reg[0]_3\,
      \icmp_ln899_41_reg_4048_reg[0]\(0) => \icmp_ln899_41_reg_4048_reg[0]\(0),
      \icmp_ln899_41_reg_4048_reg[0]_0\(1 downto 0) => \icmp_ln899_41_reg_4048_reg[0]_0\(1 downto 0),
      \icmp_ln899_41_reg_4048_reg[0]_1\(1 downto 0) => \icmp_ln899_41_reg_4048_reg[0]_1\(1 downto 0),
      \icmp_ln899_41_reg_4048_reg[0]_i_2\ => \icmp_ln899_41_reg_4048_reg[0]_i_2\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\(0) => \q0_reg[12]_0\(0),
      \q0_reg[12]_10\(0) => \q0_reg[12]_9\(0),
      \q0_reg[12]_11\(0) => \q0_reg[12]_10\(0),
      \q0_reg[12]_12\(0) => \q0_reg[12]_11\(0),
      \q0_reg[12]_13\(0) => \q0_reg[12]_12\(0),
      \q0_reg[12]_14\ => \q0_reg[12]_13\,
      \q0_reg[12]_15\ => \q0_reg[12]_14\,
      \q0_reg[12]_16\ => \q0_reg[12]_15\,
      \q0_reg[12]_17\ => \q0_reg[12]_16\,
      \q0_reg[12]_2\(0) => \q0_reg[12]_1\(0),
      \q0_reg[12]_3\(0) => \q0_reg[12]_2\(0),
      \q0_reg[12]_4\(1 downto 0) => \q0_reg[12]_3\(1 downto 0),
      \q0_reg[12]_5\(1 downto 0) => \q0_reg[12]_4\(1 downto 0),
      \q0_reg[12]_6\(1 downto 0) => \q0_reg[12]_5\(1 downto 0),
      \q0_reg[12]_7\(1 downto 0) => \q0_reg[12]_6\(1 downto 0),
      \q0_reg[12]_8\(0) => \q0_reg[12]_7\(0),
      \q0_reg[12]_9\(0) => \q0_reg[12]_8\(0),
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      \q0_reg[8]_2\(0) => \q0_reg[8]_1\(0),
      \q0_reg[8]_3\(0) => \q0_reg[8]_2\(0),
      \q0_reg[8]_4\(0) => \q0_reg[8]_3\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6 is
  port (
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_43_reg_4058_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_26_reg_3973_reg[0]_i_2\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_42_reg_4053_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(1 downto 0),
      accu_0_3_V_fu_1999_p2(13 downto 0) => accu_0_3_V_fu_1999_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_26_reg_3973_reg[0]_i_2\ => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      \icmp_ln899_42_reg_4053_reg[0]\(0) => \icmp_ln899_42_reg_4053_reg[0]\(0),
      \icmp_ln899_42_reg_4053_reg[0]_0\(0) => \icmp_ln899_42_reg_4053_reg[0]_0\(0),
      \icmp_ln899_42_reg_4053_reg[0]_1\ => \icmp_ln899_42_reg_4053_reg[0]_1\,
      \icmp_ln899_42_reg_4053_reg[0]_2\ => \icmp_ln899_42_reg_4053_reg[0]_2\,
      \icmp_ln899_42_reg_4053_reg[0]_i_2_0\ => \icmp_ln899_42_reg_4053_reg[0]_i_2\,
      \icmp_ln899_43_reg_4058_reg[0]\(1 downto 0) => \icmp_ln899_43_reg_4058_reg[0]\(1 downto 0),
      \icmp_ln899_43_reg_4058_reg[0]_0\(1 downto 0) => \icmp_ln899_43_reg_4058_reg[0]_0\(1 downto 0),
      \icmp_ln899_43_reg_4058_reg[0]_i_2_0\ => \icmp_ln899_43_reg_4058_reg[0]_i_2\,
      \icmp_ln899_44_reg_4063_reg[0]\ => \icmp_ln899_44_reg_4063_reg[0]\,
      \icmp_ln899_44_reg_4063_reg[0]_i_2\ => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep__0\ => \nf_assign_fu_262_reg[1]_rep__0\,
      \nf_assign_fu_262_reg[1]_rep__0_0\ => \nf_assign_fu_262_reg[1]_rep__0_0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[11]_0\(0) => \q0_reg[11]\(0),
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[14]_0\(0) => \q0_reg[14]\(0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[2]_1\ => \q0_reg[2]_0\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\ => \q0_reg[5]_0\,
      \q0_reg[5]_2\ => \q0_reg[5]_1\,
      \q0_reg[5]_3\ => \q0_reg[5]_2\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\(0) => \q0_reg[6]_0\(0),
      \q0_reg[6]_2\(0) => \q0_reg[6]_1\(0),
      \q0_reg[6]_3\ => \q0_reg[6]_2\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[10]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_8\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[14]_5\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[14]_6\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_47_reg_4078_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_3\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]_i_2\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActShg";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(1 downto 0) => O(1 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(3 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 0),
      accu_0_3_V_fu_1999_p2(11 downto 0) => accu_0_3_V_fu_1999_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_24_reg_3963_reg[0]_i_2\ => \icmp_ln899_24_reg_3963_reg[0]_i_2\,
      \icmp_ln899_43_reg_4058_reg[0]\(0) => \icmp_ln899_43_reg_4058_reg[0]\(0),
      \icmp_ln899_43_reg_4058_reg[0]_0\ => \icmp_ln899_43_reg_4058_reg[0]_0\,
      \icmp_ln899_43_reg_4058_reg[0]_i_2\ => \icmp_ln899_43_reg_4058_reg[0]_i_2\,
      \icmp_ln899_44_reg_4063_reg[0]\ => \icmp_ln899_44_reg_4063_reg[0]\,
      \icmp_ln899_47_reg_4078_reg[0]\(2 downto 0) => \icmp_ln899_47_reg_4078_reg[0]\(2 downto 0),
      \icmp_ln899_47_reg_4078_reg[0]_0\(2 downto 0) => \icmp_ln899_47_reg_4078_reg[0]_0\(2 downto 0),
      \icmp_ln899_47_reg_4078_reg[0]_1\ => \icmp_ln899_47_reg_4078_reg[0]_1\,
      \icmp_ln899_47_reg_4078_reg[0]_i_2_0\ => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      \icmp_ln899_48_reg_4083_reg[0]\ => \icmp_ln899_48_reg_4083_reg[0]\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[0]_rep\ => \nf_assign_fu_262_reg[0]_rep\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\ => \q0_reg[12]_0\,
      \q0_reg[12]_2\ => \q0_reg[12]_1\,
      \q0_reg[12]_3\ => \q0_reg[12]_2\,
      \q0_reg[14]_0\(0) => \q0_reg[14]\(0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\(0) => \q0_reg[14]_3\(0),
      \q0_reg[14]_5\(0) => \q0_reg[14]_4\(0),
      \q0_reg[14]_6\ => \q0_reg[14]_5\,
      \q0_reg[14]_7\ => \q0_reg[14]_6\,
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\(0) => \q0_reg[4]_1\(0),
      \q0_reg[4]_3\(0) => \q0_reg[4]_2\(0),
      \q0_reg[4]_4\(0) => \q0_reg[4]_3\(0),
      \q0_reg[4]_5\(0) => \q0_reg[4]_4\(0),
      \q0_reg[4]_6\(0) => \q0_reg[4]_5\(0),
      \q0_reg[4]_7\(1 downto 0) => \q0_reg[4]_6\(1 downto 0),
      \q0_reg[4]_8\(1 downto 0) => \q0_reg[4]_7\(1 downto 0),
      \q0_reg[4]_9\ => \q0_reg[4]_8\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[9]_0\(0) => \q0_reg[9]\(0),
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_3\ => \xor_ln899_23_reg_3958_reg[0]_i_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq is
  port (
    \nf_assign_fu_262_reg[3]_rep__0\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActThq";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom
     port map (
      Q(0) => Q(0),
      accu_0_3_V_fu_1999_p2(3 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_44_reg_4063_reg[0]\ => \icmp_ln899_44_reg_4063_reg[0]\,
      \icmp_ln899_44_reg_4063_reg[0]_i_2\ => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[3]_rep__0\ => \nf_assign_fu_262_reg[3]_rep__0\,
      \q0_reg[4]_0\(0) => \q0_reg[4]\(0),
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\ => \q0_reg[4]_1\,
      \q0_reg[4]_3\ => \q0_reg[4]_2\,
      \q0_reg[4]_4\ => \q0_reg[4]_3\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[5]_4\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[5]_5\ : in STD_LOGIC;
    \q0_reg[5]_6\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_45_reg_4068_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_45_reg_4068_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_fu_1999_p2(13 downto 0) => accu_0_3_V_fu_1999_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_45_reg_4068_reg[0]\(0) => \icmp_ln899_45_reg_4068_reg[0]\(0),
      \icmp_ln899_45_reg_4068_reg[0]_0\(0) => \icmp_ln899_45_reg_4068_reg[0]_0\(0),
      \icmp_ln899_46_reg_4073_reg[0]_i_2\ => \icmp_ln899_46_reg_4073_reg[0]_i_2\,
      \icmp_ln899_48_reg_4083_reg[0]_i_2\ => \icmp_ln899_48_reg_4083_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\(0) => \q0_reg[5]_0\(0),
      \q0_reg[5]_2\(0) => \q0_reg[5]_1\(0),
      \q0_reg[5]_3\(1 downto 0) => \q0_reg[5]_2\(1 downto 0),
      \q0_reg[5]_4\(1 downto 0) => \q0_reg[5]_3\(1 downto 0),
      \q0_reg[5]_5\ => \q0_reg[5]_4\,
      \q0_reg[5]_6\ => \q0_reg[5]_5\,
      \q0_reg[5]_7\ => \q0_reg[5]_6\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[8]_3\ => \q0_reg[8]_2\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[12]_3\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_46_reg_4073_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_47_reg_4078_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_fu_1999_p2(5 downto 0) => accu_0_3_V_fu_1999_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_46_reg_4073_reg[0]\(0) => \icmp_ln899_46_reg_4073_reg[0]\(0),
      \icmp_ln899_46_reg_4073_reg[0]_0\ => \icmp_ln899_46_reg_4073_reg[0]_0\,
      \icmp_ln899_46_reg_4073_reg[0]_1\ => \icmp_ln899_46_reg_4073_reg[0]_1\,
      \icmp_ln899_47_reg_4078_reg[0]_i_2\ => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\(0) => \q0_reg[12]_0\(0),
      \q0_reg[12]_2\(0) => \q0_reg[12]_1\(0),
      \q0_reg[12]_3\ => \q0_reg[12]_2\,
      \q0_reg[12]_4\ => \q0_reg[12]_3\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[7]_4\ => \q0_reg[7]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[8]\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[13]\ : out STD_LOGIC;
    \q0_reg[14]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[15]_1\ : in STD_LOGIC;
    \q0_reg[3]_4\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_52_reg_4103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_52_reg_4103_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_48_reg_4083_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_48_reg_4083_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_46_reg_4073_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_46_reg_4073_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_44_reg_4063_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_47_reg_4078_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_1_reg_3848_reg[0]_i_2\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_53_reg_4108_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_54_reg_4113_reg[0]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_48_reg_4083_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_48_reg_4083_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_46_reg_4073_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_44_reg_4063_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_44_reg_4063_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_42_reg_4053_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_45_reg_4068_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_43_reg_4058_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActYie";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_0_V_fu_1945_p2(3 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 0),
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(1 downto 0),
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_1_reg_3848_reg[0]_i_2_0\ => \icmp_ln899_1_reg_3848_reg[0]_i_2\,
      \icmp_ln899_42_reg_4053_reg[0]_i_2\ => \icmp_ln899_42_reg_4053_reg[0]_i_2\,
      \icmp_ln899_43_reg_4058_reg[0]\(0) => \icmp_ln899_43_reg_4058_reg[0]\(0),
      \icmp_ln899_44_reg_4063_reg[0]\(1 downto 0) => \icmp_ln899_44_reg_4063_reg[0]\(1 downto 0),
      \icmp_ln899_44_reg_4063_reg[0]_0\(1 downto 0) => \icmp_ln899_44_reg_4063_reg[0]_0\(1 downto 0),
      \icmp_ln899_44_reg_4063_reg[0]_1\(2 downto 0) => \icmp_ln899_44_reg_4063_reg[0]_1\(2 downto 0),
      \icmp_ln899_44_reg_4063_reg[0]_2\(2 downto 0) => \icmp_ln899_44_reg_4063_reg[0]_2\(2 downto 0),
      \icmp_ln899_44_reg_4063_reg[0]_i_2_0\ => \icmp_ln899_44_reg_4063_reg[0]_i_2\,
      \icmp_ln899_44_reg_4063_reg[0]_i_2_1\(0) => \icmp_ln899_44_reg_4063_reg[0]_i_2_0\(0),
      \icmp_ln899_45_reg_4068_reg[0]_i_2\ => \icmp_ln899_45_reg_4068_reg[0]_i_2\,
      \icmp_ln899_46_reg_4073_reg[0]\(1 downto 0) => \icmp_ln899_46_reg_4073_reg[0]\(1 downto 0),
      \icmp_ln899_46_reg_4073_reg[0]_0\(1 downto 0) => \icmp_ln899_46_reg_4073_reg[0]_0\(1 downto 0),
      \icmp_ln899_46_reg_4073_reg[0]_i_2_0\(0) => \icmp_ln899_46_reg_4073_reg[0]_i_2\(0),
      \icmp_ln899_47_reg_4078_reg[0]\(0) => \icmp_ln899_47_reg_4078_reg[0]\(0),
      \icmp_ln899_47_reg_4078_reg[0]_0\(0) => \icmp_ln899_47_reg_4078_reg[0]_0\(0),
      \icmp_ln899_47_reg_4078_reg[0]_1\(0) => \icmp_ln899_47_reg_4078_reg[0]_1\(0),
      \icmp_ln899_47_reg_4078_reg[0]_2\ => \icmp_ln899_47_reg_4078_reg[0]_2\,
      \icmp_ln899_48_reg_4083_reg[0]\(1 downto 0) => \icmp_ln899_48_reg_4083_reg[0]\(1 downto 0),
      \icmp_ln899_48_reg_4083_reg[0]_0\(1 downto 0) => \icmp_ln899_48_reg_4083_reg[0]_0\(1 downto 0),
      \icmp_ln899_48_reg_4083_reg[0]_1\(0) => \icmp_ln899_48_reg_4083_reg[0]_1\(0),
      \icmp_ln899_48_reg_4083_reg[0]_2\(0) => \icmp_ln899_48_reg_4083_reg[0]_2\(0),
      \icmp_ln899_48_reg_4083_reg[0]_i_2_0\ => \icmp_ln899_48_reg_4083_reg[0]_i_2\,
      \icmp_ln899_48_reg_4083_reg[0]_i_2_1\ => \icmp_ln899_48_reg_4083_reg[0]_i_2_0\,
      \icmp_ln899_52_reg_4103_reg[0]\(0) => \icmp_ln899_52_reg_4103_reg[0]\(0),
      \icmp_ln899_52_reg_4103_reg[0]_0\(2 downto 0) => \icmp_ln899_52_reg_4103_reg[0]_0\(2 downto 0),
      \icmp_ln899_52_reg_4103_reg[0]_1\(2 downto 0) => \icmp_ln899_52_reg_4103_reg[0]_1\(2 downto 0),
      \icmp_ln899_53_reg_4108_reg[0]\ => \icmp_ln899_53_reg_4108_reg[0]\,
      \icmp_ln899_54_reg_4113_reg[0]_i_2\ => \icmp_ln899_54_reg_4113_reg[0]_i_2\,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[0]_1\(0) => \q0_reg[0]_0\(0),
      \q0_reg[12]_0\(0) => \q0_reg[12]\(0),
      \q0_reg[12]_1\(0) => \q0_reg[12]_0\(0),
      \q0_reg[12]_2\(0) => \q0_reg[12]_1\(0),
      \q0_reg[12]_3\(0) => \q0_reg[12]_2\(0),
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[13]_1\(0) => \q0_reg[13]_0\(0),
      \q0_reg[13]_2\(0) => \q0_reg[13]_1\(0),
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_10\(0) => \q0_reg[14]_9\(0),
      \q0_reg[14]_11\(0) => \q0_reg[14]_10\(0),
      \q0_reg[14]_12\(0) => \q0_reg[14]_11\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\(0) => \q0_reg[14]_3\(0),
      \q0_reg[14]_5\(1 downto 0) => \q0_reg[14]_4\(1 downto 0),
      \q0_reg[14]_6\(1 downto 0) => \q0_reg[14]_5\(1 downto 0),
      \q0_reg[14]_7\(0) => \q0_reg[14]_6\(0),
      \q0_reg[14]_8\(0) => \q0_reg[14]_7\(0),
      \q0_reg[14]_9\(0) => \q0_reg[14]_8\(0),
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[15]_1\ => \q0_reg[15]_0\,
      \q0_reg[15]_2\ => \q0_reg[15]_1\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\(0) => \q0_reg[1]_1\(0),
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\(0) => \q0_reg[3]_0\(0),
      \q0_reg[3]_2\(0) => \q0_reg[3]_1\(0),
      \q0_reg[3]_3\(0) => \q0_reg[3]_2\(0),
      \q0_reg[3]_4\(0) => \q0_reg[3]_3\(0),
      \q0_reg[3]_5\ => \q0_reg[3]_4\,
      \q0_reg[5]_0\(0) => \q0_reg[5]\(0),
      \q0_reg[5]_1\(0) => \q0_reg[5]_0\(0),
      \q0_reg[5]_2\(0) => \q0_reg[5]_1\(0),
      \q0_reg[5]_3\ => \q0_reg[5]_2\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\(0) => \q0_reg[7]_0\(0),
      \q0_reg[7]_2\(0) => \q0_reg[7]_1\(0),
      \q0_reg[7]_3\(0) => \q0_reg[7]_2\(0),
      \q0_reg[7]_4\(0) => \q0_reg[7]_3\(0),
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_50_reg_4093_reg[0]_i_3\(0) => \xor_ln899_50_reg_4093_reg[0]_i_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_fu_1999_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_0_2_V_fu_1981_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[4]_10\ : in STD_LOGIC;
    \q0_reg[4]_11\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln899_37_reg_4028_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_37_reg_4028_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_36_reg_4023_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_39_reg_4038_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_41_reg_4048_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_38_reg_4033_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_38_reg_4033_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_40_reg_4043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_50_reg_4093_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_50_reg_4093_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_50_reg_4093_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_50_reg_4093_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_i_2\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3\ : in STD_LOGIC;
    \xor_ln899_50_reg_4093_reg[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln899_52_reg_4103_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_47_reg_4078_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_38_reg_4033_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActZio";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(3 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 0),
      accu_0_2_V_fu_1981_p2(5 downto 0) => accu_0_2_V_fu_1981_p2(5 downto 0),
      accu_0_3_V_fu_1999_p2(9 downto 0) => accu_0_3_V_fu_1999_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_20_reg_3943_reg[0]\(2 downto 0) => \icmp_ln899_20_reg_3943_reg[0]\(2 downto 0),
      \icmp_ln899_20_reg_3943_reg[0]_0\(2 downto 0) => \icmp_ln899_20_reg_3943_reg[0]_0\(2 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]_i_2\ => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      \icmp_ln899_38_reg_4033_reg[0]\(0) => \icmp_ln899_38_reg_4033_reg[0]\(0),
      \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0) => \icmp_ln899_38_reg_4033_reg[0]_0\(1 downto 0),
      \icmp_ln899_38_reg_4033_reg[0]_i_2_0\ => \icmp_ln899_38_reg_4033_reg[0]_i_2\,
      \icmp_ln899_39_reg_4038_reg[0]\(0) => \icmp_ln899_39_reg_4038_reg[0]\(0),
      \icmp_ln899_39_reg_4038_reg[0]_0\(2 downto 0) => \icmp_ln899_39_reg_4038_reg[0]_0\(2 downto 0),
      \icmp_ln899_40_reg_4043_reg[0]\(1 downto 0) => \icmp_ln899_40_reg_4043_reg[0]\(1 downto 0),
      \icmp_ln899_40_reg_4043_reg[0]_0\(1 downto 0) => \icmp_ln899_40_reg_4043_reg[0]_0\(1 downto 0),
      \icmp_ln899_41_reg_4048_reg[0]\(1 downto 0) => \icmp_ln899_41_reg_4048_reg[0]\(1 downto 0),
      \icmp_ln899_41_reg_4048_reg[0]_0\(1 downto 0) => \icmp_ln899_41_reg_4048_reg[0]_0\(1 downto 0),
      \icmp_ln899_47_reg_4078_reg[0]_i_2\ => \icmp_ln899_47_reg_4078_reg[0]_i_2\,
      \icmp_ln899_52_reg_4103_reg[0]\ => \icmp_ln899_52_reg_4103_reg[0]\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[10]_0\(0) => \q0_reg[10]\(0),
      \q0_reg[10]_1\(0) => \q0_reg[10]_0\(0),
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_10\(0) => \q0_reg[4]_9\(0),
      \q0_reg[4]_11\ => \q0_reg[4]_10\,
      \q0_reg[4]_12\ => \q0_reg[4]_11\,
      \q0_reg[4]_2\(0) => \q0_reg[4]_1\(0),
      \q0_reg[4]_3\(0) => \q0_reg[4]_2\(0),
      \q0_reg[4]_4\(0) => \q0_reg[4]_3\(0),
      \q0_reg[4]_5\(0) => \q0_reg[4]_4\(0),
      \q0_reg[4]_6\(0) => \q0_reg[4]_5\(0),
      \q0_reg[4]_7\(0) => \q0_reg[4]_6\(0),
      \q0_reg[4]_8\(0) => \q0_reg[4]_7\(0),
      \q0_reg[4]_9\(0) => \q0_reg[4]_8\(0),
      \q0_reg[7]_0\(0) => \q0_reg[7]\(0),
      \q0_reg[7]_1\(0) => \q0_reg[7]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_36_reg_4023_reg[0]_i_2\(0) => \xor_ln899_36_reg_4023_reg[0]_i_2\(0),
      \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0) => \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0),
      \xor_ln899_37_reg_4028_reg[0]_i_2\(0) => \xor_ln899_37_reg_4028_reg[0]_i_2\(0),
      \xor_ln899_37_reg_4028_reg[0]_i_2_0\(1 downto 0) => \xor_ln899_37_reg_4028_reg[0]_i_2_0\(1 downto 0),
      \xor_ln899_50_reg_4093_reg[0]\(1 downto 0) => \xor_ln899_50_reg_4093_reg[0]\(1 downto 0),
      \xor_ln899_50_reg_4093_reg[0]_0\(1 downto 0) => \xor_ln899_50_reg_4093_reg[0]_0\(1 downto 0),
      \xor_ln899_50_reg_4093_reg[0]_i_2_0\(0) => \xor_ln899_50_reg_4093_reg[0]_i_2\(0),
      \xor_ln899_50_reg_4093_reg[0]_i_2_1\(0) => \xor_ln899_50_reg_4093_reg[0]_i_2_0\(0),
      \xor_ln899_50_reg_4093_reg[0]_i_3_0\ => \xor_ln899_50_reg_4093_reg[0]_i_3\,
      \xor_ln899_50_reg_4093_reg[0]_i_3_1\ => \xor_ln899_50_reg_4093_reg[0]_i_3_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb is
  port (
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[10]_3\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[10]_4\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[10]_5\ : in STD_LOGIC;
    \q0_reg[10]_6\ : in STD_LOGIC;
    \icmp_ln899_6_reg_3873_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_4_reg_3863_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_reg_3843_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_reg_3843_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_6_reg_3873_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_6_reg_3873_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_4_reg_3863_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_4_reg_3863_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_2_reg_3853_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_1_reg_3848_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(15 downto 0) => accu_0_0_V_fu_1945_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_1_reg_3848_reg[0]\ => \icmp_ln899_1_reg_3848_reg[0]\,
      \icmp_ln899_2_reg_3853_reg[0]_i_2\ => \icmp_ln899_2_reg_3853_reg[0]_i_2\,
      \icmp_ln899_3_reg_3858_reg[0]\(0) => \icmp_ln899_3_reg_3858_reg[0]\(0),
      \icmp_ln899_3_reg_3858_reg[0]_0\(0) => \icmp_ln899_3_reg_3858_reg[0]_0\(0),
      \icmp_ln899_4_reg_3863_reg[0]\(1 downto 0) => \icmp_ln899_4_reg_3863_reg[0]\(1 downto 0),
      \icmp_ln899_4_reg_3863_reg[0]_0\(1 downto 0) => \icmp_ln899_4_reg_3863_reg[0]_0\(1 downto 0),
      \icmp_ln899_4_reg_3863_reg[0]_1\ => \icmp_ln899_4_reg_3863_reg[0]_1\,
      \icmp_ln899_4_reg_3863_reg[0]_i_2_0\ => \icmp_ln899_4_reg_3863_reg[0]_i_2\,
      \icmp_ln899_6_reg_3873_reg[0]\(0) => \icmp_ln899_6_reg_3873_reg[0]\(0),
      \icmp_ln899_6_reg_3873_reg[0]_0\ => \icmp_ln899_6_reg_3873_reg[0]_0\,
      \icmp_ln899_6_reg_3873_reg[0]_1\ => \icmp_ln899_6_reg_3873_reg[0]_1\,
      \icmp_ln899_reg_3843_reg[0]\(0) => \icmp_ln899_reg_3843_reg[0]\(0),
      \icmp_ln899_reg_3843_reg[0]_0\(0) => \icmp_ln899_reg_3843_reg[0]_0\(0),
      \q0_reg[10]_0\(0) => \q0_reg[10]\(0),
      \q0_reg[10]_1\(0) => \q0_reg[10]_0\(0),
      \q0_reg[10]_2\(1 downto 0) => \q0_reg[10]_1\(1 downto 0),
      \q0_reg[10]_3\(1 downto 0) => \q0_reg[10]_2\(1 downto 0),
      \q0_reg[10]_4\ => \q0_reg[10]_3\,
      \q0_reg[10]_5\ => \q0_reg[10]_4\,
      \q0_reg[10]_6\ => \q0_reg[10]_5\,
      \q0_reg[10]_7\ => \q0_reg[10]_6\,
      \q0_reg[11]_0\(0) => \q0_reg[11]\(0),
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[12]_0\(0) => \q0_reg[12]\(0),
      \q0_reg[13]_0\(5 downto 0) => \q0_reg[13]\(5 downto 0),
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0),
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[4]_0\(0) => \q0_reg[4]\(0),
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\(0) => \q0_reg[4]_1\(0),
      \q0_reg[4]_3\ => \q0_reg[4]_2\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\(0) => \q0_reg[6]\(0),
      \q0_reg[6]_1\(0) => \q0_reg[6]_0\(0),
      \q0_reg[9]_0\(0) => \q0_reg[9]\(0),
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud is
  port (
    \q0_reg[11]\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actcud";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom
     port map (
      ap_clk => ap_clk,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[11]_4\ => \q0_reg[11]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[7]_4\ => \q0_reg[7]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg is
  port (
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[8]_2\ : in STD_LOGIC;
    \q0_reg[8]_3\ : in STD_LOGIC;
    \q0_reg[8]_4\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom
     port map (
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(1 downto 0),
      ap_clk => ap_clk,
      q0(0) => q0(0),
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[8]_3\ => \q0_reg[8]_2\,
      \q0_reg[8]_4\ => \q0_reg[8]_3\,
      \q0_reg[8]_5\ => \q0_reg[8]_4\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom
     port map (
      DI(0) => DI(0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(1 downto 0),
      ap_clk => ap_clk,
      q0(0) => q0(0),
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\ => \q0_reg[4]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j is
  port (
    \q0_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_i_2\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom
     port map (
      Q(0) => Q(0),
      accu_0_0_V_fu_1945_p2(3 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_5_reg_3868_reg[0]_i_2\ => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      q0(0) => q0(0),
      \q0_reg[4]_0\(0) => \q0_reg[4]\(0),
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\ => \q0_reg[4]_1\,
      \q0_reg[4]_3\ => \q0_reg[4]_2\,
      \q0_reg[4]_4\ => \q0_reg[4]_3\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(1 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs is
  port (
    threshs_m_thresholds_10_ce0 : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[13]\ : out STD_LOGIC;
    \q0_reg[14]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[3]_rep\ : out STD_LOGIC;
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[24]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[16]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[24]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[20]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[28]\ : out STD_LOGIC;
    i_0_reg_1049_reg_2_sp_1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[12]_6\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_2\ : in STD_LOGIC;
    \q0_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_3519_pp0_iter2_reg : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2\ : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \inputBuf_8_V_1_fu_266[23]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_3519 : in STD_LOGIC;
    nf_fu_1868_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \q0_reg[13]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_1049_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \q0_reg[6]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_6_reg_3873_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_6_reg_3873_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_4_reg_3863_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_2_reg_3853_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_3_reg_3858_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_3_reg_3858_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_1_reg_3848_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_1_reg_3848_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_1_reg_3848_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_5_reg_3868_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_5_reg_3868_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln899_8_reg_3883_reg[0]_i_2_1\ : in STD_LOGIC;
    \icmp_ln899_11_reg_3898_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_6_reg_3873_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_4_reg_3863_reg[0]_i_2\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_i_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actibs";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs is
  signal i_0_reg_1049_reg_2_sn_1 : STD_LOGIC;
begin
  i_0_reg_1049_reg_2_sp_1 <= i_0_reg_1049_reg_2_sn_1;
StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(15 downto 0) => accu_0_0_V_fu_1945_p2(15 downto 0),
      \ap_CS_fsm_reg[1]\ => threshs_m_thresholds_10_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      i_0_reg_1049_reg(16 downto 0) => i_0_reg_1049_reg(16 downto 0),
      i_0_reg_1049_reg_2_sp_1 => i_0_reg_1049_reg_2_sn_1,
      icmp_ln289_reg_3519 => icmp_ln289_reg_3519,
      icmp_ln289_reg_3519_pp0_iter2_reg => icmp_ln289_reg_3519_pp0_iter2_reg,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\,
      \icmp_ln899_11_reg_3898_reg[0]\(2 downto 0) => \icmp_ln899_11_reg_3898_reg[0]\(2 downto 0),
      \icmp_ln899_11_reg_3898_reg[0]_0\(2 downto 0) => \icmp_ln899_11_reg_3898_reg[0]_0\(2 downto 0),
      \icmp_ln899_11_reg_3898_reg[0]_i_2_0\(0) => \icmp_ln899_11_reg_3898_reg[0]_i_2\(0),
      \icmp_ln899_1_reg_3848_reg[0]\(0) => \icmp_ln899_1_reg_3848_reg[0]\(0),
      \icmp_ln899_1_reg_3848_reg[0]_0\(1 downto 0) => \icmp_ln899_1_reg_3848_reg[0]_0\(1 downto 0),
      \icmp_ln899_1_reg_3848_reg[0]_1\(1 downto 0) => \icmp_ln899_1_reg_3848_reg[0]_1\(1 downto 0),
      \icmp_ln899_2_reg_3853_reg[0]\(0) => \icmp_ln899_2_reg_3853_reg[0]\(0),
      \icmp_ln899_2_reg_3853_reg[0]_0\(0) => \icmp_ln899_2_reg_3853_reg[0]_0\(0),
      \icmp_ln899_2_reg_3853_reg[0]_1\(0) => \icmp_ln899_2_reg_3853_reg[0]_1\(0),
      \icmp_ln899_3_reg_3858_reg[0]\(0) => \icmp_ln899_3_reg_3858_reg[0]\(0),
      \icmp_ln899_3_reg_3858_reg[0]_0\(1 downto 0) => \icmp_ln899_3_reg_3858_reg[0]_0\(1 downto 0),
      \icmp_ln899_3_reg_3858_reg[0]_1\(1 downto 0) => \icmp_ln899_3_reg_3858_reg[0]_1\(1 downto 0),
      \icmp_ln899_4_reg_3863_reg[0]\(0) => \icmp_ln899_4_reg_3863_reg[0]\(0),
      \icmp_ln899_4_reg_3863_reg[0]_0\(0) => \icmp_ln899_4_reg_3863_reg[0]_0\(0),
      \icmp_ln899_4_reg_3863_reg[0]_1\(0) => \icmp_ln899_4_reg_3863_reg[0]_1\(0),
      \icmp_ln899_4_reg_3863_reg[0]_i_2\ => \icmp_ln899_4_reg_3863_reg[0]_i_2\,
      \icmp_ln899_5_reg_3868_reg[0]\(0) => \icmp_ln899_5_reg_3868_reg[0]\(0),
      \icmp_ln899_5_reg_3868_reg[0]_0\(0) => \icmp_ln899_5_reg_3868_reg[0]_0\(0),
      \icmp_ln899_5_reg_3868_reg[0]_1\(0) => \icmp_ln899_5_reg_3868_reg[0]_1\(0),
      \icmp_ln899_5_reg_3868_reg[0]_i_2\ => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      \icmp_ln899_6_reg_3873_reg[0]\(1 downto 0) => \icmp_ln899_6_reg_3873_reg[0]\(1 downto 0),
      \icmp_ln899_6_reg_3873_reg[0]_0\(1 downto 0) => \icmp_ln899_6_reg_3873_reg[0]_0\(1 downto 0),
      \icmp_ln899_6_reg_3873_reg[0]_i_2_0\(0) => \icmp_ln899_6_reg_3873_reg[0]_i_2\(0),
      \inputBuf_8_V_1_fu_266[23]_i_2\ => \inputBuf_8_V_1_fu_266[23]_i_2\,
      \inputBuf_8_V_1_fu_266[23]_i_2_0\(0) => \inputBuf_8_V_1_fu_266[23]_i_2_0\(0),
      \inputBuf_8_V_1_fu_266[23]_i_2_1\(0) => \inputBuf_8_V_1_fu_266[23]_i_2_1\(0),
      nf_assign_fu_262(29 downto 0) => nf_assign_fu_262(29 downto 0),
      \nf_assign_fu_262_reg[0]_rep\ => \nf_assign_fu_262_reg[0]_rep\,
      \nf_assign_fu_262_reg[16]\ => \nf_assign_fu_262_reg[16]\,
      \nf_assign_fu_262_reg[20]\ => \nf_assign_fu_262_reg[20]\,
      \nf_assign_fu_262_reg[24]\ => \nf_assign_fu_262_reg[24]\,
      \nf_assign_fu_262_reg[28]\ => \nf_assign_fu_262_reg[28]\,
      \nf_assign_fu_262_reg[3]_rep\ => \nf_assign_fu_262_reg[3]_rep\,
      nf_fu_1868_p2(30 downto 0) => nf_fu_1868_p2(30 downto 0),
      \odata_reg[24]\ => \odata_reg[24]\,
      q0(2 downto 0) => q0(2 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\(0) => \q0_reg[0]_0\(0),
      \q0_reg[0]_2\(0) => \q0_reg[0]_1\(0),
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[12]_0\(0) => \q0_reg[12]\(0),
      \q0_reg[12]_1\(0) => \q0_reg[12]_0\(0),
      \q0_reg[12]_2\(0) => \q0_reg[12]_1\(0),
      \q0_reg[12]_3\(0) => \q0_reg[12]_2\(0),
      \q0_reg[12]_4\(0) => \q0_reg[12]_3\(0),
      \q0_reg[12]_5\(0) => \q0_reg[12]_4\(0),
      \q0_reg[12]_6\(0) => \q0_reg[12]_5\(0),
      \q0_reg[12]_7\ => \q0_reg[12]_6\,
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[13]_1\ => \q0_reg[13]_0\,
      \q0_reg[13]_2\ => \q0_reg[13]_1\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_10\(0) => \q0_reg[14]_9\(0),
      \q0_reg[14]_11\(0) => \q0_reg[14]_10\(0),
      \q0_reg[14]_12\(0) => \q0_reg[14]_11\(0),
      \q0_reg[14]_13\(0) => \q0_reg[14]_12\(0),
      \q0_reg[14]_14\(0) => \q0_reg[14]_13\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(1 downto 0) => \q0_reg[14]_2\(1 downto 0),
      \q0_reg[14]_4\(1 downto 0) => \q0_reg[14]_3\(1 downto 0),
      \q0_reg[14]_5\(0) => \q0_reg[14]_4\(0),
      \q0_reg[14]_6\(0) => \q0_reg[14]_5\(0),
      \q0_reg[14]_7\(0) => \q0_reg[14]_6\(0),
      \q0_reg[14]_8\(0) => \q0_reg[14]_7\(0),
      \q0_reg[14]_9\(0) => \q0_reg[14]_8\(0),
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[2]_1\ => \q0_reg[2]_0\,
      \q0_reg[2]_2\ => \q0_reg[2]_1\,
      \q0_reg[2]_3\ => \q0_reg[2]_2\,
      \q0_reg[2]_4\(0) => \q0_reg[2]_3\(0),
      \q0_reg[2]_5\(0) => \q0_reg[2]_4\(0),
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[6]_0\(0) => \q0_reg[6]\(0),
      \q0_reg[6]_1\ => \q0_reg[6]_0\,
      \q0_reg[6]_2\ => \q0_reg[6]_1\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \xor_ln899_8_reg_3883_reg[0]_i_2_0\(0) => \xor_ln899_8_reg_3883_reg[0]_i_2\(0),
      \xor_ln899_8_reg_3883_reg[0]_i_2_1\(0) => \xor_ln899_8_reg_3883_reg[0]_i_2_0\(0),
      \xor_ln899_8_reg_3883_reg[0]_i_2_2\ => \xor_ln899_8_reg_3883_reg[0]_i_2_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC is
  port (
    \q0_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_assign_fu_262_reg[2]_rep__0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \q0_reg[11]_5\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(7 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\ => \icmp_ln899_10_reg_3893_reg[0]\,
      \nf_assign_fu_262_reg[2]_rep__0\ => \nf_assign_fu_262_reg[2]_rep__0\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[11]_2\(0) => \q0_reg[11]_1\(0),
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[11]_4\ => \q0_reg[11]_3\,
      \q0_reg[11]_5\ => \q0_reg[11]_4\,
      \q0_reg[11]_6\ => \q0_reg[11]_5\,
      \q0_reg[5]_0\(0) => \q0_reg[5]\(0),
      \q0_reg[5]_1\(0) => \q0_reg[5]_0\(0),
      \q0_reg[5]_2\ => \q0_reg[5]_1\,
      \q0_reg[5]_3\ => \q0_reg[5]_2\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[9]_0\(0) => \q0_reg[9]\(0),
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[2]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    \q0_reg[1]_5\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[1]_6\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_5_reg_3868_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \xor_ln899_9_reg_3888_reg[0]_i_4\ : in STD_LOGIC;
    \xor_ln899_9_reg_3888_reg[0]_i_3\ : in STD_LOGIC;
    \icmp_ln899_11_reg_3898_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_5_reg_3868_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_5_reg_3868_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_0_V_fu_1945_p2(11 downto 0) => accu_0_0_V_fu_1945_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\ => \icmp_ln899_10_reg_3893_reg[0]\,
      \icmp_ln899_11_reg_3898_reg[0]_i_2\(0) => \icmp_ln899_11_reg_3898_reg[0]_i_2\(0),
      \icmp_ln899_12_reg_3903_reg[0]_i_2\ => \icmp_ln899_12_reg_3903_reg[0]_i_2\,
      \icmp_ln899_5_reg_3868_reg[0]\(1 downto 0) => \icmp_ln899_5_reg_3868_reg[0]\(1 downto 0),
      \icmp_ln899_5_reg_3868_reg[0]_0\(1 downto 0) => \icmp_ln899_5_reg_3868_reg[0]_0\(1 downto 0),
      \icmp_ln899_5_reg_3868_reg[0]_i_2_0\ => \icmp_ln899_5_reg_3868_reg[0]_i_2\,
      \icmp_ln899_5_reg_3868_reg[0]_i_2_1\(0) => \icmp_ln899_5_reg_3868_reg[0]_i_2_0\(0),
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => \nf_assign_fu_262_reg[1]_rep\,
      \nf_assign_fu_262_reg[2]_rep\ => \nf_assign_fu_262_reg[2]_rep\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\(0) => \q0_reg[1]_1\(0),
      \q0_reg[1]_3\(0) => \q0_reg[1]_2\(0),
      \q0_reg[1]_4\(0) => \q0_reg[1]_3\(0),
      \q0_reg[1]_5\ => \q0_reg[1]_4\,
      \q0_reg[1]_6\ => \q0_reg[1]_5\,
      \q0_reg[1]_7\ => \q0_reg[1]_6\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\(0) => \q0_reg[8]\(0),
      \q0_reg[8]_1\(0) => \q0_reg[8]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_9_reg_3888_reg[0]_i_3_0\ => \xor_ln899_9_reg_3888_reg[0]_i_3\,
      \xor_ln899_9_reg_3888_reg[0]_i_4_0\ => \xor_ln899_9_reg_3888_reg[0]_i_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW is
  port (
    \q0_reg[9]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_10_reg_3893_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_10_reg_3893_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_10_reg_3893_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom
     port map (
      CO(0) => CO(0),
      DI(2 downto 0) => DI(2 downto 0),
      S(2 downto 0) => S(2 downto 0),
      accu_0_0_V_fu_1945_p2(7 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\(0) => \icmp_ln899_10_reg_3893_reg[0]\(0),
      \icmp_ln899_10_reg_3893_reg[0]_0\(0) => \icmp_ln899_10_reg_3893_reg[0]_0\(0),
      \icmp_ln899_10_reg_3893_reg[0]_1\ => \icmp_ln899_10_reg_3893_reg[0]_1\,
      \icmp_ln899_10_reg_3893_reg[0]_i_2_0\ => \icmp_ln899_10_reg_3893_reg[0]_i_2\,
      \icmp_ln899_10_reg_3893_reg[0]_i_2_1\ => \icmp_ln899_10_reg_3893_reg[0]_i_2_0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_11_reg_3898_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_2\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      accu_0_0_V_fu_1945_p2(7 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_11_reg_3898_reg[0]\(0) => \icmp_ln899_11_reg_3898_reg[0]\(0),
      \icmp_ln899_11_reg_3898_reg[0]_0\(0) => \icmp_ln899_11_reg_3898_reg[0]_0\(0),
      \icmp_ln899_11_reg_3898_reg[0]_1\(0) => \icmp_ln899_11_reg_3898_reg[0]_1\(0),
      \icmp_ln899_11_reg_3898_reg[0]_2\ => \icmp_ln899_11_reg_3898_reg[0]_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\ => \q0_reg[12]_0\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[2]_1\(0) => \q0_reg[2]_0\(0),
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\ => \q0_reg[5]_0\,
      \q0_reg[5]_2\ => \q0_reg[5]_1\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg is
  port (
    \q0_reg[14]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[14]_1\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[14]_2\ : in STD_LOGIC;
    \q0_reg[14]_3\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_12_reg_3903_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_11_reg_3898_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_12_reg_3903_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actncg";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      accu_0_0_V_fu_1945_p2(13 downto 0) => accu_0_0_V_fu_1945_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_11_reg_3898_reg[0]_i_2\ => \icmp_ln899_11_reg_3898_reg[0]_i_2\,
      \icmp_ln899_12_reg_3903_reg[0]\(0) => \icmp_ln899_12_reg_3903_reg[0]\(0),
      \icmp_ln899_12_reg_3903_reg[0]_0\(0) => \icmp_ln899_12_reg_3903_reg[0]_0\(0),
      \icmp_ln899_12_reg_3903_reg[0]_1\ => \icmp_ln899_12_reg_3903_reg[0]_1\,
      \nf_assign_fu_262_reg[0]_rep\ => \nf_assign_fu_262_reg[0]_rep\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[11]_0\(0) => \q0_reg[11]\(0),
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\ => \q0_reg[14]_0\,
      \q0_reg[14]_2\ => \q0_reg[14]_1\,
      \q0_reg[14]_3\ => \q0_reg[14]_2\,
      \q0_reg[14]_4\ => \q0_reg[14]_3\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \icmp_ln899_13_reg_3908_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_13_reg_3908_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_1945_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actocq";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_0_V_fu_1945_p2(13 downto 0) => accu_0_0_V_fu_1945_p2(13 downto 0),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_13_reg_3908_reg[0]\(0) => \icmp_ln899_13_reg_3908_reg[0]\(0),
      \icmp_ln899_13_reg_3908_reg[0]_0\(0) => \icmp_ln899_13_reg_3908_reg[0]_0\(0),
      nf_assign_fu_262(0) => nf_assign_fu_262(0),
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_14_reg_3913_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_14_reg_3913_reg[0]\ => \icmp_ln899_14_reg_3913_reg[0]\,
      \icmp_ln899_14_reg_3913_reg[0]_0\ => \icmp_ln899_14_reg_3913_reg[0]_0\,
      \icmp_ln899_14_reg_3913_reg[0]_i_2_0\ => \icmp_ln899_14_reg_3913_reg[0]_i_2\,
      \icmp_ln899_14_reg_3913_reg[0]_i_2_1\ => \icmp_ln899_14_reg_3913_reg[0]_i_2_0\,
      \icmp_ln899_16_reg_3923_reg[0]\ => \icmp_ln899_16_reg_3923_reg[0]\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\ => \q0_reg[14]_0\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[9]_0\(0) => \q0_reg[9]\(0),
      \q0_reg[9]_1\(0) => \q0_reg[9]_0\(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK is
  port (
    \q0_reg[11]\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[11]_5\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_15_reg_3918_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_15_reg_3918_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(9 downto 0) => accu_0_1_V_fu_1963_p2(9 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]\(1 downto 0) => \icmp_ln899_15_reg_3918_reg[0]\(1 downto 0),
      \icmp_ln899_15_reg_3918_reg[0]_0\(1 downto 0) => \icmp_ln899_15_reg_3918_reg[0]_0\(1 downto 0),
      \icmp_ln899_15_reg_3918_reg[0]_1\ => \icmp_ln899_15_reg_3918_reg[0]_1\,
      \icmp_ln899_18_reg_3933_reg[0]_i_2\ => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      \icmp_ln899_19_reg_3938_reg[0]\ => \icmp_ln899_19_reg_3938_reg[0]\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[11]_2\(0) => \q0_reg[11]_1\(0),
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[11]_4\ => \q0_reg[11]_3\,
      \q0_reg[11]_5\ => \q0_reg[11]_4\,
      \q0_reg[11]_6\ => \q0_reg[11]_5\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\(0) => \q0_reg[4]_1\(0),
      \q0_reg[4]_3\ => \q0_reg[4]_2\,
      \q0_reg[4]_4\ => \q0_reg[4]_3\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU is
  port (
    \nf_assign_fu_262_reg[2]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_1\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom
     port map (
      CO(0) => CO(0),
      DI(2 downto 0) => DI(2 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]\(1 downto 0) => \icmp_ln899_16_reg_3923_reg[0]\(1 downto 0),
      \icmp_ln899_16_reg_3923_reg[0]_0\(1 downto 0) => \icmp_ln899_16_reg_3923_reg[0]_0\(1 downto 0),
      \icmp_ln899_16_reg_3923_reg[0]_1\ => \icmp_ln899_16_reg_3923_reg[0]_1\,
      \icmp_ln899_16_reg_3923_reg[0]_i_2_0\ => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep__0\ => \nf_assign_fu_262_reg[1]_rep__0\,
      \nf_assign_fu_262_reg[2]_rep\ => \nf_assign_fu_262_reg[2]_rep\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[3]_2\ => \q0_reg[3]_1\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\ => \q0_reg[6]_0\,
      \q0_reg[6]_2\ => \q0_reg[6]_1\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 is
  port (
    \q0_reg[13]\ : out STD_LOGIC;
    \q0_reg[12]\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[2]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[14]_3\ : in STD_LOGIC;
    \q0_reg[14]_4\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_17_reg_3928_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln899_16_reg_3923_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_17_reg_3928_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(13 downto 0) => accu_0_1_V_fu_1963_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]\ => \icmp_ln899_15_reg_3918_reg[0]\,
      \icmp_ln899_15_reg_3918_reg[0]_0\(0) => \icmp_ln899_15_reg_3918_reg[0]_0\(0),
      \icmp_ln899_16_reg_3923_reg[0]\ => \icmp_ln899_16_reg_3923_reg[0]\,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      \icmp_ln899_17_reg_3928_reg[0]\(0) => \icmp_ln899_17_reg_3928_reg[0]\(0),
      \icmp_ln899_17_reg_3928_reg[0]_0\(0) => \icmp_ln899_17_reg_3928_reg[0]_0\(0),
      \icmp_ln899_17_reg_3928_reg[0]_1\ => \icmp_ln899_17_reg_3928_reg[0]_1\,
      \icmp_ln899_17_reg_3928_reg[0]_i_2_0\ => \icmp_ln899_17_reg_3928_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => \nf_assign_fu_262_reg[1]_rep\,
      \nf_assign_fu_262_reg[2]_rep__0\ => \nf_assign_fu_262_reg[2]_rep__0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\(1 downto 0) => \q0_reg[12]_0\(1 downto 0),
      \q0_reg[12]_2\(1 downto 0) => \q0_reg[12]_1\(1 downto 0),
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[14]_0\(0) => \q0_reg[14]\(0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\ => \q0_reg[14]_3\,
      \q0_reg[14]_5\ => \q0_reg[14]_4\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[2]_1\ => \q0_reg[2]_0\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\ => \q0_reg[4]_0\,
      \q0_reg[4]_2\ => \q0_reg[4]_1\,
      \q0_reg[7]_0\(0) => \q0_reg[7]\(0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde is
  port (
    \q0_reg[5]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[0]_rep\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[3]_rep\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_16_reg_3923_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]_i_2\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Acttde";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(7 downto 0) => accu_0_1_V_fu_1963_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => \icmp_ln899_16_reg_3923_reg[0]_i_2\,
      \icmp_ln899_18_reg_3933_reg[0]\(0) => \icmp_ln899_18_reg_3933_reg[0]\(0),
      \icmp_ln899_18_reg_3933_reg[0]_0\ => \icmp_ln899_18_reg_3933_reg[0]_0\,
      \icmp_ln899_19_reg_3938_reg[0]_i_2\ => \icmp_ln899_19_reg_3938_reg[0]_i_2\,
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      \nf_assign_fu_262_reg[0]_rep\ => \nf_assign_fu_262_reg[0]_rep\,
      \nf_assign_fu_262_reg[3]_rep\ => \nf_assign_fu_262_reg[3]_rep\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\ => \q0_reg[11]_1\,
      \q0_reg[11]_3\ => \q0_reg[11]_2\,
      \q0_reg[11]_4\ => \q0_reg[11]_3\,
      \q0_reg[11]_5\ => \q0_reg[11]_4\,
      \q0_reg[2]_0\(0) => \q0_reg[2]\(0),
      \q0_reg[2]_1\(0) => \q0_reg[2]_0\(0),
      \q0_reg[2]_2\(0) => \q0_reg[2]_1\(0),
      \q0_reg[2]_3\(0) => \q0_reg[2]_2\(0),
      \q0_reg[2]_4\(0) => \q0_reg[2]_3\(0),
      \q0_reg[2]_5\(0) => \q0_reg[2]_4\(0),
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\(0) => \q0_reg[5]_0\(0),
      \q0_reg[5]_2\(0) => \q0_reg[5]_1\(0),
      \q0_reg[5]_3\ => \q0_reg[5]_2\,
      \q0_reg[7]_0\(0) => \q0_reg[7]\(0),
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_19_reg_3938_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actudo";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_3938_reg[0]\(2 downto 0) => \icmp_ln899_19_reg_3938_reg[0]\(2 downto 0),
      \icmp_ln899_19_reg_3938_reg[0]_0\(2 downto 0) => \icmp_ln899_19_reg_3938_reg[0]_0\(2 downto 0),
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy is
  port (
    \nf_assign_fu_262_reg[1]_rep__0\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep__0_0\ : out STD_LOGIC;
    \odata_reg[48]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]_2\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[10]_3\ : in STD_LOGIC;
    \q0_reg[10]_4\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[6]_i_2\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[8]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_19_reg_3938_reg[0]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom
     port map (
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(7 downto 0) => accu_0_1_V_fu_1963_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_3938_reg[0]\ => \icmp_ln899_19_reg_3938_reg[0]\,
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      \nf_assign_fu_262_reg[1]_rep__0\ => \nf_assign_fu_262_reg[1]_rep__0\,
      \nf_assign_fu_262_reg[1]_rep__0_0\ => \nf_assign_fu_262_reg[1]_rep__0_0\,
      \odata_reg[48]\ => \odata_reg[48]\,
      \q0[6]_i_2_0\ => \q0[6]_i_2\,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[0]_1\(0) => \q0_reg[0]_0\(0),
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[10]_0\(0) => \q0_reg[10]\(0),
      \q0_reg[10]_1\(0) => \q0_reg[10]_0\(0),
      \q0_reg[10]_2\ => \q0_reg[10]_1\,
      \q0_reg[10]_3\ => \q0_reg[10]_2\,
      \q0_reg[10]_4\ => \q0_reg[10]_3\,
      \q0_reg[10]_5\ => \q0_reg[10]_4\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[11]_2\(0) => \q0_reg[11]_1\(0),
      \q0_reg[11]_3\(0) => \q0_reg[11]_2\(0),
      \q0_reg[11]_4\ => \q0_reg[11]_3\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[8]_1\ => \q0_reg[8]_0\,
      \q0_reg[8]_2\ => \q0_reg[8]_1\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC;
    \q0_reg[10]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    \nf_assign_fu_262_reg[1]_rep\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[14]_3\ : in STD_LOGIC;
    \q0_reg[14]_4\ : in STD_LOGIC;
    \q0_reg[10]_2\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_3\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_26_reg_3973_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_20_reg_3943_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_19_reg_3938_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_18_reg_3933_reg[0]_i_2\ => \icmp_ln899_18_reg_3933_reg[0]_i_2\,
      \icmp_ln899_19_reg_3938_reg[0]_i_2\(0) => \icmp_ln899_19_reg_3938_reg[0]_i_2\(0),
      \icmp_ln899_20_reg_3943_reg[0]\(0) => \icmp_ln899_20_reg_3943_reg[0]\(0),
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => \icmp_ln899_20_reg_3943_reg[0]_i_2\,
      \icmp_ln899_25_reg_3968_reg[0]\ => \icmp_ln899_25_reg_3968_reg[0]\,
      \icmp_ln899_25_reg_3968_reg[0]_i_2\ => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      \icmp_ln899_26_reg_3973_reg[0]_i_2\ => \icmp_ln899_26_reg_3973_reg[0]_i_2\,
      \nf_assign_fu_262_reg[1]_rep\ => \nf_assign_fu_262_reg[1]_rep\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\(0) => \q0_reg[10]_0\(0),
      \q0_reg[10]_2\(0) => \q0_reg[10]_1\(0),
      \q0_reg[10]_3\ => \q0_reg[10]_2\,
      \q0_reg[11]_0\(0) => \q0_reg[11]\(0),
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[14]_0\(0) => \q0_reg[14]\(0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\ => \q0_reg[14]_3\,
      \q0_reg[14]_5\ => \q0_reg[14]_4\,
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\(0) => \q0_reg[1]_1\(0),
      \q0_reg[1]_3\(0) => \q0_reg[1]_2\(0),
      \q0_reg[1]_4\(0) => \q0_reg[1]_3\(0),
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\(0) => \q0_reg[4]_0\(0),
      \q0_reg[4]_2\(0) => \q0_reg[4]_1\(0),
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[5]_1\(0) => \q0_reg[5]_0\(0),
      \q0_reg[5]_2\(0) => \q0_reg[5]_1\(0),
      \q0_reg[5]_3\(0) => \q0_reg[5]_2\(0),
      \q0_reg[5]_4\(0) => \q0_reg[5]_3\(0),
      \q0_reg[5]_5\(0) => \q0_reg[5]_4\(0),
      \q0_reg[5]_6\(0) => \q0_reg[5]_5\(0),
      \q0_reg[5]_7\(0) => \q0_reg[5]_6\(0),
      \q0_reg[5]_8\(0) => \q0_reg[5]_7\(0),
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_3\ => \xor_ln899_23_reg_3958_reg[0]_i_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS is
  port (
    \q0_reg[14]\ : out STD_LOGIC;
    \q0_reg[11]\ : out STD_LOGIC;
    \q0_reg[9]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[11]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_25_reg_3968_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \xor_ln899_22_reg_3953_reg[0]_i_3\ : in STD_LOGIC;
    \xor_ln899_22_reg_3953_reg[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]\ : in STD_LOGIC;
    \icmp_ln899_24_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln899_15_reg_3918_reg[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(0) => O(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_1963_p2(13 downto 0) => accu_0_1_V_fu_1963_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]_i_2\ => \icmp_ln899_15_reg_3918_reg[0]_i_2\,
      \icmp_ln899_24_reg_3963_reg[0]\ => \icmp_ln899_24_reg_3963_reg[0]\,
      \icmp_ln899_24_reg_3963_reg[0]_0\ => \icmp_ln899_24_reg_3963_reg[0]_0\,
      \icmp_ln899_25_reg_3968_reg[0]\(0) => \icmp_ln899_25_reg_3968_reg[0]\(0),
      \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]_1\(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]_1\(1 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]_2\ => \icmp_ln899_25_reg_3968_reg[0]_2\,
      \icmp_ln899_27_reg_3978_reg[0]\(0) => \icmp_ln899_27_reg_3978_reg[0]\(0),
      \icmp_ln899_27_reg_3978_reg[0]_0\(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]_0\(1 downto 0),
      \icmp_ln899_27_reg_3978_reg[0]_1\(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]_1\(1 downto 0),
      \icmp_ln899_27_reg_3978_reg[0]_2\ => \icmp_ln899_27_reg_3978_reg[0]_2\,
      nf_assign_fu_262(0) => nf_assign_fu_262(0),
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\(0) => \q0_reg[11]_0\(0),
      \q0_reg[11]_2\(1 downto 0) => \q0_reg[11]_1\(1 downto 0),
      \q0_reg[11]_3\(1 downto 0) => \q0_reg[11]_2\(1 downto 0),
      \q0_reg[11]_4\(1 downto 0) => \q0_reg[11]_3\(1 downto 0),
      \q0_reg[11]_5\(1 downto 0) => \q0_reg[11]_4\(1 downto 0),
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[12]_1\ => \q0_reg[12]_0\,
      \q0_reg[12]_2\ => \q0_reg[12]_1\,
      \q0_reg[12]_3\ => \q0_reg[12]_2\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_22_reg_3953_reg[0]_i_3_0\ => \xor_ln899_22_reg_3953_reg[0]_i_3\,
      \xor_ln899_22_reg_3953_reg[0]_i_3_1\ => \xor_ln899_22_reg_3953_reg[0]_i_3_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[9]\ : out STD_LOGIC;
    \q0_reg[14]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \q0_reg[10]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC;
    \q0_reg[11]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_1963_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nf_assign_fu_262 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \xor_ln899_23_reg_3958_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln899_23_reg_3958_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_25_reg_3968_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_27_reg_3978_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_24_reg_3963_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln899_18_reg_3933_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_25_reg_3968_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_25_reg_3968_reg[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln899_27_reg_3978_reg[0]_i_2\ : in STD_LOGIC;
    \icmp_ln899_18_reg_3933_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_18_reg_3933_reg[0]\(2 downto 0) => \icmp_ln899_18_reg_3933_reg[0]\(2 downto 0),
      \icmp_ln899_18_reg_3933_reg[0]_0\(2 downto 0) => \icmp_ln899_18_reg_3933_reg[0]_0\(2 downto 0),
      \icmp_ln899_18_reg_3933_reg[0]_i_2_0\(0) => \icmp_ln899_18_reg_3933_reg[0]_i_2\(0),
      \icmp_ln899_24_reg_3963_reg[0]\(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]\(1 downto 0),
      \icmp_ln899_24_reg_3963_reg[0]_0\(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]_0\(1 downto 0),
      \icmp_ln899_24_reg_3963_reg[0]_1\(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]_1\(1 downto 0),
      \icmp_ln899_24_reg_3963_reg[0]_2\(1 downto 0) => \icmp_ln899_24_reg_3963_reg[0]_2\(1 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]\(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]\(1 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0) => \icmp_ln899_25_reg_3968_reg[0]_0\(1 downto 0),
      \icmp_ln899_25_reg_3968_reg[0]_i_2_0\ => \icmp_ln899_25_reg_3968_reg[0]_i_2\,
      \icmp_ln899_25_reg_3968_reg[0]_i_2_1\ => \icmp_ln899_25_reg_3968_reg[0]_i_2_0\,
      \icmp_ln899_27_reg_3978_reg[0]\(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]\(1 downto 0),
      \icmp_ln899_27_reg_3978_reg[0]_0\(1 downto 0) => \icmp_ln899_27_reg_3978_reg[0]_0\(1 downto 0),
      \icmp_ln899_27_reg_3978_reg[0]_i_2_0\ => \icmp_ln899_27_reg_3978_reg[0]_i_2\,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\(0) => \q0_reg[10]_0\(0),
      \q0_reg[10]_2\(0) => \q0_reg[10]_1\(0),
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[11]_1\ => \q0_reg[11]_0\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\(0) => \q0_reg[6]\(0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      \q0_reg[9]_1\ => \q0_reg[9]_0\,
      \q0_reg[9]_2\ => \q0_reg[9]_1\,
      \q0_reg[9]_3\ => \q0_reg[9]_2\,
      \q0_reg[9]_4\ => \q0_reg[9]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_2_0\(1 downto 0) => \xor_ln899_23_reg_3958_reg[0]_i_2\(1 downto 0),
      \xor_ln899_23_reg_3958_reg[0]_i_2_1\(1 downto 0) => \xor_ln899_23_reg_3958_reg[0]_i_2_0\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Actzec";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \q0_reg[7]_4\ => \q0_reg[7]_3\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_7_reg_3548_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_7_reg_3548_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln700_7_reg_3548_reg[11]\(0) => \add_ln700_7_reg_3548_reg[11]\(0),
      \add_ln700_7_reg_3548_reg[7]_i_2_0\(3 downto 0) => \add_ln700_7_reg_3548_reg[7]_i_2\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_9_reg_3553_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \mul_ln1352_9_reg_3553_reg[11]\(3 downto 0) => \mul_ln1352_9_reg_3553_reg[11]\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_10_reg_3558_reg[7]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln700_10_reg_3558_reg[7]_i_14_0\(3 downto 0) => \add_ln700_10_reg_3558_reg[7]_i_14\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_7_reg_3548_reg[7]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln700_7_reg_3548_reg[7]_i_14_0\(3 downto 0) => \add_ln700_7_reg_3548_reg[7]_i_14\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_10_reg_3558_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_10_reg_3558_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln700_10_reg_3558_reg[11]\(0) => \add_ln700_10_reg_3558_reg[11]\(0),
      \add_ln700_10_reg_3558_reg[7]_i_2_0\(3 downto 0) => \add_ln700_10_reg_3558_reg[7]_i_2\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_reg_3523_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \mul_ln1352_reg_3523_reg[11]\(3 downto 0) => \mul_ln1352_reg_3523_reg[11]\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_1_reg_3528_reg[7]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln700_1_reg_3528_reg[7]_i_14_0\(3 downto 0) => \add_ln700_1_reg_3528_reg[7]_i_14\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_1_reg_3528_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_1_reg_3528_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln700_1_reg_3528_reg[11]\(0) => \add_ln700_1_reg_3528_reg[11]\(0),
      \add_ln700_1_reg_3528_reg[7]_i_2_0\(3 downto 0) => \add_ln700_1_reg_3528_reg[7]_i_2\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_3_reg_3533_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \mul_ln1352_3_reg_3533_reg[11]\(3 downto 0) => \mul_ln1352_3_reg_3533_reg[11]\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_4_reg_3538_reg[7]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln700_4_reg_3538_reg[7]_i_14_0\(3 downto 0) => \add_ln700_4_reg_3538_reg[7]_i_14\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln700_4_reg_3538_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_4_reg_3538_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln700_4_reg_3538_reg[11]\(0) => \add_ln700_4_reg_3538_reg[11]\(0),
      \add_ln700_4_reg_3538_reg[7]_i_2_0\(3 downto 0) => \add_ln700_4_reg_3538_reg[7]_i_2\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9 is
  port (
    p : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln1352_6_reg_3543_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \mul_ln1352_6_reg_3543_reg[11]\(3 downto 0) => \mul_ln1352_6_reg_3543_reg[11]\(3 downto 0),
      p(11 downto 0) => p(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both is
  port (
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \odata_reg[0]\ : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both : entity is "regslice_both";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_27 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf
     port map (
      D(24 downto 0) => cdata(24 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_27,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[24]_0\(24 downto 0) => D(24 downto 0)
    );
obuf_inst: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf
     port map (
      D(24 downto 0) => cdata(24 downto 0),
      E(0) => ireg01_out,
      Q(24 downto 0) => Q(24 downto 0),
      SR(0) => obuf_inst_n_27,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[0]_0\ => \odata_reg[0]\,
      \odata_reg[0]_1\(0) => \odata_reg[0]_0\(0),
      \odata_reg[0]_2\(0) => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \ireg_reg[48]\ : in STD_LOGIC;
    \ireg_reg[48]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized0\ : entity is "regslice_both";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized0\ is
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_52 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized0\
     port map (
      D(48) => ibuf_inst_n_1,
      D(47) => ibuf_inst_n_2,
      D(46) => ibuf_inst_n_3,
      D(45) => ibuf_inst_n_4,
      D(44) => ibuf_inst_n_5,
      D(43) => ibuf_inst_n_6,
      D(42) => ibuf_inst_n_7,
      D(41) => ibuf_inst_n_8,
      D(40) => ibuf_inst_n_9,
      D(39) => ibuf_inst_n_10,
      D(38) => ibuf_inst_n_11,
      D(37) => ibuf_inst_n_12,
      D(36) => ibuf_inst_n_13,
      D(35) => ibuf_inst_n_14,
      D(34) => ibuf_inst_n_15,
      D(33) => ibuf_inst_n_16,
      D(32) => ibuf_inst_n_17,
      D(31) => ibuf_inst_n_18,
      D(30) => ibuf_inst_n_19,
      D(29) => ibuf_inst_n_20,
      D(28) => ibuf_inst_n_21,
      D(27) => ibuf_inst_n_22,
      D(26) => ibuf_inst_n_23,
      D(25) => ibuf_inst_n_24,
      D(24) => ibuf_inst_n_25,
      D(23) => ibuf_inst_n_26,
      D(22) => ibuf_inst_n_27,
      D(21) => ibuf_inst_n_28,
      D(20) => ibuf_inst_n_29,
      D(19) => ibuf_inst_n_30,
      D(18) => ibuf_inst_n_31,
      D(17) => ibuf_inst_n_32,
      D(16) => ibuf_inst_n_33,
      D(15) => ibuf_inst_n_34,
      D(14) => ibuf_inst_n_35,
      D(13) => ibuf_inst_n_36,
      D(12) => ibuf_inst_n_37,
      D(11) => ibuf_inst_n_38,
      D(10) => ibuf_inst_n_39,
      D(9) => ibuf_inst_n_40,
      D(8) => ibuf_inst_n_41,
      D(7) => ibuf_inst_n_42,
      D(6) => ibuf_inst_n_43,
      D(5) => ibuf_inst_n_44,
      D(4) => ibuf_inst_n_45,
      D(3) => ibuf_inst_n_46,
      D(2) => ibuf_inst_n_47,
      D(1) => ibuf_inst_n_48,
      D(0) => ibuf_inst_n_49,
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_52,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[48]_0\(48 downto 0) => D(48 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY
    );
obuf_inst: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized0\
     port map (
      D(48) => ibuf_inst_n_1,
      D(47) => ibuf_inst_n_2,
      D(46) => ibuf_inst_n_3,
      D(45) => ibuf_inst_n_4,
      D(44) => ibuf_inst_n_5,
      D(43) => ibuf_inst_n_6,
      D(42) => ibuf_inst_n_7,
      D(41) => ibuf_inst_n_8,
      D(40) => ibuf_inst_n_9,
      D(39) => ibuf_inst_n_10,
      D(38) => ibuf_inst_n_11,
      D(37) => ibuf_inst_n_12,
      D(36) => ibuf_inst_n_13,
      D(35) => ibuf_inst_n_14,
      D(34) => ibuf_inst_n_15,
      D(33) => ibuf_inst_n_16,
      D(32) => ibuf_inst_n_17,
      D(31) => ibuf_inst_n_18,
      D(30) => ibuf_inst_n_19,
      D(29) => ibuf_inst_n_20,
      D(28) => ibuf_inst_n_21,
      D(27) => ibuf_inst_n_22,
      D(26) => ibuf_inst_n_23,
      D(25) => ibuf_inst_n_24,
      D(24) => ibuf_inst_n_25,
      D(23) => ibuf_inst_n_26,
      D(22) => ibuf_inst_n_27,
      D(21) => ibuf_inst_n_28,
      D(20) => ibuf_inst_n_29,
      D(19) => ibuf_inst_n_30,
      D(18) => ibuf_inst_n_31,
      D(17) => ibuf_inst_n_32,
      D(16) => ibuf_inst_n_33,
      D(15) => ibuf_inst_n_34,
      D(14) => ibuf_inst_n_35,
      D(13) => ibuf_inst_n_36,
      D(12) => ibuf_inst_n_37,
      D(11) => ibuf_inst_n_38,
      D(10) => ibuf_inst_n_39,
      D(9) => ibuf_inst_n_40,
      D(8) => ibuf_inst_n_41,
      D(7) => ibuf_inst_n_42,
      D(6) => ibuf_inst_n_43,
      D(5) => ibuf_inst_n_44,
      D(4) => ibuf_inst_n_45,
      D(3) => ibuf_inst_n_46,
      D(2) => ibuf_inst_n_47,
      D(1) => ibuf_inst_n_48,
      D(0) => ibuf_inst_n_49,
      E(0) => ireg01_out,
      Q(48 downto 0) => Q(48 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\(0) => obuf_inst_n_52,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[48]\ => \ireg_reg[48]\,
      \ireg_reg[48]_0\(0) => \ireg_reg[48]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized1\ is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    \ireg_reg[16]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \odata_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \ireg_reg[16]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \count_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[16]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \odata_reg[16]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized1\ : entity is "regslice_both";
end \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized1\ is
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[16]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal obuf_inst_n_19 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair193";
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[16]\(11 downto 0) <= \^ireg_reg[16]\(11 downto 0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^count_reg[1]_0\,
      I2 => \^count_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      O => ap_NS_fsm10_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888A8A808880888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      I4 => \count_reg[0]_1\,
      I5 => \count_reg[0]_2\,
      O => \count[0]_i_1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count_reg[1]_1\,
      Q => \^count_reg[1]_0\,
      R => SR(0)
    );
ibuf_inst: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_ibuf__parameterized1\
     port map (
      D(4) => ibuf_inst_n_1,
      D(3) => ibuf_inst_n_2,
      D(2) => ibuf_inst_n_3,
      D(1) => ibuf_inst_n_4,
      D(0) => ibuf_inst_n_5,
      E(0) => ireg01_out,
      Q(11 downto 0) => \^ireg_reg[16]\(11 downto 0),
      SR(0) => obuf_inst_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[16]_0\ => \ireg_reg[16]_0\,
      \ireg_reg[16]_1\(16 downto 0) => \ireg_reg[16]_1\(16 downto 0)
    );
obuf_inst: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_obuf__parameterized1\
     port map (
      D(16) => \odata_reg[16]_0\(11),
      D(15) => ibuf_inst_n_1,
      D(14 downto 12) => \odata_reg[16]_0\(10 downto 8),
      D(11) => ibuf_inst_n_2,
      D(10) => \odata_reg[16]_0\(7),
      D(9) => ibuf_inst_n_3,
      D(8) => \odata_reg[16]_0\(6),
      D(7) => ibuf_inst_n_4,
      D(6 downto 4) => \odata_reg[16]_0\(5 downto 3),
      D(3) => ibuf_inst_n_5,
      D(2 downto 0) => \odata_reg[16]_0\(2 downto 0),
      E(0) => ireg01_out,
      Q(16 downto 0) => \odata_reg[16]\(16 downto 0),
      SR(0) => obuf_inst_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[16]\(0) => \^ireg_reg[16]\(11),
      \odata_reg[0]_0\(0) => SR(0),
      out_V_V_TREADY => out_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Activa is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \odata_reg[24]\ : out STD_LOGIC;
    out_V_V_TREADY_0 : out STD_LOGIC;
    \odata_reg[48]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg : in STD_LOGIC;
    \odata_reg[16]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \odata_reg[0]\ : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Activa : entity is "StreamingFCLayer_Batch_2_Matrix_Vector_Activa";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Activa;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Activa is
  signal StreamingFCLayer_6jw_U10_n_1 : STD_LOGIC;
  signal StreamingFCLayer_6jw_U13_n_1 : STD_LOGIC;
  signal StreamingFCLayer_6jw_U4_n_1 : STD_LOGIC;
  signal StreamingFCLayer_6jw_U7_n_1 : STD_LOGIC;
  signal accu_0_0_V_fu_1945_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_0_1_V_fu_1963_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_0_2_V_fu_1981_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_0_3_V_fu_1999_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_0_0_0_fu_242 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_0_0_0_fu_2420 : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[15]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_242_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal accu_V_0_1_0_fu_246 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_0_1_0_fu_246[11]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_246_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal accu_V_0_2_0_fu_250 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_0_2_0_fu_250[11]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_2_0_fu_250_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal accu_V_0_3_0_fu_254 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_0_3_0_fu_254[11]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_3_0_fu_254_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_10_fu_1799_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln700_10_reg_3558 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln700_10_reg_35580 : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_10_reg_3558_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_1_fu_1676_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln700_1_reg_3528 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln700_1_reg_3528[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_1_reg_3528_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_4_fu_1717_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln700_4_reg_3538 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln700_4_reg_3538[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_4_reg_3538_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_7_fu_1758_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln700_7_reg_3548 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln700_7_reg_3548[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_7_reg_3548_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_1 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_ap_ready : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY : STD_LOGIC;
  signal i_0_reg_1049 : STD_LOGIC;
  signal \i_0_reg_1049[0]_i_5_n_1\ : STD_LOGIC;
  signal i_0_reg_1049_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \i_0_reg_1049_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_1049_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln271_reg_34510 : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_3451[0]_i_9_n_1\ : STD_LOGIC;
  signal icmp_ln271_reg_3451_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln271_reg_3451_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln289_fu_1594_p2 : STD_LOGIC;
  signal icmp_ln289_reg_3519 : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519[0]_i_9_n_1\ : STD_LOGIC;
  signal icmp_ln289_reg_3519_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln289_reg_3519_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_3519_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal icmp_ln899_10_fu_2103_p2 : STD_LOGIC;
  signal icmp_ln899_10_reg_3893 : STD_LOGIC;
  signal icmp_ln899_10_reg_38930 : STD_LOGIC;
  signal icmp_ln899_11_fu_2109_p2 : STD_LOGIC;
  signal icmp_ln899_11_reg_3898 : STD_LOGIC;
  signal icmp_ln899_12_fu_2115_p2 : STD_LOGIC;
  signal icmp_ln899_12_reg_3903 : STD_LOGIC;
  signal icmp_ln899_13_fu_2121_p2 : STD_LOGIC;
  signal icmp_ln899_13_reg_3908 : STD_LOGIC;
  signal icmp_ln899_14_fu_2127_p2 : STD_LOGIC;
  signal icmp_ln899_14_reg_3913 : STD_LOGIC;
  signal icmp_ln899_15_fu_2133_p2 : STD_LOGIC;
  signal icmp_ln899_15_reg_3918 : STD_LOGIC;
  signal icmp_ln899_16_fu_2139_p2 : STD_LOGIC;
  signal icmp_ln899_16_reg_3923 : STD_LOGIC;
  signal icmp_ln899_17_fu_2145_p2 : STD_LOGIC;
  signal icmp_ln899_17_reg_3928 : STD_LOGIC;
  signal icmp_ln899_18_fu_2151_p2 : STD_LOGIC;
  signal icmp_ln899_18_reg_3933 : STD_LOGIC;
  signal icmp_ln899_19_fu_2157_p2 : STD_LOGIC;
  signal icmp_ln899_19_reg_3938 : STD_LOGIC;
  signal icmp_ln899_1_fu_2031_p2 : STD_LOGIC;
  signal icmp_ln899_1_reg_3848 : STD_LOGIC;
  signal icmp_ln899_20_fu_2163_p2 : STD_LOGIC;
  signal icmp_ln899_20_reg_3943 : STD_LOGIC;
  signal icmp_ln899_24_fu_2205_p2 : STD_LOGIC;
  signal icmp_ln899_24_reg_3963 : STD_LOGIC;
  signal icmp_ln899_25_fu_2211_p2 : STD_LOGIC;
  signal icmp_ln899_25_reg_3968 : STD_LOGIC;
  signal icmp_ln899_26_fu_2217_p2 : STD_LOGIC;
  signal icmp_ln899_26_reg_3973 : STD_LOGIC;
  signal icmp_ln899_27_fu_2223_p2 : STD_LOGIC;
  signal icmp_ln899_27_reg_3978 : STD_LOGIC;
  signal icmp_ln899_28_fu_2229_p2 : STD_LOGIC;
  signal icmp_ln899_28_reg_3983 : STD_LOGIC;
  signal icmp_ln899_29_fu_2235_p2 : STD_LOGIC;
  signal icmp_ln899_29_reg_3988 : STD_LOGIC;
  signal icmp_ln899_2_fu_2037_p2 : STD_LOGIC;
  signal icmp_ln899_2_reg_3853 : STD_LOGIC;
  signal icmp_ln899_30_fu_2241_p2 : STD_LOGIC;
  signal icmp_ln899_30_reg_3993 : STD_LOGIC;
  signal icmp_ln899_31_fu_2247_p2 : STD_LOGIC;
  signal icmp_ln899_31_reg_3998 : STD_LOGIC;
  signal \icmp_ln899_31_reg_3998[0]_i_15_n_1\ : STD_LOGIC;
  signal icmp_ln899_33_reg_4008 : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_34_reg_4013[0]_i_15_n_1\ : STD_LOGIC;
  signal icmp_ln899_35_fu_2271_p2 : STD_LOGIC;
  signal icmp_ln899_38_fu_2307_p2 : STD_LOGIC;
  signal icmp_ln899_38_reg_4033 : STD_LOGIC;
  signal \icmp_ln899_38_reg_4033[0]_i_16_n_1\ : STD_LOGIC;
  signal icmp_ln899_39_fu_2313_p2 : STD_LOGIC;
  signal icmp_ln899_39_reg_4038 : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_39_reg_4038[0]_i_15_n_1\ : STD_LOGIC;
  signal icmp_ln899_3_fu_2043_p2 : STD_LOGIC;
  signal icmp_ln899_3_reg_3858 : STD_LOGIC;
  signal icmp_ln899_40_fu_2319_p2 : STD_LOGIC;
  signal icmp_ln899_40_reg_4043 : STD_LOGIC;
  signal icmp_ln899_41_fu_2325_p2 : STD_LOGIC;
  signal icmp_ln899_41_reg_4048 : STD_LOGIC;
  signal icmp_ln899_42_fu_2331_p2 : STD_LOGIC;
  signal icmp_ln899_42_reg_4053 : STD_LOGIC;
  signal icmp_ln899_43_fu_2337_p2 : STD_LOGIC;
  signal icmp_ln899_43_reg_4058 : STD_LOGIC;
  signal icmp_ln899_44_fu_2343_p2 : STD_LOGIC;
  signal icmp_ln899_44_reg_4063 : STD_LOGIC;
  signal icmp_ln899_45_fu_2349_p2 : STD_LOGIC;
  signal icmp_ln899_45_reg_4068 : STD_LOGIC;
  signal icmp_ln899_46_fu_2355_p2 : STD_LOGIC;
  signal icmp_ln899_46_reg_4073 : STD_LOGIC;
  signal icmp_ln899_47_fu_2361_p2 : STD_LOGIC;
  signal icmp_ln899_47_reg_4078 : STD_LOGIC;
  signal icmp_ln899_48_fu_2367_p2 : STD_LOGIC;
  signal icmp_ln899_48_reg_4083 : STD_LOGIC;
  signal icmp_ln899_4_fu_2049_p2 : STD_LOGIC;
  signal icmp_ln899_4_reg_3863 : STD_LOGIC;
  signal icmp_ln899_52_fu_2409_p2 : STD_LOGIC;
  signal icmp_ln899_52_reg_4103 : STD_LOGIC;
  signal icmp_ln899_53_fu_2415_p2 : STD_LOGIC;
  signal icmp_ln899_53_reg_4108 : STD_LOGIC;
  signal icmp_ln899_54_fu_2421_p2 : STD_LOGIC;
  signal icmp_ln899_54_reg_4113 : STD_LOGIC;
  signal icmp_ln899_55_fu_2427_p2 : STD_LOGIC;
  signal icmp_ln899_55_reg_4118 : STD_LOGIC;
  signal icmp_ln899_5_fu_2055_p2 : STD_LOGIC;
  signal icmp_ln899_5_reg_3868 : STD_LOGIC;
  signal icmp_ln899_6_fu_2061_p2 : STD_LOGIC;
  signal icmp_ln899_6_reg_3873 : STD_LOGIC;
  signal icmp_ln899_fu_2025_p2 : STD_LOGIC;
  signal icmp_ln899_reg_3843 : STD_LOGIC;
  signal inputBuf_8_V_1_fu_266 : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_1_fu_266_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_2_fu_270 : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_2_fu_270_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_3_fu_290 : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_3_fu_290_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_4_fu_274 : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_4_fu_274_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_5_fu_286 : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_5_fu_286_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_6_fu_278 : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_6_fu_278_reg_n_1_[9]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282[23]_i_1_n_1\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_7_fu_282_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_8_fu_294 : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_8_fu_294_reg_n_1_[9]\ : STD_LOGIC;
  signal inputBuf_8_V_9_fu_298 : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[0]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[10]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[11]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[12]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[13]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[14]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[15]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[16]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[17]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[18]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[19]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[1]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[20]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[21]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[22]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[23]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[2]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[3]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[4]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[5]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[6]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[7]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[8]\ : STD_LOGIC;
  signal \inputBuf_8_V_9_fu_298_reg_n_1_[9]\ : STD_LOGIC;
  signal \ireg[11]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[9]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[9]_i_3_n_1\ : STD_LOGIC;
  signal mul_ln1352_10_fu_1776_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_11_fu_1789_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_1_fu_1639_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_2_fu_1666_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_3_fu_1685_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_3_reg_3533 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_4_fu_1694_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_5_fu_1707_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_6_fu_1726_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_6_reg_3543 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_7_fu_1735_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_8_fu_1748_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_9_fu_1767_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_9_reg_3553 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_fu_1616_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln1352_reg_3523 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mux_3_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal nf_assign_fu_262 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_assign_fu_262[0]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[0]_rep_i_1__0_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[0]_rep_i_1__1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[0]_rep_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[31]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[31]_i_2_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[4]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[4]_i_2_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[4]_i_3_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[4]_i_4_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262[4]_i_5_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[0]_rep__0_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[0]_rep__1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[0]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[1]_rep__0_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[1]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[2]_rep__0_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[2]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_rep__0_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[3]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_262_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal nf_fu_1868_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \odata[0]_i_2_n_1\ : STD_LOGIC;
  signal \odata[10]_i_2_n_1\ : STD_LOGIC;
  signal \odata[10]_i_3_n_1\ : STD_LOGIC;
  signal \odata[10]_i_4_n_1\ : STD_LOGIC;
  signal \odata[12]_i_2_n_1\ : STD_LOGIC;
  signal \odata[13]_i_2_n_1\ : STD_LOGIC;
  signal \odata[13]_i_3_n_1\ : STD_LOGIC;
  signal \odata[13]_i_4_n_1\ : STD_LOGIC;
  signal \odata[13]_i_5_n_1\ : STD_LOGIC;
  signal \odata[14]_i_10_n_1\ : STD_LOGIC;
  signal \odata[14]_i_2_n_1\ : STD_LOGIC;
  signal \odata[14]_i_3_n_1\ : STD_LOGIC;
  signal \odata[14]_i_4_n_1\ : STD_LOGIC;
  signal \odata[14]_i_5_n_1\ : STD_LOGIC;
  signal \odata[14]_i_6_n_1\ : STD_LOGIC;
  signal \odata[14]_i_7_n_1\ : STD_LOGIC;
  signal \odata[14]_i_8_n_1\ : STD_LOGIC;
  signal \odata[14]_i_9_n_1\ : STD_LOGIC;
  signal \odata[1]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_3_n_1\ : STD_LOGIC;
  signal \odata[1]_i_4_n_1\ : STD_LOGIC;
  signal \odata[1]_i_5_n_1\ : STD_LOGIC;
  signal \odata[2]_i_10_n_1\ : STD_LOGIC;
  signal \odata[2]_i_2_n_1\ : STD_LOGIC;
  signal \odata[2]_i_3_n_1\ : STD_LOGIC;
  signal \odata[2]_i_4_n_1\ : STD_LOGIC;
  signal \odata[2]_i_5_n_1\ : STD_LOGIC;
  signal \odata[2]_i_6_n_1\ : STD_LOGIC;
  signal \odata[2]_i_7_n_1\ : STD_LOGIC;
  signal \odata[2]_i_8_n_1\ : STD_LOGIC;
  signal \odata[2]_i_9_n_1\ : STD_LOGIC;
  signal \odata[4]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_3_n_1\ : STD_LOGIC;
  signal \odata[5]_i_4_n_1\ : STD_LOGIC;
  signal \odata[5]_i_5_n_1\ : STD_LOGIC;
  signal \odata[6]_i_10_n_1\ : STD_LOGIC;
  signal \odata[6]_i_2_n_1\ : STD_LOGIC;
  signal \odata[6]_i_3_n_1\ : STD_LOGIC;
  signal \odata[6]_i_4_n_1\ : STD_LOGIC;
  signal \odata[6]_i_5_n_1\ : STD_LOGIC;
  signal \odata[6]_i_6_n_1\ : STD_LOGIC;
  signal \odata[6]_i_7_n_1\ : STD_LOGIC;
  signal \odata[6]_i_8_n_1\ : STD_LOGIC;
  signal \odata[6]_i_9_n_1\ : STD_LOGIC;
  signal \odata[8]_i_3_n_1\ : STD_LOGIC;
  signal \odata[8]_i_4_n_1\ : STD_LOGIC;
  signal \^odata_reg[24]\ : STD_LOGIC;
  signal \^odata_reg[48]\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_Result_1_0_1_reg_3464 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_0_2_reg_3469 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_1_reg_3479 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_2_reg_3484 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_reg_3474 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_2_1_reg_3494 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_2_2_reg_3499 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_2_reg_3489 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_3_1_reg_3509 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_3_2_reg_3514 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_3_reg_3504 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal select_ln271_1_fu_1912_p3 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal select_ln271_2_fu_1919_p3 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal select_ln271_3_fu_1926_p3 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal select_ln271_fu_1905_p3 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal sext_ln215_1_fu_1612_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln215_3_fu_1635_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln215_5_fu_1662_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sf_1_fu_258 : STD_LOGIC;
  signal sf_1_fu_2580 : STD_LOGIC;
  signal sf_1_fu_258_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sf_1_fu_258_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_258_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_258_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sf_fu_1588_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshs_m_thresholds_10_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_10_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_10_ce0 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_12_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_13_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_25 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_26 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_19_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_1_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_20_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_21_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_21_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_23_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_26_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_26_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_27_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_27_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_27_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_27_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_27_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_28_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_29_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_25 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_26 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_27 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_28 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_29 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_30 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_31 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_32 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_33 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_34 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_35 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_36 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_37 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_38 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_39 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_40 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_41 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_42 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_43 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_44 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_25 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_26 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_27 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_28 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_29 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_30 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_30_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_31_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_32_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_33_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_34_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_35_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_35_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_35_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_36_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_37_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_38_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_38_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_39_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_40_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_41_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_41_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_41_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_41_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_42_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_43_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_25 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_26 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_32 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_33 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_34 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_35 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_36 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_37 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_38 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_39 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_40 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_41 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_42 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_43 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_44 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_45 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_46 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_47 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_48 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_49 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_44_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_45_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_45_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_45_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_45_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_45_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_46_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_46_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_46_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_46_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_46_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_47_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_47_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_47_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_48_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_48_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_49_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_50_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_50_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_51_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_51_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_51_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_51_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_52_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_52_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_52_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_52_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_52_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_53_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_54_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_22 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_23 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_24 : STD_LOGIC;
  signal threshs_m_thresholds_55_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_5_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_5_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_5_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_5_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_5_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_6_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_7_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_9 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_11 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_12 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_13 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_14 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_15 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_16 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_17 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_18 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_19 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_20 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_21 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_9 : STD_LOGIC;
  signal trunc_ln647_reg_3459 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xor_ln899_21_fu_2175_p2 : STD_LOGIC;
  signal xor_ln899_21_reg_3948 : STD_LOGIC;
  signal xor_ln899_22_fu_2187_p2 : STD_LOGIC;
  signal xor_ln899_22_reg_3953 : STD_LOGIC;
  signal xor_ln899_23_fu_2199_p2 : STD_LOGIC;
  signal xor_ln899_23_reg_3958 : STD_LOGIC;
  signal xor_ln899_35_fu_2277_p2 : STD_LOGIC;
  signal xor_ln899_35_reg_4018 : STD_LOGIC;
  signal xor_ln899_36_fu_2289_p2 : STD_LOGIC;
  signal xor_ln899_36_reg_4023 : STD_LOGIC;
  signal xor_ln899_37_fu_2301_p2 : STD_LOGIC;
  signal xor_ln899_37_reg_4028 : STD_LOGIC;
  signal \xor_ln899_37_reg_4028[0]_i_17_n_1\ : STD_LOGIC;
  signal xor_ln899_49_fu_2379_p2 : STD_LOGIC;
  signal xor_ln899_49_reg_4088 : STD_LOGIC;
  signal xor_ln899_50_fu_2391_p2 : STD_LOGIC;
  signal xor_ln899_50_reg_4093 : STD_LOGIC;
  signal xor_ln899_51_fu_2403_p2 : STD_LOGIC;
  signal xor_ln899_51_reg_4098 : STD_LOGIC;
  signal xor_ln899_7_fu_2073_p2 : STD_LOGIC;
  signal xor_ln899_7_reg_3878 : STD_LOGIC;
  signal xor_ln899_8_fu_2085_p2 : STD_LOGIC;
  signal xor_ln899_8_reg_3883 : STD_LOGIC;
  signal xor_ln899_9_fu_2097_p2 : STD_LOGIC;
  signal xor_ln899_9_reg_3888 : STD_LOGIC;
  signal zext_ln700_26_fu_3089_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_accu_V_0_0_0_fu_242_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_0_1_0_fu_246_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_0_2_0_fu_250_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_0_3_0_fu_254_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln700_10_reg_3558_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_10_reg_3558_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_1_reg_3528_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_1_reg_3528_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_4_reg_3538_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_4_reg_3538_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_7_reg_3548_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_7_reg_3548_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_1049_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_0_reg_1049_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln289_reg_3519_reg[0]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln289_reg_3519_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nf_assign_fu_262_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_assign_fu_262_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_1_fu_258_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_0_0_0_fu_242[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_0_0_0_fu_242[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_242_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_242_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_242_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_242_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \accu_V_0_1_0_fu_246[11]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[11]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[11]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[11]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[11]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_6\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[3]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_0_1_0_fu_246[7]_i_9\ : label is "lutpair14";
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_246_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_246_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_246_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_246_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \accu_V_0_2_0_fu_250[11]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[11]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[11]_i_5\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[11]_i_8\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[11]_i_9\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_6\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[3]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_7\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_8\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_0_2_0_fu_250[7]_i_9\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \accu_V_0_2_0_fu_250_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_2_0_fu_250_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_2_0_fu_250_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_2_0_fu_250_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \accu_V_0_3_0_fu_254[11]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[11]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[11]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[11]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[11]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_6\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_7\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[3]_i_8\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_0_3_0_fu_254[7]_i_9\ : label is "lutpair34";
  attribute ADDER_THRESHOLD of \accu_V_0_3_0_fu_254_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_3_0_fu_254_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_3_0_fu_254_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_3_0_fu_254_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair157";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activa_fu_140_ap_start_reg_i_1 : label is "soft_lutpair174";
  attribute ADDER_THRESHOLD of \i_0_reg_1049_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_1049_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_1049_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_1049_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_1049_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair169";
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_3519_reg[0]_i_22\ : label is 35;
  attribute SOFT_HLUTNM of \ireg[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ireg[10]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ireg[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ireg[11]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ireg[11]_i_6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ireg[12]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ireg[15]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ireg[16]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ireg[3]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ireg[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ireg[7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ireg[9]_i_2\ : label is "soft_lutpair173";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[0]\ : label is "nf_assign_fu_262_reg[0]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[0]_rep\ : label is "nf_assign_fu_262_reg[0]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[0]_rep__0\ : label is "nf_assign_fu_262_reg[0]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[0]_rep__1\ : label is "nf_assign_fu_262_reg[0]";
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[16]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[1]\ : label is "nf_assign_fu_262_reg[1]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[1]_rep\ : label is "nf_assign_fu_262_reg[1]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[1]_rep__0\ : label is "nf_assign_fu_262_reg[1]";
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[28]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[2]\ : label is "nf_assign_fu_262_reg[2]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[2]_rep\ : label is "nf_assign_fu_262_reg[2]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[2]_rep__0\ : label is "nf_assign_fu_262_reg[2]";
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[31]_i_3\ : label is 35;
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[3]\ : label is "nf_assign_fu_262_reg[3]";
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[3]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[3]_rep\ : label is "nf_assign_fu_262_reg[3]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_262_reg[3]_rep__0\ : label is "nf_assign_fu_262_reg[3]";
  attribute ADDER_THRESHOLD of \nf_assign_fu_262_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[10]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[10]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[12]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[13]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[13]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \odata[13]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[13]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[13]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \odata[14]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[14]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[14]_i_6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[14]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[14]_i_8\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[14]_i_9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[16]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \odata[1]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \odata[1]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[1]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[1]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[2]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[2]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[2]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \odata[2]_i_7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \odata[2]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[2]_i_9\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[5]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[5]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \odata[5]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata[5]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[5]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata[6]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[6]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata[6]_i_6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[6]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[6]_i_8\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[6]_i_9\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[8]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \odata[8]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \odata[8]_i_4\ : label is "soft_lutpair166";
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_258_reg[8]_i_1\ : label is 11;
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \odata_reg[24]\ <= \^odata_reg[24]\;
  \odata_reg[48]\ <= \^odata_reg[48]\;
StreamingFCLayer_5jm_U1: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm
     port map (
      Q(23) => \inputBuf_8_V_8_fu_294_reg_n_1_[23]\,
      Q(22) => \inputBuf_8_V_8_fu_294_reg_n_1_[22]\,
      Q(21) => \inputBuf_8_V_8_fu_294_reg_n_1_[21]\,
      Q(20) => \inputBuf_8_V_8_fu_294_reg_n_1_[20]\,
      Q(19) => \inputBuf_8_V_8_fu_294_reg_n_1_[19]\,
      Q(18) => \inputBuf_8_V_8_fu_294_reg_n_1_[18]\,
      Q(17) => \inputBuf_8_V_8_fu_294_reg_n_1_[17]\,
      Q(16) => \inputBuf_8_V_8_fu_294_reg_n_1_[16]\,
      Q(15) => \inputBuf_8_V_8_fu_294_reg_n_1_[15]\,
      Q(14) => \inputBuf_8_V_8_fu_294_reg_n_1_[14]\,
      Q(13) => \inputBuf_8_V_8_fu_294_reg_n_1_[13]\,
      Q(12) => \inputBuf_8_V_8_fu_294_reg_n_1_[12]\,
      Q(11) => \inputBuf_8_V_8_fu_294_reg_n_1_[11]\,
      Q(10) => \inputBuf_8_V_8_fu_294_reg_n_1_[10]\,
      Q(9) => \inputBuf_8_V_8_fu_294_reg_n_1_[9]\,
      Q(8) => \inputBuf_8_V_8_fu_294_reg_n_1_[8]\,
      Q(7) => \inputBuf_8_V_8_fu_294_reg_n_1_[7]\,
      Q(6) => \inputBuf_8_V_8_fu_294_reg_n_1_[6]\,
      Q(5) => \inputBuf_8_V_8_fu_294_reg_n_1_[5]\,
      Q(4) => \inputBuf_8_V_8_fu_294_reg_n_1_[4]\,
      Q(3) => \inputBuf_8_V_8_fu_294_reg_n_1_[3]\,
      Q(2) => \inputBuf_8_V_8_fu_294_reg_n_1_[2]\,
      Q(1) => \inputBuf_8_V_8_fu_294_reg_n_1_[1]\,
      Q(0) => \inputBuf_8_V_8_fu_294_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(23) => \inputBuf_8_V_3_fu_290_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(22) => \inputBuf_8_V_3_fu_290_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(21) => \inputBuf_8_V_3_fu_290_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(20) => \inputBuf_8_V_3_fu_290_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(19) => \inputBuf_8_V_3_fu_290_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(18) => \inputBuf_8_V_3_fu_290_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(17) => \inputBuf_8_V_3_fu_290_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(16) => \inputBuf_8_V_3_fu_290_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(15) => \inputBuf_8_V_3_fu_290_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(14) => \inputBuf_8_V_3_fu_290_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(13) => \inputBuf_8_V_3_fu_290_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(12) => \inputBuf_8_V_3_fu_290_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(11) => \inputBuf_8_V_3_fu_290_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(10) => \inputBuf_8_V_3_fu_290_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(9) => \inputBuf_8_V_3_fu_290_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(8) => \inputBuf_8_V_3_fu_290_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(7) => \inputBuf_8_V_3_fu_290_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(6) => \inputBuf_8_V_3_fu_290_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(5) => \inputBuf_8_V_3_fu_290_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(4) => \inputBuf_8_V_3_fu_290_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(3) => \inputBuf_8_V_3_fu_290_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(2) => \inputBuf_8_V_3_fu_290_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(1) => \inputBuf_8_V_3_fu_290_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0\(0) => \inputBuf_8_V_3_fu_290_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(23) => \inputBuf_8_V_5_fu_286_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(22) => \inputBuf_8_V_5_fu_286_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(21) => \inputBuf_8_V_5_fu_286_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(20) => \inputBuf_8_V_5_fu_286_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(19) => \inputBuf_8_V_5_fu_286_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(18) => \inputBuf_8_V_5_fu_286_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(17) => \inputBuf_8_V_5_fu_286_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(16) => \inputBuf_8_V_5_fu_286_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(15) => \inputBuf_8_V_5_fu_286_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(14) => \inputBuf_8_V_5_fu_286_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(13) => \inputBuf_8_V_5_fu_286_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(12) => \inputBuf_8_V_5_fu_286_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(11) => \inputBuf_8_V_5_fu_286_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(10) => \inputBuf_8_V_5_fu_286_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(9) => \inputBuf_8_V_5_fu_286_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(8) => \inputBuf_8_V_5_fu_286_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(7) => \inputBuf_8_V_5_fu_286_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(6) => \inputBuf_8_V_5_fu_286_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(5) => \inputBuf_8_V_5_fu_286_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(4) => \inputBuf_8_V_5_fu_286_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(3) => \inputBuf_8_V_5_fu_286_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(2) => \inputBuf_8_V_5_fu_286_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(1) => \inputBuf_8_V_5_fu_286_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1\(0) => \inputBuf_8_V_5_fu_286_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(23) => \inputBuf_8_V_7_fu_282_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(22) => \inputBuf_8_V_7_fu_282_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(21) => \inputBuf_8_V_7_fu_282_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(20) => \inputBuf_8_V_7_fu_282_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(19) => \inputBuf_8_V_7_fu_282_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(18) => \inputBuf_8_V_7_fu_282_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(17) => \inputBuf_8_V_7_fu_282_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(16) => \inputBuf_8_V_7_fu_282_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(15) => \inputBuf_8_V_7_fu_282_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(14) => \inputBuf_8_V_7_fu_282_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(13) => \inputBuf_8_V_7_fu_282_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(12) => \inputBuf_8_V_7_fu_282_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(11) => \inputBuf_8_V_7_fu_282_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(10) => \inputBuf_8_V_7_fu_282_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(9) => \inputBuf_8_V_7_fu_282_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(8) => \inputBuf_8_V_7_fu_282_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(7) => \inputBuf_8_V_7_fu_282_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(6) => \inputBuf_8_V_7_fu_282_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(5) => \inputBuf_8_V_7_fu_282_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(4) => \inputBuf_8_V_7_fu_282_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(3) => \inputBuf_8_V_7_fu_282_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(2) => \inputBuf_8_V_7_fu_282_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(1) => \inputBuf_8_V_7_fu_282_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2\(0) => \inputBuf_8_V_7_fu_282_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(23) => \inputBuf_8_V_6_fu_278_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(22) => \inputBuf_8_V_6_fu_278_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(21) => \inputBuf_8_V_6_fu_278_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(20) => \inputBuf_8_V_6_fu_278_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(19) => \inputBuf_8_V_6_fu_278_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(18) => \inputBuf_8_V_6_fu_278_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(17) => \inputBuf_8_V_6_fu_278_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(16) => \inputBuf_8_V_6_fu_278_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(15) => \inputBuf_8_V_6_fu_278_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(14) => \inputBuf_8_V_6_fu_278_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(13) => \inputBuf_8_V_6_fu_278_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(12) => \inputBuf_8_V_6_fu_278_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(11) => \inputBuf_8_V_6_fu_278_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(10) => \inputBuf_8_V_6_fu_278_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(9) => \inputBuf_8_V_6_fu_278_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(8) => \inputBuf_8_V_6_fu_278_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(7) => \inputBuf_8_V_6_fu_278_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(6) => \inputBuf_8_V_6_fu_278_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(5) => \inputBuf_8_V_6_fu_278_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(4) => \inputBuf_8_V_6_fu_278_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(3) => \inputBuf_8_V_6_fu_278_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(2) => \inputBuf_8_V_6_fu_278_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(1) => \inputBuf_8_V_6_fu_278_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3\(0) => \inputBuf_8_V_6_fu_278_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(23) => \inputBuf_8_V_4_fu_274_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(22) => \inputBuf_8_V_4_fu_274_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(21) => \inputBuf_8_V_4_fu_274_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(20) => \inputBuf_8_V_4_fu_274_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(19) => \inputBuf_8_V_4_fu_274_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(18) => \inputBuf_8_V_4_fu_274_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(17) => \inputBuf_8_V_4_fu_274_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(16) => \inputBuf_8_V_4_fu_274_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(15) => \inputBuf_8_V_4_fu_274_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(14) => \inputBuf_8_V_4_fu_274_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(13) => \inputBuf_8_V_4_fu_274_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(12) => \inputBuf_8_V_4_fu_274_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(11) => \inputBuf_8_V_4_fu_274_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(10) => \inputBuf_8_V_4_fu_274_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(9) => \inputBuf_8_V_4_fu_274_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(8) => \inputBuf_8_V_4_fu_274_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(7) => \inputBuf_8_V_4_fu_274_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(6) => \inputBuf_8_V_4_fu_274_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(5) => \inputBuf_8_V_4_fu_274_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(4) => \inputBuf_8_V_4_fu_274_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(3) => \inputBuf_8_V_4_fu_274_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(2) => \inputBuf_8_V_4_fu_274_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(1) => \inputBuf_8_V_4_fu_274_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4\(0) => \inputBuf_8_V_4_fu_274_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(23) => \inputBuf_8_V_2_fu_270_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(22) => \inputBuf_8_V_2_fu_270_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(21) => \inputBuf_8_V_2_fu_270_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(20) => \inputBuf_8_V_2_fu_270_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(19) => \inputBuf_8_V_2_fu_270_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(18) => \inputBuf_8_V_2_fu_270_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(17) => \inputBuf_8_V_2_fu_270_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(16) => \inputBuf_8_V_2_fu_270_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(15) => \inputBuf_8_V_2_fu_270_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(14) => \inputBuf_8_V_2_fu_270_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(13) => \inputBuf_8_V_2_fu_270_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(12) => \inputBuf_8_V_2_fu_270_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(11) => \inputBuf_8_V_2_fu_270_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(10) => \inputBuf_8_V_2_fu_270_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(9) => \inputBuf_8_V_2_fu_270_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(8) => \inputBuf_8_V_2_fu_270_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(7) => \inputBuf_8_V_2_fu_270_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(6) => \inputBuf_8_V_2_fu_270_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(5) => \inputBuf_8_V_2_fu_270_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(4) => \inputBuf_8_V_2_fu_270_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(3) => \inputBuf_8_V_2_fu_270_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(2) => \inputBuf_8_V_2_fu_270_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(1) => \inputBuf_8_V_2_fu_270_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5\(0) => \inputBuf_8_V_2_fu_270_reg_n_1_[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(23) => \inputBuf_8_V_1_fu_266_reg_n_1_[23]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(22) => \inputBuf_8_V_1_fu_266_reg_n_1_[22]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(21) => \inputBuf_8_V_1_fu_266_reg_n_1_[21]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(20) => \inputBuf_8_V_1_fu_266_reg_n_1_[20]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(19) => \inputBuf_8_V_1_fu_266_reg_n_1_[19]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(18) => \inputBuf_8_V_1_fu_266_reg_n_1_[18]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(17) => \inputBuf_8_V_1_fu_266_reg_n_1_[17]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(16) => \inputBuf_8_V_1_fu_266_reg_n_1_[16]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(15) => \inputBuf_8_V_1_fu_266_reg_n_1_[15]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(14) => \inputBuf_8_V_1_fu_266_reg_n_1_[14]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(13) => \inputBuf_8_V_1_fu_266_reg_n_1_[13]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(12) => \inputBuf_8_V_1_fu_266_reg_n_1_[12]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(11) => \inputBuf_8_V_1_fu_266_reg_n_1_[11]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(10) => \inputBuf_8_V_1_fu_266_reg_n_1_[10]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(9) => \inputBuf_8_V_1_fu_266_reg_n_1_[9]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(8) => \inputBuf_8_V_1_fu_266_reg_n_1_[8]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(7) => \inputBuf_8_V_1_fu_266_reg_n_1_[7]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(6) => \inputBuf_8_V_1_fu_266_reg_n_1_[6]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(5) => \inputBuf_8_V_1_fu_266_reg_n_1_[5]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(4) => \inputBuf_8_V_1_fu_266_reg_n_1_[4]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(3) => \inputBuf_8_V_1_fu_266_reg_n_1_[3]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(2) => \inputBuf_8_V_1_fu_266_reg_n_1_[2]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(1) => \inputBuf_8_V_1_fu_266_reg_n_1_[1]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6\(0) => \inputBuf_8_V_1_fu_266_reg_n_1_[0]\,
      mux_3_0(23 downto 0) => mux_3_0(23 downto 0),
      \out\(2 downto 0) => sf_1_fu_258_reg(2 downto 0)
    );
StreamingFCLayer_6jw_U10: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw
     port map (
      Q(7 downto 0) => sext_ln215_5_fu_1662_p1(7 downto 0),
      S(0) => StreamingFCLayer_6jw_U10_n_1,
      \add_ln700_7_reg_3548_reg[11]\(0) => mul_ln1352_7_fu_1735_p2(11),
      \add_ln700_7_reg_3548_reg[7]_i_2\(3 downto 0) => p_Result_1_2_2_reg_3499(3 downto 0),
      p(11 downto 0) => mul_ln1352_8_fu_1748_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U11: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0
     port map (
      Q(7 downto 0) => sext_ln215_1_fu_1612_p1(7 downto 0),
      \mul_ln1352_9_reg_3553_reg[11]\(3 downto 0) => p_Result_1_3_reg_3504(3 downto 0),
      p(11 downto 0) => mul_ln1352_9_fu_1767_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U12: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1
     port map (
      Q(7 downto 0) => sext_ln215_3_fu_1635_p1(7 downto 0),
      \add_ln700_10_reg_3558_reg[7]_i_14\(3 downto 0) => p_Result_1_3_1_reg_3509(3 downto 0),
      p(11 downto 0) => mul_ln1352_10_fu_1776_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U13: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2
     port map (
      Q(7 downto 0) => sext_ln215_5_fu_1662_p1(7 downto 0),
      S(0) => StreamingFCLayer_6jw_U13_n_1,
      \add_ln700_10_reg_3558_reg[11]\(0) => mul_ln1352_10_fu_1776_p2(11),
      \add_ln700_10_reg_3558_reg[7]_i_2\(3 downto 0) => p_Result_1_3_2_reg_3514(3 downto 0),
      p(11 downto 0) => mul_ln1352_11_fu_1789_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U2: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3
     port map (
      Q(7 downto 0) => sext_ln215_1_fu_1612_p1(7 downto 0),
      \mul_ln1352_reg_3523_reg[11]\(3 downto 0) => trunc_ln647_reg_3459(3 downto 0),
      p(11 downto 0) => mul_ln1352_fu_1616_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U3: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4
     port map (
      Q(7 downto 0) => sext_ln215_3_fu_1635_p1(7 downto 0),
      \add_ln700_1_reg_3528_reg[7]_i_14\(3 downto 0) => p_Result_1_0_1_reg_3464(3 downto 0),
      p(11 downto 0) => mul_ln1352_1_fu_1639_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U4: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5
     port map (
      Q(7 downto 0) => sext_ln215_5_fu_1662_p1(7 downto 0),
      S(0) => StreamingFCLayer_6jw_U4_n_1,
      \add_ln700_1_reg_3528_reg[11]\(0) => mul_ln1352_1_fu_1639_p2(11),
      \add_ln700_1_reg_3528_reg[7]_i_2\(3 downto 0) => p_Result_1_0_2_reg_3469(3 downto 0),
      p(11 downto 0) => mul_ln1352_2_fu_1666_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U5: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6
     port map (
      Q(7 downto 0) => sext_ln215_1_fu_1612_p1(7 downto 0),
      \mul_ln1352_3_reg_3533_reg[11]\(3 downto 0) => p_Result_1_1_reg_3474(3 downto 0),
      p(11 downto 0) => mul_ln1352_3_fu_1685_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U6: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7
     port map (
      Q(7 downto 0) => sext_ln215_3_fu_1635_p1(7 downto 0),
      \add_ln700_4_reg_3538_reg[7]_i_14\(3 downto 0) => p_Result_1_1_1_reg_3479(3 downto 0),
      p(11 downto 0) => mul_ln1352_4_fu_1694_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U7: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8
     port map (
      Q(7 downto 0) => sext_ln215_5_fu_1662_p1(7 downto 0),
      S(0) => StreamingFCLayer_6jw_U7_n_1,
      \add_ln700_4_reg_3538_reg[11]\(0) => mul_ln1352_4_fu_1694_p2(11),
      \add_ln700_4_reg_3538_reg[7]_i_2\(3 downto 0) => p_Result_1_1_2_reg_3484(3 downto 0),
      p(11 downto 0) => mul_ln1352_5_fu_1707_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U8: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9
     port map (
      Q(7 downto 0) => sext_ln215_1_fu_1612_p1(7 downto 0),
      \mul_ln1352_6_reg_3543_reg[11]\(3 downto 0) => p_Result_1_2_reg_3489(3 downto 0),
      p(11 downto 0) => mul_ln1352_6_fu_1726_p2(11 downto 0)
    );
StreamingFCLayer_6jw_U9: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10
     port map (
      Q(7 downto 0) => sext_ln215_3_fu_1635_p1(7 downto 0),
      \add_ln700_7_reg_3548_reg[7]_i_14\(3 downto 0) => p_Result_1_2_1_reg_3494(3 downto 0),
      p(11 downto 0) => mul_ln1352_7_fu_1735_p2(11 downto 0)
    );
\accu_V_0_0_0_fu_242[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_0_0_fu_242(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_1_reg_3528(11),
      I3 => mul_ln1352_reg_3523(11),
      O => \accu_V_0_0_0_fu_242[11]_i_10_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_reg_3523(11),
      I1 => add_ln700_1_reg_3528(11),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_242(11),
      O => \accu_V_0_0_0_fu_242[11]_i_2_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(9),
      I2 => add_ln700_1_reg_3528(9),
      I3 => mul_ln1352_reg_3523(9),
      O => \accu_V_0_0_0_fu_242[11]_i_3_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(8),
      I2 => add_ln700_1_reg_3528(8),
      I3 => mul_ln1352_reg_3523(8),
      O => \accu_V_0_0_0_fu_242[11]_i_4_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(7),
      I2 => add_ln700_1_reg_3528(7),
      I3 => mul_ln1352_reg_3523(7),
      O => \accu_V_0_0_0_fu_242[11]_i_5_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_0_0_fu_242[11]_i_10_n_1\,
      I1 => mul_ln1352_reg_3523(10),
      I2 => add_ln700_1_reg_3528(10),
      I3 => accu_V_0_0_0_fu_242(10),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => \accu_V_0_0_0_fu_242[11]_i_6_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_0_0_fu_242[11]_i_3_n_1\,
      I1 => add_ln700_1_reg_3528(10),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_242(10),
      I4 => mul_ln1352_reg_3523(10),
      O => \accu_V_0_0_0_fu_242[11]_i_7_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(9),
      I2 => add_ln700_1_reg_3528(9),
      I3 => mul_ln1352_reg_3523(9),
      I4 => \accu_V_0_0_0_fu_242[11]_i_4_n_1\,
      O => \accu_V_0_0_0_fu_242[11]_i_8_n_1\
    );
\accu_V_0_0_0_fu_242[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(8),
      I2 => add_ln700_1_reg_3528(8),
      I3 => mul_ln1352_reg_3523(8),
      I4 => \accu_V_0_0_0_fu_242[11]_i_5_n_1\,
      O => \accu_V_0_0_0_fu_242[11]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^odata_reg[24]\,
      O => accu_V_0_0_0_fu_2420
    );
\accu_V_0_0_0_fu_242[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_242(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => select_ln271_3_fu_1926_p3(13)
    );
\accu_V_0_0_0_fu_242[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_1_reg_3528(12),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_242(12),
      I3 => accu_V_0_0_0_fu_242(11),
      I4 => add_ln700_1_reg_3528(11),
      O => \accu_V_0_0_0_fu_242[15]_i_4_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_0_0_fu_242(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_1_reg_3528(11),
      I3 => mul_ln1352_reg_3523(11),
      O => \accu_V_0_0_0_fu_242[15]_i_5_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_242(14),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_242(15),
      O => \accu_V_0_0_0_fu_242[15]_i_6_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_242(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_242(14),
      O => \accu_V_0_0_0_fu_242[15]_i_7_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_1_reg_3528(11),
      I1 => accu_V_0_0_0_fu_242(11),
      I2 => accu_V_0_0_0_fu_242(12),
      I3 => add_ln700_1_reg_3528(12),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I5 => accu_V_0_0_0_fu_242(13),
      O => \accu_V_0_0_0_fu_242[15]_i_8_n_1\
    );
\accu_V_0_0_0_fu_242[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_reg_3523(11),
      I1 => add_ln700_1_reg_3528(12),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_242(12),
      I4 => add_ln700_1_reg_3528(11),
      I5 => accu_V_0_0_0_fu_242(11),
      O => \accu_V_0_0_0_fu_242[15]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(2),
      I2 => add_ln700_1_reg_3528(2),
      I3 => mul_ln1352_reg_3523(2),
      O => \accu_V_0_0_0_fu_242[3]_i_2_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(1),
      I2 => add_ln700_1_reg_3528(1),
      I3 => mul_ln1352_reg_3523(1),
      O => \accu_V_0_0_0_fu_242[3]_i_3_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(0),
      I2 => add_ln700_1_reg_3528(0),
      I3 => mul_ln1352_reg_3523(0),
      O => \accu_V_0_0_0_fu_242[3]_i_4_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(3),
      I2 => add_ln700_1_reg_3528(3),
      I3 => mul_ln1352_reg_3523(3),
      I4 => \accu_V_0_0_0_fu_242[3]_i_2_n_1\,
      O => \accu_V_0_0_0_fu_242[3]_i_5_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(2),
      I2 => add_ln700_1_reg_3528(2),
      I3 => mul_ln1352_reg_3523(2),
      I4 => \accu_V_0_0_0_fu_242[3]_i_3_n_1\,
      O => \accu_V_0_0_0_fu_242[3]_i_6_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(1),
      I2 => add_ln700_1_reg_3528(1),
      I3 => mul_ln1352_reg_3523(1),
      I4 => \accu_V_0_0_0_fu_242[3]_i_4_n_1\,
      O => \accu_V_0_0_0_fu_242[3]_i_7_n_1\
    );
\accu_V_0_0_0_fu_242[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(0),
      I2 => add_ln700_1_reg_3528(0),
      I3 => mul_ln1352_reg_3523(0),
      O => \accu_V_0_0_0_fu_242[3]_i_8_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(6),
      I2 => add_ln700_1_reg_3528(6),
      I3 => mul_ln1352_reg_3523(6),
      O => \accu_V_0_0_0_fu_242[7]_i_2_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(5),
      I2 => add_ln700_1_reg_3528(5),
      I3 => mul_ln1352_reg_3523(5),
      O => \accu_V_0_0_0_fu_242[7]_i_3_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(4),
      I2 => add_ln700_1_reg_3528(4),
      I3 => mul_ln1352_reg_3523(4),
      O => \accu_V_0_0_0_fu_242[7]_i_4_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(3),
      I2 => add_ln700_1_reg_3528(3),
      I3 => mul_ln1352_reg_3523(3),
      O => \accu_V_0_0_0_fu_242[7]_i_5_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(7),
      I2 => add_ln700_1_reg_3528(7),
      I3 => mul_ln1352_reg_3523(7),
      I4 => \accu_V_0_0_0_fu_242[7]_i_2_n_1\,
      O => \accu_V_0_0_0_fu_242[7]_i_6_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(6),
      I2 => add_ln700_1_reg_3528(6),
      I3 => mul_ln1352_reg_3523(6),
      I4 => \accu_V_0_0_0_fu_242[7]_i_3_n_1\,
      O => \accu_V_0_0_0_fu_242[7]_i_7_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(5),
      I2 => add_ln700_1_reg_3528(5),
      I3 => mul_ln1352_reg_3523(5),
      I4 => \accu_V_0_0_0_fu_242[7]_i_4_n_1\,
      O => \accu_V_0_0_0_fu_242[7]_i_8_n_1\
    );
\accu_V_0_0_0_fu_242[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_242(4),
      I2 => add_ln700_1_reg_3528(4),
      I3 => mul_ln1352_reg_3523(4),
      I4 => \accu_V_0_0_0_fu_242[7]_i_5_n_1\,
      O => \accu_V_0_0_0_fu_242[7]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(0),
      Q => accu_V_0_0_0_fu_242(0),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(10),
      Q => accu_V_0_0_0_fu_242(10),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(11),
      Q => accu_V_0_0_0_fu_242(11),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_242_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_242_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_242_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_242_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_242_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_0_0_fu_242[11]_i_2_n_1\,
      DI(2) => \accu_V_0_0_0_fu_242[11]_i_3_n_1\,
      DI(1) => \accu_V_0_0_0_fu_242[11]_i_4_n_1\,
      DI(0) => \accu_V_0_0_0_fu_242[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_0_V_fu_1945_p2(11 downto 8),
      S(3) => \accu_V_0_0_0_fu_242[11]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_242[11]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_242[11]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_242[11]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(12),
      Q => accu_V_0_0_0_fu_242(12),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(13),
      Q => accu_V_0_0_0_fu_242(13),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(14),
      Q => accu_V_0_0_0_fu_242(14),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(15),
      Q => accu_V_0_0_0_fu_242(15),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_242_reg[11]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_0_0_fu_242_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_0_0_fu_242_reg[15]_i_2_n_2\,
      CO(1) => \accu_V_0_0_0_fu_242_reg[15]_i_2_n_3\,
      CO(0) => \accu_V_0_0_0_fu_242_reg[15]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => select_ln271_3_fu_1926_p3(13),
      DI(1) => \accu_V_0_0_0_fu_242[15]_i_4_n_1\,
      DI(0) => \accu_V_0_0_0_fu_242[15]_i_5_n_1\,
      O(3 downto 0) => accu_0_0_V_fu_1945_p2(15 downto 12),
      S(3) => \accu_V_0_0_0_fu_242[15]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_242[15]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_242[15]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_242[15]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(1),
      Q => accu_V_0_0_0_fu_242(1),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(2),
      Q => accu_V_0_0_0_fu_242(2),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(3),
      Q => accu_V_0_0_0_fu_242(3),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_0_0_fu_242_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_242_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_242_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_242_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_0_0_fu_242[3]_i_2_n_1\,
      DI(2) => \accu_V_0_0_0_fu_242[3]_i_3_n_1\,
      DI(1) => \accu_V_0_0_0_fu_242[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 0),
      S(3) => \accu_V_0_0_0_fu_242[3]_i_5_n_1\,
      S(2) => \accu_V_0_0_0_fu_242[3]_i_6_n_1\,
      S(1) => \accu_V_0_0_0_fu_242[3]_i_7_n_1\,
      S(0) => \accu_V_0_0_0_fu_242[3]_i_8_n_1\
    );
\accu_V_0_0_0_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(4),
      Q => accu_V_0_0_0_fu_242(4),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(5),
      Q => accu_V_0_0_0_fu_242(5),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(6),
      Q => accu_V_0_0_0_fu_242(6),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(7),
      Q => accu_V_0_0_0_fu_242(7),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_242_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_242_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_242_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_242_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_242_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_0_0_fu_242[7]_i_2_n_1\,
      DI(2) => \accu_V_0_0_0_fu_242[7]_i_3_n_1\,
      DI(1) => \accu_V_0_0_0_fu_242[7]_i_4_n_1\,
      DI(0) => \accu_V_0_0_0_fu_242[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 4),
      S(3) => \accu_V_0_0_0_fu_242[7]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_242[7]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_242[7]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_242[7]_i_9_n_1\
    );
\accu_V_0_0_0_fu_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(8),
      Q => accu_V_0_0_0_fu_242(8),
      R => '0'
    );
\accu_V_0_0_0_fu_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_0_V_fu_1945_p2(9),
      Q => accu_V_0_0_0_fu_242(9),
      R => '0'
    );
\accu_V_0_1_0_fu_246[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_1_0_fu_246(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_4_reg_3538(11),
      I3 => mul_ln1352_3_reg_3533(11),
      O => \accu_V_0_1_0_fu_246[11]_i_10_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_3_reg_3533(11),
      I1 => add_ln700_4_reg_3538(11),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_246(11),
      O => \accu_V_0_1_0_fu_246[11]_i_2_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(9),
      I2 => add_ln700_4_reg_3538(9),
      I3 => mul_ln1352_3_reg_3533(9),
      O => \accu_V_0_1_0_fu_246[11]_i_3_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(8),
      I2 => add_ln700_4_reg_3538(8),
      I3 => mul_ln1352_3_reg_3533(8),
      O => \accu_V_0_1_0_fu_246[11]_i_4_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(7),
      I2 => add_ln700_4_reg_3538(7),
      I3 => mul_ln1352_3_reg_3533(7),
      O => \accu_V_0_1_0_fu_246[11]_i_5_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_1_0_fu_246[11]_i_10_n_1\,
      I1 => mul_ln1352_3_reg_3533(10),
      I2 => add_ln700_4_reg_3538(10),
      I3 => accu_V_0_1_0_fu_246(10),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => \accu_V_0_1_0_fu_246[11]_i_6_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_1_0_fu_246[11]_i_3_n_1\,
      I1 => add_ln700_4_reg_3538(10),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_246(10),
      I4 => mul_ln1352_3_reg_3533(10),
      O => \accu_V_0_1_0_fu_246[11]_i_7_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(9),
      I2 => add_ln700_4_reg_3538(9),
      I3 => mul_ln1352_3_reg_3533(9),
      I4 => \accu_V_0_1_0_fu_246[11]_i_4_n_1\,
      O => \accu_V_0_1_0_fu_246[11]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(8),
      I2 => add_ln700_4_reg_3538(8),
      I3 => mul_ln1352_3_reg_3533(8),
      I4 => \accu_V_0_1_0_fu_246[11]_i_5_n_1\,
      O => \accu_V_0_1_0_fu_246[11]_i_9_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_246(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => select_ln271_2_fu_1919_p3(13)
    );
\accu_V_0_1_0_fu_246[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_4_reg_3538(12),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_246(12),
      I3 => accu_V_0_1_0_fu_246(11),
      I4 => add_ln700_4_reg_3538(11),
      O => \accu_V_0_1_0_fu_246[15]_i_3_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_1_0_fu_246(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_4_reg_3538(11),
      I3 => mul_ln1352_3_reg_3533(11),
      O => \accu_V_0_1_0_fu_246[15]_i_4_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_246(14),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_246(15),
      O => \accu_V_0_1_0_fu_246[15]_i_5_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_246(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_246(14),
      O => \accu_V_0_1_0_fu_246[15]_i_6_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_4_reg_3538(11),
      I1 => accu_V_0_1_0_fu_246(11),
      I2 => accu_V_0_1_0_fu_246(12),
      I3 => add_ln700_4_reg_3538(12),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I5 => accu_V_0_1_0_fu_246(13),
      O => \accu_V_0_1_0_fu_246[15]_i_7_n_1\
    );
\accu_V_0_1_0_fu_246[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_3_reg_3533(11),
      I1 => add_ln700_4_reg_3538(12),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_246(12),
      I4 => add_ln700_4_reg_3538(11),
      I5 => accu_V_0_1_0_fu_246(11),
      O => \accu_V_0_1_0_fu_246[15]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(2),
      I2 => add_ln700_4_reg_3538(2),
      I3 => mul_ln1352_3_reg_3533(2),
      O => \accu_V_0_1_0_fu_246[3]_i_2_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(1),
      I2 => add_ln700_4_reg_3538(1),
      I3 => mul_ln1352_3_reg_3533(1),
      O => \accu_V_0_1_0_fu_246[3]_i_3_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(0),
      I2 => add_ln700_4_reg_3538(0),
      I3 => mul_ln1352_3_reg_3533(0),
      O => \accu_V_0_1_0_fu_246[3]_i_4_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(3),
      I2 => add_ln700_4_reg_3538(3),
      I3 => mul_ln1352_3_reg_3533(3),
      I4 => \accu_V_0_1_0_fu_246[3]_i_2_n_1\,
      O => \accu_V_0_1_0_fu_246[3]_i_5_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(2),
      I2 => add_ln700_4_reg_3538(2),
      I3 => mul_ln1352_3_reg_3533(2),
      I4 => \accu_V_0_1_0_fu_246[3]_i_3_n_1\,
      O => \accu_V_0_1_0_fu_246[3]_i_6_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(1),
      I2 => add_ln700_4_reg_3538(1),
      I3 => mul_ln1352_3_reg_3533(1),
      I4 => \accu_V_0_1_0_fu_246[3]_i_4_n_1\,
      O => \accu_V_0_1_0_fu_246[3]_i_7_n_1\
    );
\accu_V_0_1_0_fu_246[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(0),
      I2 => add_ln700_4_reg_3538(0),
      I3 => mul_ln1352_3_reg_3533(0),
      O => \accu_V_0_1_0_fu_246[3]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(6),
      I2 => add_ln700_4_reg_3538(6),
      I3 => mul_ln1352_3_reg_3533(6),
      O => \accu_V_0_1_0_fu_246[7]_i_2_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(5),
      I2 => add_ln700_4_reg_3538(5),
      I3 => mul_ln1352_3_reg_3533(5),
      O => \accu_V_0_1_0_fu_246[7]_i_3_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(4),
      I2 => add_ln700_4_reg_3538(4),
      I3 => mul_ln1352_3_reg_3533(4),
      O => \accu_V_0_1_0_fu_246[7]_i_4_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(3),
      I2 => add_ln700_4_reg_3538(3),
      I3 => mul_ln1352_3_reg_3533(3),
      O => \accu_V_0_1_0_fu_246[7]_i_5_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(7),
      I2 => add_ln700_4_reg_3538(7),
      I3 => mul_ln1352_3_reg_3533(7),
      I4 => \accu_V_0_1_0_fu_246[7]_i_2_n_1\,
      O => \accu_V_0_1_0_fu_246[7]_i_6_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(6),
      I2 => add_ln700_4_reg_3538(6),
      I3 => mul_ln1352_3_reg_3533(6),
      I4 => \accu_V_0_1_0_fu_246[7]_i_3_n_1\,
      O => \accu_V_0_1_0_fu_246[7]_i_7_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(5),
      I2 => add_ln700_4_reg_3538(5),
      I3 => mul_ln1352_3_reg_3533(5),
      I4 => \accu_V_0_1_0_fu_246[7]_i_4_n_1\,
      O => \accu_V_0_1_0_fu_246[7]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_246(4),
      I2 => add_ln700_4_reg_3538(4),
      I3 => mul_ln1352_3_reg_3533(4),
      I4 => \accu_V_0_1_0_fu_246[7]_i_5_n_1\,
      O => \accu_V_0_1_0_fu_246[7]_i_9_n_1\
    );
\accu_V_0_1_0_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(0),
      Q => accu_V_0_1_0_fu_246(0),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(10),
      Q => accu_V_0_1_0_fu_246(10),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(11),
      Q => accu_V_0_1_0_fu_246(11),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_246_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_246_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_246_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_246_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_246_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_1_0_fu_246[11]_i_2_n_1\,
      DI(2) => \accu_V_0_1_0_fu_246[11]_i_3_n_1\,
      DI(1) => \accu_V_0_1_0_fu_246[11]_i_4_n_1\,
      DI(0) => \accu_V_0_1_0_fu_246[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_1_V_fu_1963_p2(11 downto 8),
      S(3) => \accu_V_0_1_0_fu_246[11]_i_6_n_1\,
      S(2) => \accu_V_0_1_0_fu_246[11]_i_7_n_1\,
      S(1) => \accu_V_0_1_0_fu_246[11]_i_8_n_1\,
      S(0) => \accu_V_0_1_0_fu_246[11]_i_9_n_1\
    );
\accu_V_0_1_0_fu_246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(12),
      Q => accu_V_0_1_0_fu_246(12),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(13),
      Q => accu_V_0_1_0_fu_246(13),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(14),
      Q => accu_V_0_1_0_fu_246(14),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(15),
      Q => accu_V_0_1_0_fu_246(15),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_246_reg[11]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_1_0_fu_246_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_1_0_fu_246_reg[15]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_246_reg[15]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_246_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => select_ln271_2_fu_1919_p3(13),
      DI(1) => \accu_V_0_1_0_fu_246[15]_i_3_n_1\,
      DI(0) => \accu_V_0_1_0_fu_246[15]_i_4_n_1\,
      O(3 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 12),
      S(3) => \accu_V_0_1_0_fu_246[15]_i_5_n_1\,
      S(2) => \accu_V_0_1_0_fu_246[15]_i_6_n_1\,
      S(1) => \accu_V_0_1_0_fu_246[15]_i_7_n_1\,
      S(0) => \accu_V_0_1_0_fu_246[15]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(1),
      Q => accu_V_0_1_0_fu_246(1),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(2),
      Q => accu_V_0_1_0_fu_246(2),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(3),
      Q => accu_V_0_1_0_fu_246(3),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_1_0_fu_246_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_246_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_246_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_246_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_1_0_fu_246[3]_i_2_n_1\,
      DI(2) => \accu_V_0_1_0_fu_246[3]_i_3_n_1\,
      DI(1) => \accu_V_0_1_0_fu_246[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 0),
      S(3) => \accu_V_0_1_0_fu_246[3]_i_5_n_1\,
      S(2) => \accu_V_0_1_0_fu_246[3]_i_6_n_1\,
      S(1) => \accu_V_0_1_0_fu_246[3]_i_7_n_1\,
      S(0) => \accu_V_0_1_0_fu_246[3]_i_8_n_1\
    );
\accu_V_0_1_0_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(4),
      Q => accu_V_0_1_0_fu_246(4),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(5),
      Q => accu_V_0_1_0_fu_246(5),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(6),
      Q => accu_V_0_1_0_fu_246(6),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(7),
      Q => accu_V_0_1_0_fu_246(7),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_246_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_246_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_246_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_246_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_246_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_1_0_fu_246[7]_i_2_n_1\,
      DI(2) => \accu_V_0_1_0_fu_246[7]_i_3_n_1\,
      DI(1) => \accu_V_0_1_0_fu_246[7]_i_4_n_1\,
      DI(0) => \accu_V_0_1_0_fu_246[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_1_V_fu_1963_p2(7 downto 4),
      S(3) => \accu_V_0_1_0_fu_246[7]_i_6_n_1\,
      S(2) => \accu_V_0_1_0_fu_246[7]_i_7_n_1\,
      S(1) => \accu_V_0_1_0_fu_246[7]_i_8_n_1\,
      S(0) => \accu_V_0_1_0_fu_246[7]_i_9_n_1\
    );
\accu_V_0_1_0_fu_246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(8),
      Q => accu_V_0_1_0_fu_246(8),
      R => '0'
    );
\accu_V_0_1_0_fu_246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_1_V_fu_1963_p2(9),
      Q => accu_V_0_1_0_fu_246(9),
      R => '0'
    );
\accu_V_0_2_0_fu_250[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_2_0_fu_250(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_7_reg_3548(11),
      I3 => mul_ln1352_6_reg_3543(11),
      O => \accu_V_0_2_0_fu_250[11]_i_10_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_6_reg_3543(11),
      I1 => add_ln700_7_reg_3548(11),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_2_0_fu_250(11),
      O => \accu_V_0_2_0_fu_250[11]_i_2_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(9),
      I2 => add_ln700_7_reg_3548(9),
      I3 => mul_ln1352_6_reg_3543(9),
      O => \accu_V_0_2_0_fu_250[11]_i_3_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(8),
      I2 => add_ln700_7_reg_3548(8),
      I3 => mul_ln1352_6_reg_3543(8),
      O => \accu_V_0_2_0_fu_250[11]_i_4_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(7),
      I2 => add_ln700_7_reg_3548(7),
      I3 => mul_ln1352_6_reg_3543(7),
      O => \accu_V_0_2_0_fu_250[11]_i_5_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_2_0_fu_250[11]_i_10_n_1\,
      I1 => mul_ln1352_6_reg_3543(10),
      I2 => add_ln700_7_reg_3548(10),
      I3 => accu_V_0_2_0_fu_250(10),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => \accu_V_0_2_0_fu_250[11]_i_6_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_2_0_fu_250[11]_i_3_n_1\,
      I1 => add_ln700_7_reg_3548(10),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_2_0_fu_250(10),
      I4 => mul_ln1352_6_reg_3543(10),
      O => \accu_V_0_2_0_fu_250[11]_i_7_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(9),
      I2 => add_ln700_7_reg_3548(9),
      I3 => mul_ln1352_6_reg_3543(9),
      I4 => \accu_V_0_2_0_fu_250[11]_i_4_n_1\,
      O => \accu_V_0_2_0_fu_250[11]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(8),
      I2 => add_ln700_7_reg_3548(8),
      I3 => mul_ln1352_6_reg_3543(8),
      I4 => \accu_V_0_2_0_fu_250[11]_i_5_n_1\,
      O => \accu_V_0_2_0_fu_250[11]_i_9_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_2_0_fu_250(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => select_ln271_1_fu_1912_p3(13)
    );
\accu_V_0_2_0_fu_250[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_7_reg_3548(12),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_2_0_fu_250(12),
      I3 => accu_V_0_2_0_fu_250(11),
      I4 => add_ln700_7_reg_3548(11),
      O => \accu_V_0_2_0_fu_250[15]_i_3_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_2_0_fu_250(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_7_reg_3548(11),
      I3 => mul_ln1352_6_reg_3543(11),
      O => \accu_V_0_2_0_fu_250[15]_i_4_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_2_0_fu_250(14),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_2_0_fu_250(15),
      O => \accu_V_0_2_0_fu_250[15]_i_5_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_2_0_fu_250(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_2_0_fu_250(14),
      O => \accu_V_0_2_0_fu_250[15]_i_6_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_7_reg_3548(11),
      I1 => accu_V_0_2_0_fu_250(11),
      I2 => accu_V_0_2_0_fu_250(12),
      I3 => add_ln700_7_reg_3548(12),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I5 => accu_V_0_2_0_fu_250(13),
      O => \accu_V_0_2_0_fu_250[15]_i_7_n_1\
    );
\accu_V_0_2_0_fu_250[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_6_reg_3543(11),
      I1 => add_ln700_7_reg_3548(12),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_2_0_fu_250(12),
      I4 => add_ln700_7_reg_3548(11),
      I5 => accu_V_0_2_0_fu_250(11),
      O => \accu_V_0_2_0_fu_250[15]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(2),
      I2 => add_ln700_7_reg_3548(2),
      I3 => mul_ln1352_6_reg_3543(2),
      O => \accu_V_0_2_0_fu_250[3]_i_2_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(1),
      I2 => add_ln700_7_reg_3548(1),
      I3 => mul_ln1352_6_reg_3543(1),
      O => \accu_V_0_2_0_fu_250[3]_i_3_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(0),
      I2 => add_ln700_7_reg_3548(0),
      I3 => mul_ln1352_6_reg_3543(0),
      O => \accu_V_0_2_0_fu_250[3]_i_4_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(3),
      I2 => add_ln700_7_reg_3548(3),
      I3 => mul_ln1352_6_reg_3543(3),
      I4 => \accu_V_0_2_0_fu_250[3]_i_2_n_1\,
      O => \accu_V_0_2_0_fu_250[3]_i_5_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(2),
      I2 => add_ln700_7_reg_3548(2),
      I3 => mul_ln1352_6_reg_3543(2),
      I4 => \accu_V_0_2_0_fu_250[3]_i_3_n_1\,
      O => \accu_V_0_2_0_fu_250[3]_i_6_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(1),
      I2 => add_ln700_7_reg_3548(1),
      I3 => mul_ln1352_6_reg_3543(1),
      I4 => \accu_V_0_2_0_fu_250[3]_i_4_n_1\,
      O => \accu_V_0_2_0_fu_250[3]_i_7_n_1\
    );
\accu_V_0_2_0_fu_250[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(0),
      I2 => add_ln700_7_reg_3548(0),
      I3 => mul_ln1352_6_reg_3543(0),
      O => \accu_V_0_2_0_fu_250[3]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(6),
      I2 => add_ln700_7_reg_3548(6),
      I3 => mul_ln1352_6_reg_3543(6),
      O => \accu_V_0_2_0_fu_250[7]_i_2_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(5),
      I2 => add_ln700_7_reg_3548(5),
      I3 => mul_ln1352_6_reg_3543(5),
      O => \accu_V_0_2_0_fu_250[7]_i_3_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(4),
      I2 => add_ln700_7_reg_3548(4),
      I3 => mul_ln1352_6_reg_3543(4),
      O => \accu_V_0_2_0_fu_250[7]_i_4_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(3),
      I2 => add_ln700_7_reg_3548(3),
      I3 => mul_ln1352_6_reg_3543(3),
      O => \accu_V_0_2_0_fu_250[7]_i_5_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(7),
      I2 => add_ln700_7_reg_3548(7),
      I3 => mul_ln1352_6_reg_3543(7),
      I4 => \accu_V_0_2_0_fu_250[7]_i_2_n_1\,
      O => \accu_V_0_2_0_fu_250[7]_i_6_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(6),
      I2 => add_ln700_7_reg_3548(6),
      I3 => mul_ln1352_6_reg_3543(6),
      I4 => \accu_V_0_2_0_fu_250[7]_i_3_n_1\,
      O => \accu_V_0_2_0_fu_250[7]_i_7_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(5),
      I2 => add_ln700_7_reg_3548(5),
      I3 => mul_ln1352_6_reg_3543(5),
      I4 => \accu_V_0_2_0_fu_250[7]_i_4_n_1\,
      O => \accu_V_0_2_0_fu_250[7]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_2_0_fu_250(4),
      I2 => add_ln700_7_reg_3548(4),
      I3 => mul_ln1352_6_reg_3543(4),
      I4 => \accu_V_0_2_0_fu_250[7]_i_5_n_1\,
      O => \accu_V_0_2_0_fu_250[7]_i_9_n_1\
    );
\accu_V_0_2_0_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(0),
      Q => accu_V_0_2_0_fu_250(0),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(10),
      Q => accu_V_0_2_0_fu_250(10),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(11),
      Q => accu_V_0_2_0_fu_250(11),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_2_0_fu_250_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_2_0_fu_250_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_2_0_fu_250_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_2_0_fu_250_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_2_0_fu_250_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_2_0_fu_250[11]_i_2_n_1\,
      DI(2) => \accu_V_0_2_0_fu_250[11]_i_3_n_1\,
      DI(1) => \accu_V_0_2_0_fu_250[11]_i_4_n_1\,
      DI(0) => \accu_V_0_2_0_fu_250[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_2_V_fu_1981_p2(11 downto 8),
      S(3) => \accu_V_0_2_0_fu_250[11]_i_6_n_1\,
      S(2) => \accu_V_0_2_0_fu_250[11]_i_7_n_1\,
      S(1) => \accu_V_0_2_0_fu_250[11]_i_8_n_1\,
      S(0) => \accu_V_0_2_0_fu_250[11]_i_9_n_1\
    );
\accu_V_0_2_0_fu_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(12),
      Q => accu_V_0_2_0_fu_250(12),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(13),
      Q => accu_V_0_2_0_fu_250(13),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(14),
      Q => accu_V_0_2_0_fu_250(14),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(15),
      Q => accu_V_0_2_0_fu_250(15),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_2_0_fu_250_reg[11]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_2_0_fu_250_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_2_0_fu_250_reg[15]_i_1_n_2\,
      CO(1) => \accu_V_0_2_0_fu_250_reg[15]_i_1_n_3\,
      CO(0) => \accu_V_0_2_0_fu_250_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => select_ln271_1_fu_1912_p3(13),
      DI(1) => \accu_V_0_2_0_fu_250[15]_i_3_n_1\,
      DI(0) => \accu_V_0_2_0_fu_250[15]_i_4_n_1\,
      O(3 downto 0) => accu_0_2_V_fu_1981_p2(15 downto 12),
      S(3) => \accu_V_0_2_0_fu_250[15]_i_5_n_1\,
      S(2) => \accu_V_0_2_0_fu_250[15]_i_6_n_1\,
      S(1) => \accu_V_0_2_0_fu_250[15]_i_7_n_1\,
      S(0) => \accu_V_0_2_0_fu_250[15]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(1),
      Q => accu_V_0_2_0_fu_250(1),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(2),
      Q => accu_V_0_2_0_fu_250(2),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(3),
      Q => accu_V_0_2_0_fu_250(3),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_2_0_fu_250_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_2_0_fu_250_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_2_0_fu_250_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_2_0_fu_250_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_2_0_fu_250[3]_i_2_n_1\,
      DI(2) => \accu_V_0_2_0_fu_250[3]_i_3_n_1\,
      DI(1) => \accu_V_0_2_0_fu_250[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_2_V_fu_1981_p2(3 downto 0),
      S(3) => \accu_V_0_2_0_fu_250[3]_i_5_n_1\,
      S(2) => \accu_V_0_2_0_fu_250[3]_i_6_n_1\,
      S(1) => \accu_V_0_2_0_fu_250[3]_i_7_n_1\,
      S(0) => \accu_V_0_2_0_fu_250[3]_i_8_n_1\
    );
\accu_V_0_2_0_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(4),
      Q => accu_V_0_2_0_fu_250(4),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(5),
      Q => accu_V_0_2_0_fu_250(5),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(6),
      Q => accu_V_0_2_0_fu_250(6),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(7),
      Q => accu_V_0_2_0_fu_250(7),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_2_0_fu_250_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_2_0_fu_250_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_2_0_fu_250_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_2_0_fu_250_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_2_0_fu_250_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_2_0_fu_250[7]_i_2_n_1\,
      DI(2) => \accu_V_0_2_0_fu_250[7]_i_3_n_1\,
      DI(1) => \accu_V_0_2_0_fu_250[7]_i_4_n_1\,
      DI(0) => \accu_V_0_2_0_fu_250[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_2_V_fu_1981_p2(7 downto 4),
      S(3) => \accu_V_0_2_0_fu_250[7]_i_6_n_1\,
      S(2) => \accu_V_0_2_0_fu_250[7]_i_7_n_1\,
      S(1) => \accu_V_0_2_0_fu_250[7]_i_8_n_1\,
      S(0) => \accu_V_0_2_0_fu_250[7]_i_9_n_1\
    );
\accu_V_0_2_0_fu_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(8),
      Q => accu_V_0_2_0_fu_250(8),
      R => '0'
    );
\accu_V_0_2_0_fu_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_2_V_fu_1981_p2(9),
      Q => accu_V_0_2_0_fu_250(9),
      R => '0'
    );
\accu_V_0_3_0_fu_254[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_3_0_fu_254(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_10_reg_3558(11),
      I3 => mul_ln1352_9_reg_3553(11),
      O => \accu_V_0_3_0_fu_254[11]_i_10_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_9_reg_3553(11),
      I1 => add_ln700_10_reg_3558(11),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_3_0_fu_254(11),
      O => \accu_V_0_3_0_fu_254[11]_i_2_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(9),
      I2 => add_ln700_10_reg_3558(9),
      I3 => mul_ln1352_9_reg_3553(9),
      O => \accu_V_0_3_0_fu_254[11]_i_3_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(8),
      I2 => add_ln700_10_reg_3558(8),
      I3 => mul_ln1352_9_reg_3553(8),
      O => \accu_V_0_3_0_fu_254[11]_i_4_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(7),
      I2 => add_ln700_10_reg_3558(7),
      I3 => mul_ln1352_9_reg_3553(7),
      O => \accu_V_0_3_0_fu_254[11]_i_5_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_3_0_fu_254[11]_i_10_n_1\,
      I1 => mul_ln1352_9_reg_3553(10),
      I2 => add_ln700_10_reg_3558(10),
      I3 => accu_V_0_3_0_fu_254(10),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => \accu_V_0_3_0_fu_254[11]_i_6_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_3_0_fu_254[11]_i_3_n_1\,
      I1 => add_ln700_10_reg_3558(10),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_3_0_fu_254(10),
      I4 => mul_ln1352_9_reg_3553(10),
      O => \accu_V_0_3_0_fu_254[11]_i_7_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(9),
      I2 => add_ln700_10_reg_3558(9),
      I3 => mul_ln1352_9_reg_3553(9),
      I4 => \accu_V_0_3_0_fu_254[11]_i_4_n_1\,
      O => \accu_V_0_3_0_fu_254[11]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(8),
      I2 => add_ln700_10_reg_3558(8),
      I3 => mul_ln1352_9_reg_3553(8),
      I4 => \accu_V_0_3_0_fu_254[11]_i_5_n_1\,
      O => \accu_V_0_3_0_fu_254[11]_i_9_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_3_0_fu_254(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      O => select_ln271_fu_1905_p3(13)
    );
\accu_V_0_3_0_fu_254[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_10_reg_3558(12),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_3_0_fu_254(12),
      I3 => accu_V_0_3_0_fu_254(11),
      I4 => add_ln700_10_reg_3558(11),
      O => \accu_V_0_3_0_fu_254[15]_i_3_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_3_0_fu_254(11),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => add_ln700_10_reg_3558(11),
      I3 => mul_ln1352_9_reg_3553(11),
      O => \accu_V_0_3_0_fu_254[15]_i_4_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_3_0_fu_254(14),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_3_0_fu_254(15),
      O => \accu_V_0_3_0_fu_254[15]_i_5_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_3_0_fu_254(13),
      I1 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I2 => accu_V_0_3_0_fu_254(14),
      O => \accu_V_0_3_0_fu_254[15]_i_6_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_10_reg_3558(11),
      I1 => accu_V_0_3_0_fu_254(11),
      I2 => accu_V_0_3_0_fu_254(12),
      I3 => add_ln700_10_reg_3558(12),
      I4 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I5 => accu_V_0_3_0_fu_254(13),
      O => \accu_V_0_3_0_fu_254[15]_i_7_n_1\
    );
\accu_V_0_3_0_fu_254[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_9_reg_3553(11),
      I1 => add_ln700_10_reg_3558(12),
      I2 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I3 => accu_V_0_3_0_fu_254(12),
      I4 => add_ln700_10_reg_3558(11),
      I5 => accu_V_0_3_0_fu_254(11),
      O => \accu_V_0_3_0_fu_254[15]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(2),
      I2 => add_ln700_10_reg_3558(2),
      I3 => mul_ln1352_9_reg_3553(2),
      O => \accu_V_0_3_0_fu_254[3]_i_2_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(1),
      I2 => add_ln700_10_reg_3558(1),
      I3 => mul_ln1352_9_reg_3553(1),
      O => \accu_V_0_3_0_fu_254[3]_i_3_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(0),
      I2 => add_ln700_10_reg_3558(0),
      I3 => mul_ln1352_9_reg_3553(0),
      O => \accu_V_0_3_0_fu_254[3]_i_4_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(3),
      I2 => add_ln700_10_reg_3558(3),
      I3 => mul_ln1352_9_reg_3553(3),
      I4 => \accu_V_0_3_0_fu_254[3]_i_2_n_1\,
      O => \accu_V_0_3_0_fu_254[3]_i_5_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(2),
      I2 => add_ln700_10_reg_3558(2),
      I3 => mul_ln1352_9_reg_3553(2),
      I4 => \accu_V_0_3_0_fu_254[3]_i_3_n_1\,
      O => \accu_V_0_3_0_fu_254[3]_i_6_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(1),
      I2 => add_ln700_10_reg_3558(1),
      I3 => mul_ln1352_9_reg_3553(1),
      I4 => \accu_V_0_3_0_fu_254[3]_i_4_n_1\,
      O => \accu_V_0_3_0_fu_254[3]_i_7_n_1\
    );
\accu_V_0_3_0_fu_254[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(0),
      I2 => add_ln700_10_reg_3558(0),
      I3 => mul_ln1352_9_reg_3553(0),
      O => \accu_V_0_3_0_fu_254[3]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(6),
      I2 => add_ln700_10_reg_3558(6),
      I3 => mul_ln1352_9_reg_3553(6),
      O => \accu_V_0_3_0_fu_254[7]_i_2_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(5),
      I2 => add_ln700_10_reg_3558(5),
      I3 => mul_ln1352_9_reg_3553(5),
      O => \accu_V_0_3_0_fu_254[7]_i_3_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(4),
      I2 => add_ln700_10_reg_3558(4),
      I3 => mul_ln1352_9_reg_3553(4),
      O => \accu_V_0_3_0_fu_254[7]_i_4_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(3),
      I2 => add_ln700_10_reg_3558(3),
      I3 => mul_ln1352_9_reg_3553(3),
      O => \accu_V_0_3_0_fu_254[7]_i_5_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(7),
      I2 => add_ln700_10_reg_3558(7),
      I3 => mul_ln1352_9_reg_3553(7),
      I4 => \accu_V_0_3_0_fu_254[7]_i_2_n_1\,
      O => \accu_V_0_3_0_fu_254[7]_i_6_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(6),
      I2 => add_ln700_10_reg_3558(6),
      I3 => mul_ln1352_9_reg_3553(6),
      I4 => \accu_V_0_3_0_fu_254[7]_i_3_n_1\,
      O => \accu_V_0_3_0_fu_254[7]_i_7_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(5),
      I2 => add_ln700_10_reg_3558(5),
      I3 => mul_ln1352_9_reg_3553(5),
      I4 => \accu_V_0_3_0_fu_254[7]_i_4_n_1\,
      O => \accu_V_0_3_0_fu_254[7]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_3451_pp0_iter1_reg,
      I1 => accu_V_0_3_0_fu_254(4),
      I2 => add_ln700_10_reg_3558(4),
      I3 => mul_ln1352_9_reg_3553(4),
      I4 => \accu_V_0_3_0_fu_254[7]_i_5_n_1\,
      O => \accu_V_0_3_0_fu_254[7]_i_9_n_1\
    );
\accu_V_0_3_0_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(0),
      Q => accu_V_0_3_0_fu_254(0),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(10),
      Q => accu_V_0_3_0_fu_254(10),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(11),
      Q => accu_V_0_3_0_fu_254(11),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_3_0_fu_254_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_3_0_fu_254_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_3_0_fu_254_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_3_0_fu_254_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_3_0_fu_254_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_3_0_fu_254[11]_i_2_n_1\,
      DI(2) => \accu_V_0_3_0_fu_254[11]_i_3_n_1\,
      DI(1) => \accu_V_0_3_0_fu_254[11]_i_4_n_1\,
      DI(0) => \accu_V_0_3_0_fu_254[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_3_V_fu_1999_p2(11 downto 8),
      S(3) => \accu_V_0_3_0_fu_254[11]_i_6_n_1\,
      S(2) => \accu_V_0_3_0_fu_254[11]_i_7_n_1\,
      S(1) => \accu_V_0_3_0_fu_254[11]_i_8_n_1\,
      S(0) => \accu_V_0_3_0_fu_254[11]_i_9_n_1\
    );
\accu_V_0_3_0_fu_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(12),
      Q => accu_V_0_3_0_fu_254(12),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(13),
      Q => accu_V_0_3_0_fu_254(13),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(14),
      Q => accu_V_0_3_0_fu_254(14),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(15),
      Q => accu_V_0_3_0_fu_254(15),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_3_0_fu_254_reg[11]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_3_0_fu_254_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_3_0_fu_254_reg[15]_i_1_n_2\,
      CO(1) => \accu_V_0_3_0_fu_254_reg[15]_i_1_n_3\,
      CO(0) => \accu_V_0_3_0_fu_254_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => select_ln271_fu_1905_p3(13),
      DI(1) => \accu_V_0_3_0_fu_254[15]_i_3_n_1\,
      DI(0) => \accu_V_0_3_0_fu_254[15]_i_4_n_1\,
      O(3 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 12),
      S(3) => \accu_V_0_3_0_fu_254[15]_i_5_n_1\,
      S(2) => \accu_V_0_3_0_fu_254[15]_i_6_n_1\,
      S(1) => \accu_V_0_3_0_fu_254[15]_i_7_n_1\,
      S(0) => \accu_V_0_3_0_fu_254[15]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(1),
      Q => accu_V_0_3_0_fu_254(1),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(2),
      Q => accu_V_0_3_0_fu_254(2),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(3),
      Q => accu_V_0_3_0_fu_254(3),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_3_0_fu_254_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_3_0_fu_254_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_3_0_fu_254_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_3_0_fu_254_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_3_0_fu_254[3]_i_2_n_1\,
      DI(2) => \accu_V_0_3_0_fu_254[3]_i_3_n_1\,
      DI(1) => \accu_V_0_3_0_fu_254[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 0),
      S(3) => \accu_V_0_3_0_fu_254[3]_i_5_n_1\,
      S(2) => \accu_V_0_3_0_fu_254[3]_i_6_n_1\,
      S(1) => \accu_V_0_3_0_fu_254[3]_i_7_n_1\,
      S(0) => \accu_V_0_3_0_fu_254[3]_i_8_n_1\
    );
\accu_V_0_3_0_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(4),
      Q => accu_V_0_3_0_fu_254(4),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(5),
      Q => accu_V_0_3_0_fu_254(5),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(6),
      Q => accu_V_0_3_0_fu_254(6),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(7),
      Q => accu_V_0_3_0_fu_254(7),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_3_0_fu_254_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_3_0_fu_254_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_3_0_fu_254_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_3_0_fu_254_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_3_0_fu_254_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_3_0_fu_254[7]_i_2_n_1\,
      DI(2) => \accu_V_0_3_0_fu_254[7]_i_3_n_1\,
      DI(1) => \accu_V_0_3_0_fu_254[7]_i_4_n_1\,
      DI(0) => \accu_V_0_3_0_fu_254[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_3_V_fu_1999_p2(7 downto 4),
      S(3) => \accu_V_0_3_0_fu_254[7]_i_6_n_1\,
      S(2) => \accu_V_0_3_0_fu_254[7]_i_7_n_1\,
      S(1) => \accu_V_0_3_0_fu_254[7]_i_8_n_1\,
      S(0) => \accu_V_0_3_0_fu_254[7]_i_9_n_1\
    );
\accu_V_0_3_0_fu_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(8),
      Q => accu_V_0_3_0_fu_254(8),
      R => '0'
    );
\accu_V_0_3_0_fu_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_2420,
      D => accu_0_3_V_fu_1999_p2(9),
      Q => accu_V_0_3_0_fu_254(9),
      R => '0'
    );
\add_ln700_10_reg_3558[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(11),
      O => \add_ln700_10_reg_3558[11]_i_2_n_1\
    );
\add_ln700_10_reg_3558[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(10),
      I1 => mul_ln1352_10_fu_1776_p2(10),
      O => \add_ln700_10_reg_3558[11]_i_5_n_1\
    );
\add_ln700_10_reg_3558[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(9),
      I1 => mul_ln1352_10_fu_1776_p2(9),
      O => \add_ln700_10_reg_3558[11]_i_6_n_1\
    );
\add_ln700_10_reg_3558[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(8),
      I1 => mul_ln1352_10_fu_1776_p2(8),
      O => \add_ln700_10_reg_3558[11]_i_7_n_1\
    );
\add_ln700_10_reg_3558[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(3),
      I1 => mul_ln1352_10_fu_1776_p2(3),
      O => \add_ln700_10_reg_3558[3]_i_3_n_1\
    );
\add_ln700_10_reg_3558[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(2),
      I1 => mul_ln1352_10_fu_1776_p2(2),
      O => \add_ln700_10_reg_3558[3]_i_4_n_1\
    );
\add_ln700_10_reg_3558[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(1),
      I1 => mul_ln1352_10_fu_1776_p2(1),
      O => \add_ln700_10_reg_3558[3]_i_5_n_1\
    );
\add_ln700_10_reg_3558[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(0),
      I1 => mul_ln1352_10_fu_1776_p2(0),
      O => \add_ln700_10_reg_3558[3]_i_6_n_1\
    );
\add_ln700_10_reg_3558[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(7),
      I1 => mul_ln1352_10_fu_1776_p2(7),
      O => \add_ln700_10_reg_3558[7]_i_3_n_1\
    );
\add_ln700_10_reg_3558[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(6),
      I1 => mul_ln1352_10_fu_1776_p2(6),
      O => \add_ln700_10_reg_3558[7]_i_4_n_1\
    );
\add_ln700_10_reg_3558[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(5),
      I1 => mul_ln1352_10_fu_1776_p2(5),
      O => \add_ln700_10_reg_3558[7]_i_5_n_1\
    );
\add_ln700_10_reg_3558[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_11_fu_1789_p2(4),
      I1 => mul_ln1352_10_fu_1776_p2(4),
      O => \add_ln700_10_reg_3558[7]_i_6_n_1\
    );
\add_ln700_10_reg_3558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(0),
      Q => add_ln700_10_reg_3558(0),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(10),
      Q => add_ln700_10_reg_3558(10),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(11),
      Q => add_ln700_10_reg_3558(11),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[7]_i_1_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[11]_i_1_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[11]_i_1_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[11]_i_1_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_10_reg_3558[11]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_11_fu_1789_p2(10 downto 8),
      O(3 downto 0) => add_ln700_10_fu_1799_p2(11 downto 8),
      S(3) => StreamingFCLayer_6jw_U13_n_1,
      S(2) => \add_ln700_10_reg_3558[11]_i_5_n_1\,
      S(1) => \add_ln700_10_reg_3558[11]_i_6_n_1\,
      S(0) => \add_ln700_10_reg_3558[11]_i_7_n_1\
    );
\add_ln700_10_reg_3558_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(12),
      Q => add_ln700_10_reg_3558(12),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[11]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_10_reg_3558_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_10_reg_3558_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_10_fu_1799_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln700_10_reg_3558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(1),
      Q => add_ln700_10_reg_3558(1),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(2),
      Q => add_ln700_10_reg_3558(2),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(3),
      Q => add_ln700_10_reg_3558(3),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_10_reg_3558_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_11_fu_1789_p2(3 downto 0),
      O(3 downto 0) => add_ln700_10_fu_1799_p2(3 downto 0),
      S(3) => \add_ln700_10_reg_3558[3]_i_3_n_1\,
      S(2) => \add_ln700_10_reg_3558[3]_i_4_n_1\,
      S(1) => \add_ln700_10_reg_3558[3]_i_5_n_1\,
      S(0) => \add_ln700_10_reg_3558[3]_i_6_n_1\
    );
\add_ln700_10_reg_3558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(4),
      Q => add_ln700_10_reg_3558(4),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(5),
      Q => add_ln700_10_reg_3558(5),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(6),
      Q => add_ln700_10_reg_3558(6),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(7),
      Q => add_ln700_10_reg_3558(7),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_10_reg_3558_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_10_reg_3558_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_10_reg_3558_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_10_reg_3558_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_10_reg_3558_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_11_fu_1789_p2(7 downto 4),
      O(3 downto 0) => add_ln700_10_fu_1799_p2(7 downto 4),
      S(3) => \add_ln700_10_reg_3558[7]_i_3_n_1\,
      S(2) => \add_ln700_10_reg_3558[7]_i_4_n_1\,
      S(1) => \add_ln700_10_reg_3558[7]_i_5_n_1\,
      S(0) => \add_ln700_10_reg_3558[7]_i_6_n_1\
    );
\add_ln700_10_reg_3558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(8),
      Q => add_ln700_10_reg_3558(8),
      R => '0'
    );
\add_ln700_10_reg_3558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_10_fu_1799_p2(9),
      Q => add_ln700_10_reg_3558(9),
      R => '0'
    );
\add_ln700_1_reg_3528[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(11),
      O => \add_ln700_1_reg_3528[11]_i_2_n_1\
    );
\add_ln700_1_reg_3528[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(10),
      I1 => mul_ln1352_1_fu_1639_p2(10),
      O => \add_ln700_1_reg_3528[11]_i_5_n_1\
    );
\add_ln700_1_reg_3528[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(9),
      I1 => mul_ln1352_1_fu_1639_p2(9),
      O => \add_ln700_1_reg_3528[11]_i_6_n_1\
    );
\add_ln700_1_reg_3528[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(8),
      I1 => mul_ln1352_1_fu_1639_p2(8),
      O => \add_ln700_1_reg_3528[11]_i_7_n_1\
    );
\add_ln700_1_reg_3528[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(3),
      I1 => mul_ln1352_1_fu_1639_p2(3),
      O => \add_ln700_1_reg_3528[3]_i_3_n_1\
    );
\add_ln700_1_reg_3528[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(2),
      I1 => mul_ln1352_1_fu_1639_p2(2),
      O => \add_ln700_1_reg_3528[3]_i_4_n_1\
    );
\add_ln700_1_reg_3528[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(1),
      I1 => mul_ln1352_1_fu_1639_p2(1),
      O => \add_ln700_1_reg_3528[3]_i_5_n_1\
    );
\add_ln700_1_reg_3528[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(0),
      I1 => mul_ln1352_1_fu_1639_p2(0),
      O => \add_ln700_1_reg_3528[3]_i_6_n_1\
    );
\add_ln700_1_reg_3528[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(7),
      I1 => mul_ln1352_1_fu_1639_p2(7),
      O => \add_ln700_1_reg_3528[7]_i_3_n_1\
    );
\add_ln700_1_reg_3528[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(6),
      I1 => mul_ln1352_1_fu_1639_p2(6),
      O => \add_ln700_1_reg_3528[7]_i_4_n_1\
    );
\add_ln700_1_reg_3528[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(5),
      I1 => mul_ln1352_1_fu_1639_p2(5),
      O => \add_ln700_1_reg_3528[7]_i_5_n_1\
    );
\add_ln700_1_reg_3528[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_2_fu_1666_p2(4),
      I1 => mul_ln1352_1_fu_1639_p2(4),
      O => \add_ln700_1_reg_3528[7]_i_6_n_1\
    );
\add_ln700_1_reg_3528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(0),
      Q => add_ln700_1_reg_3528(0),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(10),
      Q => add_ln700_1_reg_3528(10),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(11),
      Q => add_ln700_1_reg_3528(11),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[7]_i_1_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[11]_i_1_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[11]_i_1_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[11]_i_1_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_1_reg_3528[11]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_2_fu_1666_p2(10 downto 8),
      O(3 downto 0) => add_ln700_1_fu_1676_p2(11 downto 8),
      S(3) => StreamingFCLayer_6jw_U4_n_1,
      S(2) => \add_ln700_1_reg_3528[11]_i_5_n_1\,
      S(1) => \add_ln700_1_reg_3528[11]_i_6_n_1\,
      S(0) => \add_ln700_1_reg_3528[11]_i_7_n_1\
    );
\add_ln700_1_reg_3528_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(12),
      Q => add_ln700_1_reg_3528(12),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[11]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_1_reg_3528_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_1_reg_3528_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_1_fu_1676_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln700_1_reg_3528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(1),
      Q => add_ln700_1_reg_3528(1),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(2),
      Q => add_ln700_1_reg_3528(2),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(3),
      Q => add_ln700_1_reg_3528(3),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_1_reg_3528_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_2_fu_1666_p2(3 downto 0),
      O(3 downto 0) => add_ln700_1_fu_1676_p2(3 downto 0),
      S(3) => \add_ln700_1_reg_3528[3]_i_3_n_1\,
      S(2) => \add_ln700_1_reg_3528[3]_i_4_n_1\,
      S(1) => \add_ln700_1_reg_3528[3]_i_5_n_1\,
      S(0) => \add_ln700_1_reg_3528[3]_i_6_n_1\
    );
\add_ln700_1_reg_3528_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(4),
      Q => add_ln700_1_reg_3528(4),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(5),
      Q => add_ln700_1_reg_3528(5),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(6),
      Q => add_ln700_1_reg_3528(6),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(7),
      Q => add_ln700_1_reg_3528(7),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_1_reg_3528_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_1_reg_3528_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_1_reg_3528_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_1_reg_3528_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_1_reg_3528_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_2_fu_1666_p2(7 downto 4),
      O(3 downto 0) => add_ln700_1_fu_1676_p2(7 downto 4),
      S(3) => \add_ln700_1_reg_3528[7]_i_3_n_1\,
      S(2) => \add_ln700_1_reg_3528[7]_i_4_n_1\,
      S(1) => \add_ln700_1_reg_3528[7]_i_5_n_1\,
      S(0) => \add_ln700_1_reg_3528[7]_i_6_n_1\
    );
\add_ln700_1_reg_3528_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(8),
      Q => add_ln700_1_reg_3528(8),
      R => '0'
    );
\add_ln700_1_reg_3528_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_1_fu_1676_p2(9),
      Q => add_ln700_1_reg_3528(9),
      R => '0'
    );
\add_ln700_4_reg_3538[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(11),
      O => \add_ln700_4_reg_3538[11]_i_2_n_1\
    );
\add_ln700_4_reg_3538[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(10),
      I1 => mul_ln1352_4_fu_1694_p2(10),
      O => \add_ln700_4_reg_3538[11]_i_5_n_1\
    );
\add_ln700_4_reg_3538[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(9),
      I1 => mul_ln1352_4_fu_1694_p2(9),
      O => \add_ln700_4_reg_3538[11]_i_6_n_1\
    );
\add_ln700_4_reg_3538[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(8),
      I1 => mul_ln1352_4_fu_1694_p2(8),
      O => \add_ln700_4_reg_3538[11]_i_7_n_1\
    );
\add_ln700_4_reg_3538[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(3),
      I1 => mul_ln1352_4_fu_1694_p2(3),
      O => \add_ln700_4_reg_3538[3]_i_3_n_1\
    );
\add_ln700_4_reg_3538[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(2),
      I1 => mul_ln1352_4_fu_1694_p2(2),
      O => \add_ln700_4_reg_3538[3]_i_4_n_1\
    );
\add_ln700_4_reg_3538[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(1),
      I1 => mul_ln1352_4_fu_1694_p2(1),
      O => \add_ln700_4_reg_3538[3]_i_5_n_1\
    );
\add_ln700_4_reg_3538[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(0),
      I1 => mul_ln1352_4_fu_1694_p2(0),
      O => \add_ln700_4_reg_3538[3]_i_6_n_1\
    );
\add_ln700_4_reg_3538[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(7),
      I1 => mul_ln1352_4_fu_1694_p2(7),
      O => \add_ln700_4_reg_3538[7]_i_3_n_1\
    );
\add_ln700_4_reg_3538[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(6),
      I1 => mul_ln1352_4_fu_1694_p2(6),
      O => \add_ln700_4_reg_3538[7]_i_4_n_1\
    );
\add_ln700_4_reg_3538[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(5),
      I1 => mul_ln1352_4_fu_1694_p2(5),
      O => \add_ln700_4_reg_3538[7]_i_5_n_1\
    );
\add_ln700_4_reg_3538[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_5_fu_1707_p2(4),
      I1 => mul_ln1352_4_fu_1694_p2(4),
      O => \add_ln700_4_reg_3538[7]_i_6_n_1\
    );
\add_ln700_4_reg_3538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(0),
      Q => add_ln700_4_reg_3538(0),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(10),
      Q => add_ln700_4_reg_3538(10),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(11),
      Q => add_ln700_4_reg_3538(11),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[7]_i_1_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[11]_i_1_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[11]_i_1_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[11]_i_1_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_4_reg_3538[11]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_5_fu_1707_p2(10 downto 8),
      O(3 downto 0) => add_ln700_4_fu_1717_p2(11 downto 8),
      S(3) => StreamingFCLayer_6jw_U7_n_1,
      S(2) => \add_ln700_4_reg_3538[11]_i_5_n_1\,
      S(1) => \add_ln700_4_reg_3538[11]_i_6_n_1\,
      S(0) => \add_ln700_4_reg_3538[11]_i_7_n_1\
    );
\add_ln700_4_reg_3538_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(12),
      Q => add_ln700_4_reg_3538(12),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[11]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_4_reg_3538_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_4_reg_3538_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_4_fu_1717_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln700_4_reg_3538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(1),
      Q => add_ln700_4_reg_3538(1),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(2),
      Q => add_ln700_4_reg_3538(2),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(3),
      Q => add_ln700_4_reg_3538(3),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_4_reg_3538_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_5_fu_1707_p2(3 downto 0),
      O(3 downto 0) => add_ln700_4_fu_1717_p2(3 downto 0),
      S(3) => \add_ln700_4_reg_3538[3]_i_3_n_1\,
      S(2) => \add_ln700_4_reg_3538[3]_i_4_n_1\,
      S(1) => \add_ln700_4_reg_3538[3]_i_5_n_1\,
      S(0) => \add_ln700_4_reg_3538[3]_i_6_n_1\
    );
\add_ln700_4_reg_3538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(4),
      Q => add_ln700_4_reg_3538(4),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(5),
      Q => add_ln700_4_reg_3538(5),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(6),
      Q => add_ln700_4_reg_3538(6),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(7),
      Q => add_ln700_4_reg_3538(7),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_4_reg_3538_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_4_reg_3538_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_4_reg_3538_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_4_reg_3538_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_4_reg_3538_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_5_fu_1707_p2(7 downto 4),
      O(3 downto 0) => add_ln700_4_fu_1717_p2(7 downto 4),
      S(3) => \add_ln700_4_reg_3538[7]_i_3_n_1\,
      S(2) => \add_ln700_4_reg_3538[7]_i_4_n_1\,
      S(1) => \add_ln700_4_reg_3538[7]_i_5_n_1\,
      S(0) => \add_ln700_4_reg_3538[7]_i_6_n_1\
    );
\add_ln700_4_reg_3538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(8),
      Q => add_ln700_4_reg_3538(8),
      R => '0'
    );
\add_ln700_4_reg_3538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_4_fu_1717_p2(9),
      Q => add_ln700_4_reg_3538(9),
      R => '0'
    );
\add_ln700_7_reg_3548[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(11),
      O => \add_ln700_7_reg_3548[11]_i_2_n_1\
    );
\add_ln700_7_reg_3548[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(10),
      I1 => mul_ln1352_7_fu_1735_p2(10),
      O => \add_ln700_7_reg_3548[11]_i_5_n_1\
    );
\add_ln700_7_reg_3548[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(9),
      I1 => mul_ln1352_7_fu_1735_p2(9),
      O => \add_ln700_7_reg_3548[11]_i_6_n_1\
    );
\add_ln700_7_reg_3548[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(8),
      I1 => mul_ln1352_7_fu_1735_p2(8),
      O => \add_ln700_7_reg_3548[11]_i_7_n_1\
    );
\add_ln700_7_reg_3548[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(3),
      I1 => mul_ln1352_7_fu_1735_p2(3),
      O => \add_ln700_7_reg_3548[3]_i_3_n_1\
    );
\add_ln700_7_reg_3548[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(2),
      I1 => mul_ln1352_7_fu_1735_p2(2),
      O => \add_ln700_7_reg_3548[3]_i_4_n_1\
    );
\add_ln700_7_reg_3548[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(1),
      I1 => mul_ln1352_7_fu_1735_p2(1),
      O => \add_ln700_7_reg_3548[3]_i_5_n_1\
    );
\add_ln700_7_reg_3548[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(0),
      I1 => mul_ln1352_7_fu_1735_p2(0),
      O => \add_ln700_7_reg_3548[3]_i_6_n_1\
    );
\add_ln700_7_reg_3548[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(7),
      I1 => mul_ln1352_7_fu_1735_p2(7),
      O => \add_ln700_7_reg_3548[7]_i_3_n_1\
    );
\add_ln700_7_reg_3548[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(6),
      I1 => mul_ln1352_7_fu_1735_p2(6),
      O => \add_ln700_7_reg_3548[7]_i_4_n_1\
    );
\add_ln700_7_reg_3548[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(5),
      I1 => mul_ln1352_7_fu_1735_p2(5),
      O => \add_ln700_7_reg_3548[7]_i_5_n_1\
    );
\add_ln700_7_reg_3548[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_8_fu_1748_p2(4),
      I1 => mul_ln1352_7_fu_1735_p2(4),
      O => \add_ln700_7_reg_3548[7]_i_6_n_1\
    );
\add_ln700_7_reg_3548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(0),
      Q => add_ln700_7_reg_3548(0),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(10),
      Q => add_ln700_7_reg_3548(10),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(11),
      Q => add_ln700_7_reg_3548(11),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[7]_i_1_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[11]_i_1_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[11]_i_1_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[11]_i_1_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_7_reg_3548[11]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_8_fu_1748_p2(10 downto 8),
      O(3 downto 0) => add_ln700_7_fu_1758_p2(11 downto 8),
      S(3) => StreamingFCLayer_6jw_U10_n_1,
      S(2) => \add_ln700_7_reg_3548[11]_i_5_n_1\,
      S(1) => \add_ln700_7_reg_3548[11]_i_6_n_1\,
      S(0) => \add_ln700_7_reg_3548[11]_i_7_n_1\
    );
\add_ln700_7_reg_3548_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(12),
      Q => add_ln700_7_reg_3548(12),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[11]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_7_reg_3548_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_7_reg_3548_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_7_fu_1758_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln700_7_reg_3548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(1),
      Q => add_ln700_7_reg_3548(1),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(2),
      Q => add_ln700_7_reg_3548(2),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(3),
      Q => add_ln700_7_reg_3548(3),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_7_reg_3548_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_8_fu_1748_p2(3 downto 0),
      O(3 downto 0) => add_ln700_7_fu_1758_p2(3 downto 0),
      S(3) => \add_ln700_7_reg_3548[3]_i_3_n_1\,
      S(2) => \add_ln700_7_reg_3548[3]_i_4_n_1\,
      S(1) => \add_ln700_7_reg_3548[3]_i_5_n_1\,
      S(0) => \add_ln700_7_reg_3548[3]_i_6_n_1\
    );
\add_ln700_7_reg_3548_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(4),
      Q => add_ln700_7_reg_3548(4),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(5),
      Q => add_ln700_7_reg_3548(5),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(6),
      Q => add_ln700_7_reg_3548(6),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(7),
      Q => add_ln700_7_reg_3548(7),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_7_reg_3548_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_7_reg_3548_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_7_reg_3548_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_7_reg_3548_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_7_reg_3548_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_8_fu_1748_p2(7 downto 4),
      O(3 downto 0) => add_ln700_7_fu_1758_p2(7 downto 4),
      S(3) => \add_ln700_7_reg_3548[7]_i_3_n_1\,
      S(2) => \add_ln700_7_reg_3548[7]_i_4_n_1\,
      S(1) => \add_ln700_7_reg_3548[7]_i_5_n_1\,
      S(0) => \add_ln700_7_reg_3548[7]_i_6_n_1\
    );
\add_ln700_7_reg_3548_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(8),
      Q => add_ln700_7_reg_3548(8),
      R => '0'
    );
\add_ln700_7_reg_3548_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => add_ln700_7_fu_1758_p2(9),
      Q => add_ln700_7_reg_3548(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_140_ap_ready,
      I1 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA08AA88"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_1\,
      I1 => \ap_CS_fsm[1]_i_3_n_1\,
      I2 => threshs_m_thresholds_44_U_n_22,
      I3 => \^odata_reg[24]\,
      I4 => \ap_CS_fsm[2]_i_2_n_1\,
      I5 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => \ap_CS_fsm[1]_i_3_n_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008000A0A0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => \^odata_reg[24]\,
      I3 => threshs_m_thresholds_44_U_n_22,
      I4 => ap_enable_reg_pp0_iter3_reg_n_1,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_140_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_1\,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_140_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_Matrix_Vector_Activa_fu_140_ap_ready,
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_NS_fsm1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => threshs_m_thresholds_44_U_n_22,
      I4 => \^odata_reg[24]\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_1_n_1
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_1,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^odata_reg[24]\,
      I4 => threshs_m_thresholds_44_U_n_22,
      O => ap_enable_reg_pp0_iter1_i_1_n_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => \^odata_reg[24]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_1
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_1,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A088A088A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^odata_reg[24]\,
      I4 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_enable_reg_pp0_iter3_i_1_n_1
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_1,
      Q => ap_enable_reg_pp0_iter3_reg_n_1,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(0),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[0]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(0),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(10),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[10]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(10),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(11),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[11]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(11),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(12),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[12]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(12),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(13),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[13]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(13),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(14),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[14]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(14),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(15),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[15]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(15),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(16),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[16]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(16),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(17),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[17]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(17),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(18),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[18]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(18),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(19),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[19]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(19),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(1),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[1]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(1),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(20),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[20]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(20),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(21),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[21]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(21),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(22),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[22]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(22),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^odata_reg[24]\,
      O => p_14_in
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(23),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[23]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(23),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(2),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[2]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(2),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(3),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[3]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(3),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(4),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[4]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(4),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(5),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[5]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(5),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(6),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[6]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(6),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(7),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[7]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(7),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(8),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[8]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(8),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0F4F4F4B0B0B0"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_22,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(9),
      I3 => \inputBuf_8_V_9_fu_298_reg_n_1_[9]\,
      I4 => sf_1_fu_258_reg(3),
      I5 => mux_3_0(9),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1\,
      Q => sext_ln215_5_fu_1662_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1\,
      Q => sext_ln215_5_fu_1662_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1\,
      Q => sext_ln215_1_fu_1612_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1\,
      Q => sext_ln215_3_fu_1635_p1(1),
      R => '0'
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_1,
      I1 => icmp_ln289_reg_3519_pp0_iter2_reg,
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg[1]\,
      I2 => \count_reg[1]_0\,
      I3 => \^odata_reg[24]\,
      I4 => ap_enable_reg_pp0_iter3_reg_n_1,
      I5 => icmp_ln289_reg_3519_pp0_iter2_reg,
      O => out_V_V_TREADY_0
    );
grp_Matrix_Vector_Activa_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activa_fu_140_ap_ready,
      I2 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_1\
    );
\i_0_reg_1049[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      O => i_0_reg_1049
    );
\i_0_reg_1049[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      O => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY
    );
\i_0_reg_1049[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57FFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => threshs_m_thresholds_44_U_n_15,
      I2 => \q0_reg[2]\(24),
      I3 => \q0_reg[2]_0\(48),
      I4 => threshs_m_thresholds_44_U_n_17,
      I5 => threshs_m_thresholds_44_U_n_16,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\i_0_reg_1049[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_1049_reg(0),
      O => \i_0_reg_1049[0]_i_5_n_1\
    );
\i_0_reg_1049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[0]_i_3_n_8\,
      Q => i_0_reg_1049_reg(0),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_1049_reg[0]_i_3_n_1\,
      CO(2) => \i_0_reg_1049_reg[0]_i_3_n_2\,
      CO(1) => \i_0_reg_1049_reg[0]_i_3_n_3\,
      CO(0) => \i_0_reg_1049_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_1049_reg[0]_i_3_n_5\,
      O(2) => \i_0_reg_1049_reg[0]_i_3_n_6\,
      O(1) => \i_0_reg_1049_reg[0]_i_3_n_7\,
      O(0) => \i_0_reg_1049_reg[0]_i_3_n_8\,
      S(3 downto 1) => i_0_reg_1049_reg(3 downto 1),
      S(0) => \i_0_reg_1049[0]_i_5_n_1\
    );
\i_0_reg_1049_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[8]_i_1_n_6\,
      Q => i_0_reg_1049_reg(10),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[8]_i_1_n_5\,
      Q => i_0_reg_1049_reg(11),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[12]_i_1_n_8\,
      Q => i_0_reg_1049_reg(12),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_1049_reg[8]_i_1_n_1\,
      CO(3) => \i_0_reg_1049_reg[12]_i_1_n_1\,
      CO(2) => \i_0_reg_1049_reg[12]_i_1_n_2\,
      CO(1) => \i_0_reg_1049_reg[12]_i_1_n_3\,
      CO(0) => \i_0_reg_1049_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_1049_reg[12]_i_1_n_5\,
      O(2) => \i_0_reg_1049_reg[12]_i_1_n_6\,
      O(1) => \i_0_reg_1049_reg[12]_i_1_n_7\,
      O(0) => \i_0_reg_1049_reg[12]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_1049_reg(15 downto 12)
    );
\i_0_reg_1049_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[12]_i_1_n_7\,
      Q => i_0_reg_1049_reg(13),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[12]_i_1_n_6\,
      Q => i_0_reg_1049_reg(14),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[12]_i_1_n_5\,
      Q => i_0_reg_1049_reg(15),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[16]_i_1_n_8\,
      Q => i_0_reg_1049_reg(16),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_1049_reg[12]_i_1_n_1\,
      CO(3 downto 0) => \NLW_i_0_reg_1049_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_0_reg_1049_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i_0_reg_1049_reg[16]_i_1_n_8\,
      S(3 downto 1) => B"000",
      S(0) => i_0_reg_1049_reg(16)
    );
\i_0_reg_1049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[0]_i_3_n_7\,
      Q => i_0_reg_1049_reg(1),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[0]_i_3_n_6\,
      Q => i_0_reg_1049_reg(2),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[0]_i_3_n_5\,
      Q => i_0_reg_1049_reg(3),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[4]_i_1_n_8\,
      Q => i_0_reg_1049_reg(4),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_1049_reg[0]_i_3_n_1\,
      CO(3) => \i_0_reg_1049_reg[4]_i_1_n_1\,
      CO(2) => \i_0_reg_1049_reg[4]_i_1_n_2\,
      CO(1) => \i_0_reg_1049_reg[4]_i_1_n_3\,
      CO(0) => \i_0_reg_1049_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_1049_reg[4]_i_1_n_5\,
      O(2) => \i_0_reg_1049_reg[4]_i_1_n_6\,
      O(1) => \i_0_reg_1049_reg[4]_i_1_n_7\,
      O(0) => \i_0_reg_1049_reg[4]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_1049_reg(7 downto 4)
    );
\i_0_reg_1049_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[4]_i_1_n_7\,
      Q => i_0_reg_1049_reg(5),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[4]_i_1_n_6\,
      Q => i_0_reg_1049_reg(6),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[4]_i_1_n_5\,
      Q => i_0_reg_1049_reg(7),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[8]_i_1_n_8\,
      Q => i_0_reg_1049_reg(8),
      R => i_0_reg_1049
    );
\i_0_reg_1049_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_1049_reg[4]_i_1_n_1\,
      CO(3) => \i_0_reg_1049_reg[8]_i_1_n_1\,
      CO(2) => \i_0_reg_1049_reg[8]_i_1_n_2\,
      CO(1) => \i_0_reg_1049_reg[8]_i_1_n_3\,
      CO(0) => \i_0_reg_1049_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_1049_reg[8]_i_1_n_5\,
      O(2) => \i_0_reg_1049_reg[8]_i_1_n_6\,
      O(1) => \i_0_reg_1049_reg[8]_i_1_n_7\,
      O(0) => \i_0_reg_1049_reg[8]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_1049_reg(11 downto 8)
    );
\i_0_reg_1049_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
      D => \i_0_reg_1049_reg[8]_i_1_n_7\,
      Q => i_0_reg_1049_reg(9),
      R => i_0_reg_1049
    );
\icmp_ln271_reg_3451[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF00004000"
    )
        port map (
      I0 => \icmp_ln271_reg_3451[0]_i_2_n_1\,
      I1 => \icmp_ln271_reg_3451[0]_i_3_n_1\,
      I2 => \icmp_ln289_reg_3519[0]_i_3_n_1\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^odata_reg[24]\,
      I5 => \icmp_ln271_reg_3451_reg_n_1_[0]\,
      O => \icmp_ln271_reg_3451[0]_i_1_n_1\
    );
\icmp_ln271_reg_3451[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln271_reg_3451[0]_i_4_n_1\,
      I1 => \sf_1_fu_258_reg__0\(29),
      I2 => \sf_1_fu_258_reg__0\(17),
      I3 => \sf_1_fu_258_reg__0\(30),
      I4 => \sf_1_fu_258_reg__0\(8),
      I5 => \icmp_ln271_reg_3451[0]_i_5_n_1\,
      O => \icmp_ln271_reg_3451[0]_i_2_n_1\
    );
\icmp_ln271_reg_3451[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \icmp_ln271_reg_3451[0]_i_6_n_1\,
      I1 => \sf_1_fu_258_reg__0\(5),
      I2 => \sf_1_fu_258_reg__0\(4),
      I3 => \sf_1_fu_258_reg__0\(15),
      I4 => \sf_1_fu_258_reg__0\(9),
      I5 => \icmp_ln271_reg_3451[0]_i_7_n_1\,
      O => \icmp_ln271_reg_3451[0]_i_3_n_1\
    );
\icmp_ln271_reg_3451[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_258_reg__0\(24),
      I1 => \sf_1_fu_258_reg__0\(10),
      I2 => \sf_1_fu_258_reg__0\(13),
      I3 => \sf_1_fu_258_reg__0\(14),
      O => \icmp_ln271_reg_3451[0]_i_4_n_1\
    );
\icmp_ln271_reg_3451[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_258_reg__0\(19),
      I1 => \sf_1_fu_258_reg__0\(26),
      I2 => \sf_1_fu_258_reg__0\(11),
      I3 => \sf_1_fu_258_reg__0\(20),
      I4 => \icmp_ln271_reg_3451[0]_i_8_n_1\,
      O => \icmp_ln271_reg_3451[0]_i_5_n_1\
    );
\icmp_ln271_reg_3451[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_258_reg(1),
      I1 => sf_1_fu_258_reg(0),
      I2 => sf_1_fu_258_reg(3),
      I3 => sf_1_fu_258_reg(2),
      O => \icmp_ln271_reg_3451[0]_i_6_n_1\
    );
\icmp_ln271_reg_3451[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sf_1_fu_258_reg__0\(23),
      I1 => \sf_1_fu_258_reg__0\(27),
      I2 => \sf_1_fu_258_reg__0\(28),
      I3 => \sf_1_fu_258_reg__0\(31),
      I4 => \icmp_ln271_reg_3451[0]_i_9_n_1\,
      O => \icmp_ln271_reg_3451[0]_i_7_n_1\
    );
\icmp_ln271_reg_3451[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_258_reg__0\(12),
      I1 => \sf_1_fu_258_reg__0\(7),
      I2 => \sf_1_fu_258_reg__0\(25),
      I3 => \sf_1_fu_258_reg__0\(6),
      O => \icmp_ln271_reg_3451[0]_i_8_n_1\
    );
\icmp_ln271_reg_3451[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_258_reg__0\(22),
      I1 => \sf_1_fu_258_reg__0\(21),
      I2 => \sf_1_fu_258_reg__0\(18),
      I3 => \sf_1_fu_258_reg__0\(16),
      O => \icmp_ln271_reg_3451[0]_i_9_n_1\
    );
\icmp_ln271_reg_3451_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => \icmp_ln271_reg_3451_reg_n_1_[0]\,
      Q => icmp_ln271_reg_3451_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln271_reg_3451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln271_reg_3451[0]_i_1_n_1\,
      Q => \icmp_ln271_reg_3451_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln289_reg_3519[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \icmp_ln289_reg_3519[0]_i_3_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^odata_reg[24]\,
      O => icmp_ln271_reg_34510
    );
\icmp_ln289_reg_3519[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sf_fu_1588_p2(21),
      I1 => sf_fu_1588_p2(20),
      I2 => sf_fu_1588_p2(19),
      I3 => sf_fu_1588_p2(18),
      O => \icmp_ln289_reg_3519[0]_i_13_n_1\
    );
\icmp_ln289_reg_3519[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sf_fu_1588_p2(17),
      I1 => sf_fu_1588_p2(13),
      I2 => sf_fu_1588_p2(12),
      I3 => sf_fu_1588_p2(9),
      O => \icmp_ln289_reg_3519[0]_i_16_n_1\
    );
\icmp_ln289_reg_3519[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sf_fu_1588_p2(26),
      I1 => sf_fu_1588_p2(24),
      I2 => sf_fu_1588_p2(22),
      I3 => sf_fu_1588_p2(16),
      O => \icmp_ln289_reg_3519[0]_i_17_n_1\
    );
\icmp_ln289_reg_3519[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sf_fu_1588_p2(15),
      I1 => sf_fu_1588_p2(14),
      I2 => sf_fu_1588_p2(11),
      I3 => sf_fu_1588_p2(10),
      O => \icmp_ln289_reg_3519[0]_i_18_n_1\
    );
\icmp_ln289_reg_3519[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => i_0_reg_1049_reg(8),
      I1 => i_0_reg_1049_reg(3),
      I2 => i_0_reg_1049_reg(10),
      I3 => i_0_reg_1049_reg(9),
      O => \icmp_ln289_reg_3519[0]_i_19_n_1\
    );
\icmp_ln289_reg_3519[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \icmp_ln289_reg_3519[0]_i_4_n_1\,
      I1 => \icmp_ln289_reg_3519[0]_i_5_n_1\,
      I2 => \icmp_ln289_reg_3519[0]_i_6_n_1\,
      I3 => \icmp_ln289_reg_3519[0]_i_7_n_1\,
      O => icmp_ln289_fu_1594_p2
    );
\icmp_ln289_reg_3519[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => i_0_reg_1049_reg(2),
      I1 => i_0_reg_1049_reg(7),
      I2 => i_0_reg_1049_reg(16),
      I3 => i_0_reg_1049_reg(15),
      I4 => \icmp_ln289_reg_3519[0]_i_8_n_1\,
      I5 => \icmp_ln289_reg_3519[0]_i_9_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_3_n_1\
    );
\icmp_ln289_reg_3519[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sf_fu_1588_p2(23),
      I1 => sf_fu_1588_p2(25),
      I2 => sf_fu_1588_p2(29),
      I3 => sf_1_fu_258_reg(0),
      I4 => \icmp_ln289_reg_3519[0]_i_13_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_4_n_1\
    );
\icmp_ln289_reg_3519[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sf_fu_1588_p2(4),
      I1 => sf_fu_1588_p2(7),
      I2 => sf_fu_1588_p2(3),
      I3 => sf_fu_1588_p2(1),
      I4 => \icmp_ln289_reg_3519[0]_i_16_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_5_n_1\
    );
\icmp_ln289_reg_3519[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sf_fu_1588_p2(27),
      I1 => sf_fu_1588_p2(28),
      I2 => sf_fu_1588_p2(30),
      I3 => sf_fu_1588_p2(31),
      I4 => \icmp_ln289_reg_3519[0]_i_17_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_6_n_1\
    );
\icmp_ln289_reg_3519[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sf_fu_1588_p2(6),
      I1 => sf_fu_1588_p2(8),
      I2 => sf_fu_1588_p2(2),
      I3 => sf_fu_1588_p2(5),
      I4 => \icmp_ln289_reg_3519[0]_i_18_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_7_n_1\
    );
\icmp_ln289_reg_3519[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => i_0_reg_1049_reg(1),
      I1 => i_0_reg_1049_reg(0),
      I2 => i_0_reg_1049_reg(4),
      I3 => i_0_reg_1049_reg(5),
      I4 => i_0_reg_1049_reg(6),
      O => \icmp_ln289_reg_3519[0]_i_8_n_1\
    );
\icmp_ln289_reg_3519[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => i_0_reg_1049_reg(13),
      I1 => i_0_reg_1049_reg(12),
      I2 => i_0_reg_1049_reg(11),
      I3 => i_0_reg_1049_reg(14),
      I4 => \icmp_ln289_reg_3519[0]_i_19_n_1\,
      O => \icmp_ln289_reg_3519[0]_i_9_n_1\
    );
\icmp_ln289_reg_3519_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^odata_reg[24]\,
      O => add_ln700_10_reg_35580
    );
\icmp_ln289_reg_3519_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => icmp_ln289_reg_3519,
      Q => icmp_ln289_reg_3519_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln289_reg_3519_pp0_iter1_reg,
      I1 => \^odata_reg[24]\,
      I2 => icmp_ln289_reg_3519_pp0_iter2_reg,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1\
    );
\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1\,
      Q => icmp_ln289_reg_3519_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln289_reg_3519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => icmp_ln289_fu_1594_p2,
      Q => icmp_ln289_reg_3519,
      R => '0'
    );
\icmp_ln289_reg_3519_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_20_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_10_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_10_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_10_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_10_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(24 downto 21),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(24 downto 21)
    );
\icmp_ln289_reg_3519_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_10_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_11_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_11_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_11_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_11_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(28 downto 25),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(28 downto 25)
    );
\icmp_ln289_reg_3519_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_11_n_1\,
      CO(3 downto 2) => \NLW_icmp_ln289_reg_3519_reg[0]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_12_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_12_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln289_reg_3519_reg[0]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_fu_1588_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sf_1_fu_258_reg__0\(31 downto 29)
    );
\icmp_ln289_reg_3519_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_14_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_14_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_14_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_14_n_4\,
      CYINIT => sf_1_fu_258_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(4 downto 1),
      S(3) => \sf_1_fu_258_reg__0\(4),
      S(2 downto 0) => sf_1_fu_258_reg(3 downto 1)
    );
\icmp_ln289_reg_3519_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_14_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_15_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_15_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_15_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_15_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(8 downto 5),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(8 downto 5)
    );
\icmp_ln289_reg_3519_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_21_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_20_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_20_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_20_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(20 downto 17),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(20 downto 17)
    );
\icmp_ln289_reg_3519_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_22_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(16 downto 13),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(16 downto 13)
    );
\icmp_ln289_reg_3519_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_3519_reg[0]_i_15_n_1\,
      CO(3) => \icmp_ln289_reg_3519_reg[0]_i_22_n_1\,
      CO(2) => \icmp_ln289_reg_3519_reg[0]_i_22_n_2\,
      CO(1) => \icmp_ln289_reg_3519_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln289_reg_3519_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_1588_p2(12 downto 9),
      S(3 downto 0) => \sf_1_fu_258_reg__0\(12 downto 9)
    );
\icmp_ln899_10_reg_3893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_10_fu_2103_p2,
      Q => icmp_ln899_10_reg_3893,
      R => '0'
    );
\icmp_ln899_11_reg_3898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_11_fu_2109_p2,
      Q => icmp_ln899_11_reg_3898,
      R => '0'
    );
\icmp_ln899_12_reg_3903_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_12_fu_2115_p2,
      Q => icmp_ln899_12_reg_3903,
      R => '0'
    );
\icmp_ln899_13_reg_3908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_13_fu_2121_p2,
      Q => icmp_ln899_13_reg_3908,
      R => '0'
    );
\icmp_ln899_14_reg_3913_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_14_fu_2127_p2,
      Q => icmp_ln899_14_reg_3913,
      R => '0'
    );
\icmp_ln899_15_reg_3918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_15_fu_2133_p2,
      Q => icmp_ln899_15_reg_3918,
      R => '0'
    );
\icmp_ln899_16_reg_3923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_16_fu_2139_p2,
      Q => icmp_ln899_16_reg_3923,
      R => '0'
    );
\icmp_ln899_17_reg_3928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_17_fu_2145_p2,
      Q => icmp_ln899_17_reg_3928,
      R => '0'
    );
\icmp_ln899_18_reg_3933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_18_fu_2151_p2,
      Q => icmp_ln899_18_reg_3933,
      R => '0'
    );
\icmp_ln899_19_reg_3938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_19_fu_2157_p2,
      Q => icmp_ln899_19_reg_3938,
      R => '0'
    );
\icmp_ln899_1_reg_3848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_1_fu_2031_p2,
      Q => icmp_ln899_1_reg_3848,
      R => '0'
    );
\icmp_ln899_20_reg_3943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_20_fu_2163_p2,
      Q => icmp_ln899_20_reg_3943,
      R => '0'
    );
\icmp_ln899_24_reg_3963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_24_fu_2205_p2,
      Q => icmp_ln899_24_reg_3963,
      R => '0'
    );
\icmp_ln899_25_reg_3968_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_25_fu_2211_p2,
      Q => icmp_ln899_25_reg_3968,
      R => '0'
    );
\icmp_ln899_26_reg_3973_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_26_fu_2217_p2,
      Q => icmp_ln899_26_reg_3973,
      R => '0'
    );
\icmp_ln899_27_reg_3978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_27_fu_2223_p2,
      Q => icmp_ln899_27_reg_3978,
      R => '0'
    );
\icmp_ln899_28_reg_3983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_28_fu_2229_p2,
      Q => icmp_ln899_28_reg_3983,
      R => '0'
    );
\icmp_ln899_29_reg_3988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_29_fu_2235_p2,
      Q => icmp_ln899_29_reg_3988,
      R => '0'
    );
\icmp_ln899_2_reg_3853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_2_fu_2037_p2,
      Q => icmp_ln899_2_reg_3853,
      R => '0'
    );
\icmp_ln899_30_reg_3993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_30_fu_2241_p2,
      Q => icmp_ln899_30_reg_3993,
      R => '0'
    );
\icmp_ln899_31_reg_3998[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_31_reg_3998[0]_i_15_n_1\
    );
\icmp_ln899_31_reg_3998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_31_fu_2247_p2,
      Q => icmp_ln899_31_reg_3998,
      R => '0'
    );
\icmp_ln899_34_reg_4013[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(7),
      O => \icmp_ln899_34_reg_4013[0]_i_11_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(7),
      I1 => accu_0_2_V_fu_1981_p2(6),
      O => \icmp_ln899_34_reg_4013[0]_i_13_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_34_reg_4013[0]_i_14_n_1\
    );
\icmp_ln899_34_reg_4013[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_34_reg_4013[0]_i_15_n_1\
    );
\icmp_ln899_34_reg_4013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_35_fu_2271_p2,
      Q => icmp_ln899_33_reg_4008,
      R => '0'
    );
\icmp_ln899_38_reg_4033[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_38_reg_4033[0]_i_16_n_1\
    );
\icmp_ln899_38_reg_4033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_38_fu_2307_p2,
      Q => icmp_ln899_38_reg_4033,
      R => '0'
    );
\icmp_ln899_39_reg_4038[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(4),
      I1 => accu_0_2_V_fu_1981_p2(5),
      O => \icmp_ln899_39_reg_4038[0]_i_14_n_1\
    );
\icmp_ln899_39_reg_4038[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \icmp_ln899_39_reg_4038[0]_i_15_n_1\
    );
\icmp_ln899_39_reg_4038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_39_fu_2313_p2,
      Q => icmp_ln899_39_reg_4038,
      R => '0'
    );
\icmp_ln899_3_reg_3858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_3_fu_2043_p2,
      Q => icmp_ln899_3_reg_3858,
      R => '0'
    );
\icmp_ln899_40_reg_4043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_40_fu_2319_p2,
      Q => icmp_ln899_40_reg_4043,
      R => '0'
    );
\icmp_ln899_41_reg_4048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_41_fu_2325_p2,
      Q => icmp_ln899_41_reg_4048,
      R => '0'
    );
\icmp_ln899_42_reg_4053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_42_fu_2331_p2,
      Q => icmp_ln899_42_reg_4053,
      R => '0'
    );
\icmp_ln899_43_reg_4058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_43_fu_2337_p2,
      Q => icmp_ln899_43_reg_4058,
      R => '0'
    );
\icmp_ln899_44_reg_4063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_44_fu_2343_p2,
      Q => icmp_ln899_44_reg_4063,
      R => '0'
    );
\icmp_ln899_45_reg_4068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_45_fu_2349_p2,
      Q => icmp_ln899_45_reg_4068,
      R => '0'
    );
\icmp_ln899_46_reg_4073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_46_fu_2355_p2,
      Q => icmp_ln899_46_reg_4073,
      R => '0'
    );
\icmp_ln899_47_reg_4078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_47_fu_2361_p2,
      Q => icmp_ln899_47_reg_4078,
      R => '0'
    );
\icmp_ln899_48_reg_4083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_48_fu_2367_p2,
      Q => icmp_ln899_48_reg_4083,
      R => '0'
    );
\icmp_ln899_4_reg_3863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_4_fu_2049_p2,
      Q => icmp_ln899_4_reg_3863,
      R => '0'
    );
\icmp_ln899_52_reg_4103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_52_fu_2409_p2,
      Q => icmp_ln899_52_reg_4103,
      R => '0'
    );
\icmp_ln899_53_reg_4108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_53_fu_2415_p2,
      Q => icmp_ln899_53_reg_4108,
      R => '0'
    );
\icmp_ln899_54_reg_4113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_54_fu_2421_p2,
      Q => icmp_ln899_54_reg_4113,
      R => '0'
    );
\icmp_ln899_55_reg_4118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_55_fu_2427_p2,
      Q => icmp_ln899_55_reg_4118,
      R => '0'
    );
\icmp_ln899_5_reg_3868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_5_fu_2055_p2,
      Q => icmp_ln899_5_reg_3868,
      R => '0'
    );
\icmp_ln899_6_reg_3873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_6_fu_2061_p2,
      Q => icmp_ln899_6_reg_3873,
      R => '0'
    );
\icmp_ln899_reg_3843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => icmp_ln899_fu_2025_p2,
      Q => icmp_ln899_reg_3843,
      R => '0'
    );
\inputBuf_8_V_1_fu_266[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^odata_reg[48]\,
      I1 => sf_1_fu_258_reg(2),
      I2 => sf_1_fu_258_reg(3),
      I3 => sf_1_fu_258_reg(0),
      I4 => sf_1_fu_258_reg(1),
      O => inputBuf_8_V_1_fu_266
    );
\inputBuf_8_V_1_fu_266[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => threshs_m_thresholds_44_U_n_16,
      I1 => threshs_m_thresholds_44_U_n_17,
      I2 => \q0_reg[2]_0\(48),
      I3 => \q0_reg[2]\(24),
      I4 => threshs_m_thresholds_44_U_n_15,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^odata_reg[48]\
    );
\inputBuf_8_V_1_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_1_fu_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_1_fu_266,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_1_fu_266_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sf_1_fu_258_reg(2),
      I1 => sf_1_fu_258_reg(3),
      I2 => sf_1_fu_258_reg(0),
      I3 => sf_1_fu_258_reg(1),
      I4 => \^odata_reg[48]\,
      O => inputBuf_8_V_2_fu_270
    );
\inputBuf_8_V_2_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_2_fu_270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_2_fu_270,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_2_fu_270_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sf_1_fu_258_reg(0),
      I1 => sf_1_fu_258_reg(1),
      I2 => \^odata_reg[48]\,
      I3 => sf_1_fu_258_reg(3),
      I4 => sf_1_fu_258_reg(2),
      O => inputBuf_8_V_3_fu_290
    );
\inputBuf_8_V_3_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_3_fu_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_3_fu_290,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_3_fu_290_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sf_1_fu_258_reg(2),
      I1 => sf_1_fu_258_reg(3),
      I2 => sf_1_fu_258_reg(1),
      I3 => sf_1_fu_258_reg(0),
      I4 => \^odata_reg[48]\,
      O => inputBuf_8_V_4_fu_274
    );
\inputBuf_8_V_4_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_4_fu_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_4_fu_274,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_4_fu_274_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sf_1_fu_258_reg(1),
      I1 => sf_1_fu_258_reg(0),
      I2 => \^odata_reg[48]\,
      I3 => sf_1_fu_258_reg(3),
      I4 => sf_1_fu_258_reg(2),
      O => inputBuf_8_V_5_fu_286
    );
\inputBuf_8_V_5_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_5_fu_286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_5_fu_286,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_5_fu_286_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => sf_1_fu_258_reg(2),
      I1 => sf_1_fu_258_reg(3),
      I2 => sf_1_fu_258_reg(0),
      I3 => sf_1_fu_258_reg(1),
      I4 => \^odata_reg[48]\,
      O => inputBuf_8_V_6_fu_278
    );
\inputBuf_8_V_6_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_6_fu_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_6_fu_278,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_6_fu_278_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sf_1_fu_258_reg(1),
      I1 => sf_1_fu_258_reg(0),
      I2 => \^odata_reg[48]\,
      I3 => sf_1_fu_258_reg(3),
      I4 => sf_1_fu_258_reg(2),
      O => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\
    );
\inputBuf_8_V_7_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_7_fu_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_8_V_7_fu_282[23]_i_1_n_1\,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_7_fu_282_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sf_1_fu_258_reg(1),
      I1 => sf_1_fu_258_reg(0),
      I2 => \^odata_reg[48]\,
      I3 => sf_1_fu_258_reg(3),
      I4 => sf_1_fu_258_reg(2),
      O => inputBuf_8_V_8_fu_294
    );
\inputBuf_8_V_8_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_8_fu_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_8_fu_294,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_8_fu_294_reg_n_1_[9]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sf_1_fu_258_reg(3),
      I1 => \^odata_reg[48]\,
      O => inputBuf_8_V_9_fu_298
    );
\inputBuf_8_V_9_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(0),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[0]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(10),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[10]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(11),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[11]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(12),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[12]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(13),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[13]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(14),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[14]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(15),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[15]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(16),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[16]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(17),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[17]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(18),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[18]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(19),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[19]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(1),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[1]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(20),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[20]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(21),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[21]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(22),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[22]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(23),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[23]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(2),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[2]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(3),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[3]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(4),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[4]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(5),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[5]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(6),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[6]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(7),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[7]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(8),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[8]\,
      R => '0'
    );
\inputBuf_8_V_9_fu_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_8_V_9_fu_298,
      D => \q0_reg[2]\(9),
      Q => \inputBuf_8_V_9_fu_298_reg_n_1_[9]\,
      R => '0'
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[0]_i_2_n_1\,
      I1 => icmp_ln899_6_reg_3873,
      I2 => icmp_ln899_2_reg_3853,
      I3 => icmp_ln899_4_reg_3863,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(0)
    );
\ireg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \odata[10]_i_2_n_1\,
      I1 => \odata[10]_i_3_n_1\,
      I2 => \odata[10]_i_4_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(10)
    );
\ireg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D24DB4D"
    )
        port map (
      I0 => \odata[10]_i_3_n_1\,
      I1 => \odata[10]_i_4_n_1\,
      I2 => zext_ln700_26_fu_3089_p1(2),
      I3 => icmp_ln899_33_reg_4008,
      I4 => \ireg[11]_i_3_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(11)
    );
\ireg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880EAA8FEEA7FFE"
    )
        port map (
      I0 => \ireg[11]_i_4_n_1\,
      I1 => xor_ln899_36_reg_4023,
      I2 => xor_ln899_35_reg_4018,
      I3 => xor_ln899_37_reg_4028,
      I4 => icmp_ln899_40_reg_4043,
      I5 => \ireg[11]_i_5_n_1\,
      O => zext_ln700_26_fu_3089_p1(2)
    );
\ireg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566AFFFFFFFF"
    )
        port map (
      I0 => \ireg[11]_i_5_n_1\,
      I1 => icmp_ln899_39_reg_4038,
      I2 => icmp_ln899_38_reg_4033,
      I3 => icmp_ln899_41_reg_4048,
      I4 => \ireg[11]_i_6_n_1\,
      I5 => icmp_ln899_28_reg_3983,
      O => \ireg[11]_i_3_n_1\
    );
\ireg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_41_reg_4048,
      I1 => icmp_ln899_38_reg_4033,
      I2 => icmp_ln899_39_reg_4038,
      O => \ireg[11]_i_4_n_1\
    );
\ireg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D77D"
    )
        port map (
      I0 => \odata[8]_i_4_n_1\,
      I1 => icmp_ln899_41_reg_4048,
      I2 => icmp_ln899_38_reg_4033,
      I3 => icmp_ln899_39_reg_4038,
      O => \ireg[11]_i_5_n_1\
    );
\ireg[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_40_reg_4043,
      I1 => xor_ln899_37_reg_4028,
      I2 => xor_ln899_35_reg_4018,
      I3 => xor_ln899_36_reg_4023,
      O => \ireg[11]_i_6_n_1\
    );
\ireg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[12]_i_2_n_1\,
      I1 => icmp_ln899_48_reg_4083,
      I2 => icmp_ln899_44_reg_4063,
      I3 => icmp_ln899_46_reg_4073,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(12)
    );
\ireg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[13]_i_2_n_1\,
      I1 => \odata[13]_i_3_n_1\,
      I2 => \odata[13]_i_4_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(13)
    );
\ireg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[14]_i_2_n_1\,
      I1 => \odata[14]_i_3_n_1\,
      I2 => \odata[14]_i_4_n_1\,
      I3 => \odata[14]_i_5_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(14)
    );
\ireg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E8FEFF000080E8"
    )
        port map (
      I0 => \ireg[15]_i_2_n_1\,
      I1 => icmp_ln899_42_reg_4053,
      I2 => \ireg[15]_i_3_n_1\,
      I3 => \ireg[15]_i_4_n_1\,
      I4 => \odata[14]_i_4_n_1\,
      I5 => \odata[14]_i_3_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(15)
    );
\ireg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C9CC6"
    )
        port map (
      I0 => \odata[14]_i_7_n_1\,
      I1 => \odata[14]_i_6_n_1\,
      I2 => icmp_ln899_55_reg_4118,
      I3 => icmp_ln899_53_reg_4108,
      I4 => icmp_ln899_52_reg_4103,
      O => \ireg[15]_i_2_n_1\
    );
\ireg[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => icmp_ln899_46_reg_4073,
      I1 => icmp_ln899_48_reg_4083,
      I2 => icmp_ln899_44_reg_4063,
      O => \ireg[15]_i_3_n_1\
    );
\ireg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_45_reg_4068,
      I1 => icmp_ln899_42_reg_4053,
      I2 => icmp_ln899_43_reg_4058,
      O => \ireg[15]_i_4_n_1\
    );
\ireg[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln289_reg_3519_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      I2 => \^odata_reg[24]\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(16)
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(1)
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[2]_i_2_n_1\,
      I1 => \odata[2]_i_3_n_1\,
      I2 => \odata[2]_i_4_n_1\,
      I3 => \odata[2]_i_5_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(2)
    );
\ireg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E8FEFF000080E8"
    )
        port map (
      I0 => \ireg[3]_i_2_n_1\,
      I1 => icmp_ln899_reg_3843,
      I2 => \ireg[3]_i_3_n_1\,
      I3 => \ireg[3]_i_4_n_1\,
      I4 => \odata[2]_i_4_n_1\,
      I5 => \odata[2]_i_3_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(3)
    );
\ireg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C9CC6"
    )
        port map (
      I0 => \odata[2]_i_7_n_1\,
      I1 => \odata[2]_i_6_n_1\,
      I2 => icmp_ln899_13_reg_3908,
      I3 => icmp_ln899_11_reg_3898,
      I4 => icmp_ln899_10_reg_3893,
      O => \ireg[3]_i_2_n_1\
    );
\ireg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => icmp_ln899_4_reg_3863,
      I1 => icmp_ln899_6_reg_3873,
      I2 => icmp_ln899_2_reg_3853,
      O => \ireg[3]_i_3_n_1\
    );
\ireg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_3_reg_3858,
      I1 => icmp_ln899_reg_3843,
      I2 => icmp_ln899_1_reg_3848,
      O => \ireg[3]_i_4_n_1\
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[4]_i_2_n_1\,
      I1 => icmp_ln899_20_reg_3943,
      I2 => icmp_ln899_16_reg_3923,
      I3 => icmp_ln899_18_reg_3933,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(4)
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(5)
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[6]_i_2_n_1\,
      I1 => \odata[6]_i_3_n_1\,
      I2 => \odata[6]_i_4_n_1\,
      I3 => \odata[6]_i_5_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(6)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E8FEFF000080E8"
    )
        port map (
      I0 => \ireg[7]_i_2_n_1\,
      I1 => icmp_ln899_14_reg_3913,
      I2 => \ireg[7]_i_3_n_1\,
      I3 => \ireg[7]_i_4_n_1\,
      I4 => \odata[6]_i_4_n_1\,
      I5 => \odata[6]_i_3_n_1\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(7)
    );
\ireg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C9CC6"
    )
        port map (
      I0 => \odata[6]_i_7_n_1\,
      I1 => \odata[6]_i_6_n_1\,
      I2 => icmp_ln899_27_reg_3978,
      I3 => icmp_ln899_25_reg_3968,
      I4 => icmp_ln899_24_reg_3963,
      O => \ireg[7]_i_2_n_1\
    );
\ireg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => icmp_ln899_18_reg_3933,
      I1 => icmp_ln899_20_reg_3943,
      I2 => icmp_ln899_16_reg_3923,
      O => \ireg[7]_i_3_n_1\
    );
\ireg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_17_reg_3928,
      I1 => icmp_ln899_14_reg_3913,
      I2 => icmp_ln899_15_reg_3918,
      O => \ireg[7]_i_4_n_1\
    );
\ireg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => zext_ln700_26_fu_3089_p1(0),
      I1 => icmp_ln899_30_reg_3993,
      I2 => icmp_ln899_33_reg_4008,
      I3 => icmp_ln899_29_reg_3988,
      I4 => icmp_ln899_31_reg_3998,
      I5 => icmp_ln899_28_reg_3983,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(8)
    );
\ireg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887E11E1EE17887"
    )
        port map (
      I0 => zext_ln700_26_fu_3089_p1(0),
      I1 => \odata[8]_i_3_n_1\,
      I2 => \ireg[9]_i_2_n_1\,
      I3 => \ireg[9]_i_3_n_1\,
      I4 => icmp_ln899_33_reg_4008,
      I5 => icmp_ln899_30_reg_3993,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(9)
    );
\ireg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_29_reg_3988,
      I1 => icmp_ln899_28_reg_3983,
      I2 => icmp_ln899_31_reg_3998,
      O => \ireg[9]_i_2_n_1\
    );
\ireg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => icmp_ln899_28_reg_3983,
      I1 => \ireg[11]_i_6_n_1\,
      I2 => icmp_ln899_41_reg_4048,
      I3 => icmp_ln899_38_reg_4033,
      I4 => icmp_ln899_39_reg_4038,
      I5 => \ireg[11]_i_5_n_1\,
      O => \ireg[9]_i_3_n_1\
    );
\mul_ln1352_3_reg_3533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(0),
      Q => mul_ln1352_3_reg_3533(0),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(10),
      Q => mul_ln1352_3_reg_3533(10),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(11),
      Q => mul_ln1352_3_reg_3533(11),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(1),
      Q => mul_ln1352_3_reg_3533(1),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(2),
      Q => mul_ln1352_3_reg_3533(2),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(3),
      Q => mul_ln1352_3_reg_3533(3),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(4),
      Q => mul_ln1352_3_reg_3533(4),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(5),
      Q => mul_ln1352_3_reg_3533(5),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(6),
      Q => mul_ln1352_3_reg_3533(6),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(7),
      Q => mul_ln1352_3_reg_3533(7),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(8),
      Q => mul_ln1352_3_reg_3533(8),
      R => '0'
    );
\mul_ln1352_3_reg_3533_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_3_fu_1685_p2(9),
      Q => mul_ln1352_3_reg_3533(9),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(0),
      Q => mul_ln1352_6_reg_3543(0),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(10),
      Q => mul_ln1352_6_reg_3543(10),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(11),
      Q => mul_ln1352_6_reg_3543(11),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(1),
      Q => mul_ln1352_6_reg_3543(1),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(2),
      Q => mul_ln1352_6_reg_3543(2),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(3),
      Q => mul_ln1352_6_reg_3543(3),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(4),
      Q => mul_ln1352_6_reg_3543(4),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(5),
      Q => mul_ln1352_6_reg_3543(5),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(6),
      Q => mul_ln1352_6_reg_3543(6),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(7),
      Q => mul_ln1352_6_reg_3543(7),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(8),
      Q => mul_ln1352_6_reg_3543(8),
      R => '0'
    );
\mul_ln1352_6_reg_3543_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_6_fu_1726_p2(9),
      Q => mul_ln1352_6_reg_3543(9),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(0),
      Q => mul_ln1352_9_reg_3553(0),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(10),
      Q => mul_ln1352_9_reg_3553(10),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(11),
      Q => mul_ln1352_9_reg_3553(11),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(1),
      Q => mul_ln1352_9_reg_3553(1),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(2),
      Q => mul_ln1352_9_reg_3553(2),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(3),
      Q => mul_ln1352_9_reg_3553(3),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(4),
      Q => mul_ln1352_9_reg_3553(4),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(5),
      Q => mul_ln1352_9_reg_3553(5),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(6),
      Q => mul_ln1352_9_reg_3553(6),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(7),
      Q => mul_ln1352_9_reg_3553(7),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(8),
      Q => mul_ln1352_9_reg_3553(8),
      R => '0'
    );
\mul_ln1352_9_reg_3553_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_9_fu_1767_p2(9),
      Q => mul_ln1352_9_reg_3553(9),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(0),
      Q => mul_ln1352_reg_3523(0),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(10),
      Q => mul_ln1352_reg_3523(10),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(11),
      Q => mul_ln1352_reg_3523(11),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(1),
      Q => mul_ln1352_reg_3523(1),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(2),
      Q => mul_ln1352_reg_3523(2),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(3),
      Q => mul_ln1352_reg_3523(3),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(4),
      Q => mul_ln1352_reg_3523(4),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(5),
      Q => mul_ln1352_reg_3523(5),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(6),
      Q => mul_ln1352_reg_3523(6),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(7),
      Q => mul_ln1352_reg_3523(7),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(8),
      Q => mul_ln1352_reg_3523(8),
      R => '0'
    );
\mul_ln1352_reg_3523_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_10_reg_35580,
      D => mul_ln1352_fu_1616_p2(9),
      Q => mul_ln1352_reg_3523(9),
      R => '0'
    );
\nf_assign_fu_262[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      O => \nf_assign_fu_262[0]_i_1_n_1\
    );
\nf_assign_fu_262[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      O => \nf_assign_fu_262[0]_rep_i_1_n_1\
    );
\nf_assign_fu_262[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      O => \nf_assign_fu_262[0]_rep_i_1__0_n_1\
    );
\nf_assign_fu_262[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_262(0),
      O => \nf_assign_fu_262[0]_rep_i_1__1_n_1\
    );
\nf_assign_fu_262[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \^odata_reg[24]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => icmp_ln289_reg_3519,
      I4 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I2 => icmp_ln289_reg_3519,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^odata_reg[24]\,
      O => \nf_assign_fu_262[31]_i_2_n_1\
    );
\nf_assign_fu_262[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \nf_assign_fu_262[4]_i_2_n_1\,
      I1 => \nf_assign_fu_262[4]_i_3_n_1\,
      I2 => \nf_assign_fu_262[4]_i_4_n_1\,
      I3 => \nf_assign_fu_262[4]_i_5_n_1\,
      I4 => nf_fu_1868_p2(4),
      O => \nf_assign_fu_262[4]_i_1_n_1\
    );
\nf_assign_fu_262[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => nf_fu_1868_p2(24),
      I1 => nf_fu_1868_p2(25),
      I2 => nf_fu_1868_p2(26),
      I3 => nf_fu_1868_p2(30),
      I4 => threshs_m_thresholds_44_U_n_19,
      O => \nf_assign_fu_262[4]_i_2_n_1\
    );
\nf_assign_fu_262[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => nf_fu_1868_p2(6),
      I1 => nf_fu_1868_p2(8),
      I2 => nf_fu_1868_p2(1),
      I3 => nf_fu_1868_p2(2),
      I4 => threshs_m_thresholds_44_U_n_18,
      O => \nf_assign_fu_262[4]_i_3_n_1\
    );
\nf_assign_fu_262[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => nf_fu_1868_p2(28),
      I1 => nf_fu_1868_p2(29),
      I2 => \nf_assign_fu_262_reg[0]_rep_n_1\,
      I3 => nf_fu_1868_p2(31),
      I4 => threshs_m_thresholds_44_U_n_21,
      O => \nf_assign_fu_262[4]_i_4_n_1\
    );
\nf_assign_fu_262[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => nf_fu_1868_p2(5),
      I1 => nf_fu_1868_p2(7),
      I2 => nf_fu_1868_p2(4),
      I3 => nf_fu_1868_p2(3),
      I4 => threshs_m_thresholds_44_U_n_20,
      O => \nf_assign_fu_262[4]_i_5_n_1\
    );
\nf_assign_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => \nf_assign_fu_262[0]_i_1_n_1\,
      Q => nf_assign_fu_262(0),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => \nf_assign_fu_262[0]_rep_i_1_n_1\,
      Q => \nf_assign_fu_262_reg[0]_rep_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => \nf_assign_fu_262[0]_rep_i_1__0_n_1\,
      Q => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => \nf_assign_fu_262[0]_rep_i_1__1_n_1\,
      Q => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(10),
      Q => nf_assign_fu_262(10),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(11),
      Q => nf_assign_fu_262(11),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(12),
      Q => nf_assign_fu_262(12),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[8]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[12]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[12]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[12]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(12 downto 9),
      S(3 downto 0) => nf_assign_fu_262(12 downto 9)
    );
\nf_assign_fu_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(13),
      Q => nf_assign_fu_262(13),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(14),
      Q => nf_assign_fu_262(14),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(15),
      Q => nf_assign_fu_262(15),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(16),
      Q => nf_assign_fu_262(16),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[12]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[16]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[16]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[16]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(16 downto 13),
      S(3 downto 0) => nf_assign_fu_262(16 downto 13)
    );
\nf_assign_fu_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(17),
      Q => nf_assign_fu_262(17),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(18),
      Q => nf_assign_fu_262(18),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(19),
      Q => nf_assign_fu_262(19),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(1),
      Q => nf_assign_fu_262(1),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(1),
      Q => \nf_assign_fu_262_reg[1]_rep_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(1),
      Q => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(20),
      Q => nf_assign_fu_262(20),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[16]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[20]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[20]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[20]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(20 downto 17),
      S(3 downto 0) => nf_assign_fu_262(20 downto 17)
    );
\nf_assign_fu_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(21),
      Q => nf_assign_fu_262(21),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(22),
      Q => nf_assign_fu_262(22),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(23),
      Q => nf_assign_fu_262(23),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(24),
      Q => nf_assign_fu_262(24),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[20]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[24]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[24]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[24]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(24 downto 21),
      S(3 downto 0) => nf_assign_fu_262(24 downto 21)
    );
\nf_assign_fu_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(25),
      Q => nf_assign_fu_262(25),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(26),
      Q => nf_assign_fu_262(26),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(27),
      Q => nf_assign_fu_262(27),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(28),
      Q => nf_assign_fu_262(28),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[24]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[28]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[28]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[28]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(28 downto 25),
      S(3 downto 0) => nf_assign_fu_262(28 downto 25)
    );
\nf_assign_fu_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(29),
      Q => nf_assign_fu_262(29),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(2),
      Q => nf_assign_fu_262(2),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(2),
      Q => \nf_assign_fu_262_reg[2]_rep_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(2),
      Q => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(30),
      Q => nf_assign_fu_262(30),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(31),
      Q => nf_assign_fu_262(31),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_nf_assign_fu_262_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_assign_fu_262_reg[31]_i_3_n_3\,
      CO(0) => \nf_assign_fu_262_reg[31]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_assign_fu_262_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_1868_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => nf_assign_fu_262(31 downto 29)
    );
\nf_assign_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(3),
      Q => nf_assign_fu_262(3),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_assign_fu_262_reg[3]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[3]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[3]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[3]_i_1_n_4\,
      CYINIT => \nf_assign_fu_262_reg[0]_rep_n_1\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(4 downto 1),
      S(3) => nf_assign_fu_262(4),
      S(2) => \nf_assign_fu_262_reg[3]_rep_n_1\,
      S(1) => \nf_assign_fu_262_reg[2]_rep_n_1\,
      S(0) => \nf_assign_fu_262_reg[1]_rep_n_1\
    );
\nf_assign_fu_262_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(3),
      Q => \nf_assign_fu_262_reg[3]_rep_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(3),
      Q => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => \nf_assign_fu_262[4]_i_1_n_1\,
      Q => nf_assign_fu_262(4),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(5),
      Q => nf_assign_fu_262(5),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(6),
      Q => nf_assign_fu_262(6),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(7),
      Q => nf_assign_fu_262(7),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(8),
      Q => nf_assign_fu_262(8),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\nf_assign_fu_262_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_262_reg[3]_i_1_n_1\,
      CO(3) => \nf_assign_fu_262_reg[8]_i_1_n_1\,
      CO(2) => \nf_assign_fu_262_reg[8]_i_1_n_2\,
      CO(1) => \nf_assign_fu_262_reg[8]_i_1_n_3\,
      CO(0) => \nf_assign_fu_262_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_1868_p2(8 downto 5),
      S(3 downto 0) => nf_assign_fu_262(8 downto 5)
    );
\nf_assign_fu_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_262[31]_i_2_n_1\,
      D => nf_fu_1868_p2(9),
      Q => nf_assign_fu_262(9),
      R => \nf_assign_fu_262[31]_i_1_n_1\
    );
\odata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3CC3"
    )
        port map (
      I0 => \odata_reg[16]\(0),
      I1 => \odata[0]_i_2_n_1\,
      I2 => icmp_ln899_6_reg_3873,
      I3 => icmp_ln899_2_reg_3853,
      I4 => icmp_ln899_4_reg_3863,
      I5 => \odata_reg[0]\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(0)
    );
\odata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \odata[1]_i_5_n_1\,
      I1 => icmp_ln899_3_reg_3858,
      I2 => icmp_ln899_1_reg_3848,
      I3 => icmp_ln899_reg_3843,
      I4 => icmp_ln899_5_reg_3868,
      O => \odata[0]_i_2_n_1\
    );
\odata[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF006969"
    )
        port map (
      I0 => \odata[10]_i_2_n_1\,
      I1 => \odata[10]_i_3_n_1\,
      I2 => \odata[10]_i_4_n_1\,
      I3 => \odata_reg[16]\(7),
      I4 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(7)
    );
\odata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ireg[11]_i_3_n_1\,
      I1 => zext_ln700_26_fu_3089_p1(2),
      I2 => icmp_ln899_33_reg_4008,
      O => \odata[10]_i_2_n_1\
    );
\odata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFBF0B00BB0B"
    )
        port map (
      I0 => icmp_ln899_33_reg_4008,
      I1 => icmp_ln899_30_reg_3993,
      I2 => icmp_ln899_31_reg_3998,
      I3 => icmp_ln899_28_reg_3983,
      I4 => icmp_ln899_29_reg_3988,
      I5 => \ireg[9]_i_3_n_1\,
      O => \odata[10]_i_3_n_1\
    );
\odata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F99666FFF9F6FFF"
    )
        port map (
      I0 => \ireg[9]_i_2_n_1\,
      I1 => \ireg[9]_i_3_n_1\,
      I2 => zext_ln700_26_fu_3089_p1(0),
      I3 => icmp_ln899_33_reg_4008,
      I4 => icmp_ln899_30_reg_3993,
      I5 => \odata[8]_i_3_n_1\,
      O => \odata[10]_i_4_n_1\
    );
\odata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3CC3"
    )
        port map (
      I0 => \odata_reg[16]\(8),
      I1 => \odata[12]_i_2_n_1\,
      I2 => icmp_ln899_48_reg_4083,
      I3 => icmp_ln899_44_reg_4063,
      I4 => icmp_ln899_46_reg_4073,
      I5 => \odata_reg[0]\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(8)
    );
\odata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \odata[13]_i_5_n_1\,
      I1 => icmp_ln899_45_reg_4068,
      I2 => icmp_ln899_43_reg_4058,
      I3 => icmp_ln899_42_reg_4053,
      I4 => icmp_ln899_47_reg_4078,
      O => \odata[12]_i_2_n_1\
    );
\odata[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[13]_i_2_n_1\,
      I1 => \odata[13]_i_3_n_1\,
      I2 => \odata[13]_i_4_n_1\,
      I3 => \odata_reg[16]\(9),
      I4 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(9)
    );
\odata[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => icmp_ln899_48_reg_4083,
      I1 => icmp_ln899_44_reg_4063,
      I2 => icmp_ln899_46_reg_4073,
      I3 => \odata[12]_i_2_n_1\,
      O => \odata[13]_i_2_n_1\
    );
\odata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \odata[14]_i_10_n_1\,
      I1 => \ireg[15]_i_3_n_1\,
      I2 => icmp_ln899_45_reg_4068,
      I3 => icmp_ln899_42_reg_4053,
      I4 => icmp_ln899_43_reg_4058,
      O => \odata[13]_i_3_n_1\
    );
\odata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \odata[13]_i_5_n_1\,
      I1 => icmp_ln899_47_reg_4078,
      I2 => icmp_ln899_45_reg_4068,
      I3 => icmp_ln899_43_reg_4058,
      I4 => icmp_ln899_42_reg_4053,
      O => \odata[13]_i_4_n_1\
    );
\odata[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[14]_i_7_n_1\,
      I1 => icmp_ln899_53_reg_4108,
      I2 => icmp_ln899_55_reg_4118,
      I3 => icmp_ln899_52_reg_4103,
      O => \odata[13]_i_5_n_1\
    );
\odata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA99556566AA995"
    )
        port map (
      I0 => icmp_ln899_42_reg_4053,
      I1 => icmp_ln899_52_reg_4103,
      I2 => icmp_ln899_53_reg_4108,
      I3 => icmp_ln899_55_reg_4118,
      I4 => \odata[14]_i_6_n_1\,
      I5 => \odata[14]_i_7_n_1\,
      O => \odata[14]_i_10_n_1\
    );
\odata[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000096699669"
    )
        port map (
      I0 => \odata[14]_i_2_n_1\,
      I1 => \odata[14]_i_3_n_1\,
      I2 => \odata[14]_i_4_n_1\,
      I3 => \odata[14]_i_5_n_1\,
      I4 => \odata_reg[16]\(10),
      I5 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(10)
    );
\odata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABABBFFEEA"
    )
        port map (
      I0 => icmp_ln899_42_reg_4053,
      I1 => icmp_ln899_52_reg_4103,
      I2 => icmp_ln899_53_reg_4108,
      I3 => icmp_ln899_55_reg_4118,
      I4 => \odata[14]_i_6_n_1\,
      I5 => \odata[14]_i_7_n_1\,
      O => \odata[14]_i_2_n_1\
    );
\odata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044D4DDFDFFF"
    )
        port map (
      I0 => \odata[14]_i_8_n_1\,
      I1 => icmp_ln899_54_reg_4113,
      I2 => xor_ln899_51_reg_4098,
      I3 => xor_ln899_50_reg_4093,
      I4 => xor_ln899_49_reg_4088,
      I5 => \odata[14]_i_9_n_1\,
      O => \odata[14]_i_3_n_1\
    );
\odata[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \odata[13]_i_3_n_1\,
      I1 => \odata[13]_i_2_n_1\,
      I2 => \odata[13]_i_4_n_1\,
      O => \odata[14]_i_4_n_1\
    );
\odata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => icmp_ln899_43_reg_4058,
      I1 => icmp_ln899_42_reg_4053,
      I2 => icmp_ln899_45_reg_4068,
      I3 => \ireg[15]_i_3_n_1\,
      I4 => \odata[14]_i_10_n_1\,
      O => \odata[14]_i_5_n_1\
    );
\odata[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_54_reg_4113,
      I1 => xor_ln899_51_reg_4098,
      I2 => xor_ln899_50_reg_4093,
      I3 => xor_ln899_49_reg_4088,
      O => \odata[14]_i_6_n_1\
    );
\odata[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_54_reg_4113,
      I1 => xor_ln899_49_reg_4088,
      I2 => xor_ln899_50_reg_4093,
      I3 => xor_ln899_51_reg_4098,
      O => \odata[14]_i_7_n_1\
    );
\odata[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_52_reg_4103,
      I1 => icmp_ln899_55_reg_4118,
      I2 => icmp_ln899_53_reg_4108,
      O => \odata[14]_i_8_n_1\
    );
\odata[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_55_reg_4118,
      I1 => icmp_ln899_53_reg_4108,
      I2 => icmp_ln899_52_reg_4103,
      O => \odata[14]_i_9_n_1\
    );
\odata[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => icmp_ln289_reg_3519_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      I2 => \^odata_reg[24]\,
      I3 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(11)
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      I3 => \odata_reg[16]\(1),
      I4 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(1)
    );
\odata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => icmp_ln899_6_reg_3873,
      I1 => icmp_ln899_2_reg_3853,
      I2 => icmp_ln899_4_reg_3863,
      I3 => \odata[0]_i_2_n_1\,
      O => \odata[1]_i_2_n_1\
    );
\odata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \odata[2]_i_10_n_1\,
      I1 => \ireg[3]_i_3_n_1\,
      I2 => icmp_ln899_3_reg_3858,
      I3 => icmp_ln899_reg_3843,
      I4 => icmp_ln899_1_reg_3848,
      O => \odata[1]_i_3_n_1\
    );
\odata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \odata[1]_i_5_n_1\,
      I1 => icmp_ln899_5_reg_3868,
      I2 => icmp_ln899_3_reg_3858,
      I3 => icmp_ln899_1_reg_3848,
      I4 => icmp_ln899_reg_3843,
      O => \odata[1]_i_4_n_1\
    );
\odata[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[2]_i_7_n_1\,
      I1 => icmp_ln899_11_reg_3898,
      I2 => icmp_ln899_13_reg_3908,
      I3 => icmp_ln899_10_reg_3893,
      O => \odata[1]_i_5_n_1\
    );
\odata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA99556566AA995"
    )
        port map (
      I0 => icmp_ln899_reg_3843,
      I1 => icmp_ln899_10_reg_3893,
      I2 => icmp_ln899_11_reg_3898,
      I3 => icmp_ln899_13_reg_3908,
      I4 => \odata[2]_i_6_n_1\,
      I5 => \odata[2]_i_7_n_1\,
      O => \odata[2]_i_10_n_1\
    );
\odata[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000096699669"
    )
        port map (
      I0 => \odata[2]_i_2_n_1\,
      I1 => \odata[2]_i_3_n_1\,
      I2 => \odata[2]_i_4_n_1\,
      I3 => \odata[2]_i_5_n_1\,
      I4 => \odata_reg[16]\(2),
      I5 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(2)
    );
\odata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABABBFFEEA"
    )
        port map (
      I0 => icmp_ln899_reg_3843,
      I1 => icmp_ln899_10_reg_3893,
      I2 => icmp_ln899_11_reg_3898,
      I3 => icmp_ln899_13_reg_3908,
      I4 => \odata[2]_i_6_n_1\,
      I5 => \odata[2]_i_7_n_1\,
      O => \odata[2]_i_2_n_1\
    );
\odata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044D4DDFDFFF"
    )
        port map (
      I0 => \odata[2]_i_8_n_1\,
      I1 => icmp_ln899_12_reg_3903,
      I2 => xor_ln899_9_reg_3888,
      I3 => xor_ln899_8_reg_3883,
      I4 => xor_ln899_7_reg_3878,
      I5 => \odata[2]_i_9_n_1\,
      O => \odata[2]_i_3_n_1\
    );
\odata[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \odata[1]_i_3_n_1\,
      I1 => \odata[1]_i_2_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      O => \odata[2]_i_4_n_1\
    );
\odata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => icmp_ln899_1_reg_3848,
      I1 => icmp_ln899_reg_3843,
      I2 => icmp_ln899_3_reg_3858,
      I3 => \ireg[3]_i_3_n_1\,
      I4 => \odata[2]_i_10_n_1\,
      O => \odata[2]_i_5_n_1\
    );
\odata[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_12_reg_3903,
      I1 => xor_ln899_9_reg_3888,
      I2 => xor_ln899_8_reg_3883,
      I3 => xor_ln899_7_reg_3878,
      O => \odata[2]_i_6_n_1\
    );
\odata[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_12_reg_3903,
      I1 => xor_ln899_7_reg_3878,
      I2 => xor_ln899_8_reg_3883,
      I3 => xor_ln899_9_reg_3888,
      O => \odata[2]_i_7_n_1\
    );
\odata[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_10_reg_3893,
      I1 => icmp_ln899_13_reg_3908,
      I2 => icmp_ln899_11_reg_3898,
      O => \odata[2]_i_8_n_1\
    );
\odata[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_13_reg_3908,
      I1 => icmp_ln899_11_reg_3898,
      I2 => icmp_ln899_10_reg_3893,
      O => \odata[2]_i_9_n_1\
    );
\odata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3CC3"
    )
        port map (
      I0 => \odata_reg[16]\(3),
      I1 => \odata[4]_i_2_n_1\,
      I2 => icmp_ln899_20_reg_3943,
      I3 => icmp_ln899_16_reg_3923,
      I4 => icmp_ln899_18_reg_3933,
      I5 => \odata_reg[0]\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(3)
    );
\odata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \odata[5]_i_5_n_1\,
      I1 => icmp_ln899_17_reg_3928,
      I2 => icmp_ln899_15_reg_3918,
      I3 => icmp_ln899_14_reg_3913,
      I4 => icmp_ln899_19_reg_3938,
      O => \odata[4]_i_2_n_1\
    );
\odata[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      I3 => \odata_reg[16]\(4),
      I4 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(4)
    );
\odata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => icmp_ln899_20_reg_3943,
      I1 => icmp_ln899_16_reg_3923,
      I2 => icmp_ln899_18_reg_3933,
      I3 => \odata[4]_i_2_n_1\,
      O => \odata[5]_i_2_n_1\
    );
\odata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \odata[6]_i_10_n_1\,
      I1 => \ireg[7]_i_3_n_1\,
      I2 => icmp_ln899_17_reg_3928,
      I3 => icmp_ln899_14_reg_3913,
      I4 => icmp_ln899_15_reg_3918,
      O => \odata[5]_i_3_n_1\
    );
\odata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \odata[5]_i_5_n_1\,
      I1 => icmp_ln899_19_reg_3938,
      I2 => icmp_ln899_17_reg_3928,
      I3 => icmp_ln899_15_reg_3918,
      I4 => icmp_ln899_14_reg_3913,
      O => \odata[5]_i_4_n_1\
    );
\odata[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[6]_i_7_n_1\,
      I1 => icmp_ln899_25_reg_3968,
      I2 => icmp_ln899_27_reg_3978,
      I3 => icmp_ln899_24_reg_3963,
      O => \odata[5]_i_5_n_1\
    );
\odata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA99556566AA995"
    )
        port map (
      I0 => icmp_ln899_14_reg_3913,
      I1 => icmp_ln899_24_reg_3963,
      I2 => icmp_ln899_25_reg_3968,
      I3 => icmp_ln899_27_reg_3978,
      I4 => \odata[6]_i_6_n_1\,
      I5 => \odata[6]_i_7_n_1\,
      O => \odata[6]_i_10_n_1\
    );
\odata[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000096699669"
    )
        port map (
      I0 => \odata[6]_i_2_n_1\,
      I1 => \odata[6]_i_3_n_1\,
      I2 => \odata[6]_i_4_n_1\,
      I3 => \odata[6]_i_5_n_1\,
      I4 => \odata_reg[16]\(5),
      I5 => \odata_reg[16]\(11),
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(5)
    );
\odata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABABBFFEEA"
    )
        port map (
      I0 => icmp_ln899_14_reg_3913,
      I1 => icmp_ln899_24_reg_3963,
      I2 => icmp_ln899_25_reg_3968,
      I3 => icmp_ln899_27_reg_3978,
      I4 => \odata[6]_i_6_n_1\,
      I5 => \odata[6]_i_7_n_1\,
      O => \odata[6]_i_2_n_1\
    );
\odata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044D4DDFDFFF"
    )
        port map (
      I0 => \odata[6]_i_8_n_1\,
      I1 => icmp_ln899_26_reg_3973,
      I2 => xor_ln899_23_reg_3958,
      I3 => xor_ln899_22_reg_3953,
      I4 => xor_ln899_21_reg_3948,
      I5 => \odata[6]_i_9_n_1\,
      O => \odata[6]_i_3_n_1\
    );
\odata[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \odata[5]_i_3_n_1\,
      I1 => \odata[5]_i_2_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      O => \odata[6]_i_4_n_1\
    );
\odata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => icmp_ln899_15_reg_3918,
      I1 => icmp_ln899_14_reg_3913,
      I2 => icmp_ln899_17_reg_3928,
      I3 => \ireg[7]_i_3_n_1\,
      I4 => \odata[6]_i_10_n_1\,
      O => \odata[6]_i_5_n_1\
    );
\odata[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_26_reg_3973,
      I1 => xor_ln899_23_reg_3958,
      I2 => xor_ln899_22_reg_3953,
      I3 => xor_ln899_21_reg_3948,
      O => \odata[6]_i_6_n_1\
    );
\odata[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_26_reg_3973,
      I1 => xor_ln899_21_reg_3948,
      I2 => xor_ln899_22_reg_3953,
      I3 => xor_ln899_23_reg_3958,
      O => \odata[6]_i_7_n_1\
    );
\odata[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_24_reg_3963,
      I1 => icmp_ln899_27_reg_3978,
      I2 => icmp_ln899_25_reg_3968,
      O => \odata[6]_i_8_n_1\
    );
\odata[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_27_reg_3978,
      I1 => icmp_ln899_25_reg_3968,
      I2 => icmp_ln899_24_reg_3963,
      O => \odata[6]_i_9_n_1\
    );
\odata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3CC3C33C"
    )
        port map (
      I0 => \odata_reg[16]\(6),
      I1 => zext_ln700_26_fu_3089_p1(0),
      I2 => icmp_ln899_30_reg_3993,
      I3 => icmp_ln899_33_reg_4008,
      I4 => \odata[8]_i_3_n_1\,
      I5 => \odata_reg[0]\,
      O => \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(6)
    );
\odata[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_41_reg_4048,
      I1 => icmp_ln899_38_reg_4033,
      I2 => icmp_ln899_39_reg_4038,
      I3 => \odata[8]_i_4_n_1\,
      O => zext_ln700_26_fu_3089_p1(0)
    );
\odata[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => icmp_ln899_28_reg_3983,
      I1 => icmp_ln899_31_reg_3998,
      I2 => icmp_ln899_29_reg_3988,
      O => \odata[8]_i_3_n_1\
    );
\odata[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => xor_ln899_35_reg_4018,
      I1 => xor_ln899_37_reg_4028,
      I2 => xor_ln899_36_reg_4023,
      I3 => icmp_ln899_40_reg_4043,
      O => \odata[8]_i_4_n_1\
    );
\p_Result_1_0_1_reg_3464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(4),
      Q => p_Result_1_0_1_reg_3464(0),
      R => '0'
    );
\p_Result_1_0_1_reg_3464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(5),
      Q => p_Result_1_0_1_reg_3464(1),
      R => '0'
    );
\p_Result_1_0_1_reg_3464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(6),
      Q => p_Result_1_0_1_reg_3464(2),
      R => '0'
    );
\p_Result_1_0_1_reg_3464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(7),
      Q => p_Result_1_0_1_reg_3464(3),
      R => '0'
    );
\p_Result_1_0_2_reg_3469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(8),
      Q => p_Result_1_0_2_reg_3469(0),
      R => '0'
    );
\p_Result_1_0_2_reg_3469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(9),
      Q => p_Result_1_0_2_reg_3469(1),
      R => '0'
    );
\p_Result_1_0_2_reg_3469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(10),
      Q => p_Result_1_0_2_reg_3469(2),
      R => '0'
    );
\p_Result_1_0_2_reg_3469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(11),
      Q => p_Result_1_0_2_reg_3469(3),
      R => '0'
    );
\p_Result_1_1_1_reg_3479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(16),
      Q => p_Result_1_1_1_reg_3479(0),
      R => '0'
    );
\p_Result_1_1_1_reg_3479_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(17),
      Q => p_Result_1_1_1_reg_3479(1),
      R => '0'
    );
\p_Result_1_1_1_reg_3479_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(18),
      Q => p_Result_1_1_1_reg_3479(2),
      R => '0'
    );
\p_Result_1_1_1_reg_3479_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(19),
      Q => p_Result_1_1_1_reg_3479(3),
      R => '0'
    );
\p_Result_1_1_2_reg_3484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(20),
      Q => p_Result_1_1_2_reg_3484(0),
      R => '0'
    );
\p_Result_1_1_2_reg_3484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(21),
      Q => p_Result_1_1_2_reg_3484(1),
      R => '0'
    );
\p_Result_1_1_2_reg_3484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(22),
      Q => p_Result_1_1_2_reg_3484(2),
      R => '0'
    );
\p_Result_1_1_2_reg_3484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(23),
      Q => p_Result_1_1_2_reg_3484(3),
      R => '0'
    );
\p_Result_1_1_reg_3474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(12),
      Q => p_Result_1_1_reg_3474(0),
      R => '0'
    );
\p_Result_1_1_reg_3474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(13),
      Q => p_Result_1_1_reg_3474(1),
      R => '0'
    );
\p_Result_1_1_reg_3474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(14),
      Q => p_Result_1_1_reg_3474(2),
      R => '0'
    );
\p_Result_1_1_reg_3474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(15),
      Q => p_Result_1_1_reg_3474(3),
      R => '0'
    );
\p_Result_1_2_1_reg_3494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(28),
      Q => p_Result_1_2_1_reg_3494(0),
      R => '0'
    );
\p_Result_1_2_1_reg_3494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(29),
      Q => p_Result_1_2_1_reg_3494(1),
      R => '0'
    );
\p_Result_1_2_1_reg_3494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(30),
      Q => p_Result_1_2_1_reg_3494(2),
      R => '0'
    );
\p_Result_1_2_1_reg_3494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(31),
      Q => p_Result_1_2_1_reg_3494(3),
      R => '0'
    );
\p_Result_1_2_2_reg_3499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(32),
      Q => p_Result_1_2_2_reg_3499(0),
      R => '0'
    );
\p_Result_1_2_2_reg_3499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(33),
      Q => p_Result_1_2_2_reg_3499(1),
      R => '0'
    );
\p_Result_1_2_2_reg_3499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(34),
      Q => p_Result_1_2_2_reg_3499(2),
      R => '0'
    );
\p_Result_1_2_2_reg_3499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(35),
      Q => p_Result_1_2_2_reg_3499(3),
      R => '0'
    );
\p_Result_1_2_reg_3489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(24),
      Q => p_Result_1_2_reg_3489(0),
      R => '0'
    );
\p_Result_1_2_reg_3489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(25),
      Q => p_Result_1_2_reg_3489(1),
      R => '0'
    );
\p_Result_1_2_reg_3489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(26),
      Q => p_Result_1_2_reg_3489(2),
      R => '0'
    );
\p_Result_1_2_reg_3489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(27),
      Q => p_Result_1_2_reg_3489(3),
      R => '0'
    );
\p_Result_1_3_1_reg_3509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(40),
      Q => p_Result_1_3_1_reg_3509(0),
      R => '0'
    );
\p_Result_1_3_1_reg_3509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(41),
      Q => p_Result_1_3_1_reg_3509(1),
      R => '0'
    );
\p_Result_1_3_1_reg_3509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(42),
      Q => p_Result_1_3_1_reg_3509(2),
      R => '0'
    );
\p_Result_1_3_1_reg_3509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(43),
      Q => p_Result_1_3_1_reg_3509(3),
      R => '0'
    );
\p_Result_1_3_2_reg_3514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(44),
      Q => p_Result_1_3_2_reg_3514(0),
      R => '0'
    );
\p_Result_1_3_2_reg_3514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(45),
      Q => p_Result_1_3_2_reg_3514(1),
      R => '0'
    );
\p_Result_1_3_2_reg_3514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(46),
      Q => p_Result_1_3_2_reg_3514(2),
      R => '0'
    );
\p_Result_1_3_2_reg_3514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(47),
      Q => p_Result_1_3_2_reg_3514(3),
      R => '0'
    );
\p_Result_1_3_reg_3504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(36),
      Q => p_Result_1_3_reg_3504(0),
      R => '0'
    );
\p_Result_1_3_reg_3504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(37),
      Q => p_Result_1_3_reg_3504(1),
      R => '0'
    );
\p_Result_1_3_reg_3504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(38),
      Q => p_Result_1_3_reg_3504(2),
      R => '0'
    );
\p_Result_1_3_reg_3504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(39),
      Q => p_Result_1_3_reg_3504(3),
      R => '0'
    );
\sf_1_fu_258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => icmp_ln289_fu_1594_p2,
      O => sf_1_fu_258
    );
\sf_1_fu_258[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => icmp_ln289_fu_1594_p2,
      O => sf_1_fu_2580
    );
\sf_1_fu_258[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_258_reg(0),
      O => sf_fu_1588_p2(0)
    );
\sf_1_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[0]_i_3_n_8\,
      Q => sf_1_fu_258_reg(0),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_1_fu_258_reg[0]_i_3_n_1\,
      CO(2) => \sf_1_fu_258_reg[0]_i_3_n_2\,
      CO(1) => \sf_1_fu_258_reg[0]_i_3_n_3\,
      CO(0) => \sf_1_fu_258_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sf_1_fu_258_reg[0]_i_3_n_5\,
      O(2) => \sf_1_fu_258_reg[0]_i_3_n_6\,
      O(1) => \sf_1_fu_258_reg[0]_i_3_n_7\,
      O(0) => \sf_1_fu_258_reg[0]_i_3_n_8\,
      S(3 downto 1) => sf_1_fu_258_reg(3 downto 1),
      S(0) => sf_fu_1588_p2(0)
    );
\sf_1_fu_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[8]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(10),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[8]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(11),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[12]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(12),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[8]_i_1_n_1\,
      CO(3) => \sf_1_fu_258_reg[12]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[12]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[12]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[12]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[12]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[12]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[12]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(15 downto 12)
    );
\sf_1_fu_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[12]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(13),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[12]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(14),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[12]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(15),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[16]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(16),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[12]_i_1_n_1\,
      CO(3) => \sf_1_fu_258_reg[16]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[16]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[16]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[16]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[16]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[16]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[16]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(19 downto 16)
    );
\sf_1_fu_258_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[16]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(17),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[16]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(18),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[16]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(19),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[0]_i_3_n_7\,
      Q => sf_1_fu_258_reg(1),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[20]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(20),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[16]_i_1_n_1\,
      CO(3) => \sf_1_fu_258_reg[20]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[20]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[20]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[20]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[20]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[20]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[20]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(23 downto 20)
    );
\sf_1_fu_258_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[20]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(21),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[20]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(22),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[20]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(23),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[24]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(24),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[20]_i_1_n_1\,
      CO(3) => \sf_1_fu_258_reg[24]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[24]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[24]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[24]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[24]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[24]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[24]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(27 downto 24)
    );
\sf_1_fu_258_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[24]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(25),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[24]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(26),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[24]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(27),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[28]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(28),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[24]_i_1_n_1\,
      CO(3) => \NLW_sf_1_fu_258_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sf_1_fu_258_reg[28]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[28]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[28]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[28]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[28]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[28]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(31 downto 28)
    );
\sf_1_fu_258_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[28]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(29),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[0]_i_3_n_6\,
      Q => sf_1_fu_258_reg(2),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[28]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(30),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[28]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(31),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[0]_i_3_n_5\,
      Q => sf_1_fu_258_reg(3),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[4]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(4),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[0]_i_3_n_1\,
      CO(3) => \sf_1_fu_258_reg[4]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[4]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[4]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[4]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[4]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[4]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[4]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(7 downto 4)
    );
\sf_1_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[4]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(5),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[4]_i_1_n_6\,
      Q => \sf_1_fu_258_reg__0\(6),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[4]_i_1_n_5\,
      Q => \sf_1_fu_258_reg__0\(7),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[8]_i_1_n_8\,
      Q => \sf_1_fu_258_reg__0\(8),
      R => sf_1_fu_258
    );
\sf_1_fu_258_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_258_reg[4]_i_1_n_1\,
      CO(3) => \sf_1_fu_258_reg[8]_i_1_n_1\,
      CO(2) => \sf_1_fu_258_reg[8]_i_1_n_2\,
      CO(1) => \sf_1_fu_258_reg[8]_i_1_n_3\,
      CO(0) => \sf_1_fu_258_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_258_reg[8]_i_1_n_5\,
      O(2) => \sf_1_fu_258_reg[8]_i_1_n_6\,
      O(1) => \sf_1_fu_258_reg[8]_i_1_n_7\,
      O(0) => \sf_1_fu_258_reg[8]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_258_reg__0\(11 downto 8)
    );
\sf_1_fu_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_2580,
      D => \sf_1_fu_258_reg[8]_i_1_n_7\,
      Q => \sf_1_fu_258_reg__0\(9),
      R => sf_1_fu_258
    );
threshs_m_thresholds_10_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS
     port map (
      CO(0) => icmp_ln899_53_fu_2415_p2,
      DI(1) => threshs_m_thresholds_U_n_9,
      DI(0) => threshs_m_thresholds_9_U_n_7,
      O(1 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 2),
      S(1) => threshs_m_thresholds_U_n_8,
      S(0) => threshs_m_thresholds_9_U_n_6,
      accu_0_3_V_fu_1999_p2(7 downto 6) => accu_0_3_V_fu_1999_p2(13 downto 12),
      accu_0_3_V_fu_1999_p2(5 downto 2) => accu_0_3_V_fu_1999_p2(9 downto 6),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => threshs_m_thresholds_35_U_n_4,
      \icmp_ln899_53_reg_4108_reg[0]\(1) => threshs_m_thresholds_U_n_11,
      \icmp_ln899_53_reg_4108_reg[0]\(0) => threshs_m_thresholds_2_U_n_26,
      \icmp_ln899_53_reg_4108_reg[0]_0\(1) => threshs_m_thresholds_U_n_10,
      \icmp_ln899_53_reg_4108_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_25,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[2]\(0) => threshs_m_thresholds_10_U_n_2,
      \q0_reg[2]_0\(0) => threshs_m_thresholds_10_U_n_3,
      \q0_reg[2]_1\ => threshs_m_thresholds_35_U_n_2,
      \q0_reg[3]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[3]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[3]_1\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[3]_2\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[3]_3\ => threshs_m_thresholds_34_U_n_5,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_11_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI
     port map (
      DI(0) => threshs_m_thresholds_11_U_n_4,
      Q(1) => threshs_m_thresholds_11_U_n_2,
      Q(0) => threshs_m_thresholds_11_U_n_3,
      S(0) => threshs_m_thresholds_11_U_n_1,
      accu_0_3_V_fu_1999_p2(3 downto 2) => accu_0_3_V_fu_1999_p2(9 downto 8),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\ => threshs_m_thresholds_U_n_5,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[8]\(0) => threshs_m_thresholds_11_U_n_5,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_11_U_n_6,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_12_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg
     port map (
      CO(0) => icmp_ln899_43_fu_2337_p2,
      DI(0) => threshs_m_thresholds_2_U_n_40,
      O(1 downto 0) => accu_0_2_V_fu_1981_p2(7 downto 6),
      Q(0) => threshs_m_thresholds_27_U_n_6,
      S(0) => threshs_m_thresholds_2_U_n_39,
      accu_0_1_V_fu_1963_p2(3 downto 2) => accu_0_1_V_fu_1963_p2(7 downto 6),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 2),
      accu_0_3_V_fu_1999_p2(11 downto 6) => accu_0_3_V_fu_1999_p2(15 downto 10),
      accu_0_3_V_fu_1999_p2(5 downto 2) => accu_0_3_V_fu_1999_p2(7 downto 4),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_24_reg_3963_reg[0]_i_2\ => threshs_m_thresholds_39_U_n_1,
      \icmp_ln899_43_reg_4058_reg[0]\(0) => threshs_m_thresholds_13_U_n_6,
      \icmp_ln899_43_reg_4058_reg[0]_0\ => threshs_m_thresholds_2_U_n_2,
      \icmp_ln899_43_reg_4058_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_3,
      \icmp_ln899_44_reg_4063_reg[0]\ => threshs_m_thresholds_2_U_n_7,
      \icmp_ln899_47_reg_4078_reg[0]\(2) => threshs_m_thresholds_2_U_n_41,
      \icmp_ln899_47_reg_4078_reg[0]\(1) => threshs_m_thresholds_1_U_n_19,
      \icmp_ln899_47_reg_4078_reg[0]\(0) => threshs_m_thresholds_5_U_n_5,
      \icmp_ln899_47_reg_4078_reg[0]_0\(2) => threshs_m_thresholds_2_U_n_42,
      \icmp_ln899_47_reg_4078_reg[0]_0\(1) => threshs_m_thresholds_1_U_n_18,
      \icmp_ln899_47_reg_4078_reg[0]_0\(0) => threshs_m_thresholds_5_U_n_4,
      \icmp_ln899_47_reg_4078_reg[0]_1\ => threshs_m_thresholds_2_U_n_5,
      \icmp_ln899_47_reg_4078_reg[0]_i_2\ => threshs_m_thresholds_4_U_n_1,
      \icmp_ln899_48_reg_4083_reg[0]\ => threshs_m_thresholds_6_U_n_3,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[0]_rep\ => threshs_m_thresholds_12_U_n_4,
      \q0_reg[0]\ => threshs_m_thresholds_31_U_n_3,
      \q0_reg[10]\ => threshs_m_thresholds_12_U_n_3,
      \q0_reg[12]\ => threshs_m_thresholds_12_U_n_5,
      \q0_reg[12]_0\ => threshs_m_thresholds_34_U_n_5,
      \q0_reg[12]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[12]_2\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[14]\(0) => threshs_m_thresholds_12_U_n_14,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_12_U_n_15,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_12_U_n_20,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_12_U_n_21,
      \q0_reg[14]_3\(0) => threshs_m_thresholds_12_U_n_22,
      \q0_reg[14]_4\(0) => threshs_m_thresholds_12_U_n_23,
      \q0_reg[14]_5\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[14]_6\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]\(0) => threshs_m_thresholds_12_U_n_7,
      \q0_reg[1]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[4]\ => threshs_m_thresholds_12_U_n_2,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_12_U_n_8,
      \q0_reg[4]_1\(0) => threshs_m_thresholds_12_U_n_9,
      \q0_reg[4]_2\(0) => threshs_m_thresholds_12_U_n_10,
      \q0_reg[4]_3\(0) => threshs_m_thresholds_12_U_n_11,
      \q0_reg[4]_4\(0) => threshs_m_thresholds_12_U_n_12,
      \q0_reg[4]_5\(0) => threshs_m_thresholds_12_U_n_13,
      \q0_reg[4]_6\(1) => threshs_m_thresholds_12_U_n_16,
      \q0_reg[4]_6\(0) => threshs_m_thresholds_12_U_n_17,
      \q0_reg[4]_7\(1) => threshs_m_thresholds_12_U_n_18,
      \q0_reg[4]_7\(0) => threshs_m_thresholds_12_U_n_19,
      \q0_reg[4]_8\ => threshs_m_thresholds_34_U_n_4,
      \q0_reg[7]\ => threshs_m_thresholds_12_U_n_1,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[9]\(0) => threshs_m_thresholds_12_U_n_24,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_3\ => threshs_m_thresholds_28_U_n_4
    );
threshs_m_thresholds_13_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6
     port map (
      CO(0) => icmp_ln899_42_fu_2331_p2,
      DI(0) => threshs_m_thresholds_2_U_n_33,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => threshs_m_thresholds_2_U_n_34,
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 2),
      accu_0_3_V_fu_1999_p2(13 downto 4) => accu_0_3_V_fu_1999_p2(15 downto 6),
      accu_0_3_V_fu_1999_p2(3 downto 0) => accu_0_3_V_fu_1999_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_26_reg_3973_reg[0]_i_2\ => threshs_m_thresholds_37_U_n_2,
      \icmp_ln899_42_reg_4053_reg[0]\(0) => threshs_m_thresholds_U_n_18,
      \icmp_ln899_42_reg_4053_reg[0]_0\(0) => threshs_m_thresholds_U_n_19,
      \icmp_ln899_42_reg_4053_reg[0]_1\ => threshs_m_thresholds_2_U_n_6,
      \icmp_ln899_42_reg_4053_reg[0]_2\ => threshs_m_thresholds_2_U_n_7,
      \icmp_ln899_42_reg_4053_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_3,
      \icmp_ln899_43_reg_4058_reg[0]\(1) => threshs_m_thresholds_12_U_n_18,
      \icmp_ln899_43_reg_4058_reg[0]\(0) => threshs_m_thresholds_12_U_n_19,
      \icmp_ln899_43_reg_4058_reg[0]_0\(1) => threshs_m_thresholds_12_U_n_16,
      \icmp_ln899_43_reg_4058_reg[0]_0\(0) => threshs_m_thresholds_12_U_n_17,
      \icmp_ln899_43_reg_4058_reg[0]_i_2\ => threshs_m_thresholds_12_U_n_1,
      \icmp_ln899_44_reg_4063_reg[0]\ => threshs_m_thresholds_12_U_n_5,
      \icmp_ln899_44_reg_4063_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep__0\ => threshs_m_thresholds_13_U_n_3,
      \nf_assign_fu_262_reg[1]_rep__0_0\ => threshs_m_thresholds_13_U_n_4,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[11]\(0) => threshs_m_thresholds_13_U_n_13,
      \q0_reg[11]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[14]\(0) => threshs_m_thresholds_13_U_n_11,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_13_U_n_12,
      \q0_reg[1]\(0) => threshs_m_thresholds_13_U_n_9,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_13_U_n_10,
      \q0_reg[2]\(0) => threshs_m_thresholds_13_U_n_6,
      \q0_reg[2]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[5]\ => threshs_m_thresholds_13_U_n_2,
      \q0_reg[5]_0\ => \^odata_reg[24]\,
      \q0_reg[5]_1\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[5]_2\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[6]\ => threshs_m_thresholds_13_U_n_1,
      \q0_reg[6]_0\(0) => threshs_m_thresholds_13_U_n_7,
      \q0_reg[6]_1\(0) => threshs_m_thresholds_13_U_n_8,
      \q0_reg[6]_2\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_19_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu
     port map (
      CO(0) => threshs_m_thresholds_1_U_n_5,
      DI(0) => threshs_m_thresholds_19_U_n_4,
      O(0) => xor_ln899_37_fu_2301_p2,
      S(0) => threshs_m_thresholds_19_U_n_3,
      accu_0_2_V_fu_1981_p2(9 downto 2) => accu_0_2_V_fu_1981_p2(15 downto 8),
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_30_reg_3993_reg[0]\(0) => threshs_m_thresholds_20_U_n_2,
      \icmp_ln899_30_reg_3993_reg[0]_0\(1) => threshs_m_thresholds_20_U_n_5,
      \icmp_ln899_30_reg_3993_reg[0]_0\(0) => threshs_m_thresholds_21_U_n_2,
      \icmp_ln899_30_reg_3993_reg[0]_1\(1) => threshs_m_thresholds_20_U_n_4,
      \icmp_ln899_30_reg_3993_reg[0]_1\(0) => threshs_m_thresholds_21_U_n_1,
      \icmp_ln899_31_reg_3998_reg[0]\(0) => threshs_m_thresholds_20_U_n_3,
      \icmp_ln899_31_reg_3998_reg[0]_0\ => threshs_m_thresholds_20_U_n_1,
      \icmp_ln899_34_reg_4013_reg[0]\(0) => \icmp_ln899_34_reg_4013[0]_i_11_n_1\,
      \icmp_ln899_34_reg_4013_reg[0]_0\(2) => \icmp_ln899_34_reg_4013[0]_i_13_n_1\,
      \icmp_ln899_34_reg_4013_reg[0]_0\(1) => \icmp_ln899_34_reg_4013[0]_i_14_n_1\,
      \icmp_ln899_34_reg_4013_reg[0]_0\(0) => \icmp_ln899_34_reg_4013[0]_i_15_n_1\,
      \icmp_ln899_34_reg_4013_reg[0]_i_1\(0) => xor_ln899_35_fu_2277_p2,
      \icmp_ln899_38_reg_4033_reg[0]\(0) => threshs_m_thresholds_1_U_n_9,
      \icmp_ln899_38_reg_4033_reg[0]_0\(1) => threshs_m_thresholds_23_U_n_7,
      \icmp_ln899_38_reg_4033_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_8,
      \icmp_ln899_38_reg_4033_reg[0]_1\(1) => threshs_m_thresholds_23_U_n_9,
      \icmp_ln899_38_reg_4033_reg[0]_1\(0) => threshs_m_thresholds_23_U_n_10,
      \icmp_ln899_38_reg_4033_reg[0]_i_2\ => threshs_m_thresholds_1_U_n_1,
      \icmp_ln899_40_reg_4043_reg[0]\(0) => threshs_m_thresholds_1_U_n_10,
      \icmp_ln899_40_reg_4043_reg[0]_0\(1) => threshs_m_thresholds_23_U_n_13,
      \icmp_ln899_40_reg_4043_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_14,
      \icmp_ln899_40_reg_4043_reg[0]_1\(1) => threshs_m_thresholds_23_U_n_11,
      \icmp_ln899_40_reg_4043_reg[0]_1\(0) => threshs_m_thresholds_23_U_n_12,
      \icmp_ln899_40_reg_4043_reg[0]_2\ => threshs_m_thresholds_23_U_n_2,
      \icmp_ln899_41_reg_4048_reg[0]\ => threshs_m_thresholds_23_U_n_1,
      \q0_reg[14]\ => threshs_m_thresholds_19_U_n_1,
      \q0_reg[14]_0\(0) => icmp_ln899_35_fu_2271_p2,
      \q0_reg[14]_1\(0) => icmp_ln899_38_fu_2307_p2,
      \q0_reg[14]_10\(1) => threshs_m_thresholds_19_U_n_21,
      \q0_reg[14]_10\(0) => threshs_m_thresholds_19_U_n_22,
      \q0_reg[14]_11\(0) => threshs_m_thresholds_19_U_n_23,
      \q0_reg[14]_12\(0) => threshs_m_thresholds_19_U_n_24,
      \q0_reg[14]_13\(0) => threshs_m_thresholds_19_U_n_25,
      \q0_reg[14]_14\(0) => threshs_m_thresholds_19_U_n_26,
      \q0_reg[14]_2\(0) => icmp_ln899_40_fu_2319_p2,
      \q0_reg[14]_3\(0) => icmp_ln899_30_fu_2241_p2,
      \q0_reg[14]_4\(0) => icmp_ln899_31_fu_2247_p2,
      \q0_reg[14]_5\(1) => threshs_m_thresholds_19_U_n_13,
      \q0_reg[14]_5\(0) => threshs_m_thresholds_19_U_n_14,
      \q0_reg[14]_6\(1) => threshs_m_thresholds_19_U_n_15,
      \q0_reg[14]_6\(0) => threshs_m_thresholds_19_U_n_16,
      \q0_reg[14]_7\(0) => threshs_m_thresholds_19_U_n_17,
      \q0_reg[14]_8\(0) => threshs_m_thresholds_19_U_n_18,
      \q0_reg[14]_9\(1) => threshs_m_thresholds_19_U_n_19,
      \q0_reg[14]_9\(0) => threshs_m_thresholds_19_U_n_20,
      \q0_reg[15]\ => threshs_m_thresholds_19_U_n_2,
      \q0_reg[15]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[15]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[15]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[15]_3\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_36_reg_4023_reg[0]\(0) => threshs_m_thresholds_1_U_n_6,
      \xor_ln899_36_reg_4023_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_22,
      \xor_ln899_36_reg_4023_reg[0]_1\(0) => threshs_m_thresholds_23_U_n_21,
      \xor_ln899_36_reg_4023_reg[0]_i_2\(0) => xor_ln899_36_fu_2289_p2,
      \xor_ln899_37_reg_4028_reg[0]\(0) => threshs_m_thresholds_23_U_n_18,
      \xor_ln899_37_reg_4028_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_17
    );
threshs_m_thresholds_1_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio
     port map (
      CO(0) => threshs_m_thresholds_1_U_n_4,
      DI(0) => threshs_m_thresholds_1_U_n_3,
      O(0) => xor_ln899_50_fu_2391_p2,
      Q(0) => threshs_m_thresholds_9_U_n_13,
      S(0) => threshs_m_thresholds_1_U_n_2,
      accu_0_1_V_fu_1963_p2(3 downto 2) => accu_0_1_V_fu_1963_p2(7 downto 6),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 2),
      accu_0_2_V_fu_1981_p2(5 downto 0) => accu_0_2_V_fu_1981_p2(7 downto 2),
      accu_0_3_V_fu_1999_p2(9 downto 0) => accu_0_3_V_fu_1999_p2(11 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_20_reg_3943_reg[0]\(2) => threshs_m_thresholds_30_U_n_19,
      \icmp_ln899_20_reg_3943_reg[0]\(1) => threshs_m_thresholds_33_U_n_6,
      \icmp_ln899_20_reg_3943_reg[0]\(0) => threshs_m_thresholds_31_U_n_6,
      \icmp_ln899_20_reg_3943_reg[0]_0\(2) => threshs_m_thresholds_30_U_n_20,
      \icmp_ln899_20_reg_3943_reg[0]_0\(1) => threshs_m_thresholds_33_U_n_5,
      \icmp_ln899_20_reg_3943_reg[0]_0\(0) => threshs_m_thresholds_31_U_n_5,
      \icmp_ln899_25_reg_3968_reg[0]_i_2\ => threshs_m_thresholds_13_U_n_1,
      \icmp_ln899_38_reg_4033_reg[0]\(0) => threshs_m_thresholds_19_U_n_17,
      \icmp_ln899_38_reg_4033_reg[0]_0\(1) => \icmp_ln899_38_reg_4033[0]_i_16_n_1\,
      \icmp_ln899_38_reg_4033_reg[0]_0\(0) => threshs_m_thresholds_19_U_n_18,
      \icmp_ln899_38_reg_4033_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_1,
      \icmp_ln899_39_reg_4038_reg[0]\(0) => threshs_m_thresholds_23_U_n_24,
      \icmp_ln899_39_reg_4038_reg[0]_0\(2) => \icmp_ln899_39_reg_4038[0]_i_14_n_1\,
      \icmp_ln899_39_reg_4038_reg[0]_0\(1) => \icmp_ln899_39_reg_4038[0]_i_15_n_1\,
      \icmp_ln899_39_reg_4038_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_23,
      \icmp_ln899_40_reg_4043_reg[0]\(1) => threshs_m_thresholds_2_U_n_9,
      \icmp_ln899_40_reg_4043_reg[0]\(0) => threshs_m_thresholds_23_U_n_4,
      \icmp_ln899_40_reg_4043_reg[0]_0\(1) => threshs_m_thresholds_2_U_n_8,
      \icmp_ln899_40_reg_4043_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_3,
      \icmp_ln899_41_reg_4048_reg[0]\(1) => threshs_m_thresholds_2_U_n_11,
      \icmp_ln899_41_reg_4048_reg[0]\(0) => threshs_m_thresholds_23_U_n_16,
      \icmp_ln899_41_reg_4048_reg[0]_0\(1) => threshs_m_thresholds_2_U_n_10,
      \icmp_ln899_41_reg_4048_reg[0]_0\(0) => threshs_m_thresholds_23_U_n_15,
      \icmp_ln899_47_reg_4078_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_1,
      \icmp_ln899_52_reg_4103_reg[0]\ => threshs_m_thresholds_9_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[10]\(0) => threshs_m_thresholds_1_U_n_14,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_1_U_n_15,
      \q0_reg[11]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]\(0) => threshs_m_thresholds_1_U_n_20,
      \q0_reg[4]\ => threshs_m_thresholds_1_U_n_1,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_1_U_n_5,
      \q0_reg[4]_1\(0) => threshs_m_thresholds_1_U_n_6,
      \q0_reg[4]_10\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[4]_11\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[4]_2\(0) => threshs_m_thresholds_1_U_n_7,
      \q0_reg[4]_3\(0) => threshs_m_thresholds_1_U_n_9,
      \q0_reg[4]_4\(0) => threshs_m_thresholds_1_U_n_12,
      \q0_reg[4]_5\(0) => threshs_m_thresholds_1_U_n_13,
      \q0_reg[4]_6\(0) => threshs_m_thresholds_1_U_n_16,
      \q0_reg[4]_7\(0) => threshs_m_thresholds_1_U_n_17,
      \q0_reg[4]_8\(0) => threshs_m_thresholds_1_U_n_18,
      \q0_reg[4]_9\(0) => threshs_m_thresholds_1_U_n_19,
      \q0_reg[7]\(0) => threshs_m_thresholds_1_U_n_8,
      \q0_reg[7]_0\(0) => threshs_m_thresholds_1_U_n_10,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_36_reg_4023_reg[0]_i_2\(0) => threshs_m_thresholds_23_U_n_20,
      \xor_ln899_36_reg_4023_reg[0]_i_2_0\(0) => threshs_m_thresholds_23_U_n_19,
      \xor_ln899_37_reg_4028_reg[0]_i_2\(0) => threshs_m_thresholds_19_U_n_4,
      \xor_ln899_37_reg_4028_reg[0]_i_2_0\(1) => \xor_ln899_37_reg_4028[0]_i_17_n_1\,
      \xor_ln899_37_reg_4028_reg[0]_i_2_0\(0) => threshs_m_thresholds_19_U_n_3,
      \xor_ln899_50_reg_4093_reg[0]\(1) => threshs_m_thresholds_2_U_n_21,
      \xor_ln899_50_reg_4093_reg[0]\(0) => threshs_m_thresholds_2_U_n_22,
      \xor_ln899_50_reg_4093_reg[0]_0\(1) => threshs_m_thresholds_2_U_n_23,
      \xor_ln899_50_reg_4093_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_24,
      \xor_ln899_50_reg_4093_reg[0]_i_2\(0) => threshs_m_thresholds_2_U_n_20,
      \xor_ln899_50_reg_4093_reg[0]_i_2_0\(0) => threshs_m_thresholds_2_U_n_19,
      \xor_ln899_50_reg_4093_reg[0]_i_3\ => threshs_m_thresholds_U_n_6,
      \xor_ln899_50_reg_4093_reg[0]_i_3_0\ => threshs_m_thresholds_2_U_n_4
    );
threshs_m_thresholds_20_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk
     port map (
      DI(0) => threshs_m_thresholds_20_U_n_6,
      S(0) => \icmp_ln899_31_reg_3998[0]_i_15_n_1\,
      accu_0_2_V_fu_1981_p2(9 downto 8) => accu_0_2_V_fu_1981_p2(11 downto 10),
      accu_0_2_V_fu_1981_p2(7 downto 0) => accu_0_2_V_fu_1981_p2(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_29_reg_3988_reg[0]_i_2\ => threshs_m_thresholds_27_U_n_1,
      \icmp_ln899_30_reg_3993_reg[0]\ => threshs_m_thresholds_19_U_n_1,
      \icmp_ln899_30_reg_3993_reg[0]_i_2\ => threshs_m_thresholds_26_U_n_1,
      \q0_reg[6]\(0) => threshs_m_thresholds_20_U_n_2,
      \q0_reg[6]_0\(0) => threshs_m_thresholds_20_U_n_3,
      \q0_reg[6]_1\(0) => threshs_m_thresholds_20_U_n_7,
      \q0_reg[6]_2\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[6]_3\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[6]_4\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_20_U_n_1,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_20_U_n_4,
      \q0_reg[9]_1\(0) => threshs_m_thresholds_20_U_n_5,
      \q0_reg[9]_2\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]_3\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[9]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[9]_5\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_21_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa
     port map (
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(9 downto 8),
      ap_clk => ap_clk,
      \icmp_ln899_30_reg_3993_reg[0]\ => threshs_m_thresholds_20_U_n_1,
      \q0_reg[8]\(0) => threshs_m_thresholds_21_U_n_1,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_21_U_n_2,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_3\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]_4\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_23_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM
     port map (
      CO(0) => icmp_ln899_39_fu_2313_p2,
      accu_0_2_V_fu_1981_p2(9 downto 2) => accu_0_2_V_fu_1981_p2(15 downto 8),
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_39_reg_4038_reg[0]\(0) => threshs_m_thresholds_1_U_n_7,
      \icmp_ln899_39_reg_4038_reg[0]_0\(0) => threshs_m_thresholds_19_U_n_24,
      \icmp_ln899_39_reg_4038_reg[0]_1\(0) => threshs_m_thresholds_19_U_n_23,
      \icmp_ln899_39_reg_4038_reg[0]_2\ => threshs_m_thresholds_19_U_n_1,
      \icmp_ln899_39_reg_4038_reg[0]_3\ => threshs_m_thresholds_19_U_n_2,
      \icmp_ln899_41_reg_4048_reg[0]\(0) => threshs_m_thresholds_1_U_n_8,
      \icmp_ln899_41_reg_4048_reg[0]_0\(1) => threshs_m_thresholds_19_U_n_13,
      \icmp_ln899_41_reg_4048_reg[0]_0\(0) => threshs_m_thresholds_19_U_n_14,
      \icmp_ln899_41_reg_4048_reg[0]_1\(1) => threshs_m_thresholds_19_U_n_15,
      \icmp_ln899_41_reg_4048_reg[0]_1\(0) => threshs_m_thresholds_19_U_n_16,
      \icmp_ln899_41_reg_4048_reg[0]_i_2\ => threshs_m_thresholds_1_U_n_1,
      \q0_reg[12]\ => threshs_m_thresholds_23_U_n_2,
      \q0_reg[12]_0\(0) => threshs_m_thresholds_23_U_n_3,
      \q0_reg[12]_1\(0) => threshs_m_thresholds_23_U_n_4,
      \q0_reg[12]_10\(0) => threshs_m_thresholds_23_U_n_20,
      \q0_reg[12]_11\(0) => threshs_m_thresholds_23_U_n_23,
      \q0_reg[12]_12\(0) => threshs_m_thresholds_23_U_n_24,
      \q0_reg[12]_13\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[12]_14\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[12]_15\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[12]_16\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[12]_2\(0) => icmp_ln899_41_fu_2325_p2,
      \q0_reg[12]_3\(1) => threshs_m_thresholds_23_U_n_7,
      \q0_reg[12]_3\(0) => threshs_m_thresholds_23_U_n_8,
      \q0_reg[12]_4\(1) => threshs_m_thresholds_23_U_n_9,
      \q0_reg[12]_4\(0) => threshs_m_thresholds_23_U_n_10,
      \q0_reg[12]_5\(1) => threshs_m_thresholds_23_U_n_11,
      \q0_reg[12]_5\(0) => threshs_m_thresholds_23_U_n_12,
      \q0_reg[12]_6\(1) => threshs_m_thresholds_23_U_n_13,
      \q0_reg[12]_6\(0) => threshs_m_thresholds_23_U_n_14,
      \q0_reg[12]_7\(0) => threshs_m_thresholds_23_U_n_15,
      \q0_reg[12]_8\(0) => threshs_m_thresholds_23_U_n_16,
      \q0_reg[12]_9\(0) => threshs_m_thresholds_23_U_n_19,
      \q0_reg[8]\ => threshs_m_thresholds_23_U_n_1,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_23_U_n_17,
      \q0_reg[8]_1\(0) => threshs_m_thresholds_23_U_n_18,
      \q0_reg[8]_2\(0) => threshs_m_thresholds_23_U_n_21,
      \q0_reg[8]_3\(0) => threshs_m_thresholds_23_U_n_22,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_26_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0
     port map (
      CO(0) => icmp_ln899_29_fu_2235_p2,
      D(0) => threshs_m_thresholds_27_U_n_4,
      DI(0) => threshs_m_thresholds_20_U_n_6,
      accu_0_2_V_fu_1981_p2(9 downto 2) => accu_0_2_V_fu_1981_p2(11 downto 4),
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_29_reg_3988_reg[0]\(0) => threshs_m_thresholds_20_U_n_7,
      \icmp_ln899_29_reg_3988_reg[0]_0\(1) => threshs_m_thresholds_19_U_n_19,
      \icmp_ln899_29_reg_3988_reg[0]_0\(0) => threshs_m_thresholds_19_U_n_20,
      \icmp_ln899_29_reg_3988_reg[0]_1\(1) => threshs_m_thresholds_19_U_n_21,
      \icmp_ln899_29_reg_3988_reg[0]_1\(0) => threshs_m_thresholds_19_U_n_22,
      \icmp_ln899_29_reg_3988_reg[0]_2\ => threshs_m_thresholds_27_U_n_3,
      \icmp_ln899_29_reg_3988_reg[0]_i_2\ => threshs_m_thresholds_27_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => threshs_m_thresholds_26_U_n_2,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[1]\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[1]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]_2\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[1]_3\ => threshs_m_thresholds_12_U_n_4,
      \q0_reg[7]\ => threshs_m_thresholds_26_U_n_1,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_27_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ
     port map (
      CO(0) => icmp_ln899_28_fu_2229_p2,
      D(0) => threshs_m_thresholds_27_U_n_4,
      Q(0) => threshs_m_thresholds_27_U_n_6,
      accu_0_2_V_fu_1981_p2(11 downto 6) => accu_0_2_V_fu_1981_p2(13 downto 8),
      accu_0_2_V_fu_1981_p2(5 downto 0) => accu_0_2_V_fu_1981_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_28_reg_3983_reg[0]\(0) => threshs_m_thresholds_12_U_n_13,
      \icmp_ln899_28_reg_3983_reg[0]_0\(0) => threshs_m_thresholds_12_U_n_12,
      \icmp_ln899_28_reg_3983_reg[0]_1\(0) => threshs_m_thresholds_19_U_n_26,
      \icmp_ln899_28_reg_3983_reg[0]_2\(0) => threshs_m_thresholds_19_U_n_25,
      \icmp_ln899_28_reg_3983_reg[0]_3\ => threshs_m_thresholds_19_U_n_1,
      \icmp_ln899_28_reg_3983_reg[0]_4\ => threshs_m_thresholds_19_U_n_2,
      \icmp_ln899_28_reg_3983_reg[0]_i_2\ => threshs_m_thresholds_12_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[12]\ => threshs_m_thresholds_27_U_n_3,
      \q0_reg[1]\ => threshs_m_thresholds_35_U_n_1,
      \q0_reg[2]\ => threshs_m_thresholds_27_U_n_2,
      \q0_reg[2]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[5]\ => threshs_m_thresholds_27_U_n_1,
      \q0_reg[5]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[5]_1\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_28_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2
     port map (
      CO(0) => threshs_m_thresholds_28_U_n_11,
      D(0) => threshs_m_thresholds_31_U_n_4,
      DI(0) => threshs_m_thresholds_28_U_n_9,
      O(0) => xor_ln899_23_fu_2199_p2,
      Q(0) => threshs_m_thresholds_29_U_n_18,
      S(0) => threshs_m_thresholds_28_U_n_8,
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_18_reg_3933_reg[0]\(2) => threshs_m_thresholds_40_U_n_5,
      \icmp_ln899_18_reg_3933_reg[0]\(1) => threshs_m_thresholds_33_U_n_8,
      \icmp_ln899_18_reg_3933_reg[0]\(0) => threshs_m_thresholds_30_U_n_22,
      \icmp_ln899_18_reg_3933_reg[0]_0\(2) => threshs_m_thresholds_40_U_n_6,
      \icmp_ln899_18_reg_3933_reg[0]_0\(1) => threshs_m_thresholds_33_U_n_7,
      \icmp_ln899_18_reg_3933_reg[0]_0\(0) => threshs_m_thresholds_30_U_n_21,
      \icmp_ln899_18_reg_3933_reg[0]_i_2\(0) => threshs_m_thresholds_33_U_n_13,
      \icmp_ln899_24_reg_3963_reg[0]\(1) => threshs_m_thresholds_12_U_n_11,
      \icmp_ln899_24_reg_3963_reg[0]\(0) => threshs_m_thresholds_30_U_n_15,
      \icmp_ln899_24_reg_3963_reg[0]_0\(1) => threshs_m_thresholds_12_U_n_10,
      \icmp_ln899_24_reg_3963_reg[0]_0\(0) => threshs_m_thresholds_30_U_n_16,
      \icmp_ln899_24_reg_3963_reg[0]_1\(1) => threshs_m_thresholds_29_U_n_7,
      \icmp_ln899_24_reg_3963_reg[0]_1\(0) => threshs_m_thresholds_29_U_n_8,
      \icmp_ln899_24_reg_3963_reg[0]_2\(1) => threshs_m_thresholds_29_U_n_9,
      \icmp_ln899_24_reg_3963_reg[0]_2\(0) => threshs_m_thresholds_29_U_n_10,
      \icmp_ln899_25_reg_3968_reg[0]\(1) => threshs_m_thresholds_30_U_n_11,
      \icmp_ln899_25_reg_3968_reg[0]\(0) => threshs_m_thresholds_1_U_n_13,
      \icmp_ln899_25_reg_3968_reg[0]_0\(1) => threshs_m_thresholds_30_U_n_12,
      \icmp_ln899_25_reg_3968_reg[0]_0\(0) => threshs_m_thresholds_1_U_n_12,
      \icmp_ln899_25_reg_3968_reg[0]_i_2\ => threshs_m_thresholds_30_U_n_4,
      \icmp_ln899_25_reg_3968_reg[0]_i_2_0\ => threshs_m_thresholds_12_U_n_1,
      \icmp_ln899_27_reg_3978_reg[0]\(1) => threshs_m_thresholds_36_U_n_3,
      \icmp_ln899_27_reg_3978_reg[0]\(0) => threshs_m_thresholds_37_U_n_8,
      \icmp_ln899_27_reg_3978_reg[0]_0\(1) => threshs_m_thresholds_36_U_n_2,
      \icmp_ln899_27_reg_3978_reg[0]_0\(0) => threshs_m_thresholds_37_U_n_5,
      \icmp_ln899_27_reg_3978_reg[0]_i_2\ => threshs_m_thresholds_37_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]\ => threshs_m_thresholds_28_U_n_1,
      \q0_reg[10]\ => threshs_m_thresholds_28_U_n_5,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_28_U_n_15,
      \q0_reg[10]_1\(0) => threshs_m_thresholds_28_U_n_16,
      \q0_reg[11]\ => threshs_m_thresholds_28_U_n_7,
      \q0_reg[11]_0\ => threshs_m_thresholds_35_U_n_1,
      \q0_reg[14]\ => threshs_m_thresholds_28_U_n_3,
      \q0_reg[14]_0\(0) => icmp_ln899_24_fu_2205_p2,
      \q0_reg[15]\ => threshs_m_thresholds_28_U_n_6,
      \q0_reg[1]\(0) => threshs_m_thresholds_28_U_n_14,
      \q0_reg[1]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[5]\ => threshs_m_thresholds_28_U_n_4,
      \q0_reg[6]\(0) => threshs_m_thresholds_28_U_n_12,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_28_U_n_2,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[9]_2\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[9]_3\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_2\(1) => threshs_m_thresholds_30_U_n_9,
      \xor_ln899_23_reg_3958_reg[0]_i_2\(0) => threshs_m_thresholds_12_U_n_9,
      \xor_ln899_23_reg_3958_reg[0]_i_2_0\(1) => threshs_m_thresholds_30_U_n_10,
      \xor_ln899_23_reg_3958_reg[0]_i_2_0\(0) => threshs_m_thresholds_12_U_n_8
    );
threshs_m_thresholds_29_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS
     port map (
      CO(0) => icmp_ln899_25_fu_2211_p2,
      DI(1) => threshs_m_thresholds_50_U_n_3,
      DI(0) => threshs_m_thresholds_28_U_n_15,
      O(0) => xor_ln899_22_fu_2187_p2,
      Q(1) => threshs_m_thresholds_29_U_n_17,
      Q(0) => threshs_m_thresholds_29_U_n_18,
      S(1) => threshs_m_thresholds_50_U_n_2,
      S(0) => threshs_m_thresholds_28_U_n_16,
      accu_0_1_V_fu_1963_p2(13 downto 6) => accu_0_1_V_fu_1963_p2(15 downto 8),
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]_i_2\ => threshs_m_thresholds_30_U_n_4,
      \icmp_ln899_24_reg_3963_reg[0]\ => threshs_m_thresholds_30_U_n_3,
      \icmp_ln899_24_reg_3963_reg[0]_0\ => threshs_m_thresholds_28_U_n_5,
      \icmp_ln899_25_reg_3968_reg[0]\(0) => threshs_m_thresholds_28_U_n_11,
      \icmp_ln899_25_reg_3968_reg[0]_0\(1) => threshs_m_thresholds_30_U_n_13,
      \icmp_ln899_25_reg_3968_reg[0]_0\(0) => threshs_m_thresholds_38_U_n_2,
      \icmp_ln899_25_reg_3968_reg[0]_1\(1) => threshs_m_thresholds_30_U_n_14,
      \icmp_ln899_25_reg_3968_reg[0]_1\(0) => threshs_m_thresholds_38_U_n_1,
      \icmp_ln899_25_reg_3968_reg[0]_2\ => threshs_m_thresholds_37_U_n_3,
      \icmp_ln899_27_reg_3978_reg[0]\(0) => threshs_m_thresholds_28_U_n_12,
      \icmp_ln899_27_reg_3978_reg[0]_0\(1) => threshs_m_thresholds_36_U_n_6,
      \icmp_ln899_27_reg_3978_reg[0]_0\(0) => threshs_m_thresholds_36_U_n_7,
      \icmp_ln899_27_reg_3978_reg[0]_1\(1) => threshs_m_thresholds_36_U_n_4,
      \icmp_ln899_27_reg_3978_reg[0]_1\(0) => threshs_m_thresholds_36_U_n_5,
      \icmp_ln899_27_reg_3978_reg[0]_2\ => threshs_m_thresholds_28_U_n_6,
      nf_assign_fu_262(0) => nf_assign_fu_262(3),
      \q0_reg[11]\ => threshs_m_thresholds_29_U_n_2,
      \q0_reg[11]_0\(0) => icmp_ln899_27_fu_2223_p2,
      \q0_reg[11]_1\(1) => threshs_m_thresholds_29_U_n_7,
      \q0_reg[11]_1\(0) => threshs_m_thresholds_29_U_n_8,
      \q0_reg[11]_2\(1) => threshs_m_thresholds_29_U_n_9,
      \q0_reg[11]_2\(0) => threshs_m_thresholds_29_U_n_10,
      \q0_reg[11]_3\(1) => threshs_m_thresholds_29_U_n_13,
      \q0_reg[11]_3\(0) => threshs_m_thresholds_29_U_n_14,
      \q0_reg[11]_4\(1) => threshs_m_thresholds_29_U_n_15,
      \q0_reg[11]_4\(0) => threshs_m_thresholds_29_U_n_16,
      \q0_reg[12]\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[12]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[12]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[12]_2\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[14]\ => threshs_m_thresholds_29_U_n_1,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_29_U_n_11,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_29_U_n_12,
      \q0_reg[2]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[4]\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_29_U_n_3,
      \q0_reg[9]_0\ => threshs_m_thresholds_31_U_n_2,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_22_reg_3953_reg[0]_i_3\ => threshs_m_thresholds_13_U_n_1,
      \xor_ln899_22_reg_3953_reg[0]_i_3_0\ => threshs_m_thresholds_30_U_n_5
    );
threshs_m_thresholds_2_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie
     port map (
      CO(0) => threshs_m_thresholds_2_U_n_12,
      DI(1) => threshs_m_thresholds_37_U_n_10,
      DI(0) => threshs_m_thresholds_44_U_n_49,
      O(0) => xor_ln899_49_fu_2379_p2,
      Q(0) => threshs_m_thresholds_9_U_n_12,
      S(1) => threshs_m_thresholds_37_U_n_6,
      S(0) => threshs_m_thresholds_44_U_n_48,
      accu_0_0_V_fu_1945_p2(3 downto 2) => accu_0_0_V_fu_1945_p2(7 downto 6),
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 2),
      accu_0_2_V_fu_1981_p2(1 downto 0) => accu_0_2_V_fu_1981_p2(7 downto 6),
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_1_reg_3848_reg[0]_i_2\ => threshs_m_thresholds_39_U_n_1,
      \icmp_ln899_42_reg_4053_reg[0]_i_2\ => threshs_m_thresholds_13_U_n_2,
      \icmp_ln899_43_reg_4058_reg[0]\(0) => threshs_m_thresholds_12_U_n_24,
      \icmp_ln899_44_reg_4063_reg[0]\(1) => threshs_m_thresholds_7_U_n_3,
      \icmp_ln899_44_reg_4063_reg[0]\(0) => threshs_m_thresholds_13_U_n_10,
      \icmp_ln899_44_reg_4063_reg[0]_0\(1) => threshs_m_thresholds_7_U_n_2,
      \icmp_ln899_44_reg_4063_reg[0]_0\(0) => threshs_m_thresholds_13_U_n_9,
      \icmp_ln899_44_reg_4063_reg[0]_1\(2) => threshs_m_thresholds_12_U_n_23,
      \icmp_ln899_44_reg_4063_reg[0]_1\(1) => threshs_m_thresholds_13_U_n_12,
      \icmp_ln899_44_reg_4063_reg[0]_1\(0) => threshs_m_thresholds_7_U_n_5,
      \icmp_ln899_44_reg_4063_reg[0]_2\(2) => threshs_m_thresholds_12_U_n_22,
      \icmp_ln899_44_reg_4063_reg[0]_2\(1) => threshs_m_thresholds_13_U_n_11,
      \icmp_ln899_44_reg_4063_reg[0]_2\(0) => threshs_m_thresholds_7_U_n_4,
      \icmp_ln899_44_reg_4063_reg[0]_i_2\ => threshs_m_thresholds_1_U_n_1,
      \icmp_ln899_44_reg_4063_reg[0]_i_2_0\(0) => threshs_m_thresholds_7_U_n_6,
      \icmp_ln899_45_reg_4068_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_2,
      \icmp_ln899_46_reg_4073_reg[0]\(1) => threshs_m_thresholds_6_U_n_9,
      \icmp_ln899_46_reg_4073_reg[0]\(0) => threshs_m_thresholds_6_U_n_10,
      \icmp_ln899_46_reg_4073_reg[0]_0\(1) => threshs_m_thresholds_6_U_n_7,
      \icmp_ln899_46_reg_4073_reg[0]_0\(0) => threshs_m_thresholds_6_U_n_8,
      \icmp_ln899_46_reg_4073_reg[0]_i_2\(0) => threshs_m_thresholds_5_U_n_6,
      \icmp_ln899_47_reg_4078_reg[0]\(0) => threshs_m_thresholds_12_U_n_7,
      \icmp_ln899_47_reg_4078_reg[0]_0\(0) => threshs_m_thresholds_12_U_n_21,
      \icmp_ln899_47_reg_4078_reg[0]_1\(0) => threshs_m_thresholds_12_U_n_20,
      \icmp_ln899_47_reg_4078_reg[0]_2\ => threshs_m_thresholds_5_U_n_2,
      \icmp_ln899_48_reg_4083_reg[0]\(1) => threshs_m_thresholds_6_U_n_6,
      \icmp_ln899_48_reg_4083_reg[0]\(0) => threshs_m_thresholds_1_U_n_3,
      \icmp_ln899_48_reg_4083_reg[0]_0\(1) => threshs_m_thresholds_6_U_n_5,
      \icmp_ln899_48_reg_4083_reg[0]_0\(0) => threshs_m_thresholds_1_U_n_2,
      \icmp_ln899_48_reg_4083_reg[0]_1\(0) => threshs_m_thresholds_12_U_n_15,
      \icmp_ln899_48_reg_4083_reg[0]_2\(0) => threshs_m_thresholds_12_U_n_14,
      \icmp_ln899_48_reg_4083_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_1,
      \icmp_ln899_48_reg_4083_reg[0]_i_2_0\ => threshs_m_thresholds_5_U_n_1,
      \icmp_ln899_52_reg_4103_reg[0]\(0) => threshs_m_thresholds_8_U_n_3,
      \icmp_ln899_52_reg_4103_reg[0]_0\(2) => threshs_m_thresholds_9_U_n_9,
      \icmp_ln899_52_reg_4103_reg[0]_0\(1) => threshs_m_thresholds_1_U_n_14,
      \icmp_ln899_52_reg_4103_reg[0]_0\(0) => threshs_m_thresholds_11_U_n_6,
      \icmp_ln899_52_reg_4103_reg[0]_1\(2) => threshs_m_thresholds_9_U_n_8,
      \icmp_ln899_52_reg_4103_reg[0]_1\(1) => threshs_m_thresholds_1_U_n_15,
      \icmp_ln899_52_reg_4103_reg[0]_1\(0) => threshs_m_thresholds_11_U_n_5,
      \icmp_ln899_53_reg_4108_reg[0]\ => threshs_m_thresholds_9_U_n_3,
      \icmp_ln899_54_reg_4113_reg[0]_i_2\ => threshs_m_thresholds_9_U_n_14,
      \q0_reg[0]\(0) => threshs_m_thresholds_2_U_n_31,
      \q0_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_32,
      \q0_reg[12]\(0) => threshs_m_thresholds_2_U_n_19,
      \q0_reg[12]_0\(0) => threshs_m_thresholds_2_U_n_20,
      \q0_reg[12]_1\(0) => threshs_m_thresholds_2_U_n_37,
      \q0_reg[12]_2\(0) => threshs_m_thresholds_2_U_n_38,
      \q0_reg[13]\ => threshs_m_thresholds_2_U_n_5,
      \q0_reg[13]_0\(0) => threshs_m_thresholds_2_U_n_39,
      \q0_reg[13]_1\(0) => threshs_m_thresholds_2_U_n_40,
      \q0_reg[14]\ => threshs_m_thresholds_2_U_n_6,
      \q0_reg[14]_0\(0) => icmp_ln899_52_fu_2409_p2,
      \q0_reg[14]_1\(0) => icmp_ln899_48_fu_2367_p2,
      \q0_reg[14]_10\(0) => threshs_m_thresholds_2_U_n_43,
      \q0_reg[14]_11\(0) => threshs_m_thresholds_2_U_n_44,
      \q0_reg[14]_2\(0) => icmp_ln899_44_fu_2343_p2,
      \q0_reg[14]_3\(0) => icmp_ln899_47_fu_2361_p2,
      \q0_reg[14]_4\(1) => threshs_m_thresholds_2_U_n_21,
      \q0_reg[14]_4\(0) => threshs_m_thresholds_2_U_n_22,
      \q0_reg[14]_5\(1) => threshs_m_thresholds_2_U_n_23,
      \q0_reg[14]_5\(0) => threshs_m_thresholds_2_U_n_24,
      \q0_reg[14]_6\(0) => threshs_m_thresholds_2_U_n_25,
      \q0_reg[14]_7\(0) => threshs_m_thresholds_2_U_n_26,
      \q0_reg[14]_8\(0) => threshs_m_thresholds_2_U_n_29,
      \q0_reg[14]_9\(0) => threshs_m_thresholds_2_U_n_30,
      \q0_reg[15]\ => threshs_m_thresholds_2_U_n_7,
      \q0_reg[15]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[15]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[1]\ => threshs_m_thresholds_2_U_n_4,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_2_U_n_27,
      \q0_reg[1]_1\(0) => threshs_m_thresholds_2_U_n_28,
      \q0_reg[1]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[3]\ => threshs_m_thresholds_2_U_n_3,
      \q0_reg[3]_0\(0) => threshs_m_thresholds_2_U_n_33,
      \q0_reg[3]_1\(0) => threshs_m_thresholds_2_U_n_34,
      \q0_reg[3]_2\(0) => threshs_m_thresholds_2_U_n_41,
      \q0_reg[3]_3\(0) => threshs_m_thresholds_2_U_n_42,
      \q0_reg[3]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[5]\(0) => threshs_m_thresholds_2_U_n_16,
      \q0_reg[5]_0\(0) => threshs_m_thresholds_2_U_n_35,
      \q0_reg[5]_1\(0) => threshs_m_thresholds_2_U_n_36,
      \q0_reg[5]_2\ => threshs_m_thresholds_7_U_n_1,
      \q0_reg[7]\ => threshs_m_thresholds_2_U_n_1,
      \q0_reg[7]_0\(0) => threshs_m_thresholds_2_U_n_8,
      \q0_reg[7]_1\(0) => threshs_m_thresholds_2_U_n_9,
      \q0_reg[7]_2\(0) => threshs_m_thresholds_2_U_n_10,
      \q0_reg[7]_3\(0) => threshs_m_thresholds_2_U_n_11,
      \q0_reg[8]\ => threshs_m_thresholds_2_U_n_2,
      \q0_reg[9]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_50_reg_4093_reg[0]_i_3\(0) => threshs_m_thresholds_1_U_n_20
    );
threshs_m_thresholds_30_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI
     port map (
      CO(0) => icmp_ln899_20_fu_2163_p2,
      DI(1) => threshs_m_thresholds_31_U_n_9,
      DI(0) => threshs_m_thresholds_31_U_n_10,
      O(0) => xor_ln899_21_fu_2175_p2,
      Q(0) => threshs_m_thresholds_34_U_n_18,
      S(1) => threshs_m_thresholds_31_U_n_7,
      S(0) => threshs_m_thresholds_31_U_n_8,
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_18_reg_3933_reg[0]_i_2\ => threshs_m_thresholds_12_U_n_2,
      \icmp_ln899_19_reg_3938_reg[0]_i_2\(0) => threshs_m_thresholds_32_U_n_2,
      \icmp_ln899_20_reg_3943_reg[0]\(0) => threshs_m_thresholds_1_U_n_4,
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => threshs_m_thresholds_40_U_n_2,
      \icmp_ln899_25_reg_3968_reg[0]\ => threshs_m_thresholds_28_U_n_3,
      \icmp_ln899_25_reg_3968_reg[0]_i_2\ => threshs_m_thresholds_36_U_n_1,
      \icmp_ln899_26_reg_3973_reg[0]_i_2\ => threshs_m_thresholds_13_U_n_1,
      \nf_assign_fu_262_reg[1]_rep\ => threshs_m_thresholds_30_U_n_6,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[0]_1\ => threshs_m_thresholds_31_U_n_2,
      \q0_reg[10]\ => threshs_m_thresholds_30_U_n_3,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_30_U_n_13,
      \q0_reg[10]_1\(0) => threshs_m_thresholds_30_U_n_14,
      \q0_reg[10]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[11]\(0) => threshs_m_thresholds_30_U_n_21,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_30_U_n_22,
      \q0_reg[14]\(0) => threshs_m_thresholds_30_U_n_27,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_30_U_n_28,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_30_U_n_29,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_30_U_n_30,
      \q0_reg[14]_3\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[14]_4\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[15]\ => threshs_m_thresholds_30_U_n_2,
      \q0_reg[1]\ => threshs_m_thresholds_30_U_n_5,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_30_U_n_11,
      \q0_reg[1]_1\(0) => threshs_m_thresholds_30_U_n_12,
      \q0_reg[1]_2\(0) => threshs_m_thresholds_30_U_n_15,
      \q0_reg[1]_3\(0) => threshs_m_thresholds_30_U_n_16,
      \q0_reg[2]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[3]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[4]\ => threshs_m_thresholds_30_U_n_1,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_30_U_n_25,
      \q0_reg[4]_1\(0) => threshs_m_thresholds_30_U_n_26,
      \q0_reg[5]\ => threshs_m_thresholds_30_U_n_4,
      \q0_reg[5]_0\(0) => threshs_m_thresholds_30_U_n_9,
      \q0_reg[5]_1\(0) => threshs_m_thresholds_30_U_n_10,
      \q0_reg[5]_2\(0) => threshs_m_thresholds_30_U_n_17,
      \q0_reg[5]_3\(0) => threshs_m_thresholds_30_U_n_18,
      \q0_reg[5]_4\(0) => threshs_m_thresholds_30_U_n_19,
      \q0_reg[5]_5\(0) => threshs_m_thresholds_30_U_n_20,
      \q0_reg[5]_6\(0) => threshs_m_thresholds_30_U_n_23,
      \q0_reg[5]_7\(0) => threshs_m_thresholds_30_U_n_24,
      \q0_reg[6]\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_23_reg_3958_reg[0]_i_3\ => threshs_m_thresholds_28_U_n_4
    );
threshs_m_thresholds_31_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy
     port map (
      D(0) => threshs_m_thresholds_31_U_n_4,
      DI(1) => threshs_m_thresholds_31_U_n_9,
      DI(0) => threshs_m_thresholds_31_U_n_10,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(1) => threshs_m_thresholds_31_U_n_7,
      S(0) => threshs_m_thresholds_31_U_n_8,
      accu_0_1_V_fu_1963_p2(7 downto 2) => accu_0_1_V_fu_1963_p2(13 downto 8),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_3938_reg[0]\ => threshs_m_thresholds_30_U_n_2,
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => threshs_m_thresholds_33_U_n_1,
      \nf_assign_fu_262_reg[1]_rep__0\ => threshs_m_thresholds_31_U_n_1,
      \nf_assign_fu_262_reg[1]_rep__0_0\ => threshs_m_thresholds_31_U_n_2,
      \odata_reg[48]\ => threshs_m_thresholds_31_U_n_3,
      \q0[6]_i_2\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[0]\(0) => threshs_m_thresholds_31_U_n_5,
      \q0_reg[0]_0\(0) => threshs_m_thresholds_31_U_n_6,
      \q0_reg[0]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[0]_2\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[0]_3\ => threshs_m_thresholds_13_U_n_3,
      \q0_reg[10]\(0) => threshs_m_thresholds_31_U_n_11,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_31_U_n_12,
      \q0_reg[10]_1\ => threshs_m_thresholds_33_U_n_2,
      \q0_reg[10]_2\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[10]_3\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[10]_4\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[11]\ => threshs_m_thresholds_44_U_n_17,
      \q0_reg[11]_0\ => threshs_m_thresholds_44_U_n_16,
      \q0_reg[11]_1\(0) => \q0_reg[2]_0\(48),
      \q0_reg[11]_2\(0) => \q0_reg[2]\(24),
      \q0_reg[11]_3\ => threshs_m_thresholds_44_U_n_15,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_33_U_n_3,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_32_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo
     port map (
      CO(0) => icmp_ln899_19_fu_2157_p2,
      D(1) => threshs_m_thresholds_31_U_n_4,
      D(0) => threshs_m_thresholds_40_U_n_3,
      DI(1) => threshs_m_thresholds_30_U_n_26,
      DI(0) => threshs_m_thresholds_33_U_n_11,
      Q(0) => threshs_m_thresholds_32_U_n_2,
      S(1) => threshs_m_thresholds_30_U_n_25,
      S(0) => threshs_m_thresholds_33_U_n_12,
      accu_0_1_V_fu_1963_p2(5 downto 4) => accu_0_1_V_fu_1963_p2(9 downto 8),
      accu_0_1_V_fu_1963_p2(3 downto 0) => accu_0_1_V_fu_1963_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_3938_reg[0]\(2) => threshs_m_thresholds_30_U_n_27,
      \icmp_ln899_19_reg_3938_reg[0]\(1) => threshs_m_thresholds_31_U_n_12,
      \icmp_ln899_19_reg_3938_reg[0]\(0) => threshs_m_thresholds_40_U_n_8,
      \icmp_ln899_19_reg_3938_reg[0]_0\(2) => threshs_m_thresholds_30_U_n_28,
      \icmp_ln899_19_reg_3938_reg[0]_0\(1) => threshs_m_thresholds_31_U_n_11,
      \icmp_ln899_19_reg_3938_reg[0]_0\(0) => threshs_m_thresholds_40_U_n_7,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[0]_0\ => threshs_m_thresholds_33_U_n_2,
      \q0_reg[1]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[3]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_33_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde
     port map (
      CO(0) => icmp_ln899_18_fu_2151_p2,
      DI(1) => threshs_m_thresholds_30_U_n_30,
      DI(0) => threshs_m_thresholds_34_U_n_9,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(1) => threshs_m_thresholds_30_U_n_29,
      S(0) => threshs_m_thresholds_34_U_n_8,
      accu_0_1_V_fu_1963_p2(7 downto 4) => accu_0_1_V_fu_1963_p2(11 downto 8),
      accu_0_1_V_fu_1963_p2(3 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => threshs_m_thresholds_28_U_n_4,
      \icmp_ln899_18_reg_3933_reg[0]\(0) => threshs_m_thresholds_28_U_n_14,
      \icmp_ln899_18_reg_3933_reg[0]_0\ => threshs_m_thresholds_29_U_n_3,
      \icmp_ln899_19_reg_3938_reg[0]_i_2\ => threshs_m_thresholds_30_U_n_1,
      \icmp_ln899_20_reg_3943_reg[0]_i_2\ => threshs_m_thresholds_1_U_n_1,
      \nf_assign_fu_262_reg[0]_rep\ => threshs_m_thresholds_33_U_n_2,
      \nf_assign_fu_262_reg[3]_rep\ => threshs_m_thresholds_33_U_n_3,
      \q0_reg[10]\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[11]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[11]_1\ => \^odata_reg[24]\,
      \q0_reg[11]_2\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[11]_3\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[2]\(0) => threshs_m_thresholds_33_U_n_7,
      \q0_reg[2]_0\(0) => threshs_m_thresholds_33_U_n_8,
      \q0_reg[2]_1\(0) => threshs_m_thresholds_33_U_n_9,
      \q0_reg[2]_2\(0) => threshs_m_thresholds_33_U_n_10,
      \q0_reg[2]_3\(0) => threshs_m_thresholds_33_U_n_11,
      \q0_reg[2]_4\(0) => threshs_m_thresholds_33_U_n_12,
      \q0_reg[3]\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[3]_0\ => threshs_m_thresholds_26_U_n_2,
      \q0_reg[5]\ => threshs_m_thresholds_33_U_n_1,
      \q0_reg[5]_0\(0) => threshs_m_thresholds_33_U_n_5,
      \q0_reg[5]_1\(0) => threshs_m_thresholds_33_U_n_6,
      \q0_reg[5]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]\(0) => threshs_m_thresholds_33_U_n_13,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_34_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4
     port map (
      CO(0) => icmp_ln899_17_fu_2145_p2,
      D(0) => threshs_m_thresholds_34_U_n_6,
      DI(0) => threshs_m_thresholds_34_U_n_9,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => threshs_m_thresholds_34_U_n_8,
      accu_0_1_V_fu_1963_p2(13 downto 6) => accu_0_1_V_fu_1963_p2(15 downto 8),
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(5 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]\ => threshs_m_thresholds_40_U_n_1,
      \icmp_ln899_15_reg_3918_reg[0]_0\(0) => threshs_m_thresholds_40_U_n_9,
      \icmp_ln899_16_reg_3923_reg[0]\ => threshs_m_thresholds_30_U_n_2,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => threshs_m_thresholds_40_U_n_2,
      \icmp_ln899_17_reg_3928_reg[0]\(0) => threshs_m_thresholds_30_U_n_24,
      \icmp_ln899_17_reg_3928_reg[0]_0\(0) => threshs_m_thresholds_30_U_n_23,
      \icmp_ln899_17_reg_3928_reg[0]_1\ => threshs_m_thresholds_28_U_n_1,
      \icmp_ln899_17_reg_3928_reg[0]_i_2\ => threshs_m_thresholds_27_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => threshs_m_thresholds_34_U_n_5,
      \nf_assign_fu_262_reg[2]_rep__0\ => threshs_m_thresholds_34_U_n_4,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[0]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[0]_2\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[12]\ => threshs_m_thresholds_34_U_n_2,
      \q0_reg[12]_0\(1) => threshs_m_thresholds_34_U_n_12,
      \q0_reg[12]_0\(0) => threshs_m_thresholds_34_U_n_13,
      \q0_reg[12]_1\(1) => threshs_m_thresholds_34_U_n_14,
      \q0_reg[12]_1\(0) => threshs_m_thresholds_34_U_n_15,
      \q0_reg[13]\ => threshs_m_thresholds_34_U_n_1,
      \q0_reg[14]\(0) => threshs_m_thresholds_34_U_n_10,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_34_U_n_11,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_34_U_n_16,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_34_U_n_17,
      \q0_reg[14]_3\ => threshs_m_thresholds_31_U_n_2,
      \q0_reg[14]_4\ => threshs_m_thresholds_31_U_n_1,
      \q0_reg[1]\ => threshs_m_thresholds_34_U_n_3,
      \q0_reg[1]_0\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[2]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[2]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[4]\ => \^odata_reg[24]\,
      \q0_reg[4]_0\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[4]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]\(0) => threshs_m_thresholds_34_U_n_18,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_35_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU
     port map (
      CO(0) => icmp_ln899_16_fu_2139_p2,
      DI(2) => threshs_m_thresholds_33_U_n_9,
      DI(1) => threshs_m_thresholds_10_U_n_3,
      DI(0) => threshs_m_thresholds_34_U_n_11,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(2) => threshs_m_thresholds_33_U_n_10,
      S(1) => threshs_m_thresholds_10_U_n_2,
      S(0) => threshs_m_thresholds_34_U_n_10,
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(11 downto 6),
      ap_clk => ap_clk,
      \icmp_ln899_16_reg_3923_reg[0]\(1) => threshs_m_thresholds_34_U_n_17,
      \icmp_ln899_16_reg_3923_reg[0]\(0) => threshs_m_thresholds_41_U_n_3,
      \icmp_ln899_16_reg_3923_reg[0]_0\(1) => threshs_m_thresholds_34_U_n_16,
      \icmp_ln899_16_reg_3923_reg[0]_0\(0) => threshs_m_thresholds_41_U_n_2,
      \icmp_ln899_16_reg_3923_reg[0]_1\ => threshs_m_thresholds_34_U_n_2,
      \icmp_ln899_16_reg_3923_reg[0]_i_2\ => threshs_m_thresholds_12_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep__0\ => threshs_m_thresholds_35_U_n_2,
      \nf_assign_fu_262_reg[2]_rep\ => threshs_m_thresholds_35_U_n_1,
      \q0_reg[3]\ => threshs_m_thresholds_35_U_n_4,
      \q0_reg[3]_0\ => \^odata_reg[24]\,
      \q0_reg[3]_1\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[6]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[6]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[6]_1\ => threshs_m_thresholds_13_U_n_3,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]_2\ => threshs_m_thresholds_33_U_n_2,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_36_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG
     port map (
      accu_0_1_V_fu_1963_p2(5 downto 0) => accu_0_1_V_fu_1963_p2(11 downto 6),
      ap_clk => ap_clk,
      \icmp_ln899_27_reg_3978_reg[0]\ => threshs_m_thresholds_37_U_n_4,
      \icmp_ln899_27_reg_3978_reg[0]_0\ => threshs_m_thresholds_29_U_n_1,
      \q0_reg[10]\(1) => threshs_m_thresholds_36_U_n_4,
      \q0_reg[10]\(0) => threshs_m_thresholds_36_U_n_5,
      \q0_reg[10]_0\(1) => threshs_m_thresholds_36_U_n_6,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_36_U_n_7,
      \q0_reg[10]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[10]_2\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[6]\ => threshs_m_thresholds_36_U_n_1,
      \q0_reg[6]_0\(0) => threshs_m_thresholds_36_U_n_2,
      \q0_reg[6]_1\(0) => threshs_m_thresholds_36_U_n_3,
      \q0_reg[6]_2\ => threshs_m_thresholds_30_U_n_6,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_37_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew
     port map (
      CO(0) => threshs_m_thresholds_37_U_n_13,
      DI(0) => threshs_m_thresholds_37_U_n_9,
      O(3 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 4),
      S(0) => threshs_m_thresholds_37_U_n_6,
      accu_0_1_V_fu_1963_p2(7 downto 2) => accu_0_1_V_fu_1963_p2(11 downto 6),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_26_reg_3973_reg[0]\(2) => threshs_m_thresholds_30_U_n_17,
      \icmp_ln899_26_reg_3973_reg[0]\(1) => threshs_m_thresholds_13_U_n_8,
      \icmp_ln899_26_reg_3973_reg[0]\(0) => threshs_m_thresholds_28_U_n_9,
      \icmp_ln899_26_reg_3973_reg[0]_0\(2) => threshs_m_thresholds_30_U_n_18,
      \icmp_ln899_26_reg_3973_reg[0]_0\(1) => threshs_m_thresholds_13_U_n_7,
      \icmp_ln899_26_reg_3973_reg[0]_0\(0) => threshs_m_thresholds_28_U_n_8,
      \icmp_ln899_26_reg_3973_reg[0]_1\(1) => threshs_m_thresholds_29_U_n_15,
      \icmp_ln899_26_reg_3973_reg[0]_1\(0) => threshs_m_thresholds_29_U_n_16,
      \icmp_ln899_26_reg_3973_reg[0]_2\(1) => threshs_m_thresholds_29_U_n_13,
      \icmp_ln899_26_reg_3973_reg[0]_2\(0) => threshs_m_thresholds_29_U_n_14,
      \icmp_ln899_26_reg_3973_reg[0]_3\ => threshs_m_thresholds_29_U_n_2,
      \icmp_ln899_2_reg_3853_reg[0]\(1) => threshs_m_thresholds_55_U_n_16,
      \icmp_ln899_2_reg_3853_reg[0]\(0) => threshs_m_thresholds_44_U_n_11,
      \icmp_ln899_2_reg_3853_reg[0]_0\(1) => threshs_m_thresholds_55_U_n_15,
      \icmp_ln899_2_reg_3853_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_10,
      \icmp_ln899_2_reg_3853_reg[0]_i_2\ => threshs_m_thresholds_49_U_n_1,
      q0(0) => q0(2),
      \q0_reg[10]\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[10]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[11]\(0) => icmp_ln899_26_fu_2217_p2,
      \q0_reg[13]\ => threshs_m_thresholds_37_U_n_3,
      \q0_reg[3]\ => threshs_m_thresholds_37_U_n_2,
      \q0_reg[6]\ => threshs_m_thresholds_37_U_n_1,
      \q0_reg[6]_0\(0) => threshs_m_thresholds_37_U_n_7,
      \q0_reg[6]_1\(0) => threshs_m_thresholds_37_U_n_10,
      \q0_reg[6]_2\(0) => threshs_m_thresholds_37_U_n_11,
      \q0_reg[6]_3\(0) => threshs_m_thresholds_37_U_n_12,
      \q0_reg[6]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[6]_5\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_37_U_n_4,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_37_U_n_5,
      \q0_reg[9]_1\(0) => threshs_m_thresholds_37_U_n_8,
      \q0_reg[9]_2\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[9]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[9]_4\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_38_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem
     port map (
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(9 downto 8),
      ap_clk => ap_clk,
      \icmp_ln899_25_reg_3968_reg[0]\ => threshs_m_thresholds_28_U_n_5,
      \q0_reg[8]\(0) => threshs_m_thresholds_38_U_n_1,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_38_U_n_2,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]_3\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]_4\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_39_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]\ => threshs_m_thresholds_39_U_n_1,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_40_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK
     port map (
      CO(0) => icmp_ln899_15_fu_2133_p2,
      D(0) => threshs_m_thresholds_40_U_n_3,
      DI(1) => threshs_m_thresholds_41_U_n_5,
      DI(0) => threshs_m_thresholds_29_U_n_12,
      Q(1) => threshs_m_thresholds_40_U_n_9,
      Q(0) => threshs_m_thresholds_40_U_n_10,
      S(1) => threshs_m_thresholds_41_U_n_4,
      S(0) => threshs_m_thresholds_29_U_n_11,
      accu_0_1_V_fu_1963_p2(9 downto 8) => accu_0_1_V_fu_1963_p2(15 downto 14),
      accu_0_1_V_fu_1963_p2(7 downto 0) => accu_0_1_V_fu_1963_p2(11 downto 4),
      ap_clk => ap_clk,
      \icmp_ln899_15_reg_3918_reg[0]\(1) => threshs_m_thresholds_34_U_n_14,
      \icmp_ln899_15_reg_3918_reg[0]\(0) => threshs_m_thresholds_34_U_n_15,
      \icmp_ln899_15_reg_3918_reg[0]_0\(1) => threshs_m_thresholds_34_U_n_12,
      \icmp_ln899_15_reg_3918_reg[0]_0\(0) => threshs_m_thresholds_34_U_n_13,
      \icmp_ln899_15_reg_3918_reg[0]_1\ => threshs_m_thresholds_30_U_n_2,
      \icmp_ln899_18_reg_3933_reg[0]_i_2\ => threshs_m_thresholds_33_U_n_1,
      \icmp_ln899_19_reg_3938_reg[0]\ => threshs_m_thresholds_28_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[11]\ => threshs_m_thresholds_40_U_n_1,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_40_U_n_7,
      \q0_reg[11]_1\(0) => threshs_m_thresholds_40_U_n_8,
      \q0_reg[11]_2\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[11]_5\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[14]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[4]\ => threshs_m_thresholds_40_U_n_2,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_40_U_n_5,
      \q0_reg[4]_1\(0) => threshs_m_thresholds_40_U_n_6,
      \q0_reg[4]_2\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[4]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[5]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_41_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA
     port map (
      CO(0) => icmp_ln899_14_fu_2127_p2,
      D(0) => threshs_m_thresholds_34_U_n_6,
      DI(0) => threshs_m_thresholds_41_U_n_5,
      Q(0) => threshs_m_thresholds_40_U_n_10,
      S(0) => threshs_m_thresholds_41_U_n_4,
      accu_0_1_V_fu_1963_p2(15 downto 0) => accu_0_1_V_fu_1963_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_14_reg_3913_reg[0]\ => threshs_m_thresholds_28_U_n_7,
      \icmp_ln899_14_reg_3913_reg[0]_0\ => threshs_m_thresholds_30_U_n_2,
      \icmp_ln899_14_reg_3913_reg[0]_i_2\ => threshs_m_thresholds_U_n_4,
      \icmp_ln899_14_reg_3913_reg[0]_i_2_0\ => threshs_m_thresholds_30_U_n_1,
      \icmp_ln899_16_reg_3923_reg[0]\ => threshs_m_thresholds_34_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[0]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[14]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[14]_0\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[3]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[3]_0\ => threshs_m_thresholds_35_U_n_1,
      \q0_reg[9]\(0) => threshs_m_thresholds_41_U_n_2,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_41_U_n_3,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_42_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM
     port map (
      CO(0) => threshs_m_thresholds_42_U_n_6,
      D(0) => threshs_m_thresholds_42_U_n_4,
      DI(1) => threshs_m_thresholds_44_U_n_34,
      DI(0) => threshs_m_thresholds_44_U_n_35,
      O(0) => xor_ln899_9_fu_2097_p2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(1) => threshs_m_thresholds_44_U_n_32,
      S(0) => threshs_m_thresholds_44_U_n_33,
      accu_0_0_V_fu_1945_p2(11 downto 0) => accu_0_0_V_fu_1945_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\ => threshs_m_thresholds_53_U_n_1,
      \icmp_ln899_11_reg_3898_reg[0]_i_2\(0) => threshs_m_thresholds_52_U_n_6,
      \icmp_ln899_12_reg_3903_reg[0]_i_2\ => threshs_m_thresholds_37_U_n_1,
      \icmp_ln899_5_reg_3868_reg[0]\(1) => threshs_m_thresholds_46_U_n_2,
      \icmp_ln899_5_reg_3868_reg[0]\(0) => threshs_m_thresholds_44_U_n_43,
      \icmp_ln899_5_reg_3868_reg[0]_0\(1) => threshs_m_thresholds_46_U_n_1,
      \icmp_ln899_5_reg_3868_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_42,
      \icmp_ln899_5_reg_3868_reg[0]_i_2\ => threshs_m_thresholds_47_U_n_1,
      \icmp_ln899_5_reg_3868_reg[0]_i_2_0\(0) => threshs_m_thresholds_46_U_n_5,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[1]_rep\ => threshs_m_thresholds_42_U_n_3,
      \nf_assign_fu_262_reg[2]_rep\ => threshs_m_thresholds_42_U_n_2,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[0]_0\ => \^odata_reg[24]\,
      \q0_reg[0]_1\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[0]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[1]\ => threshs_m_thresholds_42_U_n_1,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_42_U_n_7,
      \q0_reg[1]_1\(0) => threshs_m_thresholds_42_U_n_8,
      \q0_reg[1]_2\(0) => threshs_m_thresholds_42_U_n_11,
      \q0_reg[1]_3\(0) => threshs_m_thresholds_42_U_n_12,
      \q0_reg[1]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[1]_5\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[1]_6\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[4]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[6]\ => threshs_m_thresholds_31_U_n_3,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[8]\(0) => threshs_m_thresholds_42_U_n_9,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_42_U_n_10,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_9_reg_3888_reg[0]_i_3\ => threshs_m_thresholds_44_U_n_3,
      \xor_ln899_9_reg_3888_reg[0]_i_4\ => threshs_m_thresholds_44_U_n_7
    );
threshs_m_thresholds_43_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC
     port map (
      CO(0) => threshs_m_thresholds_43_U_n_4,
      D(0) => threshs_m_thresholds_43_U_n_2,
      DI(0) => threshs_m_thresholds_44_U_n_13,
      Q(0) => threshs_m_thresholds_45_U_n_5,
      S(0) => threshs_m_thresholds_44_U_n_12,
      accu_0_0_V_fu_1945_p2(7 downto 6) => accu_0_0_V_fu_1945_p2(13 downto 12),
      accu_0_0_V_fu_1945_p2(5 downto 0) => accu_0_0_V_fu_1945_p2(7 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\ => threshs_m_thresholds_44_U_n_4,
      \nf_assign_fu_262_reg[2]_rep__0\ => threshs_m_thresholds_43_U_n_3,
      \q0_reg[11]\ => threshs_m_thresholds_43_U_n_1,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_43_U_n_5,
      \q0_reg[11]_1\(0) => threshs_m_thresholds_43_U_n_6,
      \q0_reg[11]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[11]_5\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[5]\(0) => threshs_m_thresholds_43_U_n_7,
      \q0_reg[5]_0\(0) => threshs_m_thresholds_43_U_n_8,
      \q0_reg[5]_1\ => threshs_m_thresholds_42_U_n_3,
      \q0_reg[5]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[6]\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[9]\(0) => threshs_m_thresholds_43_U_n_9,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]_2\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_44_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs
     port map (
      CO(0) => threshs_m_thresholds_43_U_n_4,
      D(0) => threshs_m_thresholds_52_U_n_1,
      DI(0) => threshs_m_thresholds_44_U_n_13,
      O(0) => xor_ln899_7_fu_2073_p2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => threshs_m_thresholds_44_U_n_12,
      accu_0_0_V_fu_1945_p2(15 downto 0) => accu_0_0_V_fu_1945_p2(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => threshs_m_thresholds_44_U_n_16,
      ap_rst_n => ap_rst_n,
      i_0_reg_1049_reg(16 downto 0) => i_0_reg_1049_reg(16 downto 0),
      i_0_reg_1049_reg_2_sp_1 => threshs_m_thresholds_44_U_n_22,
      icmp_ln289_reg_3519 => icmp_ln289_reg_3519,
      icmp_ln289_reg_3519_pp0_iter2_reg => icmp_ln289_reg_3519_pp0_iter2_reg,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]\ => threshs_m_thresholds_44_U_n_17,
      \icmp_ln899_11_reg_3898_reg[0]\(2) => threshs_m_thresholds_42_U_n_7,
      \icmp_ln899_11_reg_3898_reg[0]\(1) => threshs_m_thresholds_52_U_n_4,
      \icmp_ln899_11_reg_3898_reg[0]\(0) => threshs_m_thresholds_51_U_n_5,
      \icmp_ln899_11_reg_3898_reg[0]_0\(2) => threshs_m_thresholds_42_U_n_8,
      \icmp_ln899_11_reg_3898_reg[0]_0\(1) => threshs_m_thresholds_52_U_n_3,
      \icmp_ln899_11_reg_3898_reg[0]_0\(0) => threshs_m_thresholds_51_U_n_4,
      \icmp_ln899_11_reg_3898_reg[0]_i_2\(0) => threshs_m_thresholds_52_U_n_5,
      \icmp_ln899_1_reg_3848_reg[0]\(0) => threshs_m_thresholds_2_U_n_12,
      \icmp_ln899_1_reg_3848_reg[0]_0\(1) => threshs_m_thresholds_55_U_n_23,
      \icmp_ln899_1_reg_3848_reg[0]_0\(0) => threshs_m_thresholds_55_U_n_24,
      \icmp_ln899_1_reg_3848_reg[0]_1\(1) => threshs_m_thresholds_55_U_n_21,
      \icmp_ln899_1_reg_3848_reg[0]_1\(0) => threshs_m_thresholds_55_U_n_22,
      \icmp_ln899_2_reg_3853_reg[0]\(0) => threshs_m_thresholds_37_U_n_13,
      \icmp_ln899_2_reg_3853_reg[0]_0\(0) => threshs_m_thresholds_55_U_n_18,
      \icmp_ln899_2_reg_3853_reg[0]_1\(0) => threshs_m_thresholds_55_U_n_17,
      \icmp_ln899_3_reg_3858_reg[0]\(0) => threshs_m_thresholds_55_U_n_10,
      \icmp_ln899_3_reg_3858_reg[0]_0\(1) => threshs_m_thresholds_55_U_n_19,
      \icmp_ln899_3_reg_3858_reg[0]_0\(0) => threshs_m_thresholds_48_U_n_2,
      \icmp_ln899_3_reg_3858_reg[0]_1\(1) => threshs_m_thresholds_55_U_n_20,
      \icmp_ln899_3_reg_3858_reg[0]_1\(0) => threshs_m_thresholds_48_U_n_1,
      \icmp_ln899_4_reg_3863_reg[0]\(0) => threshs_m_thresholds_55_U_n_8,
      \icmp_ln899_4_reg_3863_reg[0]_0\(0) => threshs_m_thresholds_55_U_n_13,
      \icmp_ln899_4_reg_3863_reg[0]_1\(0) => threshs_m_thresholds_55_U_n_14,
      \icmp_ln899_4_reg_3863_reg[0]_i_2\ => threshs_m_thresholds_42_U_n_1,
      \icmp_ln899_5_reg_3868_reg[0]\(0) => threshs_m_thresholds_42_U_n_6,
      \icmp_ln899_5_reg_3868_reg[0]_0\(0) => threshs_m_thresholds_46_U_n_4,
      \icmp_ln899_5_reg_3868_reg[0]_1\(0) => threshs_m_thresholds_46_U_n_3,
      \icmp_ln899_5_reg_3868_reg[0]_i_2\ => threshs_m_thresholds_37_U_n_1,
      \icmp_ln899_6_reg_3873_reg[0]\(1) => threshs_m_thresholds_55_U_n_11,
      \icmp_ln899_6_reg_3873_reg[0]\(0) => threshs_m_thresholds_43_U_n_8,
      \icmp_ln899_6_reg_3873_reg[0]_0\(1) => threshs_m_thresholds_55_U_n_12,
      \icmp_ln899_6_reg_3873_reg[0]_0\(0) => threshs_m_thresholds_43_U_n_7,
      \icmp_ln899_6_reg_3873_reg[0]_i_2\(0) => threshs_m_thresholds_45_U_n_3,
      \inputBuf_8_V_1_fu_266[23]_i_2\ => ap_enable_reg_pp0_iter3_reg_n_1,
      \inputBuf_8_V_1_fu_266[23]_i_2_0\(0) => \odata_reg[16]\(11),
      \inputBuf_8_V_1_fu_266[23]_i_2_1\(0) => Q(2),
      nf_assign_fu_262(29 downto 2) => nf_assign_fu_262(31 downto 4),
      nf_assign_fu_262(1) => nf_assign_fu_262(2),
      nf_assign_fu_262(0) => nf_assign_fu_262(0),
      \nf_assign_fu_262_reg[0]_rep\ => threshs_m_thresholds_44_U_n_15,
      \nf_assign_fu_262_reg[16]\ => threshs_m_thresholds_44_U_n_18,
      \nf_assign_fu_262_reg[20]\ => threshs_m_thresholds_44_U_n_20,
      \nf_assign_fu_262_reg[24]\ => threshs_m_thresholds_44_U_n_19,
      \nf_assign_fu_262_reg[28]\ => threshs_m_thresholds_44_U_n_21,
      \nf_assign_fu_262_reg[3]_rep\ => threshs_m_thresholds_44_U_n_9,
      nf_fu_1868_p2(30 downto 0) => nf_fu_1868_p2(31 downto 1),
      \odata_reg[24]\ => \^odata_reg[24]\,
      q0(2) => q0(13),
      q0(1 downto 0) => q0(10 downto 9),
      \q0_reg[0]\ => threshs_m_thresholds_44_U_n_3,
      \q0_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_36,
      \q0_reg[0]_1\(0) => threshs_m_thresholds_44_U_n_37,
      \q0_reg[10]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[12]\(0) => icmp_ln899_4_fu_2049_p2,
      \q0_reg[12]_0\(0) => icmp_ln899_2_fu_2037_p2,
      \q0_reg[12]_1\(0) => icmp_ln899_3_fu_2043_p2,
      \q0_reg[12]_2\(0) => icmp_ln899_1_fu_2031_p2,
      \q0_reg[12]_3\(0) => icmp_ln899_5_fu_2055_p2,
      \q0_reg[12]_4\(0) => threshs_m_thresholds_44_U_n_46,
      \q0_reg[12]_5\(0) => threshs_m_thresholds_44_U_n_47,
      \q0_reg[12]_6\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[13]\ => threshs_m_thresholds_44_U_n_4,
      \q0_reg[13]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[13]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[14]\ => threshs_m_thresholds_44_U_n_5,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_44_U_n_10,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_44_U_n_11,
      \q0_reg[14]_10\(0) => threshs_m_thresholds_44_U_n_44,
      \q0_reg[14]_11\(0) => threshs_m_thresholds_44_U_n_45,
      \q0_reg[14]_12\(0) => threshs_m_thresholds_44_U_n_48,
      \q0_reg[14]_13\(0) => threshs_m_thresholds_44_U_n_49,
      \q0_reg[14]_2\(1) => threshs_m_thresholds_44_U_n_32,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_44_U_n_33,
      \q0_reg[14]_3\(1) => threshs_m_thresholds_44_U_n_34,
      \q0_reg[14]_3\(0) => threshs_m_thresholds_44_U_n_35,
      \q0_reg[14]_4\(0) => threshs_m_thresholds_44_U_n_38,
      \q0_reg[14]_5\(0) => threshs_m_thresholds_44_U_n_39,
      \q0_reg[14]_6\(0) => threshs_m_thresholds_44_U_n_40,
      \q0_reg[14]_7\(0) => threshs_m_thresholds_44_U_n_41,
      \q0_reg[14]_8\(0) => threshs_m_thresholds_44_U_n_42,
      \q0_reg[14]_9\(0) => threshs_m_thresholds_44_U_n_43,
      \q0_reg[15]\ => threshs_m_thresholds_44_U_n_6,
      \q0_reg[1]\ => threshs_m_thresholds_44_U_n_2,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_44_U_n_26,
      \q0_reg[2]\ => threshs_m_thresholds_44_U_n_8,
      \q0_reg[2]_0\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[2]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[2]_2\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[2]_3\(0) => \q0_reg[2]\(24),
      \q0_reg[2]_4\(0) => \q0_reg[2]_0\(48),
      \q0_reg[3]\ => threshs_m_thresholds_44_U_n_7,
      \q0_reg[6]\(0) => threshs_m_thresholds_44_U_n_25,
      \q0_reg[6]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[6]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_8_reg_3883_reg[0]_i_2\(0) => xor_ln899_8_fu_2085_p2,
      \xor_ln899_8_reg_3883_reg[0]_i_2_0\(0) => threshs_m_thresholds_43_U_n_9,
      \xor_ln899_8_reg_3883_reg[0]_i_2_1\ => threshs_m_thresholds_43_U_n_1
    );
threshs_m_thresholds_45_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi
     port map (
      D(1) => threshs_m_thresholds_43_U_n_2,
      D(0) => threshs_m_thresholds_42_U_n_4,
      DI(0) => threshs_m_thresholds_45_U_n_2,
      Q(2) => threshs_m_thresholds_45_U_n_3,
      Q(1) => threshs_m_thresholds_45_U_n_4,
      Q(0) => threshs_m_thresholds_45_U_n_5,
      S(0) => threshs_m_thresholds_45_U_n_1,
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(9 downto 8),
      ap_clk => ap_clk,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_46_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j
     port map (
      Q(0) => threshs_m_thresholds_46_U_n_5,
      accu_0_0_V_fu_1945_p2(3 downto 2) => accu_0_0_V_fu_1945_p2(9 downto 8),
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(5 downto 4),
      ap_clk => ap_clk,
      \icmp_ln899_5_reg_3868_reg[0]_i_2\ => threshs_m_thresholds_42_U_n_1,
      q0(0) => q0(10),
      \q0_reg[4]\(0) => threshs_m_thresholds_46_U_n_1,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_46_U_n_2,
      \q0_reg[4]_1\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[4]_2\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[4]_3\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[8]\(0) => threshs_m_thresholds_46_U_n_3,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_46_U_n_4,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_47_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi
     port map (
      DI(0) => threshs_m_thresholds_47_U_n_3,
      S(0) => threshs_m_thresholds_47_U_n_2,
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(5 downto 4),
      ap_clk => ap_clk,
      q0(0) => q0(4),
      \q0_reg[4]\ => threshs_m_thresholds_47_U_n_1,
      \q0_reg[4]_0\ => threshs_m_thresholds_44_U_n_9,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_48_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg
     port map (
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(9 downto 8),
      ap_clk => ap_clk,
      q0(0) => q0(12),
      \q0_reg[8]\(0) => threshs_m_thresholds_48_U_n_1,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_48_U_n_2,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[8]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[8]_3\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[8]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_49_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]\ => threshs_m_thresholds_49_U_n_1,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]_3\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_4_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU
     port map (
      ap_clk => ap_clk,
      \q0_reg[7]\ => threshs_m_thresholds_4_U_n_1,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[7]_3\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_50_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq
     port map (
      CO(0) => icmp_ln899_13_fu_2121_p2,
      DI(0) => threshs_m_thresholds_50_U_n_3,
      Q(0) => threshs_m_thresholds_29_U_n_17,
      S(0) => threshs_m_thresholds_50_U_n_2,
      accu_0_0_V_fu_1945_p2(13 downto 0) => accu_0_0_V_fu_1945_p2(13 downto 0),
      accu_0_1_V_fu_1963_p2(1 downto 0) => accu_0_1_V_fu_1963_p2(7 downto 6),
      ap_clk => ap_clk,
      \icmp_ln899_13_reg_3908_reg[0]\(0) => threshs_m_thresholds_44_U_n_37,
      \icmp_ln899_13_reg_3908_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_36,
      nf_assign_fu_262(0) => nf_assign_fu_262(0),
      \q0_reg[10]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[11]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[11]_0\ => threshs_m_thresholds_42_U_n_2,
      \q0_reg[13]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[5]\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[6]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]\ => threshs_m_thresholds_42_U_n_3,
      \q0_reg[9]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_51_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg
     port map (
      CO(0) => icmp_ln899_12_fu_2115_p2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      accu_0_0_V_fu_1945_p2(13 downto 4) => accu_0_0_V_fu_1945_p2(15 downto 6),
      accu_0_0_V_fu_1945_p2(3 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_11_reg_3898_reg[0]_i_2\ => threshs_m_thresholds_34_U_n_3,
      \icmp_ln899_12_reg_3903_reg[0]\(0) => threshs_m_thresholds_42_U_n_11,
      \icmp_ln899_12_reg_3903_reg[0]_0\(0) => threshs_m_thresholds_42_U_n_12,
      \icmp_ln899_12_reg_3903_reg[0]_1\ => threshs_m_thresholds_44_U_n_6,
      \nf_assign_fu_262_reg[0]_rep\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[11]\(0) => threshs_m_thresholds_51_U_n_4,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_51_U_n_5,
      \q0_reg[14]\ => threshs_m_thresholds_51_U_n_1,
      \q0_reg[14]_0\ => threshs_m_thresholds_42_U_n_2,
      \q0_reg[14]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[14]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[14]_3\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[3]\ => \^odata_reg[24]\,
      \q0_reg[3]_0\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]\ => threshs_m_thresholds_12_U_n_4,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_52_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6
     port map (
      CO(0) => icmp_ln899_11_fu_2109_p2,
      D(0) => threshs_m_thresholds_52_U_n_1,
      Q(1) => threshs_m_thresholds_52_U_n_5,
      Q(0) => threshs_m_thresholds_52_U_n_6,
      accu_0_0_V_fu_1945_p2(7 downto 2) => accu_0_0_V_fu_1945_p2(13 downto 8),
      accu_0_0_V_fu_1945_p2(1 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 2),
      ap_clk => ap_clk,
      \icmp_ln899_11_reg_3898_reg[0]\(0) => threshs_m_thresholds_44_U_n_25,
      \icmp_ln899_11_reg_3898_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_45,
      \icmp_ln899_11_reg_3898_reg[0]_1\(0) => threshs_m_thresholds_44_U_n_44,
      \icmp_ln899_11_reg_3898_reg[0]_2\ => threshs_m_thresholds_44_U_n_4,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[10]\ => threshs_m_thresholds_42_U_n_2,
      \q0_reg[11]\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[12]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[12]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[2]\(0) => threshs_m_thresholds_52_U_n_3,
      \q0_reg[2]_0\(0) => threshs_m_thresholds_52_U_n_4,
      \q0_reg[3]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[3]_0\ => threshs_m_thresholds_51_U_n_2,
      \q0_reg[5]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[5]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[5]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_53_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW
     port map (
      CO(0) => icmp_ln899_10_fu_2103_p2,
      DI(2) => threshs_m_thresholds_44_U_n_40,
      DI(1) => threshs_m_thresholds_43_U_n_6,
      DI(0) => threshs_m_thresholds_42_U_n_9,
      S(2) => threshs_m_thresholds_44_U_n_41,
      S(1) => threshs_m_thresholds_43_U_n_5,
      S(0) => threshs_m_thresholds_42_U_n_10,
      accu_0_0_V_fu_1945_p2(7 downto 6) => accu_0_0_V_fu_1945_p2(11 downto 10),
      accu_0_0_V_fu_1945_p2(5 downto 4) => accu_0_0_V_fu_1945_p2(7 downto 6),
      accu_0_0_V_fu_1945_p2(3 downto 0) => accu_0_0_V_fu_1945_p2(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_10_reg_3893_reg[0]\(0) => threshs_m_thresholds_37_U_n_12,
      \icmp_ln899_10_reg_3893_reg[0]_0\(0) => threshs_m_thresholds_37_U_n_11,
      \icmp_ln899_10_reg_3893_reg[0]_1\ => threshs_m_thresholds_51_U_n_1,
      \icmp_ln899_10_reg_3893_reg[0]_i_2\ => threshs_m_thresholds_44_U_n_2,
      \icmp_ln899_10_reg_3893_reg[0]_i_2_0\ => threshs_m_thresholds_44_U_n_8,
      \q0_reg[0]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[0]_0\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[0]_1\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[10]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_53_U_n_1,
      \q0_reg[9]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[9]_1\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_54_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud
     port map (
      ap_clk => ap_clk,
      \q0_reg[11]\ => threshs_m_thresholds_54_U_n_1,
      \q0_reg[11]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_55_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb
     port map (
      CO(0) => icmp_ln899_6_fu_2061_p2,
      DI(0) => threshs_m_thresholds_45_U_n_2,
      Q(0) => threshs_m_thresholds_45_U_n_4,
      S(0) => threshs_m_thresholds_45_U_n_1,
      accu_0_0_V_fu_1945_p2(15 downto 0) => accu_0_0_V_fu_1945_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_1_reg_3848_reg[0]\ => threshs_m_thresholds_54_U_n_1,
      \icmp_ln899_2_reg_3853_reg[0]_i_2\ => threshs_m_thresholds_37_U_n_1,
      \icmp_ln899_3_reg_3858_reg[0]\(0) => threshs_m_thresholds_37_U_n_9,
      \icmp_ln899_3_reg_3858_reg[0]_0\(0) => threshs_m_thresholds_37_U_n_7,
      \icmp_ln899_4_reg_3863_reg[0]\(1) => threshs_m_thresholds_47_U_n_3,
      \icmp_ln899_4_reg_3863_reg[0]\(0) => threshs_m_thresholds_44_U_n_38,
      \icmp_ln899_4_reg_3863_reg[0]_0\(1) => threshs_m_thresholds_47_U_n_2,
      \icmp_ln899_4_reg_3863_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_39,
      \icmp_ln899_4_reg_3863_reg[0]_1\ => threshs_m_thresholds_44_U_n_5,
      \icmp_ln899_4_reg_3863_reg[0]_i_2\ => threshs_m_thresholds_39_U_n_1,
      \icmp_ln899_6_reg_3873_reg[0]\(0) => threshs_m_thresholds_44_U_n_26,
      \icmp_ln899_6_reg_3873_reg[0]_0\ => threshs_m_thresholds_53_U_n_1,
      \icmp_ln899_6_reg_3873_reg[0]_1\ => threshs_m_thresholds_44_U_n_6,
      \icmp_ln899_reg_3843_reg[0]\(0) => threshs_m_thresholds_44_U_n_47,
      \icmp_ln899_reg_3843_reg[0]_0\(0) => threshs_m_thresholds_44_U_n_46,
      \q0_reg[10]\(0) => threshs_m_thresholds_55_U_n_13,
      \q0_reg[10]_0\(0) => threshs_m_thresholds_55_U_n_14,
      \q0_reg[10]_1\(1) => threshs_m_thresholds_55_U_n_21,
      \q0_reg[10]_1\(0) => threshs_m_thresholds_55_U_n_22,
      \q0_reg[10]_2\(1) => threshs_m_thresholds_55_U_n_23,
      \q0_reg[10]_2\(0) => threshs_m_thresholds_55_U_n_24,
      \q0_reg[10]_3\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[10]_4\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[10]_5\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[10]_6\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[11]\(0) => threshs_m_thresholds_55_U_n_19,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_55_U_n_20,
      \q0_reg[11]_1\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[12]\(0) => icmp_ln899_fu_2025_p2,
      \q0_reg[13]\(5 downto 4) => q0(13 downto 12),
      \q0_reg[13]\(3 downto 2) => q0(10 downto 9),
      \q0_reg[13]\(1) => q0(4),
      \q0_reg[13]\(0) => q0(2),
      \q0_reg[3]\(0) => threshs_m_thresholds_55_U_n_8,
      \q0_reg[3]_0\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[4]\(0) => threshs_m_thresholds_55_U_n_10,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_55_U_n_11,
      \q0_reg[4]_1\(0) => threshs_m_thresholds_55_U_n_12,
      \q0_reg[4]_2\ => threshs_m_thresholds_43_U_n_3,
      \q0_reg[5]\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[6]\(0) => threshs_m_thresholds_55_U_n_15,
      \q0_reg[6]_0\(0) => threshs_m_thresholds_55_U_n_16,
      \q0_reg[9]\(0) => threshs_m_thresholds_55_U_n_17,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_55_U_n_18,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_5_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK
     port map (
      CO(0) => icmp_ln899_46_fu_2355_p2,
      DI(1) => threshs_m_thresholds_2_U_n_32,
      DI(0) => threshs_m_thresholds_U_n_16,
      Q(0) => threshs_m_thresholds_5_U_n_6,
      S(1) => threshs_m_thresholds_2_U_n_31,
      S(0) => threshs_m_thresholds_U_n_17,
      accu_0_3_V_fu_1999_p2(5 downto 4) => accu_0_3_V_fu_1999_p2(13 downto 12),
      accu_0_3_V_fu_1999_p2(3 downto 2) => accu_0_3_V_fu_1999_p2(9 downto 8),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_46_reg_4073_reg[0]\(0) => threshs_m_thresholds_2_U_n_16,
      \icmp_ln899_46_reg_4073_reg[0]_0\ => threshs_m_thresholds_U_n_2,
      \icmp_ln899_46_reg_4073_reg[0]_1\ => threshs_m_thresholds_U_n_1,
      \icmp_ln899_47_reg_4078_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_3,
      \q0_reg[12]\ => threshs_m_thresholds_5_U_n_2,
      \q0_reg[12]_0\(0) => threshs_m_thresholds_5_U_n_4,
      \q0_reg[12]_1\(0) => threshs_m_thresholds_5_U_n_5,
      \q0_reg[12]_2\ => threshs_m_thresholds_12_U_n_4,
      \q0_reg[12]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]\ => threshs_m_thresholds_5_U_n_1,
      \q0_reg[1]_0\ => threshs_m_thresholds_13_U_n_4,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[7]_1\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[7]_2\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_6_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA
     port map (
      CO(0) => icmp_ln899_45_fu_2349_p2,
      DI(1) => threshs_m_thresholds_2_U_n_36,
      DI(0) => threshs_m_thresholds_U_n_21,
      S(1) => threshs_m_thresholds_2_U_n_35,
      S(0) => threshs_m_thresholds_U_n_20,
      accu_0_3_V_fu_1999_p2(13 downto 0) => accu_0_3_V_fu_1999_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_45_reg_4068_reg[0]\(0) => threshs_m_thresholds_2_U_n_38,
      \icmp_ln899_45_reg_4068_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_37,
      \icmp_ln899_46_reg_4073_reg[0]_i_2\ => threshs_m_thresholds_5_U_n_1,
      \icmp_ln899_48_reg_4083_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[12]\ => threshs_m_thresholds_6_U_n_3,
      \q0_reg[13]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[1]\ => threshs_m_thresholds_6_U_n_1,
      \q0_reg[5]\ => threshs_m_thresholds_6_U_n_2,
      \q0_reg[5]_0\(0) => threshs_m_thresholds_6_U_n_5,
      \q0_reg[5]_1\(0) => threshs_m_thresholds_6_U_n_6,
      \q0_reg[5]_2\(1) => threshs_m_thresholds_6_U_n_7,
      \q0_reg[5]_2\(0) => threshs_m_thresholds_6_U_n_8,
      \q0_reg[5]_3\(1) => threshs_m_thresholds_6_U_n_9,
      \q0_reg[5]_3\(0) => threshs_m_thresholds_6_U_n_10,
      \q0_reg[5]_4\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[5]_5\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[5]_6\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[8]_2\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_7_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq
     port map (
      Q(0) => threshs_m_thresholds_7_U_n_6,
      accu_0_3_V_fu_1999_p2(3 downto 2) => accu_0_3_V_fu_1999_p2(9 downto 8),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(5 downto 4),
      ap_clk => ap_clk,
      \icmp_ln899_44_reg_4063_reg[0]\ => threshs_m_thresholds_12_U_n_3,
      \icmp_ln899_44_reg_4063_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_1,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \nf_assign_fu_262_reg[3]_rep__0\ => threshs_m_thresholds_7_U_n_1,
      \q0_reg[4]\(0) => threshs_m_thresholds_7_U_n_2,
      \q0_reg[4]_0\(0) => threshs_m_thresholds_7_U_n_3,
      \q0_reg[4]_1\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[4]_2\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[4]_3\ => threshs_m_thresholds_13_U_n_3,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]\(0) => threshs_m_thresholds_7_U_n_4,
      \q0_reg[8]_0\(0) => threshs_m_thresholds_7_U_n_5,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_8_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc
     port map (
      CO(0) => icmp_ln899_55_fu_2427_p2,
      DI(1) => threshs_m_thresholds_9_U_n_11,
      DI(0) => threshs_m_thresholds_U_n_13,
      Q(0) => threshs_m_thresholds_11_U_n_2,
      S(1) => threshs_m_thresholds_9_U_n_10,
      S(0) => threshs_m_thresholds_U_n_12,
      accu_0_3_V_fu_1999_p2(7 downto 6) => accu_0_3_V_fu_1999_p2(13 downto 12),
      accu_0_3_V_fu_1999_p2(5 downto 2) => accu_0_3_V_fu_1999_p2(9 downto 6),
      accu_0_3_V_fu_1999_p2(1 downto 0) => accu_0_3_V_fu_1999_p2(1 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\(1) => threshs_m_thresholds_U_n_15,
      \icmp_ln899_52_reg_4103_reg[0]\(0) => threshs_m_thresholds_11_U_n_4,
      \icmp_ln899_52_reg_4103_reg[0]_0\(1) => threshs_m_thresholds_U_n_14,
      \icmp_ln899_52_reg_4103_reg[0]_0\(0) => threshs_m_thresholds_11_U_n_1,
      \icmp_ln899_52_reg_4103_reg[0]_i_2\ => threshs_m_thresholds_U_n_3,
      \icmp_ln899_55_reg_4118_reg[0]\(0) => threshs_m_thresholds_9_U_n_4,
      \icmp_ln899_55_reg_4118_reg[0]_0\ => threshs_m_thresholds_2_U_n_6,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[1]\ => threshs_m_thresholds_8_U_n_1,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_8_U_n_3,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[1]_2\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[1]_3\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[1]_4\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[8]\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[8]_1\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[8]_2\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_9_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2
     port map (
      CO(0) => icmp_ln899_54_fu_2421_p2,
      DI(1) => threshs_m_thresholds_1_U_n_17,
      DI(0) => threshs_m_thresholds_2_U_n_28,
      Q(1) => threshs_m_thresholds_9_U_n_12,
      Q(0) => threshs_m_thresholds_9_U_n_13,
      S(1) => threshs_m_thresholds_1_U_n_16,
      S(0) => threshs_m_thresholds_2_U_n_27,
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_52_reg_4103_reg[0]\ => threshs_m_thresholds_2_U_n_5,
      \icmp_ln899_53_reg_4108_reg[0]_i_2\ => threshs_m_thresholds_U_n_4,
      \icmp_ln899_54_reg_4113_reg[0]\(0) => threshs_m_thresholds_2_U_n_29,
      \icmp_ln899_54_reg_4113_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_30,
      \icmp_ln899_54_reg_4113_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_4,
      \icmp_ln899_55_reg_4118_reg[0]\ => threshs_m_thresholds_2_U_n_7,
      \icmp_ln899_55_reg_4118_reg[0]_i_2\ => threshs_m_thresholds_8_U_n_1,
      \q0_reg[10]\ => threshs_m_thresholds_9_U_n_3,
      \q0_reg[10]_0\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[11]\ => threshs_m_thresholds_9_U_n_1,
      \q0_reg[11]_0\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[14]\(0) => threshs_m_thresholds_9_U_n_8,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_9_U_n_9,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_9_U_n_10,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_9_U_n_11,
      \q0_reg[1]\(0) => threshs_m_thresholds_9_U_n_4,
      \q0_reg[1]_0\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[1]_1\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[1]_2\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[1]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[3]\ => threshs_m_thresholds_9_U_n_14,
      \q0_reg[3]_0\ => threshs_m_thresholds_34_U_n_5,
      \q0_reg[4]\ => threshs_m_thresholds_9_U_n_2,
      \q0_reg[7]\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[7]_0\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]\(0) => threshs_m_thresholds_9_U_n_6,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_9_U_n_7,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy
     port map (
      DI(0) => threshs_m_thresholds_U_n_9,
      O(0) => xor_ln899_51_fu_2403_p2,
      Q(0) => threshs_m_thresholds_11_U_n_3,
      S(0) => threshs_m_thresholds_U_n_8,
      accu_0_3_V_fu_1999_p2(15 downto 0) => accu_0_3_V_fu_1999_p2(15 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_42_reg_4053_reg[0]\(0) => threshs_m_thresholds_13_U_n_13,
      \icmp_ln899_45_reg_4068_reg[0]_i_2\ => threshs_m_thresholds_6_U_n_1,
      \icmp_ln899_46_reg_4073_reg[0]\ => threshs_m_thresholds_5_U_n_2,
      \icmp_ln899_53_reg_4108_reg[0]\ => threshs_m_thresholds_2_U_n_7,
      \icmp_ln899_53_reg_4108_reg[0]_i_2\ => threshs_m_thresholds_9_U_n_2,
      nf_assign_fu_262(3 downto 0) => nf_assign_fu_262(3 downto 0),
      \q0_reg[11]\ => threshs_m_thresholds_U_n_5,
      \q0_reg[11]_0\(0) => threshs_m_thresholds_U_n_12,
      \q0_reg[11]_1\(0) => threshs_m_thresholds_U_n_13,
      \q0_reg[12]\(0) => threshs_m_thresholds_U_n_10,
      \q0_reg[12]_0\(0) => threshs_m_thresholds_U_n_11,
      \q0_reg[1]\ => threshs_m_thresholds_U_n_3,
      \q0_reg[1]_0\(0) => threshs_m_thresholds_U_n_14,
      \q0_reg[1]_1\(0) => threshs_m_thresholds_U_n_15,
      \q0_reg[2]\ => threshs_m_thresholds_U_n_6,
      \q0_reg[6]\ => threshs_m_thresholds_U_n_4,
      \q0_reg[6]_0\ => \nf_assign_fu_262_reg[1]_rep__0_n_1\,
      \q0_reg[6]_1\ => \nf_assign_fu_262_reg[0]_rep__1_n_1\,
      \q0_reg[6]_2\ => \nf_assign_fu_262_reg[3]_rep__0_n_1\,
      \q0_reg[6]_3\ => \nf_assign_fu_262_reg[2]_rep__0_n_1\,
      \q0_reg[8]\ => threshs_m_thresholds_U_n_1,
      \q0_reg[8]_0\ => \nf_assign_fu_262_reg[0]_rep__0_n_1\,
      \q0_reg[9]\ => threshs_m_thresholds_U_n_2,
      \q0_reg[9]_0\(0) => threshs_m_thresholds_U_n_16,
      \q0_reg[9]_1\(0) => threshs_m_thresholds_U_n_17,
      \q0_reg[9]_2\(0) => threshs_m_thresholds_U_n_18,
      \q0_reg[9]_3\(0) => threshs_m_thresholds_U_n_19,
      \q0_reg[9]_4\(0) => threshs_m_thresholds_U_n_20,
      \q0_reg[9]_5\(0) => threshs_m_thresholds_U_n_21,
      \q0_reg[9]_6\ => \nf_assign_fu_262_reg[0]_rep_n_1\,
      \q0_reg[9]_7\ => \nf_assign_fu_262_reg[1]_rep_n_1\,
      \q0_reg[9]_8\ => \nf_assign_fu_262_reg[2]_rep_n_1\,
      \q0_reg[9]_9\ => \nf_assign_fu_262_reg[3]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0,
      \xor_ln899_51_reg_4098_reg[0]\(0) => threshs_m_thresholds_2_U_n_44,
      \xor_ln899_51_reg_4098_reg[0]_0\(0) => threshs_m_thresholds_2_U_n_43,
      \xor_ln899_51_reg_4098_reg[0]_i_2\ => threshs_m_thresholds_2_U_n_5
    );
\trunc_ln647_reg_3459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(0),
      Q => trunc_ln647_reg_3459(0),
      R => '0'
    );
\trunc_ln647_reg_3459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(1),
      Q => trunc_ln647_reg_3459(1),
      R => '0'
    );
\trunc_ln647_reg_3459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(2),
      Q => trunc_ln647_reg_3459(2),
      R => '0'
    );
\trunc_ln647_reg_3459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_34510,
      D => \q0_reg[2]_0\(3),
      Q => trunc_ln647_reg_3459(3),
      R => '0'
    );
\xor_ln899_21_reg_3948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_21_fu_2175_p2,
      Q => xor_ln899_21_reg_3948,
      R => '0'
    );
\xor_ln899_22_reg_3953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_22_fu_2187_p2,
      Q => xor_ln899_22_reg_3953,
      R => '0'
    );
\xor_ln899_23_reg_3958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_23_fu_2199_p2,
      Q => xor_ln899_23_reg_3958,
      R => '0'
    );
\xor_ln899_35_reg_4018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_35_fu_2277_p2,
      Q => xor_ln899_35_reg_4018,
      R => '0'
    );
\xor_ln899_36_reg_4023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_36_fu_2289_p2,
      Q => xor_ln899_36_reg_4023,
      R => '0'
    );
\xor_ln899_37_reg_4028[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_0_2_V_fu_1981_p2(2),
      I1 => accu_0_2_V_fu_1981_p2(3),
      O => \xor_ln899_37_reg_4028[0]_i_17_n_1\
    );
\xor_ln899_37_reg_4028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_37_fu_2301_p2,
      Q => xor_ln899_37_reg_4028,
      R => '0'
    );
\xor_ln899_49_reg_4088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_49_fu_2379_p2,
      Q => xor_ln899_49_reg_4088,
      R => '0'
    );
\xor_ln899_50_reg_4093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_50_fu_2391_p2,
      Q => xor_ln899_50_reg_4093,
      R => '0'
    );
\xor_ln899_51_reg_4098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_51_fu_2403_p2,
      Q => xor_ln899_51_reg_4098,
      R => '0'
    );
\xor_ln899_7_reg_3878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_7_fu_2073_p2,
      Q => xor_ln899_7_reg_3878,
      R => '0'
    );
\xor_ln899_8_reg_3883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_8_fu_2085_p2,
      Q => xor_ln899_8_reg_3883,
      R => '0'
    );
\xor_ln899_9_reg_3888[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln289_reg_3519_pp0_iter1_reg,
      I1 => \^odata_reg[24]\,
      O => icmp_ln899_10_reg_38930
    );
\xor_ln899_9_reg_3888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_38930,
      D => xor_ln899_9_fu_2097_p2,
      Q => xor_ln899_9_reg_3888,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "yes";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_31 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_35 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_36 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_37 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID : STD_LOGIC;
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_10 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_11 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_12 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_13 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_14 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_15 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_16 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_34 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_6 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_7 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_8 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_9 : STD_LOGIC;
  signal weights_V_V_TDATA_int : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal weights_V_V_TVALID_int : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activa_fu_140: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_Matrix_Vector_Activa
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_Matrix_Vector_Activa_fu_140_n_18,
      \ap_CS_fsm_reg[1]_1\ => grp_Matrix_Vector_Activa_fu_140_n_36,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => grp_Matrix_Vector_Activa_fu_140_n_37,
      ap_rst_n => ap_rst_n,
      \count_reg[1]\ => regslice_both_out_V_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      grp_Matrix_Vector_Activa_fu_140_ap_start_reg => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(11) => grp_Matrix_Vector_Activa_fu_140_n_3,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(10) => grp_Matrix_Vector_Activa_fu_140_n_4,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(9) => grp_Matrix_Vector_Activa_fu_140_n_5,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(8) => grp_Matrix_Vector_Activa_fu_140_n_6,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(7) => grp_Matrix_Vector_Activa_fu_140_n_7,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(6) => grp_Matrix_Vector_Activa_fu_140_n_8,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(5) => grp_Matrix_Vector_Activa_fu_140_n_9,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(4) => grp_Matrix_Vector_Activa_fu_140_n_10,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(3) => grp_Matrix_Vector_Activa_fu_140_n_11,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(2) => grp_Matrix_Vector_Activa_fu_140_n_12,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(1) => grp_Matrix_Vector_Activa_fu_140_n_13,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0\(0) => grp_Matrix_Vector_Activa_fu_140_n_14,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(16) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(15 downto 13) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(15 downto 13),
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(12) => grp_Matrix_Vector_Activa_fu_140_n_23,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(11 downto 5) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(11 downto 5),
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(4) => grp_Matrix_Vector_Activa_fu_140_n_31,
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(3 downto 1) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(3 downto 1),
      \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1\(0) => grp_Matrix_Vector_Activa_fu_140_n_35,
      \odata_reg[0]\ => regslice_both_out_V_V_U_n_34,
      \odata_reg[16]\(11) => \ibuf_inst/p_0_in\,
      \odata_reg[16]\(10) => regslice_both_out_V_V_U_n_6,
      \odata_reg[16]\(9) => regslice_both_out_V_V_U_n_7,
      \odata_reg[16]\(8) => regslice_both_out_V_V_U_n_8,
      \odata_reg[16]\(7) => regslice_both_out_V_V_U_n_9,
      \odata_reg[16]\(6) => regslice_both_out_V_V_U_n_10,
      \odata_reg[16]\(5) => regslice_both_out_V_V_U_n_11,
      \odata_reg[16]\(4) => regslice_both_out_V_V_U_n_12,
      \odata_reg[16]\(3) => regslice_both_out_V_V_U_n_13,
      \odata_reg[16]\(2) => regslice_both_out_V_V_U_n_14,
      \odata_reg[16]\(1) => regslice_both_out_V_V_U_n_15,
      \odata_reg[16]\(0) => regslice_both_out_V_V_U_n_16,
      \odata_reg[24]\ => grp_Matrix_Vector_Activa_fu_140_n_15,
      \odata_reg[48]\ => grp_Matrix_Vector_Activa_fu_140_n_17,
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0 => grp_Matrix_Vector_Activa_fu_140_n_16,
      \q0_reg[2]\(24) => in0_V_V_TVALID_int,
      \q0_reg[2]\(23 downto 0) => in0_V_V_TDATA_int(23 downto 0),
      \q0_reg[2]_0\(48) => weights_V_V_TVALID_int,
      \q0_reg[2]_0\(47 downto 0) => weights_V_V_TDATA_int(47 downto 0)
    );
grp_Matrix_Vector_Activa_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activa_fu_140_n_36,
      Q => grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both
     port map (
      D(24) => in0_V_V_TVALID,
      D(23 downto 0) => in0_V_V_TDATA(23 downto 0),
      Q(24) => in0_V_V_TVALID_int,
      Q(23 downto 0) => in0_V_V_TDATA_int(23 downto 0),
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \odata_reg[0]\ => grp_Matrix_Vector_Activa_fu_140_n_17,
      \odata_reg[0]_0\(0) => ap_CS_fsm_state3
    );
regslice_both_out_V_V_U: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized1\
     port map (
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      SR(0) => ap_rst_n_inv,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \count_reg[0]_0\ => regslice_both_out_V_V_U_n_2,
      \count_reg[0]_1\ => grp_Matrix_Vector_Activa_fu_140_n_15,
      \count_reg[0]_2\ => grp_Matrix_Vector_Activa_fu_140_n_37,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      \count_reg[1]_1\ => grp_Matrix_Vector_Activa_fu_140_n_16,
      \ireg_reg[16]\(11) => \ibuf_inst/p_0_in\,
      \ireg_reg[16]\(10) => regslice_both_out_V_V_U_n_6,
      \ireg_reg[16]\(9) => regslice_both_out_V_V_U_n_7,
      \ireg_reg[16]\(8) => regslice_both_out_V_V_U_n_8,
      \ireg_reg[16]\(7) => regslice_both_out_V_V_U_n_9,
      \ireg_reg[16]\(6) => regslice_both_out_V_V_U_n_10,
      \ireg_reg[16]\(5) => regslice_both_out_V_V_U_n_11,
      \ireg_reg[16]\(4) => regslice_both_out_V_V_U_n_12,
      \ireg_reg[16]\(3) => regslice_both_out_V_V_U_n_13,
      \ireg_reg[16]\(2) => regslice_both_out_V_V_U_n_14,
      \ireg_reg[16]\(1) => regslice_both_out_V_V_U_n_15,
      \ireg_reg[16]\(0) => regslice_both_out_V_V_U_n_16,
      \ireg_reg[16]_0\ => regslice_both_out_V_V_U_n_34,
      \ireg_reg[16]_1\(16) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,
      \ireg_reg[16]_1\(15 downto 13) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(15 downto 13),
      \ireg_reg[16]_1\(12) => grp_Matrix_Vector_Activa_fu_140_n_23,
      \ireg_reg[16]_1\(11 downto 5) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(11 downto 5),
      \ireg_reg[16]_1\(4) => grp_Matrix_Vector_Activa_fu_140_n_31,
      \ireg_reg[16]_1\(3 downto 1) => grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA(3 downto 1),
      \ireg_reg[16]_1\(0) => grp_Matrix_Vector_Activa_fu_140_n_35,
      \odata_reg[16]\(16) => out_V_V_TVALID,
      \odata_reg[16]\(15 downto 0) => out_V_V_TDATA(15 downto 0),
      \odata_reg[16]_0\(11) => grp_Matrix_Vector_Activa_fu_140_n_3,
      \odata_reg[16]_0\(10) => grp_Matrix_Vector_Activa_fu_140_n_4,
      \odata_reg[16]_0\(9) => grp_Matrix_Vector_Activa_fu_140_n_5,
      \odata_reg[16]_0\(8) => grp_Matrix_Vector_Activa_fu_140_n_6,
      \odata_reg[16]_0\(7) => grp_Matrix_Vector_Activa_fu_140_n_7,
      \odata_reg[16]_0\(6) => grp_Matrix_Vector_Activa_fu_140_n_8,
      \odata_reg[16]_0\(5) => grp_Matrix_Vector_Activa_fu_140_n_9,
      \odata_reg[16]_0\(4) => grp_Matrix_Vector_Activa_fu_140_n_10,
      \odata_reg[16]_0\(3) => grp_Matrix_Vector_Activa_fu_140_n_11,
      \odata_reg[16]_0\(2) => grp_Matrix_Vector_Activa_fu_140_n_12,
      \odata_reg[16]_0\(1) => grp_Matrix_Vector_Activa_fu_140_n_13,
      \odata_reg[16]_0\(0) => grp_Matrix_Vector_Activa_fu_140_n_14,
      out_V_V_TREADY => out_V_V_TREADY
    );
regslice_both_weights_V_V_U: entity work.\StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_regslice_both__parameterized0\
     port map (
      D(48) => weights_V_V_TVALID,
      D(47 downto 0) => weights_V_V_TDATA(47 downto 0),
      Q(48) => weights_V_V_TVALID_int,
      Q(47 downto 0) => weights_V_V_TDATA_int(47 downto 0),
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[48]\ => grp_Matrix_Vector_Activa_fu_140_n_18,
      \ireg_reg[48]_0\(0) => ap_CS_fsm_state3,
      weights_V_V_TREADY => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is "StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0,StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 : entity is "yes";
end StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0;

architecture STRUCTURE of StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0 is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 3, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_V_TDATA : signal is "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 6, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(23 downto 0) => in0_V_V_TDATA(23 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID,
      weights_V_V_TDATA(47 downto 0) => weights_V_V_TDATA(47 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY,
      weights_V_V_TVALID => weights_V_V_TVALID
    );
end STRUCTURE;
