Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0f25ef47116e409a9fab630b019ef6a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot count3_updown_tb_behav xil_defaultlib.count3_updown_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl_nolimit of entity xil_defaultlib.count3_updown [count3_updown_default]
Compiling architecture sim of entity xil_defaultlib.count3_updown_tb
Built simulation snapshot count3_updown_tb_behav
