# Compile of fprop.vhd failed with 3 errors.
# Compile of fprop_tb.vhd failed with 3 errors.
# Compile of nn_top.vhd failed with 3 errors.
# Compile of UBC_HDT_PACKAGE.vhd was successful.
# 4 compiles, 3 failed with 9 errors. 
# Compile of fprop.vhd failed with 5 errors.
# Compile of fprop_tb.vhd failed with 13 errors.
# Compile of nn_top.vhd was successful.
# Compile of UBC_HDT_PACKAGE.vhd was successful.
# 4 compiles, 2 failed with 18 errors. 
# Compile of fprop.vhd failed with 3 errors.
# Compile of fprop_tb.vhd was successful.
# Compile of nn_top.vhd was successful.
# Compile of UBC_HDT_PACKAGE.vhd was successful.
# 4 compiles, 1 failed with 3 errors. 
# Compile of fprop.vhd was successful with warnings.
# Compile of fprop_tb.vhd was successful.
# Compile of nn_top.vhd was successful.
# Compile of UBC_HDT_PACKAGE.vhd was successful.
# 4 compiles, 0 failed with no errors. 
# Compile of fprop.vhd was successful with warnings.
# Compile of fprop_tb.vhd was successful.
# Compile of nn_top.vhd was successful.
# Compile of UBC_HDT_PACKAGE.vhd was successful.
# 4 compiles, 0 failed with no errors. 
run 100 us
# No Design Loaded!
vsim -gui work.fprop_tb
# vsim -gui work.fprop_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.fprop_tb(behavioural)
# Loading work.fprop(behavioural)
add wave -position insertpoint sim:/fprop_tb/*
add wave -position insertpoint  \
sim:/fprop_tb/dut/CLOCK_27 \
sim:/fprop_tb/dut/RESET \
sim:/fprop_tb/dut/INPUTS \
sim:/fprop_tb/dut/WEIGHTS \
sim:/fprop_tb/dut/BIASES \
sim:/fprop_tb/dut/OUTPUTS \
sim:/fprop_tb/dut/q
run 100us
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /fprop_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /fprop_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 110 ns  Iteration: 0  Instance: /fprop_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 110 ns  Iteration: 0  Instance: /fprop_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ns  Iteration: 0  Instance: /fprop_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ns  Iteration: 0  Instance: /fprop_tb
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 1 (0 downto 0).
#    Time: 220 ns  Iteration: 1  Process: /fprop_tb/dut/line__22 File: C:/Users/StewPC/Documents/UBC_HDT/NNHardware/fprop.vhd
# Fatal error in ForLoop loop at C:/Users/StewPC/Documents/UBC_HDT/NNHardware/fprop.vhd line 29
# 
# HDL call sequence:
# Stopped at C:/Users/StewPC/Documents/UBC_HDT/NNHardware/fprop.vhd 29 ForLoop loop
# 
