{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511680805783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511680805836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 02:20:05 2017 " "Processing started: Sun Nov 26 02:20:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511680805836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680805836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off idct32 -c idct32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off idct32 -c idct32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680805836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511680810083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511680810084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct4.v 1 1 " "Found 1 design units, including 1 entities, in source file idct4.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct4 " "Found entity 1: idct4" {  } { { "idct4.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511680836936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680836936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct8.v 1 1 " "Found 1 design units, including 1 entities, in source file idct8.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct8 " "Found entity 1: idct8" {  } { { "idct8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511680836971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680836971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct16.v 1 1 " "Found 1 design units, including 1 entities, in source file idct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct16 " "Found entity 1: idct16" {  } { { "idct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511680837002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680837002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct32.v 1 1 " "Found 1 design units, including 1 entities, in source file idct32.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct32 " "Found entity 1: idct32" {  } { { "idct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511680837032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680837032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct32_test.v 1 1 " "Found 1 design units, including 1 entities, in source file idct32_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct32_test " "Found entity 1: idct32_test" {  } { { "idct32_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct32_test.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511680837056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680837056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "idct32 " "Elaborating entity \"idct32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511680837411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct16 idct16:idct16_1 " "Elaborating entity \"idct16\" for hierarchy \"idct16:idct16_1\"" {  } { { "idct32.v" "idct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct32.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511680838035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct8 idct16:idct16_1\|idct8:idct8_1 " "Elaborating entity \"idct8\" for hierarchy \"idct16:idct16_1\|idct8:idct8_1\"" {  } { { "idct16.v" "idct8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct16.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511680838090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct4 idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1 " "Elaborating entity \"idct4\" for hierarchy \"idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1\"" {  } { { "idct8.v" "idct4_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/idct32/idct8.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511680838135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511680847482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511680854761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511680854761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20328 " "Implemented 20328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511680857517 ""} { "Info" "ICUT_CUT_TM_OPINS" "704 " "Implemented 704 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511680857517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19109 " "Implemented 19109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511680857517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511680857517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511680857690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 02:20:57 2017 " "Processing ended: Sun Nov 26 02:20:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511680857690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511680857690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511680857690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511680857690 ""}
