# //  ModelSim SE 2021.2 Apr 14 2021 Linux 3.10.0-1160.102.1.el7.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" tb_top "+TIMEOUT=10000000" "+num_of_testcases=4" "+epsilon_mult=1.0" "+input_dir=../inputs/" 
# Start time: 17:32:56 on Oct 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "MyDesign(fast)".
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.MyDesign(fast)
# Loading work.DW_fp_add(fast)
# Loading work.DW_fp_addsub(fast)
# Loading /tmp/ccparke4@grendel32.ece.ncsu.edu_dpi_11050/linux_gcc-7.4.0/vsim_auto_compile.so
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.MyDesign(fast)
# Loading work.DW_fp_add(fast)
# Loading work.DW_fp_addsub(fast)
# Loading /tmp/ccparke4@grendel32.ece.ncsu.edu_dpi_11050/linux_gcc-7.4.0/vsim_auto_compile.so
make build
# make[1]: Entering directory `/mnt/ncsudrive/c/ccparke4/ece464/HW6/run'
# /bin/bash -c "vlog -sv +incdir+../testbench ../testbench/testbench.sv ../testbench/sram.sv ../rtl/dut.sv   ../dpi/sum.c "	
# Model Technology ModelSim SE vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:27 on Oct 20,2023
# vlog -sv "+incdir+../testbench" ../testbench/testbench.sv ../testbench/sram.sv ../rtl/dut.sv ../dpi/sum.c 
# -- Compiling module tb_top
# -- Compiling module sram
# -- Compiling module MyDesign
# 
# Top level modules:
# 	tb_top
# -- Compiling DPI/PLI C file ../dpi/sum.c
# End time: 17:33:28 on Oct 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# make[1]: Leaving directory `/mnt/ncsudrive/c/ccparke4/ece464/HW6/run'
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/tb_top/dut/*
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.MyDesign(fast)
# Loading work.DW_fp_add(fast)
# Loading work.DW_fp_addsub(fast)
# Loading /tmp/ccparke4@grendel32.ece.ncsu.edu_dpi_11050/linux_gcc-7.4.0/vsim_auto_compile.so
make build
# make[1]: Entering directory `/mnt/ncsudrive/c/ccparke4/ece464/HW6/run'
# /bin/bash -c "vlog -sv +incdir+../testbench ../testbench/testbench.sv ../testbench/sram.sv ../rtl/dut.sv   ../dpi/sum.c "	
# Model Technology ModelSim SE vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:14 on Oct 20,2023
# vlog -sv "+incdir+../testbench" ../testbench/testbench.sv ../testbench/sram.sv ../rtl/dut.sv ../dpi/sum.c 
# -- Compiling module tb_top
# -- Compiling module sram
# -- Compiling module MyDesign
# 
# Top level modules:
# 	tb_top
# -- Compiling DPI/PLI C file ../dpi/sum.c
# End time: 17:34:15 on Oct 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# make[1]: Leaving directory `/mnt/ncsudrive/c/ccparke4/ece464/HW6/run'
run 17000ns
# INFO: number of testcases:           4
# INFO: DONE WITH RESETING DUT
# INFO:LVL0: ######## Running Test: 1 ########
# INFO: Reading memory file: ../inputs//test1.dat
# INFO:LVL0: Test: Passed
# INFO:LVL0: ######## Running Test: 2 ########
# INFO: Reading memory file: ../inputs//test2.dat
# INFO:LVL0: Test: Passed
# INFO:LVL0: ######## Running Test: 3 ########
# INFO: Reading memory file: ../inputs//test3.dat
# INFO:LVL0: Test: Passed
# INFO:LVL0: ######## Running Test: 4 ########
# INFO: Reading memory file: ../inputs//test4.dat
# INFO:LVL0: Test: Passed
# INFO: Total number of cases  : 4
# INFO: Total number of passes : 4
# INFO: Final Results          : 100.00
# INFO: Final Time Result      : 15900 ns
# INFO: Final Cycle Result     : 3180 cycles
# 
# ** Note: $finish    : ../testbench/testbench.sv(246)
#    Time: 16640 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at ../testbench/testbench.sv line 246
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint sim:/tb_top/dut/*
