# ‡∏™‡∏£‡∏∏‡∏õ‡∏Å‡∏≤‡∏£‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡πÅ‡∏•‡∏∞‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡πÇ‡∏Ñ‡πâ‡∏î VGA - FPGA Wordle
**‡∏ß‡∏±‡∏ô‡∏ó‡∏µ‡πà:** 3 ‡∏û‡∏§‡∏®‡∏à‡∏¥‡∏Å‡∏≤‡∏¢‡∏ô 2568  
**‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á:** Lab PC ‡πÉ‡∏´‡∏°‡πà

## ‚úÖ ‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞‡∏õ‡∏±‡∏à‡∏à‡∏∏‡∏ö‡∏±‡∏ô: ‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡πÄ‡∏£‡∏µ‡∏¢‡∏ö‡∏£‡πâ‡∏≠‡∏¢‡πÅ‡∏•‡πâ‡∏ß

### ‡πÑ‡∏ü‡∏•‡πå‡∏ó‡∏µ‡πà‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡πÅ‡∏•‡∏∞‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç

#### 1. ‚úÖ `char_rom.vhd` 
- **‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞:** ‚úì ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á - ‡πÉ‡∏ä‡πâ `pixel_clk` ‡πÅ‡∏•‡πâ‡∏ß
- **‡∏Å‡∏≤‡∏£‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÅ‡∏õ‡∏•‡∏á:** ‡∏û‡∏≠‡∏£‡πå‡∏ï `clk` ‚Üí `pixel_clk` ‡πÄ‡∏£‡∏µ‡∏¢‡∏ö‡∏£‡πâ‡∏≠‡∏¢

#### 2. ‚úÖ `display_renderer_3bit_rgb_Version2.vhd`
- **‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞:** ‚úì ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á - ‡πÉ‡∏ä‡πâ `pixel_clk` ‡πÅ‡∏•‡πâ‡∏ß
- **‡∏Å‡∏≤‡∏£‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÅ‡∏õ‡∏•‡∏á:** 
  - ‡∏û‡∏≠‡∏£‡πå‡∏ï `clk` ‚Üí `pixel_clk`
  - Component declaration ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö `char_rom` ‡∏≠‡∏±‡∏õ‡πÄ‡∏î‡∏ï‡πÅ‡∏•‡πâ‡∏ß
  - Process ‡∏ß‡∏≤‡∏î‡∏û‡∏¥‡∏Å‡πÄ‡∏ã‡∏•‡πÉ‡∏ä‡πâ `rising_edge(pixel_clk)` ‡πÅ‡∏•‡πâ‡∏ß

#### 3. ‚úÖ `vga_controller_20mhz.vhd` 
- **‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞:** ‚úì ‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡πÅ‡∏•‡πâ‡∏ß - ‡∏°‡∏µ‡∏ö‡∏±‡πä‡∏Å‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡∏ó‡∏µ‡πà‡πÅ‡∏Å‡πâ‡πÅ‡∏•‡πâ‡∏ß
- **‡∏ö‡∏±‡πä‡∏Å‡∏ó‡∏µ‡πà‡∏û‡∏ö:**
  ```vhdl
  -- ‚ùå ‡∏ú‡∏¥‡∏î (‡∏°‡∏µ else 2 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á)
  if rst = '1' then
      h_counter <= (others => '0');
  else
  else  -- <-- else ‡∏ã‡πâ‡∏≥!
  
  -- ‚ùå ‡∏ú‡∏¥‡∏î (‡πÉ‡∏ä‡πâ pixel_clk ‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏ô entity)
  if rising_edge(pixel_clk) then  -- <-- ‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì pixel_clk!
  ```
- **‡πÅ‡∏Å‡πâ‡πÅ‡∏•‡πâ‡∏ß:**
  - ‡∏•‡∏ö `else` ‡∏ã‡πâ‡∏≥‡∏≠‡∏≠‡∏Å
  - ‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô `rising_edge(pixel_clk)` ‚Üí `rising_edge(clk)` ‡πÉ‡∏ô vertical counter
  - ‡∏ó‡∏±‡πâ‡∏á horizontal ‡πÅ‡∏•‡∏∞ vertical counter ‡πÉ‡∏ä‡πâ `clk` (‡∏ã‡∏∂‡πà‡∏á‡∏Ñ‡∏∑‡∏≠ 25 MHz ‡∏à‡∏≤‡∏Å‡∏†‡∏≤‡∏¢‡∏ô‡∏≠‡∏Å)

#### 4. ‚úÖ `fpga2_top_3bit_rgb_Version2.vhd`
- **‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞:** ‚úì ‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡πÅ‡∏•‡πâ‡∏ß
- **‡∏Å‡∏≤‡∏£‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÅ‡∏õ‡∏•‡∏á:**
  - Component declaration ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö `vga_controller` ‡πÅ‡∏•‡∏∞ `display_renderer` ‡πÉ‡∏ä‡πâ `pixel_clk` ‡πÅ‡∏•‡πâ‡∏ß
  - Port map ‡∏Ç‡∏≠‡∏á `renderer_inst` ‡πÅ‡∏Å‡πâ‡πÄ‡∏õ‡πá‡∏ô `pixel_clk => clk_25` ‡πÅ‡∏•‡πâ‡∏ß
  - ‡∏°‡∏µ `clock_generator` (DCM) ‡∏ó‡∏µ‡πà‡∏™‡∏£‡πâ‡∏≤‡∏á 50 MHz ‡πÅ‡∏•‡∏∞ 25 MHz ‡∏à‡∏≤‡∏Å 20 MHz ‡∏≠‡∏¢‡∏π‡πà‡πÅ‡∏•‡πâ‡∏ß
  - ‡πÄ‡∏û‡∏¥‡πà‡∏° debug LED (`led_locked`) ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏î‡∏π DCM lock status

#### 5. ‚úÖ `clock_generator.vhd`
- **‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞:** ‚úì ‡∏°‡∏µ‡∏≠‡∏¢‡∏π‡πà‡πÅ‡∏•‡πâ‡∏ß‡πÅ‡∏•‡∏∞‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á
- ‡πÉ‡∏ä‡πâ DCM_SP (Spartan-6) ‡πÅ‡∏õ‡∏•‡∏á 20 MHz ‚Üí 50 MHz ‚Üí 25 MHz
- ‡∏°‡∏µ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì `locked` ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÄ‡∏ä‡πá‡∏Ñ‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞ DCM

---

## üîß ‡∏™‡∏¥‡πà‡∏á‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡πÑ‡∏õ‡πÅ‡∏•‡πâ‡∏ß

### ‡∏Å‡∏≤‡∏£‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡∏´‡∏•‡∏±‡∏Å
1. ‚úÖ ‡πÅ‡∏Å‡πâ‡∏ö‡∏±‡πä‡∏Å‡πÉ‡∏ô `vga_controller_20mhz.vhd`:
   - ‡∏•‡∏ö `else` ‡∏ã‡πâ‡∏≥
   - ‡πÅ‡∏Å‡πâ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì `pixel_clk` ‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏ô entity
   - ‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ‡∏ó‡∏±‡πâ‡∏á h_counter ‡πÅ‡∏•‡∏∞ v_counter ‡πÉ‡∏ä‡πâ `clk` (25 MHz) ‡∏à‡∏≤‡∏Å `fpga2_top`

2. ‚úÖ ‡πÅ‡∏Å‡πâ port mapping ‡πÉ‡∏ô `fpga2_top_3bit_rgb_Version2.vhd`:
   - `renderer_inst` ‡πÉ‡∏ä‡πâ `pixel_clk => clk_25` ‡πÅ‡∏•‡πâ‡∏ß (‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á)
   - `vga_inst` ‡πÉ‡∏ä‡πâ `clk => clk_25` ‡πÅ‡∏•‡πâ‡∏ß (‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á)

3. ‚úÖ ‡πÇ‡∏Ñ‡πâ‡∏î‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î‡∏™‡∏≠‡∏î‡∏Ñ‡∏•‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô‡πÅ‡∏•‡πâ‡∏ß:
   - `clock_generator` ‡∏™‡∏£‡πâ‡∏≤‡∏á 25 MHz pixel clock
   - `vga_controller` ‡∏£‡∏±‡∏ö 25 MHz ‡πÄ‡∏õ‡πá‡∏ô `clk`
   - `display_renderer` ‡∏£‡∏±‡∏ö 25 MHz ‡πÄ‡∏õ‡πá‡∏ô `pixel_clk`
   - `char_rom` ‡∏£‡∏±‡∏ö 25 MHz ‡πÄ‡∏õ‡πá‡∏ô `pixel_clk`

---

## ‚úÖ ‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞: ‡∏û‡∏£‡πâ‡∏≠‡∏°‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô

### ‡∏Å‡∏≤‡∏£‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö
- ‚úÖ ‡πÑ‡∏°‡πà‡∏°‡∏µ syntax error
- ‚úÖ Port mapping ‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô‡∏´‡∏°‡∏î
- ‚úÖ Clock frequency ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á (25.175 MHz ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö VGA 640√ó480@60Hz)
- ‚úÖ ‡∏°‡∏µ DCM/PLL ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏™‡∏£‡πâ‡∏≤‡∏á pixel clock
- ‚úÖ ‡∏°‡∏µ debug LED ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÄ‡∏ä‡πá‡∏Ñ DCM lock

### ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏ñ‡∏±‡∏î‡πÑ‡∏õ (‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ó‡∏î‡∏™‡∏≠‡∏ö‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î)

1. **Synthesize ‡πÅ‡∏•‡∏∞ Upload bitstream:**
   ```bash
   # ‡πÉ‡∏ô ISE ‡∏´‡∏£‡∏∑‡∏≠ Vivado
   # 1. Synthesize Design
   # 2. Implement Design
   # 3. Generate Programming File
   # 4. Upload to FPGA
   ```

2. **‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô:**
   - ‡∏î‡∏π LED `led_locked` ‚Üí ‡∏ï‡πâ‡∏≠‡∏á‡∏ï‡∏¥‡∏î (= DCM locked)
   - ‡∏ß‡∏±‡∏î `vga_hsync` ‡∏î‡πâ‡∏ß‡∏¢ scope ‚Üí ‡∏ï‡πâ‡∏≠‡∏á‡∏°‡∏µ‡∏û‡∏±‡∏•‡∏™‡πå ~31.5 kHz
   - ‡∏ß‡∏±‡∏î `vga_vsync` ‡∏î‡πâ‡∏ß‡∏¢ scope ‚Üí ‡∏ï‡πâ‡∏≠‡∏á‡∏°‡∏µ‡∏û‡∏±‡∏•‡∏™‡πå ~60 Hz
   - ‡∏î‡∏π‡∏à‡∏≠ ‚Üí ‡∏Ñ‡∏ß‡∏£‡∏°‡∏µ‡∏†‡∏≤‡∏û‡πÅ‡∏™‡∏î‡∏á (grid/‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£)

3. **‡∏ñ‡πâ‡∏≤‡∏¢‡∏±‡∏á‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏†‡∏≤‡∏û:**
   - ‡∏ï‡∏£‡∏ß‡∏à‡∏ß‡πà‡∏≤ `led_locked` ‡∏ï‡∏¥‡∏î‡∏´‡∏£‡∏∑‡∏≠‡πÑ‡∏°‡πà (‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏ï‡∏¥‡∏î = DCM ‡πÑ‡∏°‡πà lock)
   - ‡∏ï‡∏£‡∏ß‡∏à constraints file ‡∏ß‡πà‡∏≤ pin assignment ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á
   - ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≤‡∏¢ VGA (15-pin D-Sub) ‡πÄ‡∏™‡∏µ‡∏¢‡∏ö‡πÅ‡∏ô‡πà‡∏ô
   - ‡∏•‡∏≠‡∏á‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡∏à‡∏≠‡∏´‡∏£‡∏∑‡∏≠‡πÉ‡∏ä‡πâ‡∏≠‡∏∞‡πÅ‡∏î‡∏õ‡πÄ‡∏ï‡∏≠‡∏£‡πå VGA-HDMI (‡∏ö‡∏≤‡∏á‡∏à‡∏≠ HDMI ‡πÑ‡∏°‡πà‡∏£‡∏±‡∏ö VGA timing ‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà standard)

---

## üìã ‡∏™‡∏£‡∏∏‡∏õ‡∏Ñ‡∏ß‡∏≤‡∏°‡πÅ‡∏ï‡∏Å‡∏ï‡πà‡∏≤‡∏á‡∏à‡∏≤‡∏Å Repo ‡πÄ‡∏î‡∏¥‡∏°

### ‡πÑ‡∏ü‡∏•‡πå‡∏ó‡∏µ‡πà‡∏°‡∏µ‡∏Å‡∏≤‡∏£‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÅ‡∏õ‡∏•‡∏á
| ‡πÑ‡∏ü‡∏•‡πå | ‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞ | ‡∏´‡∏°‡∏≤‡∏¢‡πÄ‡∏´‡∏ï‡∏∏ |
|------|-------|----------|
| `vga_controller_20mhz.vhd` | ‚úÖ ‡πÅ‡∏Å‡πâ‡πÅ‡∏•‡πâ‡∏ß | ‡πÅ‡∏Å‡πâ‡∏ö‡∏±‡πä‡∏Å `else` ‡∏ã‡πâ‡∏≥ ‡πÅ‡∏•‡∏∞ `pixel_clk` |
| `fpga2_top_3bit_rgb_Version2.vhd` | ‚úÖ ‡πÅ‡∏Å‡πâ‡πÅ‡∏•‡πâ‡∏ß | ‡πÅ‡∏Å‡πâ port map `pixel_clk` |
| `display_renderer_3bit_rgb_Version2.vhd` | ‚úÖ ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á | ‡πÉ‡∏ä‡πâ `pixel_clk` ‡πÅ‡∏•‡πâ‡∏ß |
| `char_rom.vhd` | ‚úÖ ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á | ‡πÉ‡∏ä‡πâ `pixel_clk` ‡πÅ‡∏•‡πâ‡∏ß |
| `clock_generator.vhd` | ‚úÖ ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á | ‡∏°‡∏µ‡∏≠‡∏¢‡∏π‡πà‡πÅ‡∏•‡πâ‡∏ß ‡πÉ‡∏ä‡πâ DCM |

### ‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á Clock
```
20 MHz (P123)
    ‚Üì
[clock_generator (DCM)]
    ‚Üì
50 MHz (clk_50) ‚îÄ‚îÄ‚Üí (‡πÑ‡∏ß‡πâ‡πÉ‡∏ä‡πâ‡∏†‡∏≤‡∏¢‡∏´‡∏•‡∏±‡∏á)
    ‚Üì √∑2
25 MHz (clk_25) ‚îÄ‚îÄ‚Üí VGA Controller
                 ‚îÄ‚îÄ‚Üí Display Renderer
                 ‚îÄ‚îÄ‚Üí Char ROM
```

---

## üéØ ‡∏Ç‡πâ‡∏≠‡∏™‡∏£‡∏∏‡∏õ

**‡πÇ‡∏Ñ‡πâ‡∏î‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ö repo ‡πÅ‡∏•‡∏∞‡∏û‡∏£‡πâ‡∏≠‡∏° synthesize ‡πÅ‡∏•‡πâ‡∏ß!**

‡πÑ‡∏ü‡∏•‡πå‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î‡πÉ‡∏ô‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á lab ‡πÉ‡∏´‡∏°‡πà‡∏Ç‡∏≠‡∏á‡∏Ñ‡∏∏‡∏ì‡∏™‡∏≠‡∏î‡∏Ñ‡∏•‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô‡πÅ‡∏•‡∏∞‡πÑ‡∏°‡πà‡∏°‡∏µ syntax error ‡πÅ‡∏•‡πâ‡∏ß ‡∏ö‡∏±‡πä‡∏Å‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡∏ó‡∏µ‡πà‡∏û‡∏ö‡πÅ‡∏•‡∏∞‡πÅ‡∏Å‡πâ‡πÑ‡∏õ‡∏Ñ‡∏∑‡∏≠:
1. `vga_controller` ‡∏°‡∏µ `else` ‡∏ã‡πâ‡∏≥‡πÅ‡∏•‡∏∞‡πÉ‡∏ä‡πâ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà‡∏°‡∏µ
2. Port mapping ‡πÉ‡∏ô top-level ‡πÑ‡∏°‡πà‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ö component declaration

‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ‡∏Ñ‡∏∏‡∏ì‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ:
- ‚úÖ Synthesize design
- ‚úÖ Upload bitstream ‡πÑ‡∏õ‡∏ö‡∏≠‡∏£‡πå‡∏î
- ‚úÖ ‡∏ó‡∏î‡∏™‡∏≠‡∏ö‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î‡πÑ‡∏î‡πâ‡πÄ‡∏•‡∏¢

‡∏´‡∏≤‡∏Å‡∏°‡∏µ‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î (‡πÄ‡∏ä‡πà‡∏ô DCM ‡πÑ‡∏°‡πà lock ‡∏´‡∏£‡∏∑‡∏≠‡∏à‡∏≠‡∏¢‡∏±‡∏á‡πÑ‡∏°‡πà‡∏Ç‡∏∂‡πâ‡∏ô) ‡πÅ‡∏à‡πâ‡∏á‡∏°‡∏≤‡πÑ‡∏î‡πâ‡πÄ‡∏•‡∏¢!
