/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [27:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_0z[5] ? celloutsig_1_0z[2] : celloutsig_1_1z;
  assign celloutsig_0_23z = celloutsig_0_7z[5] ? celloutsig_0_21z : in_data[94];
  assign celloutsig_1_3z = ~(in_data[101] & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z[3] & celloutsig_1_9z[0]);
  assign celloutsig_0_3z = !(celloutsig_0_1z[9] ? _00_ : celloutsig_0_2z);
  assign celloutsig_1_2z = ~((in_data[98] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_5z[0]) & celloutsig_0_7z[5]);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(in_data[101]);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(_01_);
  assign celloutsig_0_16z = celloutsig_0_14z[2] | ~(celloutsig_0_8z);
  reg [10:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 11'h000;
    else _13_ <= in_data[25:15];
  assign { _02_[10:7], _01_, _00_, _02_[4:0] } = _13_;
  assign celloutsig_0_5z = celloutsig_0_1z[14:11] / { 1'h1, _01_, _00_, _02_[4] };
  assign celloutsig_0_22z = { celloutsig_0_19z[0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_20z } / { 1'h1, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_11z = { _02_[9:7], _01_, _00_, _02_[4] } == { _02_[10:7], _01_, _00_ };
  assign celloutsig_0_26z = { in_data[75:69], celloutsig_0_15z } == { _02_[10:7], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[179:177], celloutsig_1_5z } <= { celloutsig_1_0z[10:9], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[108:102], celloutsig_1_3z, celloutsig_1_2z } <= { celloutsig_1_0z[19:13], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_10z <= { celloutsig_1_10z[0], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_2z = { _00_, _02_[4:0] } && in_data[82:77];
  assign celloutsig_0_29z = { celloutsig_0_19z[5:2], celloutsig_0_20z, celloutsig_0_27z } && celloutsig_0_25z[26:21];
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_15z } < { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_5z[3] & ~(celloutsig_0_9z);
  assign celloutsig_1_9z = celloutsig_1_8z ? in_data[110:105] : { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_14z = celloutsig_0_1z[5] ? { celloutsig_0_1z[7], celloutsig_0_13z, celloutsig_0_4z } : { celloutsig_0_7z[4], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_8z ? { celloutsig_0_18z[3:2], celloutsig_0_9z, 1'h1, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_18z } : { celloutsig_0_18z[5:2], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_8z = { _02_[8:7], _01_, _00_ } != celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[187:162] | in_data[178:153];
  assign celloutsig_1_10z = in_data[189:185] | celloutsig_1_0z[18:14];
  assign celloutsig_1_1z = & celloutsig_1_0z[9:0];
  assign celloutsig_0_13z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, in_data[72:63] };
  assign celloutsig_0_15z = & { celloutsig_0_7z[5:4], celloutsig_0_7z[1:0], celloutsig_0_3z };
  assign celloutsig_0_24z = & { celloutsig_0_7z[5:4], celloutsig_0_7z[1:0], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_17z = | { celloutsig_0_11z, celloutsig_0_7z[5:4], celloutsig_0_7z[1:0] };
  assign celloutsig_0_20z = | { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_5z, _01_, _00_, _02_[8:7], _02_[4:1] };
  assign celloutsig_0_31z = { celloutsig_0_1z[11:9], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_17z } << { celloutsig_0_19z[9:8], celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[95:80] - in_data[46:31];
  assign celloutsig_0_18z = { _02_[7], _01_, celloutsig_0_14z, celloutsig_0_11z } - { celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[158:151], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } ~^ { in_data[121:112], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_1z[10], _02_[10:7], _01_, _00_, _02_[4:0], celloutsig_0_16z } ~^ { celloutsig_0_5z[1:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_10z = { celloutsig_0_7z[5:4], celloutsig_0_7z[1] } ^ { _00_, _02_[4:3] };
  assign celloutsig_0_6z = ~((_02_[3] & in_data[88]) | (celloutsig_0_3z & celloutsig_0_1z[4]));
  assign celloutsig_0_9z = ~((celloutsig_0_7z[4] & celloutsig_0_6z) | (_01_ & celloutsig_0_5z[0]));
  assign celloutsig_0_27z = ~((celloutsig_0_11z & celloutsig_0_17z) | (celloutsig_0_9z & celloutsig_0_11z));
  assign celloutsig_0_28z = ~((celloutsig_0_4z & celloutsig_0_27z) | (celloutsig_0_11z & celloutsig_0_27z));
  assign { celloutsig_0_7z[5:4], celloutsig_0_7z[1:0] } = ~ celloutsig_0_5z;
  assign _02_[6:5] = { _01_, _00_ };
  assign celloutsig_0_7z[3:2] = celloutsig_0_7z[5:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
