

================================================================
== Vitis HLS Report for 'consumer'
================================================================
* Date:           Fri Jan  9 14:28:18 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.665 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_consumer_Pipeline_VITIS_LOOP_15_1_fu_36  |consumer_Pipeline_VITIS_LOOP_15_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       34|      139|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       32|     -|
|Register             |        -|      -|       37|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       71|      173|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |grp_consumer_Pipeline_VITIS_LOOP_15_1_fu_36  |consumer_Pipeline_VITIS_LOOP_15_1  |        0|   0|  34|  139|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |Total                                        |                                   |        0|   0|  34|  139|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   8|          4|    1|          4|
    |ap_done                      |   8|          2|    1|          2|
    |dualInfeasRay_SVfifo_i_read  |   8|          2|    1|          2|
    |nRows_assign_blk_n           |   8|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  32|         10|    4|         10|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |grp_consumer_Pipeline_VITIS_LOOP_15_1_fu_36_ap_start_reg  |   1|   0|    1|          0|
    |n_reg_45                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  37|   0|   37|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                consumer|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                consumer|  return value|
|dualInfeasRay_SVfifo_i_dout            |   in|  512|     ap_fifo|  dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_num_data_valid  |   in|    3|     ap_fifo|  dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_fifo_cap        |   in|    3|     ap_fifo|  dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_empty_n         |   in|    1|     ap_fifo|  dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_read            |  out|    1|     ap_fifo|  dualInfeasRay_SVfifo_i|       pointer|
|nRows_assign_dout                      |   in|   32|     ap_fifo|            nRows_assign|       pointer|
|nRows_assign_num_data_valid            |   in|    3|     ap_fifo|            nRows_assign|       pointer|
|nRows_assign_fifo_cap                  |   in|    3|     ap_fifo|            nRows_assign|       pointer|
|nRows_assign_empty_n                   |   in|    1|     ap_fifo|            nRows_assign|       pointer|
|nRows_assign_read                      |  out|    1|     ap_fifo|            nRows_assign|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

