 II
中文摘要 
    本計畫的目標在於以硬體精簡化的電路架構來完成一個所謂的以軟體定義
之無線電收發機系統晶片。我們採用零中頻架構，收發機內部電路包含有：接
收機與發射機的射頻電路、發射機類比基頻濾波器、接收機可程式類比基頻電
路、頻率合成器、類比-數位轉換器、數位-類比轉換器以及時脈產生器。 
    子計劃一目標為軟體無線電射頻前端電路與發射機類比基頻濾波器之研
製。利用我們所提出的電阻回授與串聯電感共振並行的方式， 低雜音放大器可
達成 800MHz~6GHz 的寬頻匹配。在 1.5-V 的操作下就可達成寬頻增益與極低
的雜音指數。利用類似的方法，驅動放大器也能達成 800 MHz ~6GHz 的寬頻匹
配，並在 1.5-V 的操作下就可達成優良的線性度與輸出功率。在發射機的低通濾
波器中，我們運用自動調整頻寬去達成精準的轉角頻率；此外我們也利用直流
偏移消除電路去降低輸出頻譜上的本地振盪隙漏(LO leakage)。 
    子計劃二目標為接收機可程式基頻電路與頻率合成器之研製。接收機基頻
電路設計上，我們所採用的架構是縮減取樣濾波器，因為它可提供極佳的反混
疊失真。此外這種濾波器的頻寬會是取樣頻的函數，只要調整取樣頻率就可以
任意地調整濾波器的頻寬，這樣的架構大大地提昇接收機的靈活度。我們用分
數型頻率合成器來產生收發系統中 800MHz~6GHz 的本地振盪信號，並在壓控
振盪器的設計中採用差動電壓控制可變電容。另一方面的研究是關於利用
transformer-C 做為共振腔的 VCO。將這種架構與差動電壓控制可變電容 VCO 
架構結合，使其互相截長補短，這個新型的 VCO 就能達成更寬的可調頻率與更
低的相位雜音。 
    子計劃三目標為設計一個能夠重組(Reconfigurable)、高效能、低功耗、低成
本的 Sigma Delta ADC。為了達到複雜的規格要求，將採用模擬退火演算法
(Simulated Annealing)來做最佳化電路設計，並採用 MASH 架構設計一個可調式
的 Sigma Delta Modulator，從上層的系統到底層的電路設計利用最佳化的設計方
式來取得一組可以適用所有規格要求並且達到 Software-Defined Radio 所有規
格的要求。最後再設計一個可以操作在不同輸入 Bits 及不同頻率的類比數位轉
換器之設計，以同時達到多模操作且低功率消耗。 
 
關鍵詞: 軟體無線電、收發機、零中頻、射頻電路、濾波器、頻率合成器、類
比-數位轉換器、數位-類比轉換器、時脈產生器。 
 
 IV
目錄 
前言.................................................................................................1 
研究目的.........................................................................................1 
文獻探討.........................................................................................2 
研究方法.........................................................................................2 
結果與討論...................................................................................14 
研究成果.......................................................................................20 
參考文獻.......................................................................................21 
成果報告自評表...........................................................................22 
成果推廣資料表...........................................................................24 
 
 2
is digital, enabled by an A/D converter (ADC) 
at the antenna. It is soon apparent that the ADC 
in the SDR receiver (SDR RX) must fulfill 
extraordinary specifications. For example, to 
digitize the frequency band from 800 MHz to 
5.5 GHz, where all of today’s cellular and 
WLAN channels lie, will require a 12 bit, 11 
GS/s ADC. Not only is this ADC impossible 
today, it will remain so in the foreseeable future 
because ADC dynamic range and conversion 
are known to progress at a rate much slower 
than Moore’s law. Even if we knew how to 
build an ADC with these specifications, its 
power dissipation might be hundreds of watts. 
To find a way out of this impasse, we must 
question Mitola’s paradigm. To break the link 
between carrier frequency and ADC sample rate, 
the band of interest can be first downconverted 
to within the ADC’s Nyquist band. Toshiba uses 
RF prefilters for antialiasing to realize a mainly 
digital, flexible receiver for PDC and DCS. 
Switch selectable RF filters at 1.5 and 1.9 GHz 
pass 27-MHz-wide bands which are digitized. 
The 27-MHz-wide band is translated to one 
side of DC so that the stopband of the RF filter 
attenuates images that will now lie on the other 
side of DC. With these measures, the image is 
actually suppressed by 70 dB. This receiver is 
one step in the right direction even though the 
covered bandwidth was still limited. Recently, 
Professor Abidi from UCLA has proved the 
practicability of SDR by utilizing a wideband 
receiver architecture, which again validates the 
importance of frequency conversion. To realize 
of the front-end circuits required in this 
application, we have developed a series of 
design equations for wideband LNA, mixer, 
and bandwidth-tunable low pass filter. 
Hopefully by this proposal, we can fulfill the 
prospect of the SDR [1]. 
 
三、文獻探討 
目前關於軟體定義無線電的研究在國內
電子學門尚未受到重視，然而在國外實際上
卻已經有許多研究團隊在關心這個議題。以
比利時Leuven大學的Dr. Craninckx為主的研
究團隊，在今年 ISSCC 會議上發表了一個在
130nm CMOS 製程下實現的軟體定義無線電
收發機[2]。Dr. Craninckx 的架構是以可調整
式射頻電路搭配可調整式基頻電路所達成的
軟體定義無線電收發機。然而在這篇論文
中，確有一些實際上的問題。首先是在射頻
前端電路之前所置放的一個微機電式開關，
以針對不同頻帶切換相對應的匹配電路。從
應用的角度看起來，前端的開關與匹配電路
會因為要支援的系統種類變多而變得很複
雜，且耗費更多生產成本。此外在類比基頻
電路的方面，他們是利用切換電容電阻與
OTA 的數目來達成基頻電路的可變增益與低
通濾波的轉角頻率，整個電路特性會因此嚴
重地受到製程偏移的影響。 
美國 UCLA 的 Abidi 教授所指導的研究
團隊，在今年 ISSCC 會議上發表了一個在
90nm CMOS 製程下實現的軟體定義無線電
接收機[3-4]。與 Craninckx 不同的是他是利用
數位信號處理的觀念去設計濾波器，因此還
可以一併處理反混疊失真的問題。 
 
四、研究方法 
The whole picture of the proposed 
wideband SDR transceiver is depicted in Fig. 1. 
The research of this sub-project is mainly 
focused on the RF functional blocks including 
low noise amplifier, mixer, driver and low pass 
filter for transmitter. The other three 
sub-projects will be interested in the frequency 
synthesizer, baseband circuits, and analog to 
digital converter.  
 
Fig.1 The block diagram of the proposed SDR 
transceiver.
 4
With the global shunt feedback effect 
introduced by the resistor RFB, the input 
impedance of the amplifier is 
               
1
1//
gs
fin sC
RZ =          (1) 
, where the impedance Rf looking into the 
feedback resistor RFB is given by 
                  
Lm
LFB
Rg
RR
11+
+       (2) 
in Fig. 3 (b). The input impedance Zin is 
dominated by Rf since the impedance looking 
into the gate of M1 is relatively high. Therefore, 
the feedback resistor RFB can be adjusted to 
obtain good input return loss. According 
equation (1), the input return loss S11 can be 
expressed as 
  
10
10
01
01
11 1
1
)1(
)1(
gsff
gsff
gsf
gsf
CsRZR
 CsRZR
=
+ZsC//R
ZsC//R
=S ++
−−−   (3) 
The Rf is normalized with Z0  
                   
0
=
Z
R
r
f            (4) 
, thus equation (3) can be expressed as 
               
1
1
11 1
1
gsf
gsf
CRjr
CRjr
S ω
ω
++
−−=      (5) 
In general, S11 should be smaller than -10 dB 
over the bandwidth of interest for the well 
matching condition in amplifier design, i.e., 
         ( )( ) 10
1
1
1
2
1
222
2
1
222
2
11 ≤++
+−=
gsf
gsf
CRr
CRr
S ω
ω      (6) 
From equation (6), the matching bandwidth can 
be derived as below: 
              
1
2
3
9229
gsf CR
rr −+−=ω         (7) 
The solutions of r  that satisfy the equation (7) 
can be obtained as follows: 
92.152.0 ≤≤ r       (8) 
Therefore, the correspondent range for Rf is 
equal to 
               96≤≤26 fR .        (9) 
Here the example for real case design is 
given, the power gain of 12 dB (ignored the 
effect of RFB at the start of estimation) is chosen 
to meet the cases of conventional wideband 
application while considering the parasitic loss 
of 2 dB [5]-[12]. The correspondent voltage 
gain from gate of M1 to RL is 41 =Lm Rg . Thus 
the transconductance of 80 mS is obtained. 
The resistant in the shunt feedback path 
directly adds noise current to the input leading 
to increase the overall NF of the amplifier. 
Proper selection of a shunt feedback resistor, 
however, can minimize the noise contribution 
from the feedback resistor. The higher Rf of 
70Ω  (> 50Ω ) is chosen for obtaining the lower 
NF. By equation (2), the RFB of 300 Ω  is 
obtained. Furthermore, the reasonable power 
consumption for wideband LNA designs 
[5]-[12] are 9~33.2 mW. The lower power 
consumption of 12 mW is chosen, thus the bias 
current of this amplifier is 10 mA while 
operating with the voltage of 1.2 V. The respect 
size ratio of the M1 can be decided that the 
correspondent intrinsic capacitor Cgs1 is 200 fF. 
Now, the Rf and Cgs1 are given, from 
equation (7) the matching bandwidth can be 
swept to the reasonable Rf corresponded to the 
equation (9) as shown in Fig. 4. It can be 
observed that the about 40Ω  of Rf will achieve 
the maximum matching bandwidth. It indicates 
that the tradeoff between matching bandwidth 
and NF are raised from the conventional 
resistive feedback topology for LNA design. 
 6
( )
13
213
gsf CR
rr +−=ω                      (14) 
Note that the inductor Lg in equation (11) is 
also derived from the needed inductance for 
canceling the effect of Cgs1 of M1 to reach 
50+j0Ω  at 
 
          2
1
2
0 1/
gsf
f
CR
ZR −=ω              (15) 
such as 7.2 GHz in Fig. 5. If Rf <Z0, the input 
Γ-coefficient curve will have no crossover point 
on the 50 Ω  constant-resistance circle except 
for DC. 
 
Fig. 7 Analytic results: matching bandwidth 
versus frequency for each case. 
 
 
Fig. 8 Analytic matching bandwidth versus 
feedback resistor Rf for each case. 
 
(a) 
(b) 
Fig. 9 Cascode amplifier with resistive shunt 
feedback: (a) schematic, (b) small-signal 
model. 
 
(a) 
 
(b) 
Fig. 10 Small-signal model for cascode 
amplifier with resistive shunt feedback: (a) 
feedback after inductor LP, (b) feedback before 
inductor LP. 
By equation (11), the Rf of 70Ω and Cgs1 of 
200 fF are chosen as mentioned previously, the 
Lg of 0.7 nH is obtained, thus the frequency at 
the matching boundary can be obtained by 
equation (15), is equal to 12.4 GHz and also 
can be seen in Fig. 5 and Fig. 7. 
 8
 
Fig. 11 Analytic 3-dB bandwidth versus 
feedback resistor RFB for each case. 
C. Analysis for the Flatness of Noise Figure 
In wideband applications, it is important for a 
wideband amplifier with the flat gain response 
and the wideband input impedance matching, 
the flatness of the NF is also required. In this 
Section, the flatness of NF is analyzed to gain 
more insight for wideband LNA design. 
Fig. 12 shows the equivalent of Fig. 10 (a) 
for its NF calculation. The source resistor Rs 
thermal noise voltage Se , feedback resistor RFB 
thermal noise current 
FBnRi , gate induced noise 
current gni and channel resistor thermal noise 
current ndi  are given. Their mean square 
values are listed in equations (21)-(24), 
respectively.  
 
Fig. 12 Equivalent circuit of Fig. 10 (a) for 
noise calculation. 
 
fkTRe SS Δ= 42                    (21) 
FB
nR R
fkTi
FB
Δ= 42                         (22) 
1
2
1
2
2
5
4
m
gs
gn g
fCkT
i
Δ= δω                (23) 
fgkTi mdn Δ= 12 4 γ                 (24) 
Where 1mg , and 1gsC are the transconductance 
and the gate-to-source capacitance of M1. k  
is the Boltzmann constant, T is absolute 
temperature, and f  is frequency. δ  and γ  
are the coefficients of gate noise and channel 
noise, respectively. Here, δ  of 4.1 and γ  of 
2.21 are chosen base on the measured results in 
[11]. 
By definition of the NF, the noise factor F 
can be expressed in the form, 
2
,
2
,
2
,
2
,
2
,
2
,1
outns
outnR
outns
outdn
outns
outgn
i
i
i
i
i
i
F FB+++=         (25) 
Where 2,outnsi , 2,outgni , 2,outdni ,  2,outnRFBi   are 
given by a careful analysis yields   
2
11
2
"
1
2
,
1
1
4
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢
⎣
⎡
++⎟⎟⎠
⎞
⎜⎜⎝
⎛ ++
−
⋅Δ=
FB
S
Sgs
FB
g
ggs
FB
m
Soutns
R
RRC
R
L
sLCs
R
g
fkTRi ,          
           (26) 
( ) 2
"
1
"
11
"
11
2
1
22
2
, 1
1
5
4
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
−
++++⋅Δ=
FB
SmSgsgmggs
m
gs
outgn
R
gm
RgRCLgsLCs
g
fCkT
i
δω
,                         (27) 
2
2
2
22
2
1
2
, 1
1
4
⎟⎟
⎟⎟
⎟
⎠
⎞
⎜⎜
⎜⎜
⎜
⎝
⎛
+
⋅+⋅Δ=
d
P
d
gsm
m
moutdn
sC
sL
sC
sCg
g
fgkTi γ     (28) 
( ) 2
"
1
"
11
"
11
2
2
, 1
14
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
−
++++⋅Δ=
FB
Smsgsgmggs
FB
outnR
R
gm
RgRCLgsLCs
R
fkTi
FB
 
   (29) 
In which,  
Pd
m
gs
mm
LCs
g
sC
gg
2
2
2
2
1
"
1
1
1
1
1
+⋅+
⋅=       (30) 
 10
the inductor Lg is not only used for extending 
the matching bandwidth, but also flattening the 
NF of conventional resistive feedback LNA. 
Fig. 16 shows the analytic NF results for a 
critical-damped (Qin=0.707) input network of 
the wideband LNA with varies inductor LP. The 
use of inductor LP is also helpful for improving 
NF in higher frequency while in gain 
enhancement. 
 
Fig. 13 Analytic results for individual noise 
contribution to the noise factor of the circuit.  
 
Fig. 14 Analytic NF results for varies Qin and 
Qdn.  
 
Fig. 15 Analytic NF results for varies Lg 
keeping the Cgs1=200 fF.  
 
Fig. 16 Analytic NF results for varies LP 
keeping the Qin of 0.707 and Qdn of 0.761. 
D. Receiver Design 
Fig. 17 shows the proposed front-end 
integrated receiver circuit. The proposed SDR 
receiver is planned for the applications around 
the frequency of 800 MHz ~ 6 GHz. The gain 
in higher frequencies is prevented from rolling 
off by the series inductors LP. To complete the 
single to differential transition, the wideband 
micro-mixer is used for designing a wideband 
down-converter. This topology is with the 
function of single-differential transition. 
Fig. 18 shows the simulated results for 
wideband LNA. The gain of >13 dB and 
return-loss of <-10 dB are obtained in the 
frequency band of 800 MHz ~ 6 GHz as shown 
in Fig. 18(a). The NF is < 2.8 dB in the 
frequency band of 800 MHz ~ 6 GHz as shown 
in Fig. 18(b). 
Fig. 19 shows the simulated results for 
SDR wideband receiver. The return- loss of 
<-10 dB is obtained in the frequency band of 
800 MHz ~ 6 GHz as shown in Fig. 19(a). The 
RF frequency, 800 MHz (lower boundary) and 
6 GHz (higher boundary) are down-converted 
respectively with LO to the IF frequencies of 
0.1~528MHz as shown in Fig. 19 (b). It can be 
seen that the error of the conversion gain is < 2 
dB over the frequency band of 800 MHz ~ 6 
GHz. The NF of SDR wideband receiver is 
shown in Fig. 19(c). Fig. 19 (d) shows the 
down-converted IF differential signal. The 
proposed SDR wideband receiver draws 11.5 
mA from VDD of 1.5 V. 
 12
 
(d) 
Fig. 19 Simulated results for wideband receiver: 
(a) Input return-loss, (b) Conversion gain, (c) 
NF, (d) Input and output swing. 
 
E. Transmitter Design 
   Fig. 20 shows the proposed front-end 
integrated transmitter circuit. The conventional 
cascode topology in Fig. 21 is not suitable to 
design a high linearity transmitter because of its 
poor linearity. The strategy is to design a driver 
amplifier with the topology of two-stage. To 
prevent the gain at high frequency from rolling 
off, the gain in higher frequencies is 
compensated by the series inductors, Lg, Lg1, 
L1, Lp.  
 
Fig. 20 Circuit topology of wideband 
transmitter for SDR 
 
Fig. 21 Cascode amplifier with resistive shunt 
feedback 
Fig. 22 shows simulated S-parameter for the 
driver amplifier. Fig. 22 (a) shows that the 
proposed driver amplifier has the variable gain 
range of >20 dB and the output return-loss of 
<-10 dB while varying the power gain as shown 
in Fig. 22(b). Fig. 23 (a) shows the output 
return loss of whole SDR transmitter. The 
return- loss of <-10 dB are revealed in the 
frequency band of 800 MHz ~ 6 GHz. Fig. 23 
(b) shows the output spectrum under the 
condition of  input power of -20 dBm (at 
500MHz). It also reveals that the output power 
of the transmitter is above -10 dBm over the 
frequency range of 800 MHz ~ 6 GHz. Besides, 
the down-converted signal also appears in the 
output spectrum. It can be further omitted by 
the topology of single-sideband mixer. Fig. 23 
(c) shows the linearity of the SDR transmitter. 
This transmitter shows the output 1-dB 
compression point at -5.1 dBm. The proposed 
SDR wideband transmitter draws 12 mA from 
VDD of 1.5 V. 
 
(a) 
 14
 
Fig. 26 The SAR-DCOC model 
By sensing the polarity of the DC-offset at 
the output by the comparator, the SAR control 
logic decide the digital bits in a successive 
approximating way to control the amount of 
current feedback through a current mode DAC. 
The current feedback signals are converted 
back to those in voltage domain by series 
resistors in the paths The simulated AC 
response of the filter is shown in Fig. 27. 
   
   (a)              (b)  
Fig. 27 Simulated AC response of the filter with 
f3dB of (a) 5MHz. (b) 20MHz 
To insure the stability of the filter, 
differential- and common-mode pulses are 
applied to the filter and the transient simulation 
is run to check the time-domain performance, 
as shown in Fig 28. 
   (a)      (b)  
Fig. 28 Stability simulations by input (a) 
differential- mode (b) common-mode pulses 
五、結果與討論 
A. Receiver 
    所設計之接收機的晶片照片圖如圖29，
其電路架構如圖17所示，第一級的低雜訊放
大器是利用電阻回授式放大器架構使得輸入
匹配頻寬可以達到寬頻的效果；搭配串連突
峰電感Ld以提升高頻的增益；並選擇適當的
Lg使雜訊指數能較低且平坦。電路量測為on 
wafer的方式進行，其S參數、雜訊指數與轉
換增益的效能如圖30，在我們所設計的頻率
範圍內800MHz~6GHz，其S11的匹配皆在
-7.3dB以下、雜訊指數約6~10dB、轉換增益
最高可達到20dB。線性度IIP3為-7 ~ -10dBm。 
 
Fig. 29 接收機晶片照片圖 
 
-25
-20
-15
-10
-5
0
5
10
15
20
25
0 1 2 3 4 5 6 7 8 9 10
Frequency (GHz)
S1
1,
 N
F,
 &
 C
on
ve
rs
io
n 
G
ai
n 
(d
B)
Conversion Gain
S11
NF
 
Fig. 30 接收機輸入匹配、雜訊指數與轉換增
益量測結果 
 
B. Driver amplifier 
    所設計之驅動放大器的晶片照片圖如圖
31，其電路架構如圖32所示，利用串級兩級
共源級放大器的方式使得線性度得以改善，
以便不失真的輸出較大功率給後級之功率放
大器。電路量測為on wafer的方式進行，其S
參數的效能如圖33，在我們所設計的頻率範
 16
-10
-5
0
5
10
15
20
25
0 1 2 3 4 5 6 7
Frequency (GHz)
Ga
in 
(d
B)
Po
we
r (
dB
m)
Gain
OIP3
 
(c) 
Fig. 36 Measurement results for wideband transmitter: (a) 
Output return-loss, (b) Output spectrum, (c) Gain and 
linearity 
 
D. The Flexible Low-Pass Filter 
The die photograph and corresponding 
PCB design of the chip flexible Low-Pass Filter 
is shown in Fig. 37 and Fig. 38 respectively. 
 
 
Fig. 37 Die photograph of the flexible Low-Pass Filter 
 
 
Fig. 38 PCB of the flexible Low-Pass Filter and 
Transformer 
 
Fig. 39, 40, 41, 42, 43, and 44 show the 
measured AC response of the LPF at the 
condition of different control bit on/off. When 
control bit0 is on, the corner frequency of LPF 
is 0.569 MHz; when control bit1 is on, the 
corner frequency of LPF is 1.157 MHz; when 
control bit2 is on, the corner frequency of LPF 
is 2.205 MHz; when control bit3 is on, the 
corner frequency of LPF is 4.251 MHz; when 
control bit4 is on, the corner frequency of LPF 
is 7.484 MHz; when all control bits are on, the 
corner frequency of LPF is 13.229 MHz. 
 
 
Fig. 39 Measured AC response of the LPF 
( Bit0: f3dB = 0.569 MHz ) 
 
Fig. 40 Measured AC response of the LPF 
( Bit1: f3dB = 1.157 MHz ) 
 
 
Fig. 41 Measured AC response of the LPF 
( Bit2: f3dB = 2.205 MHz ) 
 
 
Fig. 42 Measured AC response of the LPF 
( Bit3: f3dB = 4.251 MHz ) 
 
 
Fig. 43Measured AC response of the LPF 
( Bit4: f3dB = 7.484 MHz ) 
 
 18
and achieves a fine resolution of 10 uA, around 
twentieth the minimum ICP. 
 
Fig. 47 The adopted ICP versus VCO frequency. 
VCO 
There exist more difficulties in the design of 
the VCO than in other components of the 
synthesizer, especially when it is for an SDR. 
The VCO must provide a very wide tuning 
range and present low phase noise, required by 
wireless communication systems of interest. 
CMOS LC VCOs with turning ranges around 
50% have been reported, where 
switch-capacitor arrays are adopted and digital 
control circuits is required to perform the 
frequency band pre-selection.  
In this work, differentially-tuned varactors 
are adopted to implement the high-gain LC 
VCO. The architecture with differentially-tuned 
varactors can minimize the common mode 
noise from high-gain varactors for VCOs with 
wide tuning ranges. The schematic of the 
differentially -tuned VCO is shown in Fig. 1.3. 
The complementary MOS cross-coupled pairs 
provide the negative transconductance (gm) for 
the VCO, where the tail current source is absent 
as it can contribute considerable phase noise to 
the high-gain VCO through the AM-to-FM 
mechanism. As shown in Fig. 48, a 
common-source amplifier plays the role of a 
voltage converter whose input and output 
voltages are both applied to control the 
varactors to achieve the differential tuning. 
Notably, a capacitor at the output of the voltage 
converter is required to suppress the flicker 
noise contribution from the PMOS.    
 
Fig. 48 The schematic of the differentially-tuned VCO. 
DSM 
The fractional-N synthesizer employs a 
24-bit third-order mash-type DSM for 
high-pass noise shaping. Conventionally, a 
MASH3 DSM is a cascade of three 
accumulators of the same bit size. However, the 
second and the third stages require fewer bits 
than the first one does to deal with the 
quantization noise. Therefore, the sizes of the 
second and the third accumulators can be 
simplified to 16 bits and 8 bits, respectively. In 
this way, the hardware of the DSM can be 
reduced by 1/3, that is, the chip area of the 
third-order DSM can be the same as that of a 
second-order one. Moreover, 8-bit 
accumulators are inserted as delay units to deal 
with the carry delay issue. 
 
Measurement and Discussions  
The proposed synthesizer is implemented 
using 90-nm CMOS technology. The VCO and 
the charge pump together draw 26 mW from a 
1.5-V supply while the rest part dissipates 33 
mW from a 1.2-V supply, corresponding to a 
total power consumption of 59 mW. As 
mentioned in Sec II, each SCL divide-by-two 
circuit is followed by a buffer which dissipates 
4.8 mW from the 1.2 V supply. The high-power 
buffer can provide sufficient driving capability 
during the measurement, which may be 
unnecessary in practical use. Therefore, the 
required power consumption of the synthesizer 
is possibly 45 mW in the real situation.  
The phase noises of the synthesized carrier 
signals were measured with the R&S® Signal 
Source Analyzer FSUP26. Fig. 49 shows the 
measured phase noises of the 4.99-GHz output 
signals from a divide-by-two circuit, where the 
 20
resolution 
Phase noise 
@10KHz offset 
(4.988GHz) 
Integer mode: -91 dBc/Hz 
fraction mode: -78.8 dBc/Hz 
BFM @10KHz 
(Carrier: 4.988GHz) 
Integer mode: -211 dBc/Hz 
fraction mode: -199 dBc/Hz 
Reference spur  -68 dBc 
Technology 90-nm CMOS 
Die area 0.95 mm2 
 
 
Fig. 52 The chip microphotograph. 
 
    總結來說，在本計畫執行期間，已將各
軟體無線電系統之子電路等方塊整合於單一
晶片上，且各方塊中之最後量測結果都符合
當初計畫書中所提出之規格，因此本計畫之
執行相當成功，整體整合之軟體無線電系統
晶片佈局圖如 Fig. 53 所示。 
 
Fig. 53 軟體無線電系統晶片佈局圖 
 
六、研究成果 
此計畫所衍生之成果已發表於國際各大
期刊論文與會議論文之中，詳細資訊如下列
所示。 
[1] H. K. Chen, et al., “2010-Analysis and 
Design of a 1.6–28-GHz Compact 
Wideband LNA in 90-nm CMOS Using a 
π-Match Input Network,” IEEE, Trans. 
Microwave Theory and Techniques, vol. 58, 
no. 8,  pp. 2092-2104, Aug., 2010 . 
[2] K. T. Lin, H. K. Chen, T. Wang, and S. S. 
Lu, "A 0.4 – 6 GHz Variable-gain Driver 
Amplifier for Software-Defined Radio," 
2010 Asia-Pacific Microwave Conference 
(APMC 2010), Yokohama, Japan, 
December 7-10, 2010. 
[3] W. S. Hung, K. T. Lin, J. Y. Hsieh, and S. S. 
Lu, "A 2–6GHz broadband CMOS 
low-noise amplifier with current reuse 
topology utilizing a noise-shaping 
technique," in IEEE Int. Circuits and 
Systems Symposium (ISCAS 2011), Rio de 
Janeiro, Brazil, May 15-18, 2011. 
[4] H. K. Chen, et al., “A compact-size 
dual-band (tri-mode) receiver front-end 
with switched harmonic mixer and 
technology scaling,” in Proc. IEEE Radio 
Frequency Integrated Circuits Symposium 
(RFIC2011), Jun., 2011 
[5] H.-C. Chen, T. Wang, H.-W. Chiu, Y.-C. 
Yang, T.-H. Kao, G.-W. Huang and S.-S. Lu, 
"A 5-GHz-Band CMOS Receiver with Low 
LO-Self-Mixing Front-end", IEEE 
Transactions on Circuits and Systems I, 
Volume 56, Issue 4, Page(s):705 - 713, 
April, 2009. 
[6] H.-C. Chen, T. Wang, H.-W. Chiu, T.-H. 
Kao, and S.-S. Lu, "0.5-V 5.6-GHz CMOS 
Receiver Subsystem", IEEE Transactions on 
Microwave Theory and Techniques, Volume 
57, Issue 2, Page(s):329 – 335, Feb. 2009.  
[7] S. S. Lu, H. C. Chen and S. A. Yu, "More 
on the Impulse Sensitivity Functions of 
CMOS Differential LC Oscillators", IEICE 
Trans. Fundam. Electron. Commun. 
Comput. Sci. Aug., 2011. (SCI) 
[8] Y. T. Lin, Y. S. Lin, C. H. Chen, H. C. Chen, 
Y. C. Yang, and S. S. Lu, “A 0.5-V 
Biomedical System-on-a-Chip for Intrabody 
Communication System,” IEEE Trans. on 
Industry Electronics, pp. 690-699, vol. 58, 
no. 2, Feb. 2011. (SCI) 
[9] H. C. Chen, C. H. Kuo, and S. S. Lu,"The 
Effect of Field-Plate Technique on CMOS 
 22
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
█達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：█已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 █申請中 □無 
技轉：□已技轉 □洽談中 █無 
其他：（以 100 字為限） 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
 
    在本計畫中，研發出一適用於軟體無線電通訊系統之射頻前端電路以及
基頻的濾波器電路和類比數位轉換器等。前端電路包括低雜訊放大器、混頻
器、驅動放大器和頻率合成器等電路方塊，其最大的挑戰是必須設計可傳送
接收一個非常寬廣的頻帶範圍之信號，從 800MHz~6GHz，並維持在此頻帶中
電路特性的一致。在計畫執行期間，設計出一超寬頻架構的低雜訊放大器，
除了過去常見的輸入匹配和增益部分的計算分析，更研究分析出雜訊指數對
頻率響應的關係，以設計出兼具低雜訊值與各頻率下皆能達到平坦效果的雜
訊指數；另外也發展出可涵蓋此廣大頻率範圍之頻率合成器，利用除頻的技
巧將 6.8~10GHz 的範圍延伸至整體所需頻帶上；濾波器的設計也需隨各種不
同通訊規格的規範，而可彈性的調整濾波器的頻寬等重要參數，最後並將各
 24
國科會補助計畫衍生研發成果推廣資料表 
   日期：100 年 10 月 31 日 
國科會補助計畫 
計畫名稱：軟體無線電系統晶片—總計畫 
計畫主持人：呂學士 
計畫編號：NSC 98-2221-E-002-155-MY2   
領域：無線通訊及民生 
（中文）可變頻率響應之低雜訊放大器及切換頻率響應之方法 
研發成果名稱 （英文）LOW NOISE AMPLIFIER WITH ADAPTIVE FREQUENCY 
RESPONSES AND METHOD OF SWITCHING FREQUENCY RESPONSES 
THEREOF 
成果歸屬機構 國立台灣大學 發明人 (創作人) 
呂學士、王裕翔、林冠廷
（中文） 
    本發明為利用一個等效上可以改變尺寸的電晶體來改變低雜
訊放大器的頻率響應，其包含 S11 以及 S21，以達到可以提供多種
頻帶選擇並且不受其他頻帶干擾的效果。 
    本發明的電路架構包括複數個並聯串疊(cascode)的電晶
體、複數個開關、複數個反相器、複數個電感、電容、電阻。其
中並聯串疊的電晶體以特殊比例組成並擁有相同的過驅電壓
(overdrive)。而開關由電晶體實現，其控制信號可形成許多開關
的組態，藉此來控制低雜訊放大器的頻率響應。反相器是產生互
補的控制信號以適當的讓並聯串疊的電晶體操作在正常工作區
域。 
 
技術說明 （英文） 
    The present invention relates a low noise amplifier with 
adaptive frequency responses and method of switching 
frequency responses thereof. The low noise amplifier 
comprises an inductive degeneration circuit, N cascade 
circuits and N switches. The inductive degeneration circuit 
having a frequency response value is able to provide an input 
impedance. Each of the cascade circuits are connected in 
parallel to the inductive degeneration circuit. Each of the 
switches is connected to a corresponding cascade circuit 
respectively. Each of the cascade circuit is turned ON or 
OFF by turning ON or OFF the corresponding switch to switch 
the frequency response value. 
產業別 無線通訊及民生產業 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/30
國科會補助計畫
計畫名稱: 總計畫
計畫主持人: 呂學士
計畫編號: 98-2221-E-002-155-MY2 學門領域: 積體電路及系統設計
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
旺宏金矽獎-銅獎 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
