\documentclass{beamer}
 
\usepackage{graphicx}
\usepackage[binary-units=true]{siunitx}

\title{Hardware Acceleration of Key-Value Stores}
\author{Sagar Karandikar, Howard Mao, Albert Ou, Soumya Basu}
\institute[UC Berkeley]{\textsc{University of California, Berkeley}}

\begin{document}
\frame{\titlepage}

\begin{frame}
    \input{introduction.tex}
\end{frame}

\begin{frame}{System Architecture}
    \includegraphics[width=\linewidth]{../img/system-kvstore.pdf}
\end{frame}

\begin{frame}{Accelerator}
    \includegraphics[width=\linewidth]{../img/kvstore.pdf}
\end{frame}

\begin{frame}{Traffic Manager}
    \includegraphics[width=\linewidth]{../img/frontend.pdf}
\end{frame}

\begin{frame}{DMA}
    \includegraphics[width=0.5\linewidth]{../img/dma-tx.pdf}
    \includegraphics[width=0.5\linewidth]{../img/dma-rx.pdf}
\end{frame}

\begin{frame}
    \input{design-space-expl-params.tex}
\end{frame}

\begin{frame}{Fixed Parameters}
    \begin{itemize}
        \item Many of these can be explored on FPGA - want to run with real traces
        \item \texttt{keysize}: 256B - Maximum allowed by memcached is 255
        \item \texttt{numkeys}: 64 - Number of lookup-slots for key-value pairs
        \item \texttt{valcachesize}: 32KiB - Size of space for values
        \item \texttt{countsize}: 4 - Width of hit-counters
    \end{itemize}
\end{frame}

\begin{frame}{Overview of DSE Results}
    \begin{itemize}
        \item Most parameters didn't have a significant effect on power/performance/area
        \item Why?
            \begin{itemize}
                \item Reasonable Cache Size / Number of Keys difficult to push through VLSI tools
                \item Future Work: Design Space Exploration with FPGA
            \end{itemize}
    \end{itemize}
\end{frame}


\begin{frame}{Fixed ``Slow'' Clock (125 MHz)}

\noindent
\includegraphics[width=0.4\textwidth]{../img/dse_slow/powerVSarea.png}\hspace{0.2\textwidth}%
\includegraphics[width=0.4\textwidth]{../img/dse_slow/powerVSclock.png}\\[2em]
\includegraphics[width=0.4\textwidth]{../img/dse_slow/areaVSclock.png}\hspace{0.2\textwidth}%
%\includegraphics[width=0.4\textwidth]{four}\par 
    \tiny
    \begin{tabular}{c | c | c }
%Property & Mean & Std. Dev. \\ \hline
%Clock ($ns$) & 4.53843636364 & 0.042381047924  \\
%Power ($uW$) & 31718.1818182 & 208.100420768 \\
%Area ($um^{2}$) & 409363.605516 & 168.528457411 \\
Property & Mean & Std. Dev.  \\ \hline
Clock ($ns$) & 4.54 & 0.04 \\
Power ($uW$) & 31718.18 & 208.1 \\
Area ($um^2$) & 409364.0 & 169.0 \\
\end{tabular} \par
\end{frame}


\begin{frame}{Fixed ``Fast'' Clock (1.333 GHz)}
\noindent
\includegraphics[width=0.4\textwidth]{../img/dse_fast/powerVSarea.png}\hspace{0.2\textwidth}%
\includegraphics[width=0.4\textwidth]{../img/dse_fast/powerVSclock.png}\\[2em]
\includegraphics[width=0.4\textwidth]{../img/dse_fast/areaVSclock.png}\hspace{0.2\textwidth}%
%\includegraphics[width=0.4\textwidth]{four}\par 
    \tiny
    \begin{tabular}{c | c | c }
Property & Mean & Std. Dev.  \\ \hline
Clock ($ns$) & 0.8 & 0.02  \\
Power ($uW$) & 119000.0 & 0.0  \\
Area ($um^2$) & 414003.0 & 155.0 \\
\end{tabular} \par
\end{frame}





\begin{frame}

    \input{full-system-testing.tex}
\end{frame}



\begin{frame}
    \input{infrastructure.tex}
\end{frame}

\begin{frame}{Developing a NIC for RISC-V}
    \begin{itemize}
\item Built first RISC-V hardware device: register-mapped NIC
	\begin{itemize}
	\footnotesize
	\item Programmed I/O with custom Linux kernel driver
	\item First \texttt{telnet/ssh} session into a physical RISC-V machine
	\end{itemize}
\end{itemize}
\begin{center}
        \includegraphics[scale=0.3]{../img/first_telnet.png}
    \end{center}

\begin{itemize}
\item Evolved to DMA-based NIC for performance
\end{itemize}
\end{frame}



\begin{frame}{Raw Latency Comparison}
    \includegraphics[width=\linewidth]{../img/graph.png}
\end{frame}


\begin{frame}{Facebook ETC Benchmark}
    \includegraphics[width=\linewidth]{../img/facebook_etc_for_pres.png}
\end{frame}





\begin{frame}
    Demo
\end{frame}


\begin{frame}{Future Work}
    \begin{itemize}
        \item Based on FPGA Utilization, lots of room to expand/explore
        \item Future integration between Jackhammer, Xilinx Vivado, and Benchmarking Scripts for FPGA DSE
        \item Investigate replacing fixed-function traffic manager with programmable co-processor 
    \end{itemize}


\begin{center}
FPGA Utilization

\vspace{3mm}
\begin{tabular}{ | c | c | c |  } \hline
    Resource        & w/o A+TM & w/A+TM  \\ \hline
    Slice LUTs      & 17.09\%   &  21.79\%   \\  \hline
    Slice Registers & 6.18\%    &  8.01\%    \\  \hline
    Memory          & 21.65\%   &  63.85\%   \\  \hline
\end{tabular}
\end{center}
\end{frame}



\begin{frame}{Questions?}
\end{frame}

\end{document}
