

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Apr 26 03:20:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_example_Pipeline_KENEL_INIT_fu_197       |example_Pipeline_KENEL_INIT       |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_example_Pipeline_RECEIVING_INPUT_fu_203  |example_Pipeline_RECEIVING_INPUT  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_example_Pipeline_Clear_dst_fu_229        |example_Pipeline_Clear_dst        |      902|      902|  9.020 us|  9.020 us|  902|  902|       no|
        |grp_example_Pipeline_convR_fu_234            |example_Pipeline_convR            |      459|      459|  4.590 us|  4.590 us|  459|  459|       no|
        |grp_example_Pipeline_SENDING_OUTPUT_fu_251   |example_Pipeline_SENDING_OUTPUT   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  165|   18853|  19507|    -|
|Memory           |       64|    -|      64|      5|    0|
|Multiplexer      |        -|    -|       -|    321|    -|
|Register         |        -|    -|     360|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  165|   19277|  19835|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|   75|      18|     37|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                              |control_s_axi                     |        0|    0|     43|     42|    0|
    |grp_example_Pipeline_Clear_dst_fu_229        |example_Pipeline_Clear_dst        |        0|    0|     12|     51|    0|
    |grp_example_Pipeline_KENEL_INIT_fu_197       |example_Pipeline_KENEL_INIT       |        0|    0|      6|     86|    0|
    |grp_example_Pipeline_RECEIVING_INPUT_fu_203  |example_Pipeline_RECEIVING_INPUT  |        0|    0|     99|    188|    0|
    |grp_example_Pipeline_SENDING_OUTPUT_fu_251   |example_Pipeline_SENDING_OUTPUT   |        0|    0|    167|    224|    0|
    |grp_example_Pipeline_convR_fu_234            |example_Pipeline_convR            |        0|  165|  18526|  18916|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                  |        0|  165|  18853|  19507|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |               Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |kernel_U            |kernel_RAM_AUTO_1R1W                |        0|  64|   5|    0|      9|   32|     1|          288|
    |local_in_buffer_U   |local_in_buffer_RAM_1WNR_AUTO_1R1W  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    |local_out_buffer_U  |local_out_buffer_RAM_AUTO_1R1W      |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +--------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                                    |       64|  64|   5|    0|  32009|   96|     3|      1024288|
    +--------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_example_Pipeline_SENDING_OUTPUT_fu_251_B_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |A_TREADY_int_regslice      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  65|         15|    1|         15|
    |kernel_address0            |  42|          8|    4|         32|
    |kernel_address1            |  25|          5|    4|         20|
    |kernel_ce0                 |  20|          4|    1|          4|
    |kernel_d0                  |  14|          3|   32|         96|
    |kernel_we0                 |  14|          3|    1|          3|
    |local_in_buffer_address0   |  14|          3|   14|         42|
    |local_in_buffer_ce0        |  14|          3|    1|          3|
    |local_in_buffer_ce1        |   9|          2|    1|          2|
    |local_in_buffer_we0        |   9|          2|    1|          2|
    |local_out_buffer_address0  |  20|          4|   14|         56|
    |local_out_buffer_ce0       |  20|          4|    1|          4|
    |local_out_buffer_ce1       |   9|          2|    1|          2|
    |local_out_buffer_d0        |  14|          3|   32|         96|
    |local_out_buffer_we0       |  14|          3|    1|          3|
    |local_out_buffer_we1       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 321|         68|  111|        384|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  14|   0|   14|          0|
    |grp_example_Pipeline_Clear_dst_fu_229_ap_start_reg        |   1|   0|    1|          0|
    |grp_example_Pipeline_KENEL_INIT_fu_197_ap_start_reg       |   1|   0|    1|          0|
    |grp_example_Pipeline_RECEIVING_INPUT_fu_203_ap_start_reg  |   1|   0|    1|          0|
    |grp_example_Pipeline_SENDING_OUTPUT_fu_251_ap_start_reg   |   1|   0|    1|          0|
    |grp_example_Pipeline_convR_fu_234_ap_start_reg            |   1|   0|    1|          0|
    |ii_loc_fu_100                                             |  32|   0|   32|          0|
    |kernel_load_1_reg_356                                     |  32|   0|   32|          0|
    |kernel_load_2_reg_361                                     |  32|   0|   32|          0|
    |kernel_load_3_reg_376                                     |  32|   0|   32|          0|
    |kernel_load_4_reg_381                                     |  32|   0|   32|          0|
    |kernel_load_5_reg_396                                     |  32|   0|   32|          0|
    |kernel_load_6_reg_401                                     |  32|   0|   32|          0|
    |kernel_load_7_reg_416                                     |  32|   0|   32|          0|
    |kernel_load_8_reg_421                                     |  32|   0|   32|          0|
    |kernel_load_reg_346                                       |  32|   0|   32|          0|
    |tmp_dest_V_loc_fu_80                                      |   6|   0|    6|          0|
    |tmp_id_V_loc_fu_84                                        |   5|   0|    5|          0|
    |tmp_keep_V_loc_fu_96                                      |   4|   0|    4|          0|
    |tmp_strb_V_loc_fu_92                                      |   4|   0|    4|          0|
    |tmp_user_V_loc_fu_88                                      |   2|   0|    2|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 360|   0|  360|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       example|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|A_TDATA                |   in|   32|        axis|    A_V_data_V|       pointer|
|A_TVALID               |   in|    1|        axis|    A_V_dest_V|       pointer|
|A_TREADY               |  out|    1|        axis|    A_V_dest_V|       pointer|
|A_TDEST                |   in|    6|        axis|    A_V_dest_V|       pointer|
|A_TKEEP                |   in|    4|        axis|    A_V_keep_V|       pointer|
|A_TSTRB                |   in|    4|        axis|    A_V_strb_V|       pointer|
|A_TUSER                |   in|    2|        axis|    A_V_user_V|       pointer|
|A_TLAST                |   in|    1|        axis|    A_V_last_V|       pointer|
|A_TID                  |   in|    5|        axis|      A_V_id_V|       pointer|
|B_TDATA                |  out|   32|        axis|    B_V_data_V|       pointer|
|B_TVALID               |  out|    1|        axis|    B_V_dest_V|       pointer|
|B_TREADY               |   in|    1|        axis|    B_V_dest_V|       pointer|
|B_TDEST                |  out|    6|        axis|    B_V_dest_V|       pointer|
|B_TKEEP                |  out|    4|        axis|    B_V_keep_V|       pointer|
|B_TSTRB                |  out|    4|        axis|    B_V_strb_V|       pointer|
|B_TUSER                |  out|    2|        axis|    B_V_user_V|       pointer|
|B_TLAST                |  out|    1|        axis|    B_V_last_V|       pointer|
|B_TID                  |  out|    5|        axis|      B_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

