// Seed: 361480922
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1 ? id_3 : 1;
  module_0();
endmodule
module module_2 (
    inout tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  module_0();
endmodule
