Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:52:11
gem5 executing on mnemosyne.ecn.purdue.edu, pid 2205
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0aa0eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0aa4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0ab0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0ab9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0ac2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a4bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a55f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a5ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a67f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a6ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a79f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a81f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a0bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a13f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a1cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a26f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a2ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a41f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09ddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09e5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09f8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0a01f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d098af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0992f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d099cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09a5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09b0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09b8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d09c2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d094af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0953f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d095cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0964f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d096ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0976f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0980f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0988f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0912f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d091bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0925f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d092ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0937f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0940f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0949f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08dcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08e6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08eef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08f7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0900f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d088af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0893f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d089cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08bff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d08c8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d0851f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa5d085af28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0863c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d086c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0876128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0876b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d087e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0888080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0888ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0810550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0810f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0819a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d08224a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0822ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d082a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0834400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0834e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d083d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0845358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0845da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07cf828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07d82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07d8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07e1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07eb208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07ebc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07f36d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07fd160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07fdba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0805630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d078e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d078eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0798588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0798fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07a0a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07aa4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07aaf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07b39b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07b9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07b9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07c4908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d074c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d074cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0757860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07602e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0760d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07677b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0771240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0771c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d077a710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0782198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0782be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d070c668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07140f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0714b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d071d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0727048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0727a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d072f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d072ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d07399e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0742470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d0742eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d06cb940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d06d43c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa5d06d4e10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06dc780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06dc9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06dcbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06dce10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e82b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e84e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06e8fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f2240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f2470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f26a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f28d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f2b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f2d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06f2f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fe1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fe400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fe630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fe860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fea90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06fecc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d06feef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068a160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068a390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068a5c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068a7f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068aa20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa5d068ac50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa5d066f630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa5d066fc50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_ferret
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Real time: 195.32s
Total real time: 195.32s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321504711500.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365048.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 775321505365048 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321505365048  simulated seconds
Real time: 1.07s
Total real time: 196.39s
Dumping and resetting stats...
Switched CPUS @ tick 775321505365048
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365574.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 775321512749299 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321512749299  simulated seconds
Real time: 13.99s
Total real time: 216.95s
Dumping and resetting stats...
Done with simulation! Completely exiting...
