// Seed: 564939111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_4 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_17 = -1 & 1;
  assign id_16 = id_6;
  logic id_18;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    output wor _id_0
    , id_3,
    output wor id_1
);
  reg id_4;
  ;
  or primCall (id_1, id_4, id_3, id_5);
  initial if (-1) id_4 <= 1;
  logic [id_0  ==  -1 'b0 : -1 'b0] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3
  );
endmodule
