# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do avgfilter.do.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 15:50:54 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 15:50:57 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# ** Error: Cannot open macro file: avgfilter_wave.do
# Error in macro ./avgfilter.do.txt line 17
# Cannot open macro file: avgfilter_wave.do
#     while executing
# "do avgfilter_wave.do"
add wave -position end  sim:/avgfilter_testbench/dut/clk
add wave -position end  sim:/avgfilter_testbench/dut/in
add wave -position end  sim:/avgfilter_testbench/dut/out
add wave -position 2  sim:/avgfilter_testbench/dut/q0
add wave -position 3  sim:/avgfilter_testbench/dut/q1
add wave -position 4  sim:/avgfilter_testbench/dut/q2
add wave -position 5  sim:/avgfilter_testbench/dut/q3
add wave -position 6  sim:/avgfilter_testbench/dut/q4
add wave -position 7  sim:/avgfilter_testbench/dut/q5
add wave -position 8  sim:/avgfilter_testbench/dut/q6
add wave -position 3  sim:/avgfilter_testbench/dut/res0
add wave -position 5  sim:/avgfilter_testbench/dut/res1
add wave -position 7  sim:/avgfilter_testbench/dut/res2
add wave -position 9  sim:/avgfilter_testbench/dut/res3
add wave -position 11  sim:/avgfilter_testbench/dut/res4
add wave -position 13  sim:/avgfilter_testbench/dut/res5
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {U:/EE 371 Labs/Lab 5/starterkit/DE1-SoC/avgfilter_wave.do}
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:27 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 15:52:29 on Nov 13,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:52:30 on Nov 13,2018, Elapsed time: 0:01:33
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 15:52:30 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(58)
#    Time: 950 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 58
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:56 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 15:56:57 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:57:00 on Nov 13,2018, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 15:57:00 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 62
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 15:59:24 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:59:26 on Nov 13,2018, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 15:59:27 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(65)
#    Time: 1650 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 65
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:13 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:10:14 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:10:16 on Nov 13,2018, Elapsed time: 0:10:49
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:10:16 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(88)
#    Time: 1650 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 88
add wave -position 2  sim:/avgfilter_testbench/dut/in_divided
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {U:/EE 371 Labs/Lab 5/starterkit/DE1-SoC/avgfilter_wave.do}
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:31 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:11:32 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:11:33 on Nov 13,2018, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:11:33 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(88)
#    Time: 1650 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 88
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:02 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# ** Error: (vlog-13057) ./avgfilter.sv(87): Expecting numeric digits.
# End time: 16:14:04 on Nov 13,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./avgfilter.do.txt line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./avgfilter.sv""
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:05 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:19:06 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:19:11 on Nov 13,2018, Elapsed time: 0:07:38
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:19:11 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(97)
#    Time: 1650 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 97
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:50 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:20:51 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:20:54 on Nov 13,2018, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:20:56 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(97)
#    Time: 1650 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 97
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:16 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:23:17 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:23:22 on Nov 13,2018, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:23:22 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:27 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:24:28 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:24:31 on Nov 13,2018, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:24:31 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:39 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# ** Error: (vlog-13069) ./avgfilter.sv(6): near "signed": syntax error, unexpected signed.
# ** Error: ./avgfilter.sv(9): (vlog-2730) Undefined variable: 'q0'.
# ** Error: ./avgfilter.sv(10): (vlog-2730) Undefined variable: 'q1'.
# ** Error: ./avgfilter.sv(11): (vlog-2730) Undefined variable: 'q2'.
# ** Error: ./avgfilter.sv(12): (vlog-2730) Undefined variable: 'q3'.
# ** Error: ./avgfilter.sv(13): (vlog-2730) Undefined variable: 'q4'.
# ** Error: ./avgfilter.sv(14): (vlog-2730) Undefined variable: 'q5'.
# ** Error: ./avgfilter.sv(15): (vlog-2730) Undefined variable: 'q6'.
# ** Error: ./avgfilter.sv(25): (vlog-2730) Undefined variable: 'q0'.
# ** Error: ./avgfilter.sv(26): (vlog-2730) Undefined variable: 'res0'.
# ** Error: ./avgfilter.sv(29): (vlog-2730) Undefined variable: 'q1'.
# ** Error: ./avgfilter.sv(30): (vlog-2730) Undefined variable: 'res1'.
# ** Error: ./avgfilter.sv(33): (vlog-2730) Undefined variable: 'q2'.
# ** Error: ./avgfilter.sv(34): (vlog-2730) Undefined variable: 'res2'.
# ** Error: ./avgfilter.sv(37): (vlog-2730) Undefined variable: 'q3'.
# ** Error: ./avgfilter.sv(38): (vlog-2730) Undefined variable: 'res3'.
# ** Error: ./avgfilter.sv(41): (vlog-2730) Undefined variable: 'q4'.
# ** Error: ./avgfilter.sv(42): (vlog-2730) Undefined variable: 'res4'.
# ** Error: ./avgfilter.sv(45): (vlog-2730) Undefined variable: 'q5'.
# ** Error: ./avgfilter.sv(46): (vlog-2730) Undefined variable: 'res5'.
# ** Error: ./avgfilter.sv(49): (vlog-2730) Undefined variable: 'q6'.
# -- Compiling module avgfilter_testbench
# End time: 16:32:40 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 21, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./avgfilter.do.txt line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./avgfilter.sv""
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:14 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:33:17 on Nov 13,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 16:33:19 on Nov 13,2018, Elapsed time: 0:08:48
# Errors: 24, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:33:19 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:38 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:35:39 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:35:43 on Nov 13,2018, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:35:44 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:37:18 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:37:22 on Nov 13,2018, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:37:22 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:04 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:39:05 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:39:08 on Nov 13,2018, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:39:08 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(98)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 98
do avgfilter.do.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:55 on Nov 13,2018
# vlog -reportprogress 300 ./avgfilter.sv 
# -- Compiling module avgfilter
# -- Compiling module avgfilter_testbench
# 
# Top level modules:
# 	avgfilter_testbench
# End time: 16:39:56 on Nov 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:39:58 on Nov 13,2018, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work avgfilter_testbench 
# Start time: 16:39:58 on Nov 13,2018
# Loading sv_std.std
# Loading work.avgfilter_testbench
# Loading work.avgfilter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./avgfilter.sv(101)
#    Time: 1750 ps  Iteration: 1  Instance: /avgfilter_testbench
# Break in Module avgfilter_testbench at ./avgfilter.sv line 101
# End time: 16:57:24 on Nov 13,2018, Elapsed time: 0:17:26
# Errors: 0, Warnings: 0
