# Median-Filtering DSP Algorithm

An median-filtering DSP algorithm implementation in Verilog using Xilinx Vivado.

A testbench is included.