0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_adder.v,1676406763,verilog,,,,tb_adder,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_alu.v,1676415889,verilog,,,,tb_alu,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_cpu_regular.v,1680217519,verilog,,,,tb_cpu_regular,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_cpu_top.v,1680206573,verilog,,,,tb_cpu_top,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_imm_sel_ext_32bit.v,1676432571,verilog,,,,tb_imm_sel_ext_32bit,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_add.v,1680484377,systemVerilog,,,,tb_instr_add,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_addi.v,1676577100,systemVerilog,,,,tb_instr_addi,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_and.v,1676575035,systemVerilog,,,,tb_instr_and,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_andi.sv,1676607934,systemVerilog,,,,tb_instr_andi,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_auipc.sv,1678066630,systemVerilog,,,,tb_instr_auipc,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_beq.sv,1676615940,systemVerilog,,,,tb_instr_beq,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_bge.sv,1678056525,systemVerilog,,,,tb_instr_bge,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_bgeu.sv,1678057323,systemVerilog,,,,tb_instr_bgeu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_blt.sv,1678056574,systemVerilog,,,,tb_instr_blt,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_bltu.sv,1678057109,systemVerilog,,,,tb_instr_bltu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_bne.sv,1678054385,systemVerilog,,,,tb_instr_bne,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_jal.sv,1678061929,systemVerilog,,,,tb_instr_jal,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_jalr.sv,1678062737,systemVerilog,,,,tb_instr_jalr,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_lb.sv,1677699802,systemVerilog,,,,tb_instr_lb,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_lbu.sv,1677735066,systemVerilog,,,,tb_instr_lbu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_lh.sv,1677734987,systemVerilog,,,,tb_instr_lh,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_lhu.sv,1677735192,systemVerilog,,,,tb_instr_lhu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_lui.sv,1678066134,systemVerilog,,,,tb_instr_lui,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_or.v,1676575040,systemVerilog,,,,tb_instr_or,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_ori.sv,1676578115,systemVerilog,,,,tb_instr_ori,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sb.sv,1677735905,systemVerilog,,,,tb_instr_sb,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sh.v,1677736251,systemVerilog,,,,tb_instr_sh,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sll.sv,1677096899,systemVerilog,,,,tb_instr_sll,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_slli.sv,1677119090,systemVerilog,,,,tb_instr_slli,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_slt.sv,1677114003,systemVerilog,,,,tb_instr_slt,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_slti.sv,1677119614,systemVerilog,,,,tb_instr_slti,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sltiu.sv,1677119715,systemVerilog,,,,tb_instr_sltiu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sltu.sv,1677117201,systemVerilog,,,,tb_instr_sltu,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sra.sv,1677112695,systemVerilog,,,,tb_instr_sra,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_srai.v,1677119319,systemVerilog,,,,tb_instr_srai,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_srl.v,1677112683,systemVerilog,,,,tb_instr_srl,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_srli.sv,1677119206,systemVerilog,,,,tb_instr_srli,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_sw_lw.sv,1677735636,systemVerilog,,,,tb_instr_sw_lw,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_xor.v,1676574231,systemVerilog,,,,tb_instr_xor,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_instr_xori.sv,1676577758,systemVerilog,,,,tb_instr_xori,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_mux2.v,1676406274,verilog,,,,tb_mux2,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_mux5to1.v,1676411137,verilog,,,,tb_mux5to1,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_regfile.v,1676434680,verilog,,,,tb_regfile,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_register.v,1676405420,verilog,,,,tb_register,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/adder.v,1676406416,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/alu.v,,adder,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/alu.v,1678659643,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/branch_unit.v,,alu,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/branch_unit.v,1678046567,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/control_unit.v,,branch_unit,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/control_unit.v,1678064876,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu.v,,control_unit,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu.v,1680460234,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_debug.v,,cpu,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_debug.v,1680208550,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top.v,,cpu_debug,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top.v,1680461302,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/datapath.v,,cpu_top,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top_rvtests.v,1680463147,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/datapath.v,,cpu_top_rvtests,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top_verify.v,1680463801,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/datapath.v,,cpu_top_verify,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/datapath.v,1680460246,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/dmem.v,,datapath,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/dmem.v,1680459927,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imem.v,,dmem,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imem.v,1680459929,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imm_sel_ext_32bit.v,,imem,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imm_sel_ext_32bit.v,1676432435,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/load_select_unit.v,,imm_sel_ext_32bit,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/load_select_unit.v,1678646240,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/memory.v,,load_select_unit,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/memory.v,1680460298,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux2.v,,memory,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux2.v,1676405880,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux3.v,1678065082,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/regfile.v,,mux3,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/regfile.v,1676524768,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/register.v,,regfile,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/register.v,1676404950,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg.v,,register,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg.v,1678321649,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg_display.v,,seven_seg,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg_display.v,1680461493,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/store_select_unit.v,,seven_seg_display,,,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/store_select_unit.v,1678657872,verilog,,C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_cpu_regular.v,,store_select_unit,,uvm,,,,,,
C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/tb_instr_sub.v,1680488078,systemVerilog,,,,tb_instr_sub,,uvm,,,,,,
