[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_d_out_1",
    "sources":[
      "~Join|Join>io_d_in_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_a_in_2",
    "sources":[
      "~Join|Join>io_v_in_1",
      "~Join|Join>io_a_out"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_a_in_1",
    "sources":[
      "~Join|Join>io_v_in_2",
      "~Join|Join>io_a_out"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_d_out_2",
    "sources":[
      "~Join|Join>io_d_in_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_v_out",
    "sources":[
      "~Join|Join>io_v_in_1",
      "~Join|Join>io_v_in_2"
    ]
  }
]