//æ ¹æ®PCä»æŒ‡ä»¤å­˜å‚¨å™¨å–å‡ºå¯¹åº”æŒ‡ä»¤
`timescale 1ns / 1ps
module dataMemory(
    // æ ¹æ®æ•°æ®é€šè·¯å›¾å®šä¹‰è¾“å…¥å’Œè¾“å‡º
    input  clk,
    input [31:0] DAddr,
    input [31:0] DataIn,
    input WR,
    output [31:0] DataOut
    );
     // å®éªŒè¦æ±‚ï¼šæŒ‡ä»¤å­˜å‚¨å™¨å’Œæ•°æ®å­˜å‚¨å™¨å­˜å‚¨å•å…ƒå®½åº¦ä¸€å¾‹ä½¿ç”ä½
     // æ‰€ä»¥å°†ä¸€ä¸2ä½çš„æ•°æ®æ‹†æˆ4ä¸ä½çš„å­˜å‚¨å™¨å•å…ƒå­˜å‚
     // å°ä¸ä½å­˜å‚¨å™¨æ¢å¤æˆ2ä½å­˜å‚¨å™¨
     reg [31:0] datamemory[255:0];       //256Ã—32ä½æŒ‡ä»¤ç¼“å†²å­˜å‚¨å™¨
     initial begin
       $readmemh("lab2.data/lab2_data_data",datamemory,0,255);
     end
        
         assign DataOut = datamemory[DAddr/4];
        
         // write data  
         always @(posedge clk )  
             begin  
                  if (WR == 1) begin
                      datamemory[DAddr/4]<=DataIn;
                  end  
             end  
endmodule
