============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:17:11 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           3  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              3  100.00                     47.66  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                  307    8.21                     95.35  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops               307    8.21                         -  
 Total Ungated Flip-flops            3431   91.79                         -  
 Timing exception in enable logic    1271   37.04                         -  
 Enable signal is constant            105    3.06                         -  
 Register bank width too small       2055   59.90                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                    3738  100.00                         -  
-----------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     3738       3738     307 (8.21%)  3431 (91.79%) 
---------------------------------------------------------


