20:22:01 INFO  : Registering command handlers for SDK TCF services
20:22:03 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/project_7/project_7.sdk/temp_xsdb_launch_script.tcl
20:22:07 INFO  : XSCT server has started successfully.
20:22:13 INFO  : Successfully done setting XSCT server connection channel  
20:22:13 INFO  : Successfully done setting SDK workspace  
20:22:13 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/project_7/project_7.sdk/design_1_wrapper.hdf.
20:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
20:24:59 INFO  : FPGA configured successfully with bitstream "/home/daniel/Documents/VHDL/project_7/project_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
20:25:57 INFO  : FPGA configured successfully with bitstream "/home/daniel/Documents/VHDL/project_7/project_7.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
