#ifndef __BASE_ADDR_LN882X_H_
#define __BASE_ADDR_LN882X_H_

#define    REG_ROM_BASE                   0x00000000
#define    REG_CACHE_FLASH_BASE           0x10000000
#define    REG_SRAM0_BASE                 0x1FFF0000
#define    REG_SRAM1_BASE                 0x20000000
#define    REG_SRAM2_BASE                 0x20010000
#define    REG_SRAM3_BASE                 0x20020000
#define    REG_DMA_BASE                   0x20100000
#define    REG_CACHE_BASE                 0x20200000
#define    REG_SYSC_CMP_BASE              0x40000000
#define    REG_ADC_BASE                   0x40000800

#define    REG_PWM_BASE                   0x40001000
#define    REG_EFUSE_BASE                 0x40001800

#define    REG_UART0_BASE                 0x40002000
#define    REG_UART1_BASE                 0x40003000
#define    REG_SPI_M1_BASE                0x40004000
#define    REG_SPI_M0_BASE                0x40005000
#define    REG_SPI_S0_BASE                0x40006000
#define    REG_I2C0_BASE                  0x40007000
#define    REG_I2C1_BASE                  0x40008000
#define    REG_I2S_BASE                   0x40009000
#define    REG_TIMER_BASE                 0x4000a000
#define    REG_WDT_BASE                   0x4000b000
#define    REG_GPIO_BASE                  0x4000c000

#define    REG_TRNG_BASE                  0x4000c800

#define    REG_BUS_PTCH_BASE              0x4000d000
#define    REG_MAC_PCU_REG_BASE           0x40010000
#define    REG_MAC_CE_REG_BASE            0x40011000
#define    REG_RF_P0_BASE                 0x40012000
#define    REG_RF_P1_BASE                 0x40012400
#define    REG_SYSC_AWO_BASE              0x40100000
#define    REG_RTC_BASE                   0x40101000
#define    REG_QSPI_BASE                  0x40200000
#define    REG_SDIO_BASE                  0x40300000
#define    REG_AES_BASE                   0x40400000

#endif /* __BASE_ADDR_LN882X_H_ */
