

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Sat Oct 15 11:10:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      641|      641|  3.205 us|  3.205 us|  641|  641|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_fu_74  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_fu_82  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1058_1_VITIS_LOOP_1059_2_VITIS_LOOP_1062_3  |      640|      640|        20|          -|          -|    32|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       16|      164|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      106|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|      356|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_fu_82  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS  |        0|   0|  8|  82|    0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_fu_74  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS  |        0|   0|  8|  82|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |Total                                                         |                                                    |        0|   0| 16| 164|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_5_fu_175_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln1069_fu_117_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln870_fu_170_p2              |         +|   0|  0|   9|           2|           1|
    |and_ln1058_fu_144_p2             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1049_fu_164_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln106935_fu_138_p2          |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1069_6_fu_126_p2          |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln1069_fu_111_p2            |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln1059_fu_150_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln1059_fu_156_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1069_fu_181_p3          |    select|   0|  0|   5|           1|           1|
    |xor_ln1058_fu_132_p2             |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  86|          35|          26|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  20|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |c3_V_fu_62                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_092_read  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_096_din     |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L2_out_096_write   |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L2_out_197_read    |   9|          2|    1|          2|
    |indvar_flatten15_fu_66                     |   9|          2|    5|         10|
    |indvar_flatten27_fu_70                     |   9|          2|    6|         12|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 106|         23|  147|        297|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1069_reg_226                                                         |  6|   0|    6|          0|
    |ap_CS_fsm                                                                  |  3|   0|    3|          0|
    |ap_done_reg                                                                |  1|   0|    1|          0|
    |c3_V_fu_62                                                                 |  2|   0|    2|          0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_fu_74_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1049_reg_241                                                        |  1|   0|    1|          0|
    |icmp_ln1069_6_reg_231                                                      |  1|   0|    1|          0|
    |indvar_flatten15_fu_66                                                     |  5|   0|    5|          0|
    |indvar_flatten27_fu_70                                                     |  6|   0|    6|          0|
    |select_ln1059_reg_236                                                      |  2|   0|    2|          0|
    |start_once_reg                                                             |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      | 30|   0|   30|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|start_full_n                                  |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_continue                                   |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|start_out                                     |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|start_write                                   |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L2_out|  return value|
|fifo_C_drain_C_drain_IO_L2_out_197_dout       |   in|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_197_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_197_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_096_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_096|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_096_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_096|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_096_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_096|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

