set NETLIST_CACHE(writeEnable,cells) {{schematic inverter {}} {schematic nand2 {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(writeEnable,version) MMI_SUE4.4.0
set NETLIST_CACHE(writeEnable) {{.SUBCKT writeEnable in[0] in[1] in[2] in[3] in[4] in[5] in[6] in[7] in[8] } {+ in[9] in[10] in[11] in[12] in[13] in[14] in[15] in[16] in[17] in[18] } {+ in[19] in[20] in[21] in[22] in[23] in[24] in[25] in[26] in[27] in[28] } {+ in[29] in[30] in[31] out[0] out[1] out[2] out[3] out[4] out[5] out[6] } {+ out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] } {+ out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] } {+ out[25] out[26] out[27] out[28] out[29] out[30] out[31] writeBit } {Xnand2 in[0] writeBit net_31 nand2 } {Xinverter net_31 out[0] inverter } {Xnand2_1 in[1] writeBit net_7 nand2 } {Xinverter_1 net_7 out[1] inverter } {Xnand2_2 in[2] writeBit net_13 nand2 } {Xinverter_2 net_13 out[2] inverter } {Xnand2_3 in[3] writeBit net_20 nand2 } {Xinverter_3 net_20 out[3] inverter } {Xnand2_4 in[4] writeBit net_27 nand2 } {Xinverter_4 net_27 out[4] inverter } {Xnand2_5 in[5] writeBit net_2 nand2 } {Xinverter_5 net_2 out[5] inverter } {Xnand2_6 in[6] writeBit net_9 nand2 } {Xinverter_6 net_9 out[6] inverter } {Xnand2_7 in[7] writeBit net_17 nand2 } {Xinverter_7 net_17 out[7] inverter } {Xnand2_8 in[8] writeBit net_25 nand2 } {Xinverter_8 net_25 out[8] inverter } {Xnand2_9 in[9] writeBit net_32 nand2 } {Xinverter_9 net_32 out[9] inverter } {Xnand2_10 in[10] writeBit net_6 nand2 } {Xinverter_10 net_6 out[10] inverter } {Xnand2_11 in[11] writeBit net_14 nand2 } {Xinverter_11 net_14 out[11] inverter } {Xnand2_12 in[12] writeBit net_21 nand2 } {Xinverter_12 net_21 out[12] inverter } {Xnand2_13 in[13] writeBit net_22 nand2 } {Xinverter_13 net_22 out[13] inverter } {Xnand2_14 in[14] writeBit net_28 nand2 } {Xinverter_14 net_28 out[14] inverter } {Xnand2_15 in[15] writeBit net_3 nand2 } {Xinverter_15 net_3 out[15] inverter } {Xnand2_16 in[16] writeBit net_10 nand2 } {Xinverter_16 net_10 out[16] inverter } {Xnand2_17 in[17] writeBit net_18 nand2 } {Xinverter_17 net_18 out[17] inverter } {Xnand2_18 in[18] writeBit net_26 nand2 } {Xinverter_18 net_26 out[18] inverter } {Xnand2_19 in[19] writeBit net_1 nand2 } {Xinverter_19 net_1 out[19] inverter } {Xnand2_20 in[20] writeBit net_8 nand2 } {Xinverter_20 net_8 out[20] inverter } {Xnand2_21 in[21] writeBit net_16 nand2 } {Xinverter_21 net_16 out[21] inverter } {Xnand2_22 in[22] writeBit net_23 nand2 } {Xinverter_22 net_23 out[22] inverter } {Xnand2_23 in[23] writeBit net_29 nand2 } {Xinverter_23 net_29 out[23] inverter } {Xnand2_24 in[24] writeBit net_4 nand2 } {Xinverter_24 net_4 out[24] inverter } {Xnand2_25 in[25] writeBit net_11 nand2 } {Xinverter_25 net_11 out[25] inverter } {Xnand2_26 in[26] writeBit net_19 nand2 } {Xinverter_26 net_19 out[26] inverter } {Xnand2_27 in[27] writeBit net_15 nand2 } {Xinverter_27 net_15 out[27] inverter } {Xnand2_28 in[28] writeBit net_24 nand2 } {Xinverter_28 net_24 out[28] inverter } {Xnand2_29 in[29] writeBit net_30 nand2 } {Xinverter_29 net_30 out[29] inverter } {Xnand2_30 in[30] writeBit net_5 nand2 } {Xinverter_30 net_5 out[30] inverter } {Xnand2_31 in[31] writeBit net_12 nand2 } {Xinverter_31 net_12 out[31] inverter } {.ENDS	$ writeEnable} {}}
set NETLIST_CACHE(writeEnable,names) {{660 1380 {1 out[18]}} {180 160 {1 in[1]}} {590 2010 {0 out[27]}} {660 670 {1 out[8]}} {180 790 {1 in[10]}} {440 110 {0 Xnand2}} {420 1290 {0 in[17]}} {440 1020 {0 Xnand2_13}} {440 740 {0 Xnand2_9}} {420 2030 {0 writeBit}} {180 2270 {1 in[31]}} {590 1590 {0 out[21]}} {510 1450 {0 net_1} {1 net_1}} {590 670 {0 out[8]}} {440 1660 {0 Xnand2_22}} {420 1000 {0 in[13]}} {540 1520 {0 Xinverter_20}} {440 2080 {0 Xnand2_28}} {540 460 {0 Xinverter_5}} {420 230 {0 in[2]}} {420 860 {0 in[11]}} {660 1090 {1 out[14]}} {660 1730 {1 out[23]}} {180 510 {1 in[6]}} {420 550 {0 writeBit}} {510 460 {0 net_2} {1 net_2}} {420 1640 {0 in[22]}} {590 1310 {0 out[17]}} {590 1940 {0 out[26]}} {660 2150 {1 out[29]}} {420 1330 {0 writeBit}} {510 1160 {0 net_3} {1 net_3}} {420 1960 {0 writeBit}} {420 2060 {0 in[28]}} {180 1570 {1 in[21]}} {510 1800 {0 net_4} {1 net_4}} {660 390 {1 out[4]}} {440 460 {0 Xnand2_5}} {510 2220 {0 net_5} {1 net_5}} {540 810 {0 Xinverter_10}} {590 390 {0 out[4]}} {440 1380 {0 Xnand2_18}} {270 130 {1 writeBit}} {420 900 {0 writeBit}} {510 810 {0 net_6} {1 net_6}} {540 1240 {0 Xinverter_16}} {540 1870 {0 Xinverter_25}} {590 1020 {0 out[13]}} {540 180 {0 Xinverter_1}} {420 580 {0 in[7]}} {420 1040 {0 writeBit}} {180 1920 {1 in[26]}} {540 2290 {0 Xinverter_31}} {660 110 {1 out[0]}} {660 1450 {1 out[19]}} {180 230 {1 in[2]}} {510 180 {0 net_7} {1 net_7}} {420 270 {0 writeBit}} {660 740 {1 out[9]}} {180 860 {1 in[11]}} {420 1360 {0 in[18]}} {440 810 {0 Xnand2_10}} {420 1990 {0 in[27]}} {420 2100 {0 writeBit}} {590 1660 {0 out[22]}} {420 1680 {0 writeBit}} {180 1290 {1 in[17]}} {510 1520 {0 net_8} {1 net_8}} {590 110 {0 out[0]}} {590 2080 {0 out[28]}} {440 180 {0 Xnand2_1}} {590 740 {0 out[9]}} {440 1090 {0 Xnand2_14}} {440 1730 {0 Xnand2_23}} {440 2150 {0 Xnand2_29}} {540 530 {0 Xinverter_6}} {420 300 {0 in[3]}} {420 930 {0 in[12]}} {180 1000 {1 in[13]}} {540 2010 {0 Xinverter_27}} {660 1160 {1 out[15]}} {660 1800 {1 out[24]}} {420 620 {0 writeBit}} {510 530 {0 net_9} {1 net_9}} {420 1070 {0 in[14]}} {420 1710 {0 in[23]}} {540 1590 {0 Xinverter_21}} {660 2220 {1 out[30]}} {420 1400 {0 writeBit}} {420 2130 {0 in[29]}} {180 1640 {1 in[22]}} {660 460 {1 out[5]}} {180 580 {1 in[7]}} {440 530 {0 Xnand2_6}} {180 2060 {1 in[28]}} {590 1380 {0 out[18]}} {510 1240 {0 net_10} {1 net_10}} {510 1870 {0 net_11} {1 net_11}} {590 460 {0 out[5]}} {440 1450 {0 Xnand2_19}} {510 2290 {0 net_12} {1 net_12}} {540 1310 {0 Xinverter_17}} {540 1940 {0 Xinverter_26}} {540 250 {0 Xinverter_2}} {540 880 {0 Xinverter_11}} {420 650 {0 in[8]}} {420 1110 {0 writeBit}} {660 1520 {1 out[20]}} {180 300 {1 in[3]}} {420 340 {0 writeBit}} {510 250 {0 net_13} {1 net_13}} {660 810 {1 out[10]}} {180 930 {1 in[12]}} {510 880 {0 net_14} {1 net_14}} {420 970 {0 writeBit}} {420 1430 {0 in[19]}} {590 1090 {0 out[14]}} {590 1730 {0 out[23]}} {420 1750 {0 writeBit}} {180 1360 {1 in[18]}} {180 1990 {1 in[27]}} {660 180 {1 out[1]}} {590 2150 {0 out[29]}} {440 250 {0 Xnand2_2}} {590 810 {0 out[10]}} {440 1160 {0 Xnand2_15}} {440 880 {0 Xnand2_11}} {420 2170 {0 writeBit}} {440 1800 {0 Xnand2_24}} {510 2010 {0 net_15} {1 net_15}} {540 1020 {0 Xinverter_13}} {510 1590 {0 net_16} {1 net_16}} {440 2220 {0 Xnand2_30}} {540 600 {0 Xinverter_7}} {590 180 {0 out[1]}} {510 600 {0 net_17} {1 net_17}} {420 1140 {0 in[15]}} {540 1660 {0 Xinverter_22}} {420 370 {0 in[4]}} {180 1070 {1 in[14]}} {420 2200 {0 in[30]}} {180 1710 {1 in[23]}} {540 2080 {0 Xinverter_28}} {660 1240 {1 out[16]}} {660 530 {1 out[6]}} {660 1870 {1 out[25]}} {180 650 {1 in[8]}} {420 690 {0 writeBit}} {440 600 {0 Xnand2_7}} {420 1780 {0 in[24]}} {180 2130 {1 in[29]}} {590 1450 {0 out[19]}} {660 2290 {1 out[31]}} {420 1470 {0 writeBit}} {180 90 {1 in[0]}} {510 1310 {0 net_18} {1 net_18}} {510 1940 {0 net_19} {1 net_19}} {590 530 {0 out[6]}} {440 1520 {0 Xnand2_20}} {540 320 {0 Xinverter_3}} {540 950 {0 Xinverter_12}} {420 720 {0 in[9]}} {420 410 {0 writeBit}} {510 320 {0 net_20} {1 net_20}} {510 950 {0 net_21} {1 net_21}} {420 1500 {0 in[20]}} {540 1380 {0 Xinverter_18}} {590 1160 {0 out[15]}} {590 1800 {0 out[24]}} {660 2010 {1 out[27]}} {420 1180 {0 writeBit}} {510 1020 {0 net_22} {1 net_22}} {420 1820 {0 writeBit}} {180 1430 {1 in[19]}} {660 250 {1 out[2]}} {660 1590 {1 out[21]}} {180 370 {1 in[4]}} {590 2220 {0 out[30]}} {660 880 {1 out[11]}} {440 320 {0 Xnand2_3}} {440 950 {0 Xnand2_12}} {420 2240 {0 writeBit}} {510 1660 {0 net_23} {1 net_23}} {590 250 {0 out[2]}} {590 880 {0 out[11]}} {440 1240 {0 Xnand2_16}} {440 1870 {0 Xnand2_25}} {510 2080 {0 net_24} {1 net_24}} {540 1090 {0 Xinverter_14}} {540 1730 {0 Xinverter_23}} {440 2290 {0 Xnand2_31}} {540 670 {0 Xinverter_8}} {420 440 {0 in[5]}} {180 1140 {1 in[15]}} {540 2150 {0 Xinverter_29}} {660 1310 {1 out[17]}} {420 130 {0 writeBit}} {660 600 {1 out[7]}} {660 1940 {1 out[26]}} {180 720 {1 in[9]}} {420 760 {0 writeBit}} {510 670 {0 net_25} {1 net_25}} {420 1220 {0 in[16]}} {420 1850 {0 in[25]}} {180 2200 {1 in[30]}} {590 1520 {0 out[20]}} {420 90 {0 in[0]}} {420 1540 {0 writeBit}} {420 2270 {0 in[31]}} {180 1780 {1 in[24]}} {590 600 {0 out[7]}} {440 670 {0 Xnand2_8}} {510 1380 {0 net_26} {1 net_26}} {440 2010 {0 Xnand2_27}} {440 1590 {0 Xnand2_21}} {660 1020 {1 out[13]}} {540 1450 {0 Xinverter_19}} {540 390 {0 Xinverter_4}} {420 160 {0 in[1]}} {420 790 {0 in[10]}} {180 1500 {1 in[20]}} {660 320 {1 out[3]}} {660 1660 {1 out[22]}} {180 440 {1 in[5]}} {420 480 {0 writeBit}} {510 390 {0 net_27} {1 net_27}} {660 950 {1 out[12]}} {420 1570 {0 in[21]}} {420 2310 {0 writeBit}} {590 1240 {0 out[16]}} {590 1870 {0 out[25]}} {660 2080 {1 out[28]}} {420 1260 {0 writeBit}} {510 1090 {0 net_28} {1 net_28}} {420 1890 {0 writeBit}} {510 1730 {0 net_29} {1 net_29}} {590 320 {0 out[3]}} {590 2290 {0 out[31]}} {440 390 {0 Xnand2_4}} {590 950 {0 out[12]}} {440 1310 {0 Xnand2_17}} {440 1940 {0 Xnand2_26}} {510 2150 {0 net_30} {1 net_30}} {540 1160 {0 Xinverter_15}} {540 1800 {0 Xinverter_24}} {540 110 {0 Xinverter}} {540 740 {0 Xinverter_9}} {420 510 {0 in[6]}} {540 2220 {0 Xinverter_30}} {510 110 {0 net_31} {1 net_31}} {420 200 {0 writeBit}} {420 830 {0 writeBit}} {510 740 {0 net_32} {1 net_32}} {420 1920 {0 in[26]}} {420 1610 {0 writeBit}} {180 1220 {1 in[16]}} {180 1850 {1 in[25]}}}
set NETLIST_CACHE(writeEnable,wires) {{180 90 420 90 in[0]} {270 130 420 130 writeBit} {590 110 660 110 out[0]} {180 160 420 160 in[1]} {270 200 420 200 writeBit} {590 180 660 180 out[1]} {180 230 420 230 in[2]} {270 270 420 270 writeBit} {590 250 660 250 out[2]} {180 300 420 300 in[3]} {270 340 420 340 writeBit} {590 320 660 320 out[3]} {180 370 420 370 in[4]} {270 410 420 410 writeBit} {590 390 660 390 out[4]} {180 440 420 440 in[5]} {270 480 420 480 writeBit} {590 460 660 460 out[5]} {180 510 420 510 in[6]} {270 550 420 550 writeBit} {590 530 660 530 out[6]} {270 620 420 620 writeBit} {590 600 660 600 out[7]} {270 690 420 690 writeBit} {590 670 660 670 out[8]} {270 760 420 760 writeBit} {590 740 660 740 out[9]} {270 830 420 830 writeBit} {590 810 660 810 out[10]} {270 900 420 900 writeBit} {590 880 660 880 out[11]} {270 970 420 970 writeBit} {590 950 660 950 out[12]} {270 1040 420 1040 writeBit} {590 1020 660 1020 out[13]} {270 1110 420 1110 writeBit} {590 1090 660 1090 out[14]} {270 1180 420 1180 writeBit} {590 1160 660 1160 out[15]} {280 580 420 580 in[7]} {180 580 280 580 in[7]} {280 650 420 650 in[8]} {180 650 280 650 in[8]} {280 720 420 720 in[9]} {180 720 280 720 in[9]} {280 790 420 790 in[10]} {180 790 280 790 in[10]} {280 860 420 860 in[11]} {180 860 280 860 in[11]} {280 930 420 930 in[12]} {180 930 280 930 in[12]} {280 1000 420 1000 in[13]} {180 1000 280 1000 in[13]} {280 1070 420 1070 in[14]} {180 1070 280 1070 in[14]} {280 1140 420 1140 in[15]} {180 1140 280 1140 in[15]} {420 580 430 580 in[7]} {420 650 430 650 in[8]} {420 720 430 720 in[9]} {420 790 430 790 in[10]} {420 860 430 860 in[11]} {420 930 430 930 in[12]} {420 1000 430 1000 in[13]} {420 1070 430 1070 in[14]} {420 1140 430 1140 in[15]} {180 1220 420 1220 in[16]} {270 1260 420 1260 writeBit} {590 1240 660 1240 out[16]} {180 1290 420 1290 in[17]} {270 1330 420 1330 writeBit} {590 1310 660 1310 out[17]} {180 1360 420 1360 in[18]} {270 1400 420 1400 writeBit} {590 1380 660 1380 out[18]} {180 1430 420 1430 in[19]} {270 1470 420 1470 writeBit} {590 1450 660 1450 out[19]} {180 1500 420 1500 in[20]} {270 1540 420 1540 writeBit} {590 1520 660 1520 out[20]} {180 1570 420 1570 in[21]} {270 1610 420 1610 writeBit} {590 1590 660 1590 out[21]} {180 1640 420 1640 in[22]} {270 1680 420 1680 writeBit} {590 1660 660 1660 out[22]} {270 1750 420 1750 writeBit} {590 1730 660 1730 out[23]} {270 1820 420 1820 writeBit} {590 1800 660 1800 out[24]} {270 1890 420 1890 writeBit} {590 1870 660 1870 out[25]} {270 1960 420 1960 writeBit} {590 1940 660 1940 out[26]} {270 2030 420 2030 writeBit} {590 2010 660 2010 out[27]} {270 2100 420 2100 writeBit} {590 2080 660 2080 out[28]} {270 2170 420 2170 writeBit} {590 2150 660 2150 out[29]} {270 2240 420 2240 writeBit} {590 2220 660 2220 out[30]} {270 2310 420 2310 writeBit} {590 2290 660 2290 out[31]} {420 1710 430 1710 in[23]} {420 1780 430 1780 in[24]} {420 1850 430 1850 in[25]} {420 1920 430 1920 in[26]} {420 1990 430 1990 in[27]} {420 2060 430 2060 in[28]} {420 2130 430 2130 in[29]} {420 2200 430 2200 in[30]} {420 2270 430 2270 in[31]} {180 1710 420 1710 in[23]} {180 1780 420 1780 in[24]} {180 1850 420 1850 in[25]} {180 1920 420 1920 in[26]} {180 1990 420 1990 in[27]} {180 2060 420 2060 in[28]} {180 2130 420 2130 in[29]} {180 2200 420 2200 in[30]} {180 2270 420 2270 in[31]} {270 130 270 200 writeBit} {270 200 270 270 writeBit} {270 270 270 340 writeBit} {270 340 270 410 writeBit} {270 410 270 480 writeBit} {270 480 270 550 writeBit} {270 550 270 620 writeBit} {270 620 270 690 writeBit} {270 690 270 760 writeBit} {270 760 270 830 writeBit} {270 830 270 900 writeBit} {270 900 270 970 writeBit} {270 970 270 1040 writeBit} {270 1040 270 1110 writeBit} {270 1110 270 1180 writeBit} {270 1180 270 1260 writeBit} {270 1260 270 1330 writeBit} {270 1330 270 1400 writeBit} {270 1400 270 1470 writeBit} {270 1470 270 1540 writeBit} {270 1540 270 1610 writeBit} {270 1610 270 1680 writeBit} {270 1680 270 1750 writeBit} {270 1750 270 1820 writeBit} {270 1820 270 1890 writeBit} {270 1890 270 1960 writeBit} {270 1960 270 2030 writeBit} {270 2030 270 2100 writeBit} {270 2100 270 2170 writeBit} {270 2170 270 2240 writeBit} {270 2240 270 2310 writeBit}}
