===== 506 SMP Simulator Configuration =====
L1_SIZE:                        1000000
L1_ASSOC:                       8
L1_BLOCKSIZE:                   64
NUMBER OF PROCESSORS:           16
COHERENCE PROTOCOL:             MESI
TRACE FILE:                     ../Input/CGad
===== Simulation results (Cache_0)      =====
01. number of reads:                            631024
02. number of read misses:                      2477
03. number of writes:                           346576
04. number of write misses:                     10911
05. number of write backs:                      5192
06. number of invalid to exclusive (INV->EXC):  2477
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   1
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   10911
12. number of exclusive to modified (EXC->MOD): 2404
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    1
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_1)      =====
01. number of reads:                            1584
02. number of read misses:                      144
03. number of writes:                           649
04. number of write misses:                     13
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  34
07. number of invalid to shared (INV->SHD):     110
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   13
12. number of exclusive to modified (EXC->MOD): 15
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         110
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_2)      =====
01. number of reads:                            1579
02. number of read misses:                      144
03. number of writes:                           649
04. number of write misses:                     11
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  35
07. number of invalid to shared (INV->SHD):     109
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   11
12. number of exclusive to modified (EXC->MOD): 17
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     6
16. number of cache to cache transfers:         109
17. number of interventions:                    7
18. number of invalidations:                    6
19. number of flushes:                          7
===== Simulation results (Cache_3)      =====
01. number of reads:                            1588
02. number of read misses:                      143
03. number of writes:                           649
04. number of write misses:                     13
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  34
07. number of invalid to shared (INV->SHD):     109
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   13
12. number of exclusive to modified (EXC->MOD): 16
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     11
16. number of cache to cache transfers:         109
17. number of interventions:                    7
18. number of invalidations:                    11
19. number of flushes:                          7
===== Simulation results (Cache_4)      =====
01. number of reads:                            1589
02. number of read misses:                      146
03. number of writes:                           649
04. number of write misses:                     12
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  36
07. number of invalid to shared (INV->SHD):     110
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   1
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   12
12. number of exclusive to modified (EXC->MOD): 16
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     16
16. number of cache to cache transfers:         110
17. number of interventions:                    8
18. number of invalidations:                    16
19. number of flushes:                          7
===== Simulation results (Cache_5)      =====
01. number of reads:                            1596
02. number of read misses:                      148
03. number of writes:                           649
04. number of write misses:                     12
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  37
07. number of invalid to shared (INV->SHD):     111
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   12
12. number of exclusive to modified (EXC->MOD): 16
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     21
16. number of cache to cache transfers:         111
17. number of interventions:                    7
18. number of invalidations:                    21
19. number of flushes:                          7
===== Simulation results (Cache_6)      =====
01. number of reads:                            1595
02. number of read misses:                      143
03. number of writes:                           649
04. number of write misses:                     12
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  34
07. number of invalid to shared (INV->SHD):     109
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   12
12. number of exclusive to modified (EXC->MOD): 16
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     26
16. number of cache to cache transfers:         109
17. number of interventions:                    7
18. number of invalidations:                    26
19. number of flushes:                          7
===== Simulation results (Cache_7)      =====
01. number of reads:                            1583
02. number of read misses:                      140
03. number of writes:                           649
04. number of write misses:                     14
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  32
07. number of invalid to shared (INV->SHD):     108
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    5
11. number of invalid to modified (INV->MOD):   14
12. number of exclusive to modified (EXC->MOD): 15
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     31
16. number of cache to cache transfers:         109
17. number of interventions:                    7
18. number of invalidations:                    31
19. number of flushes:                          7
===== Simulation results (Cache_8)      =====
01. number of reads:                            1596
02. number of read misses:                      146
03. number of writes:                           649
04. number of write misses:                     12
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  36
07. number of invalid to shared (INV->SHD):     110
08. number of modified to shared (MOD->SHD):    6
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   12
12. number of exclusive to modified (EXC->MOD): 17
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     35
16. number of cache to cache transfers:         110
17. number of interventions:                    6
18. number of invalidations:                    36
19. number of flushes:                          7
===== Simulation results (Cache_9)      =====
01. number of reads:                            1593
02. number of read misses:                      143
03. number of writes:                           649
04. number of write misses:                     14
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  34
07. number of invalid to shared (INV->SHD):     109
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   1
10. number of shared to modified (SHD->MOD):    6
11. number of invalid to modified (INV->MOD):   14
12. number of exclusive to modified (EXC->MOD): 14
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     41
16. number of cache to cache transfers:         109
17. number of interventions:                    8
18. number of invalidations:                    41
19. number of flushes:                          7
===== Simulation results (Cache_10)      =====
01. number of reads:                            1607
02. number of read misses:                      146
03. number of writes:                           649
04. number of write misses:                     13
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  145
07. number of invalid to shared (INV->SHD):     1
08. number of modified to shared (MOD->SHD):    7
09. number of exclusive to shared (EXC->SHD):   102
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   13
12. number of exclusive to modified (EXC->MOD): 21
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     46
16. number of cache to cache transfers:         1
17. number of interventions:                    109
18. number of invalidations:                    46
19. number of flushes:                          7
===== Simulation results (Cache_11)      =====
01. number of reads:                            0
02. number of read misses:                      0
03. number of writes:                           0
04. number of write misses:                     0
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  0
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   0
12. number of exclusive to modified (EXC->MOD): 0
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_12)      =====
01. number of reads:                            0
02. number of read misses:                      0
03. number of writes:                           0
04. number of write misses:                     0
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  0
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   0
12. number of exclusive to modified (EXC->MOD): 0
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_13)      =====
01. number of reads:                            0
02. number of read misses:                      0
03. number of writes:                           0
04. number of write misses:                     0
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  0
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   0
12. number of exclusive to modified (EXC->MOD): 0
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_14)      =====
01. number of reads:                            0
02. number of read misses:                      0
03. number of writes:                           0
04. number of write misses:                     0
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  0
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   0
12. number of exclusive to modified (EXC->MOD): 0
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
===== Simulation results (Cache_15)      =====
01. number of reads:                            0
02. number of read misses:                      0
03. number of writes:                           0
04. number of write misses:                     0
05. number of write backs:                      0
06. number of invalid to exclusive (INV->EXC):  0
07. number of invalid to shared (INV->SHD):     0
08. number of modified to shared (MOD->SHD):    0
09. number of exclusive to shared (EXC->SHD):   0
10. number of shared to modified (SHD->MOD):    0
11. number of invalid to modified (INV->MOD):   0
12. number of exclusive to modified (EXC->MOD): 0
13. number of owned to modified (OWN->MOD):     0
14. number of modified to owned (MOD->OWN):     0
15. number of shared to invalid (SHD->INV):     0
16. number of cache to cache transfers:         0
17. number of interventions:                    0
18. number of invalidations:                    0
19. number of flushes:                          0
