
---------- Begin Simulation Statistics ----------
final_tick                                58372104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 425126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701160                       # Number of bytes of host memory used
host_op_rate                                   429935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.22                       # Real time elapsed on the host
host_tick_rate                              248154802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101131196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058372                       # Number of seconds simulated
sim_ticks                                 58372104000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.226193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4041794                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4915458                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            333640                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5071891                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           574179                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6479082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311143                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35957                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101131196                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.167442                       # CPI: cycles per instruction
system.cpu.discardedOps                        934542                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48885195                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40571481                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6282560                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3056855                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.856574                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        116744208                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55047773     54.43%     54.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                 172710      0.17%     54.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            284017      0.28%     54.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            268229      0.27%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163430      0.16%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54273      0.05%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           504316      0.50%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36743      0.04%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::MemRead               38162063     37.74%     93.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6426693      6.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101131196                       # Class of committed instruction
system.cpu.tickCycles                       113687353                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7848                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1960                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2910                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8349                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8349                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3433                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        34322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       534528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2512640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3047168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13998                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.032790                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.178094                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13539     96.72%     96.72% # Request fanout histogram
system.membus.snoop_fanout::1                     459      3.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               13998                       # Request fanout histogram
system.membus.reqLayer0.occupancy           108325500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20556250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          110456250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         283648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1508096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1791744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       283648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        283648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1004544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1004544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4859307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25835903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30695210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4859307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4859307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       17209316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17209316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       17209316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4859307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25835903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47904526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003414017500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18070                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9673                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1422                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    479192750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  128270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               960205250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18679.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37429.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.238150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.312468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.517568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          284      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4702     49.20%     52.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2111     22.09%     74.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          714      7.47%     81.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          436      4.56%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      3.02%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          149      1.56%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          148      1.55%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          724      7.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.881356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.534591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.490518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            178     15.88%     15.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           825     73.60%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            74      6.60%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            20      1.78%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.54%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.36%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.18%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.09%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.09%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.27%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.09%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.09%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.109723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.073603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              532     47.46%     47.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.54%     47.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              544     48.53%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.34%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      1.61%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1641856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  149888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1227520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1791744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1238144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58334520500                       # Total gap between requests
system.mem_ctrls.avgGap                    2464387.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       220416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1421440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1227520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3776050.285937954206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24351357.970581289381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21029223.137134134769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19346                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    127715500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    832489750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1347786632500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28816.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35328.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69667457.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             35949900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19107825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            97832280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54449820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4607341440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5305728150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17946906720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28067316135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.834409                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46602032250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1948960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9821111750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32287080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17160990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            85337280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45669780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4607341440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5666815170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17642833440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28097445180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.350564                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45808939750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1948960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10614204250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15755943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15755943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15755943                       # number of overall hits
system.cpu.icache.overall_hits::total        15755943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2216                       # number of overall misses
system.cpu.icache.overall_misses::total          2216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    140710000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140710000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140710000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140710000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15758159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15758159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15758159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15758159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63497.292419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63497.292419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63497.292419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63497.292419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1960                       # number of writebacks
system.cpu.icache.writebacks::total              1960                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    138494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    138494000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138494000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62497.292419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62497.292419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62497.292419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62497.292419                       # average overall mshr miss latency
system.cpu.icache.replacements                   1960                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15755943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15755943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140710000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140710000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15758159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15758159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63497.292419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63497.292419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    138494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62497.292419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62497.292419                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.907687                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15758159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7111.082581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.907687                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31518534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31518534                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43896530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43896530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43916053                       # number of overall hits
system.cpu.dcache.overall_hits::total        43916053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18457                       # number of overall misses
system.cpu.dcache.overall_misses::total         18457                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1176470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1176470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1176470500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1176470500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43914918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43914918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43934510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43934510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000420                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63980.340439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63980.340439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63741.155117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63741.155117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7848                       # number of writebacks
system.cpu.dcache.writebacks::total              7848                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11764                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    809307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    809307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    812232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    812232000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69047.606859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69047.606859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69043.862632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69043.862632                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37544062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37544062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    259190500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259190500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37547508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37547508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75214.886825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75214.886825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    251032500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    251032500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74446.174377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74446.174377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6352468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6352468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    917280000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    917280000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6367410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6367410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61389.372239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61389.372239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    558274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    558274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66867.229608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66867.229608                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19523                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19523                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003522                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003522                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2925000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2925000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68023.255814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68023.255814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1252500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1252500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016636                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016636                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69583.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69583.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1234500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1234500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016636                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016636                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68583.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68583.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.959522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43929981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3728.567391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.959522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          786                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87885130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87885130                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58372104000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
