{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585965353442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585965353451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:55:53 2020 " "Processing started: Fri Apr 03 21:55:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585965353451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965353451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProblem3 -c DesignProblem3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProblem3 -c DesignProblem3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965353451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585965354312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585965354312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodigitdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twodigitdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoDigitDisplay-arch_TwoDigitDisplay " "Found design unit 1: TwoDigitDisplay-arch_TwoDigitDisplay" {  } { { "TwoDigitDisplay.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/TwoDigitDisplay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371195 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoDigitDisplay " "Found entity 1: TwoDigitDisplay" {  } { { "TwoDigitDisplay.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/TwoDigitDisplay.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secondmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecondMux-Behavioral " "Found design unit 1: SecondMux-Behavioral" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371209 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecondMux " "Found entity 1: SecondMux" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/FSM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371222 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproblem3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designproblem3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesignProblem3-AttachAll " "Found design unit 1: DesignProblem3-AttachAll" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371228 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesignProblem3 " "Found entity 1: DesignProblem3" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockCounter-Impl1 " "Found design unit 1: ClockCounter-Impl1" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/ClockCounter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/ClockCounter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585965371242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProblem3 " "Elaborating entity \"DesignProblem3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585965371321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Disable DesignProblem3.vhd(121) " "Verilog HDL or VHDL warning at DesignProblem3.vhd(121): object \"Disable\" assigned a value but never read" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585965371339 "|DesignProblem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMDMPM\[0\] DesignProblem3.vhd(146) " "Inferred latch for \"AMDMPM\[0\]\" at DesignProblem3.vhd(146)" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371339 "|DesignProblem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMDMPM\[1\] DesignProblem3.vhd(146) " "Inferred latch for \"AMDMPM\[1\]\" at DesignProblem3.vhd(146)" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371339 "|DesignProblem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMDMPM\[2\] DesignProblem3.vhd(146) " "Inferred latch for \"AMDMPM\[2\]\" at DesignProblem3.vhd(146)" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371339 "|DesignProblem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMDMPM\[3\] DesignProblem3.vhd(146) " "Inferred latch for \"AMDMPM\[3\]\" at DesignProblem3.vhd(146)" {  } { { "DesignProblem3.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965371340 "|DesignProblem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter ClockCounter:TimeOfDay " "Elaborating entity \"ClockCounter\" for hierarchy \"ClockCounter:TimeOfDay\"" {  } { { "DesignProblem3.vhd" "TimeOfDay" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585965371341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoDigitDisplay TwoDigitDisplay:MinutesDisplay " "Elaborating entity \"TwoDigitDisplay\" for hierarchy \"TwoDigitDisplay:MinutesDisplay\"" {  } { { "DesignProblem3.vhd" "MinutesDisplay" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585965371360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSMDisplay " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSMDisplay\"" {  } { { "DesignProblem3.vhd" "FSMDisplay" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585965371380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AlarmEnabled FSM.vhd(204) " "VHDL Process Statement warning at FSM.vhd(204): signal \"AlarmEnabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/FSM.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371398 "|DesignProblem3|FSM:FSMDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AlarmEnabled FSM.vhd(205) " "VHDL Process Statement warning at FSM.vhd(205): signal \"AlarmEnabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/FSM.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371398 "|DesignProblem3|FSM:FSMDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AlarmEnabled FSM.vhd(206) " "VHDL Process Statement warning at FSM.vhd(206): signal \"AlarmEnabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/FSM.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371398 "|DesignProblem3|FSM:FSMDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondMux SecondMux:SecondMuxand7Seg " "Elaborating entity \"SecondMux\" for hierarchy \"SecondMux:SecondMuxand7Seg\"" {  } { { "DesignProblem3.vhd" "SecondMuxand7Seg" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/DesignProblem3.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585965371401 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FreezeTime SecondMux.vhd(79) " "VHDL Process Statement warning at SecondMux.vhd(79): signal \"FreezeTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371419 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GrabOne SecondMux.vhd(80) " "VHDL Process Statement warning at SecondMux.vhd(80): signal \"GrabOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FreezeTime SecondMux.vhd(87) " "VHDL Process Statement warning at SecondMux.vhd(87): signal \"FreezeTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GrabTwo SecondMux.vhd(88) " "VHDL Process Statement warning at SecondMux.vhd(88): signal \"GrabTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FreezeTime SecondMux.vhd(95) " "VHDL Process Statement warning at SecondMux.vhd(95): signal \"FreezeTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GrabThree SecondMux.vhd(96) " "VHDL Process Statement warning at SecondMux.vhd(96): signal \"GrabThree\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FreezeTime SecondMux.vhd(103) " "VHDL Process Statement warning at SecondMux.vhd(103): signal \"FreezeTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GrabFour SecondMux.vhd(104) " "VHDL Process Statement warning at SecondMux.vhd(104): signal \"GrabFour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/SecondMux.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585965371420 "|DesignProblem3|SecondMux:SecondMuxand7Seg"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem3/ClockCounter.vhd" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1585965372155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1585965372156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585965372345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585965373444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585965373444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585965373568 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585965373568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585965373568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585965373568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585965373616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:56:13 2020 " "Processing ended: Fri Apr 03 21:56:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585965373616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585965373616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585965373616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585965373616 ""}
