piton/tools/perlmod/Tie/IxHash.pm:106:  return $_[0][1][$_[0][3]++] if ($_[0][3] <= $#{$_[0][1]});
piton/tools/perlmod/Tie/IxHash.pm:311:  if (defined $i and $i <= $#{$s->[1]} and $i >= 0) {
piton/tools/src/goldfinger/gf_error.c:199:  if((size <= 0) || (size > 64)) {
piton/design/common/uart_pkttrace_dump/rtl/uart_serializer.v:71:        pkt_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/uart_serializer.v:72:        pkt_data_f <= {(PACKET_LEN_BYTES*8){1'b0}};
piton/design/common/uart_pkttrace_dump/rtl/uart_serializer.v:73:        byte_counter_f <= {PACKET_LEN_BYTES_LOG2{1'b0}};
piton/design/common/uart_pkttrace_dump/rtl/process_pkt_complete.v:63:        process_pkt_noc_rdy_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/process_pkt_complete.v:64:        process_pkt_uart_rdy_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:132:        side1_pkttrace_noc1_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:133:        side1_pkttrace_noc2_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:134:        side1_pkttrace_noc3_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:136:        side2_pkttrace_noc1_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:137:        side2_pkttrace_noc2_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:138:        side2_pkttrace_noc3_val_f <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:140:        process_pkt_val <= 1'b0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:141:        process_pkt_noc <= 2'd0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:142:        process_pkt_side <= 2'd0;
piton/design/common/uart_pkttrace_dump/rtl/mux_process_pkt.v:143:        process_pkt_data <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/common/rtl/alarm_counter.v:58:        count_f <= {COUNTER_WIDTH{1'b0}};
piton/design/common/rtl/bram_1rw_wrapper.v:134:      bist_index <= 0;
piton/design/common/rtl/bram_1rw_wrapper.v:135:      init_done <= 0;
piton/design/common/rtl/async_fifo.v:122:		g_rptr <= 0;
piton/design/common/rtl/async_fifo.v:134:		g_wptr <= 0;
piton/design/common/rtl/bram_1r1w_wrapper.v:160:      bist_index <= 0;
piton/design/common/rtl/bram_1r1w_wrapper.v:161:      init_done <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:131:        select_reg <= 2'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:141:        credit_1 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:142:        credit_2 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:143:        credit_3 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:144:        sel_23 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:145:        sel_13 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:146:        sel_12 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:147:        sel_123 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:149:        select_counter <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:154:            select_counter <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:157:            select_counter <= select_counter + 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:175:            sel_123 <= 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:190:            sel_12 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:199:            sel_23 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:200:            sel_13 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_16.v:202:                sel_123 <= 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:136:        rdy_1_f <= 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:137:        rdy_2_f <= 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:138:        rdy_3_f <= 1'b0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:149:        select_reg <= 2'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:158:        credit_1 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:159:        credit_2 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:160:        credit_3 <= 9'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:161:        sel_23 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:162:        sel_13 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:163:        sel_12 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:164:        sel_123 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:166:        select_counter <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:171:            select_counter <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:174:            select_counter <= select_counter + 2'b01; 
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:192:            sel_123 <= 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:207:            sel_12 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:216:            sel_23 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:217:            sel_13 <= 0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v:219:                sel_123 <= 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:174:        serial_buffer_data [0] <= 16'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:175:        serial_buffer_data [1] <= 16'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:176:        serial_buffer_data [2] <= 16'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:177:        serial_buffer_data [3] <= 16'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:178:        serial_buffer_channel <= 2'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:184:            serial_buffer_data[0] <= data_to_serial_buffer[15:0];
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:190:            serial_buffer_data_counter <= serial_buffer_data_counter + 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_16.v:193:            serial_buffer_data_counter <= serial_buffer_data_counter + 2'b01;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:273:        serial_buffer_channel <= 2'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:275:        serial_buffer_channel_f <= 2'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:280:            serial_buffer_data <= data_to_serial_buffer[31:0];
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:333:       credit_fifo_wren_f <= 1'b0; 
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:347:        credit_fifo_out_f <= 3'd0;
piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v:353:            credit_fifo_out_f <= 3'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:153:        buffered_channel <= 2'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:154:        channel_buffer_count <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:155:        data_channel_f <= 2'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:156:        data_channel_ff <= 2'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:157:        data_channel_fff <= 2'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:166:            channel_buffer_count <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:167:            buffered_channel <= 2'b00;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:366:        credit_to_chip_r <= 3'b000;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:367:        credit_fifo_out_f <= 3'b000;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v:375:           credit_fifo_out_f <= 3'b000;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:115:        rst_d1 <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:116:        rst_d2 <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:117:        rst_d3 <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:118:        rst_d4 <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:119:        rst_d5 <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:139:        channel_buffer[0] <= 16'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:140:        channel_buffer[1] <= 16'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:141:        channel_buffer[2] <= 16'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:142:        channel_buffer[3] <= 16'd0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:143:        channel_buffer_count <= 0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:149:            channel_buffer_count <= channel_buffer_count + 2'b01;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:153:            channel_buffer_count <= 2'b00;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:189:        bout_val_buf1 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:197:        bout_val_buf1 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:225:        bout_val_buf2 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:233:        bout_val_buf2 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:261:        bout_val_buf3 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:269:        bout_val_buf3 <= 1'b0;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:317:        credit_to_chip_r <= 3'b000;       
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:324:           credit_to_chip_r <= 3'b000;       
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:122:	   yummy_f <= 1'b0;
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:123:	   valid_f <= 1'b0;
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:132:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:452:                myLocY_f <= `XY_WIDTH'd0;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:453:                myLocX_f <= `XY_WIDTH'd0;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:454:                myChipID_f <= `CHIP_ID_WIDTH'd0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:174:        3'b000: header_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:175:        3'b001: header_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:176:        3'b010: header_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:180:        3'b101: header_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:212:                count_f <= 5'd0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:214:                thanks_all_f <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:216:                count_one_f <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.v.pyv:217:                tail_last_f <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:202:		thanks_b <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:203:		thanks_c <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:204:		thanks_d <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:205:		thanks_x <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:219:	      s = s + indent + ("thanks_%d <= 1'b0;" % b)
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:309:		new_route <= <%= "`IO_XBAR_ROUTE_%d" % 0%>;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:328:		      print ("\t\t\t\troute_req_%d_mask <= 1'b0;" % b)
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:342:				route_req_a_mask <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:382:	4'b0001:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:384:	4'b0011:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:385:	4'b0100:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:386:	4'b0101:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:391:	4'b1001:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:392://	4'b1010:	new_route_needed <= 1'b0;	//this is scary CHECK THIS BEFORE CHIP SHIPS
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:395:	4'b1011:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:396:	4'b1100:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:397:	4'b1101:	new_route_needed <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:410:	5'b00000:	planned_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:412:	5'b00010:	planned_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:414:	5'b00100:	planned_temp <= 1'b0;	//error what did we just send
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:416:	5'b00110:	planned_temp <= 1'b0;	//error
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:417:	5'b00111:	planned_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:419:	5'b01000:	planned_temp <= 1'b0;	//error
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:421:	5'b01010:	planned_temp <= 1'b0;	//This actually cannot happen
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:423:	5'b01100:	planned_temp <= 1'b0;	//What did we just send?
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:425:	5'b01110:	planned_temp <= 1'b0;	//error
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:426:	5'b01111:	planned_temp <= 1'b0;	//The default route is
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:446://	5'b11110:	planned_temp <= 1'b0;	//This is wrong becasue if
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:454:	default:	planned_temp <= 1'b0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:463:		current_route_f <= 3'd0;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:464:		planned_f <= 1'd0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:154:            araddr_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:155:            awaddr_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:156:            wdata_buffer_val  <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:157:            rdata_buffer_val  <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:158:            bresp_buffer_val  <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:159:            araddr_buffer <= `C_S_AXI_LITE_DATA_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:160:            awaddr_buffer <= `C_S_AXI_LITE_DATA_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:161:            wdata_buffer <= `C_S_AXI_LITE_DATA_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:162:            wstrb_buffer <= 8'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:163:            rdata_buffer <= `C_S_AXI_LITE_DATA_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:164:            rresp_buffer <= `C_S_AXI_LITE_RESP_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:165:            bresp_buffer <= `C_S_AXI_LITE_RESP_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:175:                rdata_buffer <= {56'b0, axi_lite_slave_regs[regs_read_index]}; //need padding
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:176:                rresp_buffer <= `C_S_AXI_LITE_RESP_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:178:                araddr_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:182:                rdata_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:200:                    axi_lite_slave_regs[regs_write_index[0]] <= wdata_buffer[`AXI_LITE_SLAVE_REG_SIZE-1:0];
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:204:                    axi_lite_slave_regs[regs_write_index[1]] <= wdata_buffer[`AXI_LITE_SLAVE_REG_SIZE-1:0];
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:210:                    axi_lite_slave_regs[regs_write_index[3]] <= wdata_buffer[`AXI_LITE_SLAVE_REG_SIZE-1:0];                    
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:220:                    axi_lite_slave_regs[regs_write_index[7]] <= wdata_buffer[`AXI_LITE_SLAVE_REG_SIZE-1:0];  
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:222:                bresp_buffer <= `C_S_AXI_LITE_RESP_WIDTH'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:224:                awaddr_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:225:                wdata_buffer_val <= 1'b0;
piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v:229:                bresp_buffer_val <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:184:            rx_data_rdy_set   <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:185:            tx_data_empty     <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:186:            tx_data_full_clr  <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:187:            spi_clk_out       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:188:            spi_data_out      <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:189:            rx_data_out       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:190:            tx_data_shift_reg <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:191:            rx_data_shift_reg <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:192:            bit_cnt           <= 4'h0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:193:            clk_delay_cnt     <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:88:            fifo_full       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:89:            buffer_in_index <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:99:                    fifo_full <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:107:        num_elements_in_fifo <= { {16-ADDR_WIDTH-1{1'b0}}, buffer_cnt }; //pad buffer_cnt with leading zeroes
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:111:            buffer_out_index <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:112:            fifo_r_en_delayed <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:123:                fifo_empty <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:117:            spi_da_tx_data_stb <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:127:                rst_from_bus <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:134:                spi_trans_ctrl_stb <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:139:                    `TRANS_TYPE_REG:         spi_trans_type_stb <= dat_i[1:0];
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:149:                rst_from_bus <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:150:                spi_trans_ctrl_stb <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:186:            rst_shift <= { 1'b0, rst_shift[20:1] };
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:208:            spi_trans_ctrl_shift <= 21'b000000000000000000000;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:212:            spi_trans_ctrl_shift <= { 1'b0, spi_trans_ctrl_shift[20:1] };
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:218:            spi_trans_ctrl_reg1 <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:219:            spi_trans_ctrl_reg2 <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:220:            spi_trans_ctrl_reg3 <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:223:            spi_trans_ctrl_reg1 <= spi_trans_ctrl_shift[0];
piton/design/chipset/axi_sd_bridge/rtl/status_register_control.v:240:            spi_da_tx_data <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:303:          sd_init_rdy       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:306:          tx_data_out       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:307:          tx_data_wen       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:308:          cmd_byte          <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:309:          data_byte_1       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:310:          data_byte_2       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:311:          data_byte_3       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:312:          data_byte_4       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:313:          check_sum_byte    <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:314:          send_cmd_req      <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:315:          rx_data_rdy_clr   <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:316:          loop_cnt          <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:317:          del_cnt_1         <= 10'h000;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:318:          del_cnt_2         <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:572:        read_write_sd_block_rdy <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:574:        read_error              <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:575:        write_error             <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:576:        tx_data_out             <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:577:        tx_data_wen             <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:578:        rx_data_rdy_clr         <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:579:        cmd_byte                <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:580:        data_byte_1             <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:581:        data_byte_2             <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:582:        data_byte_3             <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:583:        data_byte_4             <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:584:        check_sum_byte          <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:585:        send_cmd_req            <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:586:        tx_fifo_ren             <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:587:        rx_fifo_wen             <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:588:        rx_fifo_data            <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:589:        loop_cnt                <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:590:        del_cnt_1               <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:591:        del_cnt_2               <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:592:        time_out_cnt            <= 12'h000;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:593:        loc_resp_byte           <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:75:            force_empty <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:81:            force_empty_reg    <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:82:            force_empty_toggle <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:88:                force_empty_reg <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:98:            force_empty_toggle_sync_to_spi_clk <= {force_empty_toggle_sync_to_spi_clk[1:0], force_empty_toggle};
piton/design/chipset/axi_sd_bridge/rtl/spi_control.v:190:            tx_data_wen       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/spi_control.v:191:            sd_init_req       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/spi_control.v:192:            rx_data_rdy_clr   <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:74:            force_empty <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:80:            force_empty_reg    <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:81:            force_empty_toggle <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:87:                force_empty_reg <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:96:            force_empty_toggle_sync_to_spi_clk <= {force_empty_toggle_sync_to_spi_clk[1:0], force_empty_toggle};
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:110:            fifo_w_en <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:599:            bcntr <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:600:            wcntr <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:601:            addr  <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:602:            type  <= 0;
piton/design/chipset/axi_sd_bridge/rtl/sd_wishbone_transaction_manager.v:604:            rword <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:278:                    block_adr[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:279:                    block_val[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:280:                    block_dirty[f] <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:294:                            block_val[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:295:                            block_dirty[f] <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:365:            waddr_buf <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:366:            wdata_buf <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:367:            wstrb_buf <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:368:            raddr_buf <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:369:            ttype_buf <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:425:            entry_sel <= 0;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:77:        tx_data_out <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:78:        tx_data_full <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:98:            tx_data_full <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:105:        rx_data_out <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:106:        rx_data_rdy <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/spi_tx_rx_data.v:110:            rx_data_rdy <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:294:            tx_data_wen     <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:295:            tx_data_out     <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:296:            rx_data_rdy_clr <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:297:            resp_byte       <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:298:            resp_tout       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:299:            send_cmd_rdy    <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:300:            time_out_cnt    <= 10'h000;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:263:            splitter_io_msg_counter_f <= {`MSG_LENGTH_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:280:            r_req_buf_header0_f <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:281:            r_req_buf_header1_f <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:282:            r_req_buf_header2_f <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:312:            w_req_buf_header0_f     <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:313:            w_req_buf_header1_f     <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:314:            w_req_buf_header2_f     <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:315:            w_req_buf_data0_f       <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:481:      if (SLAVE_RESP_BYTEWIDTH <= 0) begin
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:561:            w_resp_buf_header0_f     <=  {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:562:            w_resp_buf_bresp_f       <=  {`C_M_AXI_LITE_RESP_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:567:            w_resp_buf_header0_f     <=  m_axi_aw_go              ? w_resp_buf_header0_next  :
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:597:            r_resp_buf_header0_f <= {`NOC_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:598:            r_resp_buf_data0_f   <= {`C_M_AXI_LITE_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:599:            r_resp_buf_rresp_f   <= {`C_M_AXI_LITE_RESP_WIDTH{1'b0}};
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:603:            r_resp_buf_header0_f <= m_axi_ar_go                                        ? r_resp_buf_header0_next :
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:671:                io_splitter_arb_f <= 0;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:672:                io_splitter_ack_load_counter_f <= 0;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:685:                io_splitter_ack_load_counter_f <= r_resp_buf_header0_f[`MSG_LENGTH];
piton/design/chipset/common/rtl/noc_bidir_afifo.v:139:        outreg_empty <= fifo_recv_rd_en                                     ? 1'b0 :
piton/design/chipset/io_ctrl/rtl/uart_mux.v:288:        asm_test_cycle_cnt <= 64'b0;
piton/design/chipset/io_ctrl/rtl/uart_mux.v:290:        asm_test_cycle_cnt <=   reader_start & reader_stop      ?   64'b0                   :
piton/design/chipset/io_ctrl/rtl/uart_top.v:434:      uart_byte_bvalid <= 1'b0;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:66:        state <= 0;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:137:        waiting <= 0;
piton/design/chipset/io_ctrl/rtl/uart_reseter.v:143:            waiting <= 0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:102:        buf_in_counter_f <= 0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:131:        buf_in_wr_ptr_f <= 0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:156:        buf_in_mem_f[buf_in_wr_ptr_f] <= 0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:331:    addr_subline_r <= msg_type == `MSG_TYPE_NC_LOAD_REQ ? msg_addr[`L2_DATA_SUBLINE] : 2'b0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:348:    buf_out_mem_r[0] <= buf_out_mem[0];
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:438:        buf_out_counter_f <= 0;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:467:        buf_out_rd_ptr_f <= 0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:91:        ok_iob_cnt <= 32'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:138:        flit_cnt <= 2'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:140:        net_flit_cnt <= 2'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:141:        pending_net_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:142:        net_interrupt_in_prog <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:144:        uart_flit_cnt <= 2'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:145:        pending_uart_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:146:        uart_interrupt_in_prog <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:155:            net_flit_cnt <= 2'b0; 
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:156:            pending_net_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:165:            net_interrupt_in_prog <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:170:            uart_flit_cnt <= 2'b0; 
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:171:            pending_uart_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:180:            uart_interrupt_in_prog <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:189:       prev_net_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:190:       buf_prev_net_int <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:191:       prev_uart_interrupt <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:192:       buf_prev_uart_int <= 1'b0;
piton/design/chipset/io_ctrl/rtl/ciop_iob.v:288:        ok_iob_sent <= 1'b0;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:158:    writer_active <= 1'b0;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:166:    finish <= 1'b0;
piton/design/chipset/io_ctrl/rtl/uart_writer.v:214:    char_cnt <= {LINE_CNTR_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_writer.v:216:    char_cnt <= launch_writer             ? {LINE_CNTR_WIDTH{1'b0}} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:182:    finish <= 1'b0;    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:185:    finish <= launch                ? 1'b0  :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:192:    stop <= 1'b0;    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:195:    stop <= launch | ~active         ? 1'b0  :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:257:    start_window <= rdata_val ? {start_window[`PC_ADDR_WIDTH-9:0], rdata} : start_window;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:293:    flit_cnt <= 8'b0;    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:304:    gr_addr <= rdata_val & gr_state_addr  ? {gr_addr[`PC_ADDR_WIDTH-9:0], rdata} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:310:    gr_blk_num <= {`PC_FLIT_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_reader.v:316:    gr_blk <= rdata_val & gr_state_blk  ? {gr_blk[`PC_BLK_WIDTH-9:0], rdata} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:322:    gr_blk_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_reader.v:331:    pcblk_in_strgblk_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:346:    strgblk_in_gr_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:357:    strgblk_in_gr_cnt_prev <= {`PC_BLK_NUM_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_reader.v:410:    noc_cnt <= 3'b0;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:413:    noc_cnt <=  noc_last_hdr_val | noc_last_data_val  ? 3'b0        :
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:57:        store_int <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:65:        store_int <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:73:        int_buffer_ff <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:74:        sync_int <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:87:        ack_buffer_ff <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:88:        sync_ack <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:207:    buf_current_in <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:208:    remaining_flits <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:212:      pkt_w1        [i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:213:      pkt_w2        [i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:214:      pkt_w3        [i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:215:      // pkt_data_buf  [i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:216:      pkt_cmd_buf   [i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:220:      in_data_buf[i] <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:232:        remaining_flits <= flit_in[`MSG_LENGTH]-1;    // Alexey: when 0 flit is accepted
piton/design/chipset/mc/rtl/noc_mig_bridge.v:304:        pkt_data_buf[ii]  <= {APP_DATA_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:378:    app_wdf_wren_reg  <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:379:    app_wdf_data_reg  <= {APP_DATA_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:380:    app_wdf_mask_reg  <= {APP_MASK_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:381:    app_wdf_end_reg   <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:382:    app_en_reg        <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:383:    cl_addr_reg       <= {CL_ADDR_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:384:    app_cmd_reg       <= {3{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:448:    cmd_pending <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:456:    cmd_part <= 5'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:468:    wdf_pending <= 1'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:476:    wdf_part  <= 5'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:510:    rd_part   <= 5'b0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:568:    buf_current_wdf <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:570:    r_app_wdf_wren <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:579:    r_app_wdf_wren <= (pkt_state_buf[buf_current_wdf] == `WAITING_WDF) ? 1 : 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:592:    buf_current_cmd <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:593:    r_app_en <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:601:      r_app_en <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:615:    buf_current_data_rcv <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:644:    remaining_flt_out <= 0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:646:        flit_out_buffer[i] <= 64'h0;
piton/design/chipset/mc/rtl/noc_mig_bridge.v:680:                flit_out_buffer[8][`MSG_OPTIONS_1] <= {`MSG_OPTIONS_1_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/noc_mig_bridge.v:691:                flit_out_buffer[7]  <= pkt_data_buf[buf_current_out+`ADDR_ONE][((1)*`NOC_DATA_WIDTH)-1:(0)*`NOC_DATA_WIDTH];
piton/design/chipset/mc/rtl/noc_mig_bridge.v:694:                flit_out_buffer[0][`MSG_LENGTH] <= 0; //no data to return
piton/design/chipset/mc/rtl/noc_mig_bridge.v:711:                flit_out_buffer[0][`MSG_OPTIONS_1] <= {`MSG_OPTIONS_1_WIDTH{1'b0}};
piton/design/chipset/mc/rtl/mc_top.v:325:        delay_cnt <= (delay_cnt != 0) & ~ui_clk_sync_rst_r_r ? delay_cnt - 1 : delay_cnt;
piton/design/chipset/mc/rtl/mc_top.v:333:        ui_clk_syn_rst_delayed <= delay_cnt != 0;
piton/design/chipset/mc/rtl/f1_mc_top.v:115:        pre_mc_rst_n <= 0;
piton/design/chipset/mc/rtl/f1_mc_top.v:116:        mc_rst_n <= 0;
piton/design/chipset/mc/rtl/memory_zeroer.v:89:        address_f <= {MIG_APP_ADDR_WIDTH+1{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:59:    data_in_f <= {`AXI4_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:78:    remaining_flits <= `MSG_LENGTH_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:84:        remaining_flits <= `MSG_LENGTH_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:90:            remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:105:          remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:115:        remaining_flits <= `MSG_LENGTH_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:124:    resp_header <= `NOC_DATA_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:135:          resp_header[`MSG_OPTIONS_1   ]     <= {`MSG_OPTIONS_1_WIDTH{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:143:              resp_header[`MSG_LENGTH  ]     <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:151:              resp_header[`MSG_LENGTH  ]     <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:155:              resp_header[`MSG_TYPE    ]     <= `MSG_TYPE_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:156:              resp_header[`MSG_LENGTH  ]     <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:166:          resp_header <= `NOC_DATA_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.v:177:        resp_header <= `NOC_DATA_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:68:    remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:69:    pkt_w1 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:70:    pkt_w2 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:71:    pkt_w3 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:107:            remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:127:            remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:145:          remaining_flits <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:146:          pkt_w1 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:147:          pkt_w2 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:148:          pkt_w3 <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.v:167:        in_data_buf[i] <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:122:        req_header_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:123:        req_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:125:        req_data_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:142:                req_header_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_header_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:143:                req_id_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:144:                req_data_f <= (m_axi_awgo & m_axi_wgo) ? 0 : req_data_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:148:                req_header_f <= m_axi_wgo ? 0 : req_header_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:149:                req_id_f <= m_axi_wgo ? 0 : req_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:150:                req_data_f <= m_axi_wgo ? 0 : req_data_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:154:                req_header_f <= m_axi_awgo ? 0 : req_header_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:155:                req_id_f <= m_axi_awgo ? 0 : req_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:156:                req_data_f <= m_axi_awgo ? 0 : req_data_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:159:                req_header_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:160:                req_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:162:                req_data_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:196:        offset <= 6'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:197:        strb_before_offset <= `AXI4_STRB_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:198:        addr <= `AXI4_ADDR_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:204:                    strb_before_offset <= `AXI4_STRB_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:229:                    strb_before_offset <= `AXI4_STRB_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:237:        offset <= uncacheable ? virt_addr[5:0] : 6'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:238:        addr <= uart_boot_en ? {phys_addr[`AXI4_ADDR_WIDTH-4:0], 3'b0} : virt_addr;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:259:        resp_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:269:                resp_id_f <= resp_go ? 0 : resp_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.v:273:                resp_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:112:        fifo_in <= {`NOC_AXI4_BRIDGE_BUFFER_ADDR_SIZE{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:113:        fifo_out <= {`NOC_AXI4_BRIDGE_BUFFER_ADDR_SIZE{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:128:                pkt_header[i] <= `MSG_HEADER_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:129:                pkt_command[i] <= 1'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:140:                      pkt_header[i] <= `MSG_HEADER_WIDTH'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:141:                      pkt_command[i] <= 1'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:185:        preser_arb <= 1'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:215:                bram_rdy[i] <= (req_go & (i == fifo_out))               ? 0 
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:230:        ser_data_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:231:        ser_val_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:232:        ser_header_ff <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:233:        ser_val_ff <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:234:        ser_data_ff <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:240:                ser_data_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.v:310:        reqresp_count <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:109:        req_header_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:110:        req_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:121:                req_header_f <= m_axi_argo ? 0 : req_header_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:122:                req_id_f <= m_axi_argo ? 0 : req_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:126:                req_header_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:127:                req_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:167:                size[i] <= 7'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:168:                offset[i] <= 6'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:173:                        offset[i] <= virt_addr[5:0];
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:176:                                size[i] <= 7'd0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:201:                                size[i] <= 7'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:206:                        offset[i] <= 6'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:211:                    size[i] <= 7'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:212:                    offset[i] <= 7'b0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:241:        resp_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:255:                resp_id_f <= resp_go ? 0 : resp_id_f;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:259:                resp_id_f <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:274:        data_offseted <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:277:        data_offseted <= m_axi_rgo ? (m_axi_rdata >> (8*offset[m_axi_rid])) : 0;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:283:        resp_data <= {`AXI4_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:290:                        resp_data <= {`AXI4_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:293:                        resp_data <= {`AXI4_DATA_WIDTH/8{data_offseted[7:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:296:                        resp_data <= {`AXI4_DATA_WIDTH/16{data_offseted[15:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:299:                        resp_data <= {`AXI4_DATA_WIDTH/32{data_offseted[31:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:302:                        resp_data <= {`AXI4_DATA_WIDTH/64{data_offseted[63:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:305:                        resp_data <= {`AXI4_DATA_WIDTH/128{data_offseted[127:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:308:                        resp_data <= {`AXI4_DATA_WIDTH/256{data_offseted[255:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:311:                        resp_data <= {`AXI4_DATA_WIDTH/512{data_offseted[511:0]}};
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:316:                resp_data <= resp_go ? {`AXI4_DATA_WIDTH{1'b0}} : resp_data;
piton/design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.v:319:                resp_data <= {`AXI4_DATA_WIDTH{1'b0}};
piton/design/chipset/noc_axi4_bridge/rtl/axi4_zeroer.v:170:        req_sent <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/axi4_zeroer.v:171:        resp_got <= 0;
piton/design/chipset/noc_axi4_bridge/rtl/axi4_zeroer.v:172:        outstanding <= 0;
piton/design/chipset/rtl/blinker.v:59:                cnt <= 32'b0;
piton/design/chipset/rtl/blinker.v:66:                GPIO_LED_0 <= 1'b0;
piton/design/chipset/rtl/blinker.v:67:                     GPIO_LED_1 <= 1'b0;
piton/design/chipset/rtl/blinker.v:68:                     GPIO_LED_2 <= 1'b0;
piton/design/chipset/rtl/blinker.v:69:                     GPIO_LED_3 <= 1'b0;
piton/design/chipset/rtl/blinker.v:72:                GPIO_LED_0 <= flag_0 ? ~GPIO_LED_0 : GPIO_LED_0;
piton/design/chipset/rtl/chipset_impl_noc_power_test.v:115:        payload_count_f <= 8'd0;
piton/design/chipset/rtl/chipset.v:693:            passthru_fifo_init_complete <= 1'b0;
piton/design/chipset/rtl/chipset.v:1552:                net_phy_rx_dv_f <= 1'b0;
piton/design/chipset/rtl/chipset.v:1559:                net_phy_rx_err_f <= 1'b0;
piton/design/chipset/rtl/chipset.v:1566:                net_phy_rx_dv_ff <= 1'b0;
piton/design/chipset/rtl/chipset.v:1567:                net_phy_rx_err_ff <= 1'b0;
piton/design/chipset/rtl/test_end_checker.v:160:            state_reg           <= 2'b0;
piton/design/chipset/rtl/test_end_checker.v:161:            num_flits_reg       <= `MSG_LENGTH_WIDTH'b0;
piton/design/chipset/rtl/test_end_checker.v:162:            test_good_end_reg   <= 1'b0;
piton/design/chipset/rtl/test_end_checker.v:163:            test_bad_end_reg    <= 1'b0;
piton/design/chipset/rtl/test_end_checker.v:164:            future_good_end_reg <= 1'b0;
piton/design/chipset/rtl/test_end_checker.v:165:            future_bad_end_reg  <= 1'b0;
piton/design/chipset/rtl/packet_filter.v.pyv:359:            invalid_access_q  <= 1'b0;
piton/design/chipset/rtl/packet_filter.v.pyv:360:            flit_buffer_0_reg <= `NOC_DATA_WIDTH'd0;
piton/design/chipset/rtl/packet_filter.v.pyv:361:            flit_buffer_1_reg <= `NOC_DATA_WIDTH'd0;
piton/design/chipset/rtl/packet_filter.v.pyv:362:            num_flits_reg     <= `MSG_LENGTH_WIDTH'd0;
piton/design/chipset/rtl/packet_filter.v.pyv:363:            flits_sent_reg    <= `MSG_LENGTH_WIDTH'd0;
piton/design/chipset/rtl/packet_filter.v.pyv:369:			      flit_buffer_0_reg <= flit_buffer_0_next;
piton/design/chipset/oled/rtl/oled_transform.v:62:        ext_spi_val <= 1'b0;
piton/design/chipset/oled/rtl/oled_transform.v:64:        spi_cnt <= 3'b0;
piton/design/chipset/oled/rtl/oled_transform.v:70:            spi_cnt <= 3'b0;
piton/design/chipset/oled/rtl/oled_transform.v:81:            ext_spi_val <= 1'b0;
piton/design/chipset/oled/rtl/oled_transform.v:93:        processing <= 1'b0;
piton/design/chipset/oled/rtl/oled_transform.v:123:        table_index <= 5'b0;
piton/design/chipset/oled/rtl/oled_transform.v:131:    char_map_table[32] <= 64'h0000000000000000;     // Space
piton/design/chipset/oled/rtl/oled_transform.v:132:    char_map_table[33] <= 64'h183C3C1818001800;   // !
piton/design/chipset/oled/rtl/oled_transform.v:133:    char_map_table[34] <= 64'h3636000000000000;   // "
piton/design/chipset/oled/rtl/oled_transform.v:134:    char_map_table[35] <= 64'h36367F367F363600;   // #
piton/design/chipset/oled/rtl/oled_transform.v:135:    char_map_table[36] <= 64'h0C3E031E301F0C00;   // $
piton/design/chipset/oled/rtl/oled_transform.v:136:    char_map_table[37] <= 64'h006333180C666300;   // %
piton/design/chipset/oled/rtl/oled_transform.v:137:    char_map_table[38] <= 64'h1C361C6E3B336E00;   // &
piton/design/chipset/oled/rtl/oled_transform.v:138:    char_map_table[39] <= 64'h0606030000000000;   // '
piton/design/chipset/oled/rtl/oled_transform.v:139:    char_map_table[40] <= 64'h180C0606060C1800;   // (
piton/design/chipset/oled/rtl/oled_transform.v:140:    char_map_table[41] <= 64'h060C1818180C0600;   // )
piton/design/chipset/oled/rtl/oled_transform.v:141:    char_map_table[42] <= 64'h00663CFF3C660000;   // *
piton/design/chipset/oled/rtl/oled_transform.v:142:    char_map_table[43] <= 64'h000C0C3F0C0C0000;   // +
piton/design/chipset/oled/rtl/oled_transform.v:143:    char_map_table[44] <= 64'h00000000000C0C06;   // ,
piton/design/chipset/oled/rtl/oled_transform.v:144:    char_map_table[45] <= 64'h0000003F00000000;   // -
piton/design/chipset/oled/rtl/oled_transform.v:145:    char_map_table[46] <= 64'h00000000000C0C00;   // .
piton/design/chipset/oled/rtl/oled_transform.v:146:    char_map_table[47] <= 64'h6030180C06030100;   // /
piton/design/chipset/oled/rtl/oled_transform.v:147:    char_map_table[48] <= 64'h3E63737B6F673E00;   // 0
piton/design/chipset/oled/rtl/oled_transform.v:148:    char_map_table[49] <= 64'h0C0E0C0C0C0C3F00;   // 1
piton/design/chipset/oled/rtl/oled_transform.v:149:    char_map_table[50] <= 64'h1E33301C06333F00;   // 2
piton/design/chipset/oled/rtl/oled_transform.v:150:    char_map_table[51] <= 64'h1E33301C30331E00;   // 3
piton/design/chipset/oled/rtl/oled_transform.v:151:    char_map_table[52] <= 64'h383C36337F307800;   // 4
piton/design/chipset/oled/rtl/oled_transform.v:152:    char_map_table[53] <= 64'h3F031F3030331E00;   // 5
piton/design/chipset/oled/rtl/oled_transform.v:153:    char_map_table[54] <= 64'h1C06031F33331E00;   // 6
piton/design/chipset/oled/rtl/oled_transform.v:154:    char_map_table[55] <= 64'h3F3330180C0C0C00;   // 7
piton/design/chipset/oled/rtl/oled_transform.v:155:    char_map_table[56] <= 64'h1E33331E33331E00;   // 8
piton/design/chipset/oled/rtl/oled_transform.v:156:    char_map_table[57] <= 64'h1E33333E30180E00;   // 9
piton/design/chipset/oled/rtl/oled_transform.v:157:    char_map_table[58] <= 64'h000C0C00000C0Cx00;   // :
piton/design/chipset/oled/rtl/oled_transform.v:158:    char_map_table[59] <= 64'h000C0C00000C0Cx06;   // //
piton/design/chipset/oled/rtl/oled_transform.v:159:    char_map_table[60] <= 64'h180C0603060C18x00;   // <
piton/design/chipset/oled/rtl/oled_transform.v:160:    char_map_table[61] <= 64'h00003F00003F00x00;   // =
piton/design/chipset/oled/rtl/oled_transform.v:161:    char_map_table[62] <= 64'h060C1830180C06x00;   // >
piton/design/chipset/oled/rtl/oled_transform.v:162:    char_map_table[63] <= 64'h1E3330180C000Cx00;   // ?
piton/design/chipset/oled/rtl/oled_transform.v:163:    char_map_table[64] <= 64'h3E637B7B7B031Ex00;   // @
piton/design/chipset/oled/rtl/oled_transform.v:164:    char_map_table[65] <= 64'h0C1E33333F333300;  // A
piton/design/chipset/oled/rtl/oled_transform.v:165:    char_map_table[66] <= 64'h3F66663E66663F00;  // B
piton/design/chipset/oled/rtl/oled_transform.v:166:    char_map_table[67] <= 64'h3C66030303663C00;  // C
piton/design/chipset/oled/rtl/oled_transform.v:167:    char_map_table[68] <= 64'h1F36666666361F00;  // D
piton/design/chipset/oled/rtl/oled_transform.v:168:    char_map_table[69] <= 64'h7F46161E16467F00;  // E
piton/design/chipset/oled/rtl/oled_transform.v:169:    char_map_table[70] <= 64'h7F46161E16060F00;  // F
piton/design/chipset/oled/rtl/oled_transform.v:170:    char_map_table[71] <= 64'h3C66030373667C00;  // G
piton/design/chipset/oled/rtl/oled_transform.v:171:    char_map_table[72] <= 64'h3333333F33333300;  // H
piton/design/chipset/oled/rtl/oled_transform.v:172:    char_map_table[73] <= 64'h1E0C0C0C0C0C1E00;  // I
piton/design/chipset/oled/rtl/oled_transform.v:173:    char_map_table[74] <= 64'h7830303033331E00;  // J
piton/design/chipset/oled/rtl/oled_transform.v:174:    char_map_table[75] <= 64'h6766361E36666700;  // K
piton/design/chipset/oled/rtl/oled_transform.v:175:    char_map_table[76] <= 64'h0F06060646667F00;  // L
piton/design/chipset/oled/rtl/oled_transform.v:176:    char_map_table[77] <= 64'h63777F7F6B636300;  // M
piton/design/chipset/oled/rtl/oled_transform.v:177:    char_map_table[78] <= 64'h63676F7B73636300;  // N
piton/design/chipset/oled/rtl/oled_transform.v:178:    char_map_table[79] <= 64'h1C36636363361C00;  // O
piton/design/chipset/oled/rtl/oled_transform.v:179:    char_map_table[80] <= 64'h3F66663E06060F00;  // P
piton/design/chipset/oled/rtl/oled_transform.v:180:    char_map_table[81] <= 64'h1E3333333B1E3800;  // Q
piton/design/chipset/oled/rtl/oled_transform.v:181:    char_map_table[82] <= 64'h3F66663E36666700;  // R
piton/design/chipset/oled/rtl/oled_transform.v:182:    char_map_table[83] <= 64'h1E33070E38331E00;  // S
piton/design/chipset/oled/rtl/oled_transform.v:183:    char_map_table[84] <= 64'h3F2D0C0C0C0C1E00;  // T
piton/design/chipset/oled/rtl/oled_transform.v:184:    char_map_table[85] <= 64'h3333333333333F00;  // U
piton/design/chipset/oled/rtl/oled_transform.v:185:    char_map_table[86] <= 64'h33333333331E0C00;  // V
piton/design/chipset/oled/rtl/oled_transform.v:186:    char_map_table[87] <= 64'h6363636B7F776300;  // W
piton/design/chipset/oled/rtl/oled_transform.v:187:    char_map_table[88] <= 64'h6363361C1C366300;  // X
piton/design/chipset/oled/rtl/oled_transform.v:188:    char_map_table[89] <= 64'h3333331E0C0C1E00;  // Y
piton/design/chipset/oled/rtl/oled_transform.v:189:    char_map_table[90] <= 64'h7F6331184C667F00;  // Z
piton/design/chipset/oled/rtl/oled_transform.v:190:    char_map_table[91] <= 64'h1E06060606061E00;   // [
piton/design/chipset/oled/rtl/oled_transform.v:191:    char_map_table[92] <= 64'h03060C1830604000;   // \
piton/design/chipset/oled/rtl/oled_transform.v:192:    char_map_table[93] <= 64'h1E18181818181E00;   // ]
piton/design/chipset/oled/rtl/oled_transform.v:193:    char_map_table[94] <= 64'h081C366300000000;   // ^
piton/design/chipset/oled/rtl/oled_transform.v:194:    char_map_table[95] <= 64'h00000000000000FF;   // _
piton/design/chipset/oled/rtl/oled_transform.v:195:    char_map_table[96] <= 64'h0C0C180000000000;   // `
piton/design/chipset/oled/rtl/oled_transform.v:196:    char_map_table[97] <= 64'h00001E303E336E00;      //  a
piton/design/chipset/oled/rtl/oled_transform.v:197:    char_map_table[98] <= 64'h0706063E66663B00;      //  b
piton/design/chipset/oled/rtl/oled_transform.v:198:    char_map_table[99] <= 64'h00001E3303331E00;      //  c
piton/design/chipset/oled/rtl/oled_transform.v:199:    char_map_table[100] <= 64'h3830303e33336E00;     //  d
piton/design/chipset/oled/rtl/oled_transform.v:200:    char_map_table[101] <= 64'h00001E333f031E00;     //  e
piton/design/chipset/oled/rtl/oled_transform.v:201:    char_map_table[102] <= 64'h1C36060f06060F00;     //  f
piton/design/chipset/oled/rtl/oled_transform.v:202:    char_map_table[103] <= 64'h00006E33333E301F;     //  g
piton/design/chipset/oled/rtl/oled_transform.v:203:    char_map_table[104] <= 64'h0706366E66666700;     //  h
piton/design/chipset/oled/rtl/oled_transform.v:204:    char_map_table[105] <= 64'h0C000E0C0C0C1E00;     //  i
piton/design/chipset/oled/rtl/oled_transform.v:205:    char_map_table[106] <= 64'h300030303033331E;     //  j
piton/design/chipset/oled/rtl/oled_transform.v:206:    char_map_table[107] <= 64'h070666361E366700;     //  k
piton/design/chipset/oled/rtl/oled_transform.v:207:    char_map_table[108] <= 64'h0E0C0C0C0C0C1E00;     //  l
piton/design/chipset/oled/rtl/oled_transform.v:208:    char_map_table[109] <= 64'h0000337F7F6B6300;     //  m
piton/design/chipset/oled/rtl/oled_transform.v:209:    char_map_table[110] <= 64'h00001F3333333300;     //  n
piton/design/chipset/oled/rtl/oled_transform.v:210:    char_map_table[111] <= 64'h00001E3333331E00;     //  o
piton/design/chipset/oled/rtl/oled_transform.v:211:    char_map_table[112] <= 64'h00003B66663E060F;     //  p
piton/design/chipset/oled/rtl/oled_transform.v:212:    char_map_table[113] <= 64'h00006E33333E3078;     //  q
piton/design/chipset/oled/rtl/oled_transform.v:213:    char_map_table[114] <= 64'h00003B6E66060F00;     //  r
piton/design/chipset/oled/rtl/oled_transform.v:214:    char_map_table[115] <= 64'h00003E031E301F00;     //  s
piton/design/chipset/oled/rtl/oled_transform.v:215:    char_map_table[116] <= 64'h080C3E0C0C2C1800;     //  t
piton/design/chipset/oled/rtl/oled_transform.v:216:    char_map_table[117] <= 64'h0000333333336E00;     //  u
piton/design/chipset/oled/rtl/oled_transform.v:217:    char_map_table[118] <= 64'h00003333331E0C00;     //  v
piton/design/chipset/oled/rtl/oled_transform.v:218:    char_map_table[119] <= 64'h0000636B7F7F3600;     //  w
piton/design/chipset/oled/rtl/oled_transform.v:219:    char_map_table[120] <= 64'h000063361C366300;     //  x
piton/design/chipset/oled/rtl/oled_transform.v:220:    char_map_table[121] <= 64'h00003333333E301F;     //  y
piton/design/chipset/oled/rtl/oled_transform.v:221:    char_map_table[122] <= 64'h00003F190C263F00;     //  z
piton/design/chipset/oled/rtl/oled_transform.v:222:    char_map_table[123] <= 64'h380C0C070C0C3800;   //  {
piton/design/chipset/oled/rtl/oled_transform.v:223:    char_map_table[124] <= 64'h1818180018181800;   //  |
piton/design/chipset/oled/rtl/oled_transform.v:224:    char_map_table[125] <= 64'h070C0C380C0C0700;   //  }
piton/design/chipset/oled/rtl/oled_transform.v:225:    char_map_table[126] <= 64'h6E3B000000000000;   //  ~
piton/design/chipset/oled/rtl/oled_transform.v:226:    char_map_table[127] <= 64'h0000000000000000;   // 
piton/design/chipset/oled/rtl/ssd1306_ctrl.v:88:        ext_spi_cmpl    <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_ctrl.v:95:        init_spi_cmpl   <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:59:        sys_tick_cnt <= 8'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:62:        sys_tick_cnt <= val_in | sclk_front | ~processing ? 8'b0 : sys_tick_cnt + 1;
piton/design/chipset/oled/rtl/ssd1306_spi.v:69:        sclk_falling <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:72:        spi_sclk    <=  val_in          ? 1'b0          :
piton/design/chipset/oled/rtl/ssd1306_spi.v:75:        sclk_falling <= val_in          ? 1'b0          :
piton/design/chipset/oled/rtl/ssd1306_spi.v:86:        bit_cnt  <= 3'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:87:        processing <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:90:        bit_cnt     <=  val_in | complete           ? 3'b0          :
piton/design/chipset/oled/rtl/oled_delay.v:48:        ms_cnt <= 32'b0;
piton/design/chipset/oled/rtl/oled_delay.v:51:        ms_cnt <= start | ms_tick   ? 32'b0         :
piton/design/chipset/oled/rtl/oled_delay.v:58:        cnt <= 32'b0;
piton/design/chipset/oled/rtl/oled_delay.v:59:        processing <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:80:        delay_ms    <= 32'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:81:        delay_start <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:82:        spi_val     <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:83:        cmd_cnt     <= 6'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:94:                vdd_n       <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:98:                delay_start <= delay_end ? 1'b1 : 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:99:                rst_n       <= delay_end ? 1'b0 : rst_n;
piton/design/chipset/oled/rtl/ssd1306_init.v:104:                delay_start <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:110:                spi_dc      <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:116:                spi_val     <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:118:                vbat_n      <= spi_cmpl & last_cfg_cmd ? 1'b0 : vbat_n;
piton/design/chipset/oled/rtl/ssd1306_init.v:124:                delay_start <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:127:                spi_dc      <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_init.v:131:                spi_val     <= 1'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:82:        char_cnt    <= 8'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:83:        oled_val    <= 1'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:84:        oled_row    <= 2'b0;    // TODO: remove?
piton/design/chipset/oled/rtl/oled_wrapper.v:85:        oled_col    <= 4'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:91:            char_cnt    <= 8'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:101:            oled_val    <= 1'b0;
piton/design/chipset/oled/rtl/oled_wrapper.v:106:            char_cnt    <= 8'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:188:        DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:189:        crc_en <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:191:        transf_cnt <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:193:        rd <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:194:        last_din <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:195:        crc_c <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:196:        crc_in <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:197:        DAT_dat_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:198:        crc_status <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:199:        crc_s <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:200:        we <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:201:        data_out <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:202:        crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:203:        busy_int <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:204:        data_index <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:205:        next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:206:        blkcnt_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:207:        byte_alignment_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:208:        blksize_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:209:        data_cycles <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:210:        bus_4bit_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:216:                DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:218:                crc_en <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:220:                transf_cnt <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:222:                crc_status <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:223:                crc_s <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:224:                we <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:225:                rd <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:226:                data_index <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:227:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:235:                DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:237:                crc_en <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:239:                transf_cnt <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:241:                crc_status <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:242:                crc_s <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:243:                we <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:244:                data_index <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:245:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:249:                crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:251:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:252:                rd <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:258:                    crc_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:279:                    DAT_dat_o_reg <= bus_4bit_reg ? 4'h0 : 4'he;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:280:                    data_index <= bus_4bit_reg ? {2'b00, byte_alignment_reg, 1'b1} : {byte_alignment_reg, 3'b001};
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:314:                    crc_en <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:317:                    DAT_dat_o_reg[0] <= crc_out[0][crc_c-1];
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:328:                    DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:332:                DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:334:                    crc_s[crc_status] <= DAT_dat_reg[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:342:                    crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:343:                busy_int <= !DAT_dat_reg[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:344:                next_block <= (blkcnt_reg != 0);
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:347:                    byte_alignment_reg <= byte_alignment_reg + blksize_reg[1:0] + 2'b1;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:350:                    crc_status <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:352:                transf_cnt <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:355:                DAT_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:356:                crc_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:358:                crc_in <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:360:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:361:                transf_cnt <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:367:                        we <= (data_index[2:0] == 7 || (transf_cnt == data_cycles-1  && !blkcnt_reg));
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:371:                        data_out[28-(data_index[2:0]<<2)] <= DAT_dat_reg[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:375:                        data_out[31-data_index] <= DAT_dat_reg[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:384:                    crc_en <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:390:                            crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:394:                            crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:396:                            crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:398:                            next_block <= (blkcnt_reg != 0);
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:400:                            byte_alignment_reg <= byte_alignment_reg + blksize_reg[1:0] + 2'b1;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:103:        start_tx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:104:        start_rx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:105:        r_w_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:110:                start_tx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:111:                start_rx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:115:                start_tx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_xfer_trig.v:116:                start_rx_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:207:            rca             <=  32'h0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:209:            counter         <=  24'd0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:210:            is_card_spec_v1 <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:211:            is_hcxc         <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:227:                    is_card_spec_v1 <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:239:                    is_hcxc         <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_init.v:247:                counter     <=  24'd0;
piton/design/chipset/noc_sd_bridge/rtl/sd_crc_7.v:19:         CRC <= 0;                                  // Init before calculation
piton/design/chipset/noc_sd_bridge/rtl/sd_crc_7.v:28:             CRC[1] <= CRC[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:86:        wbm_adr_o       <=  0;
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:87:        wbm_we_o        <=  0;
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:88:        xfersize_f      <=  0;
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:93:            wbm_we_o    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:98:            xfersize_f  <=  xfersize[`BLKSIZE_W+`BLKCNT_W-1:2] - ((xfersize[1:0] == 2'b0) ? 1 : 0);
piton/design/chipset/noc_sd_bridge/rtl/sd_fifo_filler.v:194:        wb2sd_din_f     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:172:            core_cache_we_f     <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:173:            core_cache_addr_f   <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:174:            flush_timer         <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:175:            cache_entry_scan    <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:176:            cache_addr_query_f  <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:177:            cache_entry_query_f <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:186:                flush_timer <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_transaction_manager.v:142:            req_addr_sd_f <= 0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_transaction_manager.v:143:            req_addr_dma_f <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:137:        d_write_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:138:        d_read_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:139:        trans_done <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:140:        tx_cycle <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:141:        int_status_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:142:        timeout_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:143:        watchdog <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:148:                d_write_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:149:                d_read_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:150:                trans_done <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:151:                tx_cycle <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:153:                watchdog <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:156:                tx_cycle <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:165:                d_read_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:166:                d_write_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:188:                    d_write_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_master.v:189:                    d_read_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_tag.v:117:                cached_addr[i]  <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_tag.v:118:                cache_valid[i]  <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_tag.v:119:                cache_dirty[i]  <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_tag.v:120:                cache_lru[i]    <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:141:            buf_rd_f    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:142:            wb_rd_f     <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:143:            wb_wsel_f   <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:148:                wb_rd_f     <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:151:                buf_rd_f    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:156:                buf_rd_f    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_buffer.v:157:                wb_rd_f     <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:116://             card_present<=1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:160:        crc_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:161:        response_0_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:162:        response_1_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:163:        response_2_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:164:        response_3_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:165:        int_status_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:166:        expect_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:167:        long_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:168:        cmd_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:169:        start_xfr_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:170:        index_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:171:        busy_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:172:        watchdog <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:173:        timeout_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:174:        go_idle_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:179:                go_idle_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:189:                    long_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:192:                    expect_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:193:                    long_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:195:                cmd_o[39:38] <= 2'b01;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:199:                watchdog <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:202:                    int_status_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:206:                start_xfr_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:229:                            response_3_o <= {response_i[23:0], 8'h00};
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:236:                start_xfr_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:237:                go_idle_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:241:            int_status_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/cdc_pulse.v:77:            src_edge    <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/cdc_pulse.v:79:            src_f       <= {src_f[0], src};
piton/design/chipset/noc_sd_bridge/rtl/cdc_pulse.v:91:            dst_f       <= 2'b00;
piton/design/chipset/noc_sd_bridge/rtl/cdc_pulse.v:93:            dst_f       <= {dst_f[0], dst_edge};
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:181:            counter             <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:182:            offset              <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:183:            type                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:184:            payload             <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:185:            mshr                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:186:            addr                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:187:            data_sz             <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:188:            chipid              <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:189:            srcx                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:190:            srcy                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:192:            msg_data_val        <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:193:            msg_data_buf[0]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:194:            msg_data_buf[1]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:195:            msg_data_buf[2]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:196:            msg_data_buf[3]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:197:            msg_data_buf[4]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:198:            msg_data_buf[5]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:199:            msg_data_buf[6]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:200:            msg_data_buf[7]     <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:206:                counter <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:213:                offset <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:245:                msg_data_val                <=  0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:389:            cache_re_f  <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_core_ctrl.v:390:            offset_f    <=  0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:61:            counter     <=  8'd0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:62:            fast_clk    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:63:            slow_clk    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:69:                counter     <=  8'd0;
piton/design/chipset/noc_sd_bridge/rtl/cdc_bits.v:71:                bit_f[0]    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:413:        argument_reg_sd_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:414:        command_reg_sd_clk <= {`CMD_REG_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:415:        software_reset_reg_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:416:        cmd_timeout_reg_sd_clk <= {`CMD_TIMEOUT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:417:        data_timeout_reg_sd_clk <= {`DATA_TIMEOUT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:419:        controll_setting_reg_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:420:        clock_divider_reg_sd_clk <= 8'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:421:        block_count_reg_sd_clk <= {`BLKCNT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:422:        dma_addr_reg_sd_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:423:        wb2sd_fifo_rd_en_f <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:424:        cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:432:                cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:436:                `argument: argument_reg_sd_clk <= wb2sd_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:437:                `command: command_reg_sd_clk <= wb2sd_fifo_dout[`CMD_REG_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:438:                `reset: software_reset_reg_sd_clk <= wb2sd_fifo_dout[0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:439:                `cmd_timeout: cmd_timeout_reg_sd_clk <= wb2sd_fifo_dout[`CMD_TIMEOUT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:440:                `data_timeout: data_timeout_reg_sd_clk <= wb2sd_fifo_dout[`DATA_TIMEOUT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:441:                `blksize: block_size_reg_sd_clk <= wb2sd_fifo_dout[`BLKSIZE_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:442:                `controller: controll_setting_reg_sd_clk <= wb2sd_fifo_dout[0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:443:                `clock_d: clock_divider_reg_sd_clk <= wb2sd_fifo_dout[7:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:444:                `blkcnt: block_count_reg_sd_clk <= wb2sd_fifo_dout[`BLKCNT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:445:                `dst_src_addr: dma_addr_reg_sd_clk <= wb2sd_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:448:            cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:469:        response_0_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:470:        response_1_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:471:        response_2_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:472:        response_3_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:473:        cmd_int_status_reg_wb_clk <= {`INT_CMD_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:474:        data_int_status_reg_wb_clk <= {`INT_DATA_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:475:        sd2wb_fifo_rd_en_f <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:481:                `resp0: response_0_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:482:                `resp1: response_1_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:483:                `resp2: response_2_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:484:                `resp3: response_3_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:485:                `cmd_isr: cmd_int_status_reg_wb_clk <= sd2wb_fifo_dout[`INT_CMD_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:486:                `data_isr: data_int_status_reg_wb_clk <= sd2wb_fifo_dout[`INT_DATA_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:505:        cmd_int_status_reg_sd_clk_f <= {`INT_CMD_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:506:        data_int_status_reg_sd_clk_f <= {`INT_DATA_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:514:                        sd2wb_state <= SD2WB_STATE_RESP0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:196:        resp_len <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:197:        with_response <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:198:        cmd_buff <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:203:            with_response <= setting_i[0];
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:224:        crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:225:        resp_idx <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:228:        resp_buff <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:229:        finish_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:231:        crc_bit <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:232:        crc_in <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:233:        response_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:234:        index_ok_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:235:        crc_ok_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:236:        crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:237:        counter <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:247:                cmd_oe_o_reg <= 0;      //Put CMD to Z
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:248:                counter <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:250:                crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:251:                response_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:252:                resp_idx <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:253:                crc_ok_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:254:                index_ok_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:255:                finish_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:258:                crc_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:269:                        crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:274:                    crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:282:                    cmd_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:288:                crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:291:                cmd_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:296:                crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:298:                counter <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:299:                cmd_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:302:                crc_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:304:                cmd_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:316:                    crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:319:                    crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:321:                    else crc_ok <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:329:                    index_ok_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:332:                crc_enable <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:334:                counter <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:335:                cmd_oe_o_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_serial_host.v:336:                response_o <= resp_buff[119:0];
piton/design/chipset/noc_sd_bridge/rtl/sd_wb_sel_ctrl.v:99:        base_adr_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_wb_sel_ctrl.v:100:        xfersize_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:165:        wb_ack_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:166:        cmd_start <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:167:        data_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:168:        cmd_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:176:                    cmd_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:177:                    data_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:180:                    cmd_start <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:182:                    data_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:185:                    cmd_start <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:186:                    cmd_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:190:                    cmd_start <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:191:                    cmd_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:192:                    data_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:196:            cmd_start <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:197:            data_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:198:            cmd_int_rst <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:204:            wb_ack_o <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:211:        wb_dat_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:217:                `resp0: wb_dat_o <= response_0_reg;
piton/design/chipset/noc_sd_bridge/rtl/sd_crc_16.v:19:         CRC <= 0;                                  // Init before calculation
piton/design/chipset/noc_sd_bridge/rtl/sd_crc_16.v:37:             CRC[1] <= CRC[0];
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:160:            noc1_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:180:                noc1_splitter_buf1_data_f <= noc1_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:181:                noc1_splitter_buf1_state_f <= noc1_splitter_buf0_state_f; 
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:186:       	    noc1_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:281:                        noc2_splitter_buf0_dest_f <= noc2_splitter_buf0_dest_next; 
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:296:            noc2_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:299:            noc2_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:339:                noc2_splitter_buf1_data_f <= noc2_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:340:                noc2_splitter_buf1_state_f <= noc2_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:341:                noc2_splitter_buf1_dest_f <= noc2_splitter_buf0_dest_f; 
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:346:            noc2_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:474:            memio_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:476:            memio_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:497:                memio_splitter_buf1_data_f <= memio_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:498:                memio_splitter_buf1_state_f <= memio_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:503:            memio_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:511:            test_good <= 1'b0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:513:            test_good <= (noc2_splitter_msg_state_f == msg_state_header0) &
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:521:            test_bad <= 1'b0;
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:523:            test_bad <= (noc2_splitter_msg_state_f == msg_state_header0) &
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:138:            noc1_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:167:                noc1_splitter_buf1_data_f <= noc1_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:168:                noc1_splitter_buf1_state_f <= noc1_splitter_buf0_state_f; 
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:173:       	    noc1_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:260:                        noc2_splitter_buf0_dest_f <= noc2_splitter_buf0_dest_next; 
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:275:            noc2_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:278:            noc2_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:318:                noc2_splitter_buf1_data_f <= noc2_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:319:                noc2_splitter_buf1_state_f <= noc2_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:320:                noc2_splitter_buf1_dest_f <= noc2_splitter_buf0_dest_f; 
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:325:            noc2_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:473:            memio_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:475:            memio_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:496:                memio_splitter_buf1_data_f <= memio_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:497:                memio_splitter_buf1_state_f <= memio_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/net_uart_splitter.v:502:            memio_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:156:            noc1_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:185:                noc1_splitter_buf1_data_f <= noc1_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:186:                noc1_splitter_buf1_state_f <= noc1_splitter_buf0_state_f; 
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:191:       	    noc1_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:281:                        noc2_splitter_buf0_dest_f <= noc2_splitter_buf0_dest_next; 
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:296:            noc2_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:299:            noc2_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:339:                noc2_splitter_buf1_data_f <= noc2_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:340:                noc2_splitter_buf1_state_f <= noc2_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:341:                noc2_splitter_buf1_dest_f <= noc2_splitter_buf0_dest_f; 
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:346:            noc2_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:494:            memio_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:496:            memio_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:517:                memio_splitter_buf1_data_f <= memio_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:518:                memio_splitter_buf1_state_f <= memio_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/main_mem_splitter.v:523:            memio_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:138:            noc1_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:167:                noc1_splitter_buf1_data_f <= noc1_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:168:                noc1_splitter_buf1_state_f <= noc1_splitter_buf0_state_f; 
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:173:       	    noc1_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:264:                        noc2_splitter_buf0_dest_f <= noc2_splitter_buf0_dest_next; 
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:279:            noc2_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:282:            noc2_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:322:                noc2_splitter_buf1_data_f <= noc2_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:323:                noc2_splitter_buf1_state_f <= noc2_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:324:                noc2_splitter_buf1_dest_f <= noc2_splitter_buf0_dest_f; 
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:329:            noc2_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:477:            memio_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:479:            memio_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:500:                memio_splitter_buf1_data_f <= memio_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:501:                memio_splitter_buf1_state_f <= memio_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/iob_splitter.v:506:            memio_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:138:            noc1_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:167:                noc1_splitter_buf1_data_f <= noc1_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:168:                noc1_splitter_buf1_state_f <= noc1_splitter_buf0_state_f; 
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:173:       	    noc1_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:267:                        noc2_splitter_buf0_dest_f <= noc2_splitter_buf0_dest_next; 
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:282:            noc2_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:285:            noc2_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:325:                noc2_splitter_buf1_data_f <= noc2_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:326:                noc2_splitter_buf1_state_f <= noc2_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:327:                noc2_splitter_buf1_dest_f <= noc2_splitter_buf0_dest_f; 
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:332:            noc2_splitter_buf1_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:480:            memio_splitter_buf0_data_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:482:            memio_splitter_msg_counter_f <= 0;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:503:                memio_splitter_buf1_data_f <= memio_splitter_buf0_data_f;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:504:                memio_splitter_buf1_state_f <= memio_splitter_buf0_state_f;
piton/design/chipset/mem_io_splitter/rtl/uart_boot_splitter.v:509:            memio_splitter_buf1_data_f <= 0;
piton/design/chip/jtag/rtl/jtag_interface.v:226:        scratch_reg <= `JTAG_SCRATCH_WIDTH'b0;
piton/design/chip/jtag/rtl/jtag_interface.v:227:        idcode <= 0;
piton/design/chip/jtag/rtl/jtag_interface.v:265:        ctap_reg_sel <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:121:        jtag_req <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:122:        data_reg <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:123:        jtag_address <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:124:        interrupt_bit <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:125:        jtag_req_val <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:126:        capture_oram_response <= 0;
piton/design/chip/jtag/rtl/jtag_ctap.v:127:        ctap_clk_en_reg <= ~(128'b0);
piton/design/chip/jtag/rtl/jtag_ctap.v:128:        ctap_oram_clk_en_reg <= 1'b0; // oram is off by default
piton/design/chip/jtag/rtl/jtag_ctap.v:207:        jtag_ctap_reg_wr_en_d1 <= 1'b0;
piton/design/chip/rtl/chip.v.pyv:465:           intf_chip_data_inter_buf_f <= 0;
piton/design/chip/rtl/chip.v.pyv:466:           intf_chip_channel_inter_buf_f <= 0;
piton/design/chip/rtl/chip.v.pyv:467:           chip_intf_credit_back_inter_buf_f <= 0;
piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v:106:      yummy_out_f <= 0;
piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v:107:      head_ptr_f <= 0;
piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v:108:      tail_ptr_f <= 0;
piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v:109:      elements_in_array_f <= 0;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:122:	   yummy_f <= 1'b0;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:123:	   valid_f <= 1'b0;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:132:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:441:                myLocY_f <= `XY_WIDTH'd0;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:442:                myLocX_f <= `XY_WIDTH'd0;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:443:                myChipID_f <= `CHIP_ID_WIDTH'd0;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:452:                myLocY_f <= `XY_WIDTH'd0;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:453:                myLocX_f <= `XY_WIDTH'd0;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:454:                myChipID_f <= `CHIP_ID_WIDTH'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:202:		thanks_b <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:203:		thanks_c <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:204:		thanks_d <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:205:		thanks_x <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:219:	      s = s + indent + ("thanks_%d <= 1'b0;" % b)
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:309:		new_route <= <%= "`ROUTE_%d" % 0%>;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:328:		      print ("\t\t\t\troute_req_%d_mask <= 1'b0;" % b)
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:342:				route_req_a_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:382:	4'b0001:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:384:	4'b0011:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:385:	4'b0100:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:386:	4'b0101:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:391:	4'b1001:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:392://	4'b1010:	new_route_needed <= 1'b0;	//this is scary CHECK THIS BEFORE CHIP SHIPS
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:395:	4'b1011:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:396:	4'b1100:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:397:	4'b1101:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:410:	5'b00000:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:412:	5'b00010:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:414:	5'b00100:	planned_temp <= 1'b0;	//error what did we just send
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:416:	5'b00110:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:417:	5'b00111:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:419:	5'b01000:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:421:	5'b01010:	planned_temp <= 1'b0;	//This actually cannot happen
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:423:	5'b01100:	planned_temp <= 1'b0;	//What did we just send?
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:425:	5'b01110:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:426:	5'b01111:	planned_temp <= 1'b0;	//The default route is
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:446://	5'b11110:	planned_temp <= 1'b0;	//This is wrong becasue if
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:454:	default:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:463:		current_route_f <= 3'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:464:		planned_f <= 1'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:152:        3'b000: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:153:        3'b001: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:154:        3'b010: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:158:        3'b101: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:190:                count_f <= 5'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:192:                thanks_all_f <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:194:                count_one_f <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:195:                tail_last_f <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:186:		thanks_b <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:187:		thanks_c <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:188:		thanks_d <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:189:		thanks_x <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:193:		thanks_a <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:195:		thanks_c <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:196:		thanks_d <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:197:		thanks_x <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:201:		thanks_a <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:202:		thanks_b <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:204:		thanks_d <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:205:		thanks_x <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:209:		thanks_a <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:210:		thanks_b <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:211:		thanks_c <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:213:		thanks_x <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:217:		thanks_a <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:218:		thanks_b <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:219:		thanks_c <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:220:		thanks_d <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:312:				route_req_a_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:321:				route_req_b_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:330:				route_req_c_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:339:				route_req_d_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:348:				route_req_x_mask <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:375:	4'b0001:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:377:	4'b0011:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:378:	4'b0100:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:379:	4'b0101:	new_route_needed <= 1'b0;	//This line should probably be turned to a 1 if we are to implement "Mikes fairness" schema
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:384:	4'b1001:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:385://	4'b1010:	new_route_needed <= 1'b0;	//this is scary CHECK THIS BEFORE CHIP SHIPS
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:388:	4'b1011:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:389:	4'b1100:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:390:	4'b1101:	new_route_needed <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:403:	5'b00000:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:405:	5'b00010:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:407:	5'b00100:	planned_temp <= 1'b0;	//error what did we just send
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:409:	5'b00110:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:410:	5'b00111:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:412:	5'b01000:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:414:	5'b01010:	planned_temp <= 1'b0;	//This actually cannot happen
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:416:	5'b01100:	planned_temp <= 1'b0;	//What did we just send?
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:418:	5'b01110:	planned_temp <= 1'b0;	//error
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:419:	5'b01111:	planned_temp <= 1'b0;	//The default route is
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:439://	5'b11110:	planned_temp <= 1'b0;	//This is wrong becasue if
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:447:	default:	planned_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:456:		current_route_f <= 3'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:457:		planned_f <= 1'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:173:        3'b000: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:174:        3'b001: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:175:        3'b010: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:179:        3'b101: header_temp <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:211:                count_f <= 5'd0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:213:                thanks_all_f <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:215:                count_one_f <= 1'b0;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.v.pyv:216:                tail_last_f <= 1'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:77:        stallOut        <= 1'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:81:            print "curr_cred_bin_%d <= {`CREDIT_WIDTH{1'b0}};" % i
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:756:        repCredit_0 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:757:        repCredit_1 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:758:        repCredit_2 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:759:        repCredit_3 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:760:        repCredit_4 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:761:        repCredit_5 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:762:        repCredit_6 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:763:        repCredit_7 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:764:        repCredit_8 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:765:        repCredit_9 <= {`CREDIT_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:767:        repInterval <= {`REPLENISH_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:768:        total_stall_cycles <= {`REPLENISH_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:770:        interval_0 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:771:        interval_1 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:772:        interval_2 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:773:        interval_3 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:774:        interval_4 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:775:        interval_5 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:776:        interval_6 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:777:        interval_7 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:778:        interval_8 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:779:        interval_9 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:780:        interval_10 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:781:        interval_11 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:782:        interval_12 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:783:        interval_13 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:784:        interval_14 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:785:        interval_15 <= {`COUNTER_WIDTH+1{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:787:        bin_used_0 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:788:        bin_used_1 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:789:        bin_used_2 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:790:        bin_used_3 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:791:        bin_used_4 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:792:        bin_used_5 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:793:        bin_used_6 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:794:        bin_used_7 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:795:        bin_used_8 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:796:        bin_used_9 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:797:        bin_used_10 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:798:        bin_used_11 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:799:        bin_used_12 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:800:        bin_used_13 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:801:        bin_used_14 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:802:        bin_used_15 <= 4'b0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:804:        sat_counter <= {`COUNTER_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:806:        add_counter <= {`COUNTER_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:808:        replenishCycles <= {`REPLENISH_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:809:        binScale <= {`SCALE_WIDTH{1'b0}};
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:814:            repCredit_0 <= creditIn_0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:831:        bin_used_0 <= bin_number_0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:849:        interval_0 <= sum_counter_0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:901:        curCredit_0 <= creditIn_0;
piton/design/chip/tile/dmbr/rtl/dmbr.v.pyv:914:        curCredit_0 <= next_credit_0;
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:413:    print "        header_buf_mem_f[%d] <= 0;" % (i)
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:485:        data_buf_counter_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.v.pyv:565:    print "        data_buf_mem_f[%d] <= 0;" % (i)
piton/design/chip/tile/l2/rtl/l2_config_regs.v:102:        ctrl_reg_f <= 0;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:114:        coreid_reg_f <= {{(`L2_REG_WIDTH-`NOC_NODEID_WIDTH){1'b0}},chipid, coreid_x, coreid_y, `NOC_FBITS_L2};
piton/design/chip/tile/l2/rtl/l2_config_regs.v:127:        l2_access_counter_reg_f <= 0;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:150:        l2_miss_counter_reg_f <= 0;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:171:        error_status_reg_f <= 0;
piton/design/chip/tile/l2/rtl/l2_config_regs.v:181:            error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b1, 1'b0, 1'b1};
piton/design/chip/tile/l2/rtl/l2_config_regs.v:185:            error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b0, 1'b0, 1'b1};
piton/design/chip/tile/l2/rtl/l2_config_regs.v:192:            error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b1, 1'b1, 1'b0};
piton/design/chip/tile/l2/rtl/l2_config_regs.v:196:            error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b0, 1'b1, 1'b0};
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:471:        addr_S2_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:472:        mshrid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:473:        src_chipid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:474:        src_x_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:475:        src_y_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:476:        src_fbits_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:477:        sdid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:478:        lsid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:479:        mshr_way_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:480:        mshr_miss_lsid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:481:        atomic_read_data_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:482:        recycled_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1318:        addr_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1319:        mshrid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1320:        src_chipid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1321:        src_x_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1322:        src_y_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1323:        src_fbits_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1324:        sdid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1325:        lsid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1326:        mshr_miss_lsid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1327:        evict_addr_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1328:        l2_tag_hit_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1329:        l2_evict_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1330:        l2_way_sel_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1331:        l2_way_state_owner_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1332:        l2_way_state_mesi_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1333:        l2_way_state_vd_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1334:        l2_way_state_subline_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1335:        l2_way_state_cache_type_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1336:        msg_data_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1337:        req_from_owner_S3_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1338:        state_data_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1339:        state_data_mask_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1340:        data_addr_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1341:        recycled_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1342:        data_clk_en_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1420:        addr_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1421:        mshrid_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1422:        src_chipid_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1423:        src_x_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1424:        src_y_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1425:        src_fbits_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1426:        sdid_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1427:        lsid_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1428:        mshr_miss_lsid_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1429:        evict_addr_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1430:        l2_tag_hit_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1431:        l2_evict_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1432:        l2_way_sel_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1433:        l2_way_state_owner_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1434:        l2_way_state_mesi_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1435:        l2_way_state_vd_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1436:        l2_way_state_subline_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1437:        l2_way_state_cache_type_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1438:        msg_data_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1439:        req_from_owner_S4_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1440:        state_data_in_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1441:        state_data_mask_in_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1442:        data_data_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1443:        data_addr_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1444:        recycled_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1489:        data_stalled_skid_buffer_en_S3_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:420:        valid_S2_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:421:        msg_type_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:422:        msg_length_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:423:        msg_last_subline_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:424:        data_size_S2_f <= 0;  
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:425:        cache_type_S2_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:426:        msg_from_mshr_S2_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:427:        msg_mesi_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:429:        smc_miss_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:431:        inv_fwd_pending_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1107:        valid_S3_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1108:        state_wr_en_S3_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1109:        mshr_wr_state_en_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1110:        mshr_state_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1112:        smc_miss_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1114:        msg_from_mshr_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.v.pyv:1115:        msg_type_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:425:        wbg_counter_f <= 0;
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:439:    print "        counter_mem_f[%d] <= {`L2_OWNER_BITS{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:444:        counter_mem_f[pending_index] <= {`L2_OWNER_BITS{1'b0}};
piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v.pyv:463:    print "        data_mem_f[%d] <= {`L2_MSHR_ARRAY_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:316:        wbg_counter_f <= 0;
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:330:    print "        counter_mem_f[%d] <= {`L2_OWNER_BITS{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:335:        counter_mem_f[pending_index] <= {`L2_OWNER_BITS{1'b0}};
piton/design/chip/tile/l2/rtl/l2_mshr.v.pyv:354:    print "        data_mem_f[%d] <= {`L2_MSHR_ARRAY_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1004:        valid_S2_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1005:        msg_type_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1006:        data_size_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1007:        cache_type_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1008:        l2_miss_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1010:        mshr_smc_miss_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1012:        msg_from_mshr_S2_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1013:        mshr_pending_index_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1014:        special_addr_type_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:1015:        msg_data_rd_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2288:        valid_S3_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2289:        msg_type_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2290:        data_size_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2291:        cache_type_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2292:        msg_from_mshr_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2293:        l2_load_data_subline_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2294:        state_mesi_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2295:        l2_miss_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2297:        mshr_smc_miss_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2299:        state_wr_en_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2300:        mshr_wr_data_en_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2301:        mshr_wr_state_en_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2302:        mshr_state_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2303:        mshr_pending_index_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2304:        special_addr_type_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2305:        req_recycle_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2470:        valid_S4_f <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2471:        msg_type_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2472:        data_size_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2473:        cache_type_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2474:        msg_from_mshr_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2475:        l2_load_data_subline_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2476:        state_mesi_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2477:        l2_miss_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2479:        mshr_smc_miss_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2481:        state_wr_en_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2482:        mshr_wr_data_en_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2483:        mshr_wr_state_en_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2484:        mshr_state_in_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2485:        mshr_pending_index_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2486:        special_addr_type_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2487:        dir_data_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2488:        req_recycle_S4_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:230:    print "        buf_mem_f[%d] <= 0;" % (i)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:237:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:241:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:251:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:257:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:263:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.v.pyv:270:            buf_mem_f[wr_ptr_f] <= data_in[`NOC_DATA_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:324:        header_buf_counter_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:404:    print "        header_buf_mem_f[%d] <= 0;" % (i)
piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.v.pyv:529:    print "        data_buf_mem_f[%d] <= 0;" % (i)
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:282:        addr_S2_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:283:        mshrid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:284:        src_chipid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:285:        src_x_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:286:        src_y_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:287:        src_fbits_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:288:        sdid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:289:        lsid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:290:        mshr_way_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:291:        msg_subline_id_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:292:        mshr_miss_lsid_S2_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:769:        addr_S3_f <= 0; 
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:770:        state_data_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:771:        state_data_mask_in_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:772:        mshrid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:773:        mshr_miss_lsid_S3_f <= 0;
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:540:    print "        data_mem_f[%d] <= {`L2_SMC_ARRAY_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:550:    print "            data_mem_f[%d][`L2_SMC_VALID] <= {`L2_SMC_VALID_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:557:                data_mem_f[wr_index][`L2_SMC_DATA_WIDTH+wr_offset_in] <= 1'b0;
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:566:    print "                data_mem_f[%d][`L2_SMC_VALID] <= {`L2_SMC_VALID_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:611:                data_mem_f[wr_index][`L2_SMC_VALID] <= data_in[`L2_SMC_VALID_WIDTH-1:0];
piton/design/chip/tile/l2/rtl/l2_smc.v.pyv:615:                data_mem_f[wr_index][`L2_SMC_TAG] <= data_in[`L2_SMC_TAG_WIDTH-1:0];
piton/design/chip/tile/common/rtl/u1.beh.v:4086:      q_r <= se ? sd : (s ? d1 : d0) ;
piton/design/chip/tile/common/rtl/u1.beh.v:4101:		if(~r_l) q <= 1'b0;
piton/design/chip/tile/common/rtl/u1.behV:4086:      q_r <= se ? sd : (s ? d1 : d0) ;
piton/design/chip/tile/common/rtl/u1.behV:4101:		if(~r_l) q <= 1'b0;
piton/design/chip/tile/common/rtl/mul64.v:93:      rs2_ff <= x2 ? {rs2,1'b0} : {1'b0,rs2};
piton/design/chip/tile/common/rtl/mul64.v:95:      rs1_ff <= {32'b0, rs1_ff[63:32]};
piton/design/chip/tile/common/rtl/mul64.v:97:    par1 <= (rs1_ff[31:0] * rs2_ff[31:0]);
piton/design/chip/tile/common/rtl/mul64.v:98:    par3 <= rs1_ff[31:0] * rs2_ff[64:32];
piton/design/chip/tile/common/rtl/mul64.v:99:    myout_a1 <= ({32'b0, myout_a1[135:32]} & {136{state[3]}}) + par1 + {par3, 32'b0} + areg;
piton/design/chip/tile/common/rtl/mul64.v:100:    myout <= {(myout_a1[103:97]+accreg),myout_a1[96:0],myout[63:32]};
piton/design/chip/tile/common/rtl/swrvr_clib.v:52:  q[SIZE-1:0]  <= din[SIZE-1:0] ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:57:	q[SIZE-1:0]  <= (se) ? si[SIZE-1:0]  : din[SIZE-1:0] ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:86:	q[SIZE-1:0]  <= (se) ? si[SIZE-1:0]  : din[SIZE-1:0] ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:92:  q[SIZE-1:0]  <= din[SIZE-1:0] ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:114:	q[SIZE-1:0]  <= din[SIZE-1:0] ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:138:	q[SIZE-1:0]  <= ((rst) ? {SIZE{1'b0}}  : din[SIZE-1:0] );
piton/design/chip/tile/common/rtl/swrvr_clib.v:144:	q[SIZE-1:0]  <= se ? si[SIZE-1:0] : ((rst) ? {SIZE{1'b0}}  : din[SIZE-1:0] );
piton/design/chip/tile/common/rtl/swrvr_clib.v:171:	q[SIZE-1:0]  <= rst_l ? din[SIZE-1:0] : {SIZE{1'b0}};
piton/design/chip/tile/common/rtl/swrvr_clib.v:177:	q[SIZE-1:0]  <= rst_l ? ((se) ? si[SIZE-1:0]  : din[SIZE-1:0] ) : {SIZE{1'b0}};
piton/design/chip/tile/common/rtl/swrvr_clib.v:200:  q[SIZE-1:0] <= rst ? {SIZE{1'b0}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:220:  q[SIZE-1:0] <= rst_l ? din[SIZE-1:0] : {SIZE{1'b0}};
piton/design/chip/tile/common/rtl/swrvr_clib.v:253:	q[SIZE-1:0]  <= ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:258:	q[SIZE-1:0]  <= (se) ? si[SIZE-1:0]  : ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:280:  q[SIZE-1:0] <= en ? din[SIZE-1:0] : q[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:315:	q[SIZE-1:0]  <= (rst ? {SIZE{1'b0}} : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:320://	q[SIZE-1:0]  <= rst ? {SIZE{1'b0}} : ((se) ? si[SIZE-1:0]  : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:321:	q[SIZE-1:0]  <= se ? si[SIZE-1:0]  : (rst ? {SIZE{1'b0}} : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:360:	 q[SIZE-1:0]  <= (rst_l ? ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) : {SIZE{1'b0}}) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:365://	q[SIZE-1:0]  <= rst_l ? ((se) ? si[SIZE-1:0]  : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) : {SIZE{1'b0}} ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:366:	q[SIZE-1:0]  <= se ? si[SIZE-1:0]  : (rst_l ? ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) : {SIZE{1'b0}}) ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:399:  q[SIZE-1:0] <= rst ? {SIZE{1'b0}} : ((en) ? din[SIZE-1:0] : q[SIZE-1:0]);
piton/design/chip/tile/common/rtl/swrvr_clib.v:429:  q[SIZE-1:0] <= rst_l ? ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) : {SIZE{1'b0}} ;
piton/design/chip/tile/common/rtl/swrvr_clib.v:453:	q[SIZE-1:0]  <= rst ? {SIZE{1'b0}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:458:  q[SIZE-1:0]  <= rst ? {SIZE{1'b0}} : ((se) ? si[SIZE-1:0]  : din[SIZE-1:0] );
piton/design/chip/tile/common/rtl/swrvr_clib.v:486:	q[SIZE-1:0]  <= (!rst_l) ? {SIZE{1'b0}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:491:  q[SIZE-1:0]  <= (!rst_l) ? {SIZE{1'b0}} : ((se) ? si[SIZE-1:0]  : din[SIZE-1:0] );
piton/design/chip/tile/common/rtl/swrvr_clib.v:511://        if(rst) q[SIZE-1:0]  <= {SIZE{1'b0}};
piton/design/chip/tile/common/rtl/swrvr_clib.v:512://        else if(clk) q[SIZE-1:0]  <= din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:531:  q[SIZE-1:0] <= ~rst_l ?  {SIZE{1'b0}} : ({SIZE{rst_l}} & din[SIZE-1:0]);
piton/design/chip/tile/common/rtl/swrvr_clib.v:803:  q[SIZE-1:0] <= set_l ? din[SIZE-1:0] : {SIZE{1'b1}};
piton/design/chip/tile/common/rtl/swrvr_clib.v:823:  q[SIZE-1:0] <= ~set_l ? {SIZE{1'b1}} : ({SIZE{~set_l}} | din[SIZE-1:0]);
piton/design/chip/tile/common/rtl/swrvr_clib.v:844:  q[SIZE-1:0] <= rst ? {SIZE{1'b1}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:866:  q[SIZE-1:0] <= rst ? {SIZE{1'b0}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:888:  q[SIZE-1:0] <= rst ? {SIZE{1'b1}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/swrvr_clib.v:910:  q[SIZE-1:0] <= rst ? {SIZE{1'b1}} : din[SIZE-1:0];
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:144:	   yummy_out_f <= 1'b0;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:145:	   valid_temp_f <= 1'b0;
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:154:	   is_one_f         <= top_bits_zero_temp & count_temp[0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:105:  wrdata_d1[159:0]  <= (sehold) ? wrdata_d1[159:0]  : din[159:0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:107:  word_wen_d1[3:0]  <= (sehold) ? word_wen_d1[3:0]  : word_wen[3:0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:108:  word_wen_d2[3:0]  <= (sehold) ? word_wen_d2[3:0]  : (word_wen[3:0] &
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:110:  byte_wen_d1[19:0] <= (sehold) ? byte_wen_d1[19:0] : byte_wen[19:0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:111:  wrptr_d1[3:0]     <= (sehold) ? wrptr_d1[3:0]     : wr_adr[3:0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:121:  rdptr_d1[3:0] <= (sehold) ? rdptr_d1[3:0] : rd_adr[3:0];
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:490:         inq_ary[00] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:491:         inq_ary[01] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:492:         inq_ary[02] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:493:         inq_ary[03] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:494:         inq_ary[04] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:495:         inq_ary[05] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:496:         inq_ary[06] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:497:         inq_ary[07] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:498:         inq_ary[08] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:499:         inq_ary[09] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:500:         inq_ary[10] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:501:         inq_ary[11] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:502:         inq_ary[12] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:503:         inq_ary[13] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:504:         inq_ary[14] <= 160'b0;
piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v:505:         inq_ary[15] <= 160'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:50:        onereg <= 72'h0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:77:    if(save) window[addr0] <= wren ? wr_data[35:0] : rd_data[35:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:78:    else restore_data[35:0] <= window[addr0];
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:150:      onereg <= 72'h0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:264:      reg_th0 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:265:      reg_th1 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:269:      if(wr_en[0]) reg_th0 <= wrdata0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:390:      reg_th0 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:391:      reg_th1 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:392:      reg_th2 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:393:      reg_th3 <= 72'd0;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:397:      if(wr_en[0]) reg_th0 <= wrdata0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:359:	    active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:369:		active_win_thr_rd_w_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:377:		active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:382:	  cwpswap_tid_m[1:0] <= (sehold ? cwpswap_tid_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:384:	  cwpswap_tid_w[1:0] <= cwpswap_tid_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:385:	  old_lo_cwp_m[2:0] <= (sehold ? old_lo_cwp_m[2:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:387:	  new_lo_cwp_m[2:0] <= (sehold ? new_lo_cwp_m[2:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:389:	  new_lo_cwp_w[2:0] <= new_lo_cwp_m[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:390:	  old_e_cwp_m[1:0] <= (sehold ? old_e_cwp_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:392:	  new_e_cwp_m[1:0] <= (sehold ? new_e_cwp_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:394:	  new_e_cwp_w[1:0] <= new_e_cwp_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:410:	  global_tid_d1[1:0] <= (sehold ? global_tid_d1[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:412:	  global_tid_d2[1:0] <= global_tid_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:413:	  old_agp_d1[1:0] <= (sehold ? old_agp_d1[1:0] : rml_irf_old_agp[1:0]);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:414:	  new_agp_d1[1:0] <= (sehold ? new_agp_d1[1:0] : rml_irf_new_agp[1:0]);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:415:	  new_agp_d2[1:0] <= new_agp_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:940:	      irf_byp_rs1_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:942:	      irf_byp_rs1_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:944:	      irf_byp_rs1_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:946:	      irf_byp_rs1_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:948:	      irf_byp_rs1_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:950:	      irf_byp_rs1_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:952:	      irf_byp_rs1_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:954:	      irf_byp_rs1_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:956:	      irf_byp_rs1_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:958:	      irf_byp_rs1_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1008:	      irf_byp_rs2_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1010:	      irf_byp_rs2_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1012:	      irf_byp_rs2_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1014:	      irf_byp_rs2_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1016:	      irf_byp_rs2_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1018:	      irf_byp_rs2_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1020:	      irf_byp_rs2_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1022:	      irf_byp_rs2_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1024:	      irf_byp_rs2_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1026:	      irf_byp_rs2_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1076:	      irf_byp_rs3_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1078:	      irf_byp_rs3_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1080:	      irf_byp_rs3_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1082:	      irf_byp_rs3_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1084:	      irf_byp_rs3_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1086:	      irf_byp_rs3_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1088:	      irf_byp_rs3_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1090:	      irf_byp_rs3_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1092:	      irf_byp_rs3_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1094:	      irf_byp_rs3_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1144:	      irf_byp_rs3h_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1146:	      irf_byp_rs3h_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1148:	      irf_byp_rs3h_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1150:	      irf_byp_rs3h_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1152:	      irf_byp_rs3h_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1395:         active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1405:           active_win_thr_rd_w_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1414:           active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1444:      cwpswap_tid_m[1:0] <= (sehold)? cwpswap_tid_m[1:0]: rml_irf_cwpswap_tid_e[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1445:      cwpswap_tid_w[1:0] <= cwpswap_tid_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1446:      old_lo_cwp_m[2:0] <= (sehold)? old_lo_cwp_m[2:0]: rml_irf_old_lo_cwp_e[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1447:      new_lo_cwp_m[2:0] <= (sehold)? new_lo_cwp_m[2:0]: rml_irf_new_lo_cwp_e[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1448:      new_lo_cwp_w[2:0] <= new_lo_cwp_m[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1449:      old_e_cwp_m[1:0] <= (sehold)? old_e_cwp_m[1:0]: rml_irf_old_e_cwp_e[2:1];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1450:      new_e_cwp_m[1:0] <= (sehold)? new_e_cwp_m[1:0]: rml_irf_new_e_cwp_e[2:1];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1451:      new_e_cwp_w[1:0] <= new_e_cwp_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1464:      global_tid_d1[1:0] <= (sehold)? global_tid_d1[1:0]: rml_irf_global_tid[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1465:      global_tid_d2[1:0] <= global_tid_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1466:      old_agp_d1[1:0] <= (sehold)? old_agp_d1[1:0]: rml_irf_old_agp[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1467:      new_agp_d1[1:0] <= (sehold)? new_agp_d1[1:0]: rml_irf_new_agp[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1468:      new_agp_d2[1:0] <= new_agp_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1680:	    5'b00000: irf_byp_rs1_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1681:	    5'b00001: irf_byp_rs1_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1682:	    5'b00010: irf_byp_rs1_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1683:	    5'b00011: irf_byp_rs1_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1684:	    5'b00100: irf_byp_rs1_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1685:	    5'b00101: irf_byp_rs1_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1686:	    5'b00110: irf_byp_rs1_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1687:	    5'b00111: irf_byp_rs1_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1688:	    5'b01000: irf_byp_rs1_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1689:	    5'b01001: irf_byp_rs1_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1717:	    5'b00000: irf_byp_rs2_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1718:	    5'b00001: irf_byp_rs2_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1719:	    5'b00010: irf_byp_rs2_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1720:	    5'b00011: irf_byp_rs2_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1721:	    5'b00100: irf_byp_rs2_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1722:	    5'b00101: irf_byp_rs2_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1723:	    5'b00110: irf_byp_rs2_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1724:	    5'b00111: irf_byp_rs2_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1725:	    5'b01000: irf_byp_rs2_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1726:	    5'b01001: irf_byp_rs2_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1754:	    5'b00000: irf_byp_rs3_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1755:	    5'b00001: irf_byp_rs3_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1756:	    5'b00010: irf_byp_rs3_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1757:	    5'b00011: irf_byp_rs3_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1758:	    5'b00100: irf_byp_rs3_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1759:	    5'b00101: irf_byp_rs3_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1760:	    5'b00110: irf_byp_rs3_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1761:	    5'b00111: irf_byp_rs3_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1762:	    5'b01000: irf_byp_rs3_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1763:	    5'b01001: irf_byp_rs3_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1791:	    4'b0000: irf_byp_rs3h_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1792:	    4'b0001: irf_byp_rs3h_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1793:	    4'b0010: irf_byp_rs3h_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1794:	    4'b0011: irf_byp_rs3h_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1795:	    4'b0100: irf_byp_rs3h_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2484:	    active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2494:		active_win_thr_rd_w_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2502:		active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2507:	  cwpswap_tid_m[1:0] <= (sehold ? cwpswap_tid_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2509:	  cwpswap_tid_w[1:0] <= cwpswap_tid_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2510:	  old_lo_cwp_m[2:0] <= (sehold ? old_lo_cwp_m[2:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2512:	  new_lo_cwp_m[2:0] <= (sehold ? new_lo_cwp_m[2:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2514:	  new_lo_cwp_w[2:0] <= new_lo_cwp_m[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2515:	  old_e_cwp_m[1:0] <= (sehold ? old_e_cwp_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2517:	  new_e_cwp_m[1:0] <= (sehold ? new_e_cwp_m[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2519:	  new_e_cwp_w[1:0] <= new_e_cwp_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2535:	  global_tid_d1[1:0] <= (sehold ? global_tid_d1[1:0] :
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2537:	  global_tid_d2[1:0] <= global_tid_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2538:	  old_agp_d1[1:0] <= (sehold ? old_agp_d1[1:0] : rml_irf_old_agp[1:0]);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2539:	  new_agp_d1[1:0] <= (sehold ? new_agp_d1[1:0] : rml_irf_new_agp[1:0]);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2540:	  new_agp_d2[1:0] <= new_agp_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3093:	      irf_byp_rs1_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3095:	      irf_byp_rs1_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3097:	      irf_byp_rs1_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3099:	      irf_byp_rs1_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3101:	      irf_byp_rs1_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3103:	      irf_byp_rs1_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3105:	      irf_byp_rs1_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3107:	      irf_byp_rs1_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3109:	      irf_byp_rs1_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3111:	      irf_byp_rs1_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3161:	      irf_byp_rs2_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3163:	      irf_byp_rs2_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3165:	      irf_byp_rs2_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3167:	      irf_byp_rs2_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3169:	      irf_byp_rs2_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3171:	      irf_byp_rs2_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3173:	      irf_byp_rs2_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3175:	      irf_byp_rs2_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3177:	      irf_byp_rs2_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3179:	      irf_byp_rs2_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3229:	      irf_byp_rs3_data_d <= rd_data00;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3231:	      irf_byp_rs3_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3233:	      irf_byp_rs3_data_d <= rd_data02;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3235:	      irf_byp_rs3_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3237:	      irf_byp_rs3_data_d <= rd_data04;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3239:	      irf_byp_rs3_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3241:	      irf_byp_rs3_data_d <= rd_data06;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3243:	      irf_byp_rs3_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3245:	      irf_byp_rs3_data_d <= rd_data08;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3247:	      irf_byp_rs3_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3297:	      irf_byp_rs3h_data_d <= rd_data01;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3299:	      irf_byp_rs3h_data_d <= rd_data03;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3301:	      irf_byp_rs3h_data_d <= rd_data05;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3303:	      irf_byp_rs3h_data_d <= rd_data07;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3305:	      irf_byp_rs3h_data_d <= rd_data09;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3527:            if (thr_rs1[4:0] == 5'b0) irf_byp_rs1_data_d <= {72{1'b0}};
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3534:                  irf_byp_rs1_data_d <= active_window[thr_rs1[6:0]];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3550:            if (thr_rs2[4:0] == 5'b0) irf_byp_rs2_data_d <= {72{1'b0}};
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3568:            if (thr_rs3[4:0] == 5'b0) irf_byp_rs3_data_d[71:0] <= {72{1'b0}};
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3590:            if (thr_rs3h[4:0] == 5'b0) irf_byp_rs3h_data_d[71:0] <= 72'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3619:         active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3629:           active_win_thr_rd_w_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3638:           active_win_thr_rd_w2_neg_wr_en <= 1'b0;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3666:      cwpswap_tid_m[1:0] <= (sehold)? cwpswap_tid_m[1:0]: rml_irf_cwpswap_tid_e[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3667:      cwpswap_tid_w[1:0] <= cwpswap_tid_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3668:      old_lo_cwp_m[2:0] <= (sehold)? old_lo_cwp_m[2:0]: rml_irf_old_lo_cwp_e[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3669:      new_lo_cwp_m[2:0] <= (sehold)? new_lo_cwp_m[2:0]: rml_irf_new_lo_cwp_e[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3670:      new_lo_cwp_w[2:0] <= new_lo_cwp_m[2:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3671:      old_e_cwp_m[1:0] <= (sehold)? old_e_cwp_m[1:0]: rml_irf_old_e_cwp_e[2:1];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3672:      new_e_cwp_m[1:0] <= (sehold)? new_e_cwp_m[1:0]: rml_irf_new_e_cwp_e[2:1];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3673:      new_e_cwp_w[1:0] <= new_e_cwp_m[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3686:      global_tid_d1[1:0] <= (sehold)? global_tid_d1[1:0]: rml_irf_global_tid[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3687:      global_tid_d2[1:0] <= global_tid_d1[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3688:      old_agp_d1[1:0] <= (sehold)? old_agp_d1[1:0]: rml_irf_old_agp[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3689:      new_agp_d1[1:0] <= (sehold)? new_agp_d1[1:0]: rml_irf_new_agp[1:0];
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3690:      new_agp_d2[1:0] <= new_agp_d1[1:0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v:58://	q[4:0] <= q_next[4:0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v:68:            lfsr_state_f <= 16'b0;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:701:            brtrp_target_pc_f[0] <= brtrp_target_pc_bf[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:986:      t0pc_f <= t0npc_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1191:      jtag_breakpoint_pc <= rtap_core_data[47:0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v:64:            count_f <= {COUNT_BIT_WIDTH{1'b0}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v:125:            esl_htsm_sliding_thread_f <= 1'b0;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1417:   //       rtap_core_stallreq_f <= 1'b0;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1443:         jtag_breakpoint_stall_en <= 1'b0;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v:63:            shift_reg_f <= {SHIFT_REG_BIT_WIDTH{1'b0}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:272:            esl_pc_va_diff_offset_f <= 50'b0;
piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v:90://			pick_status[3:0] <= 4'b0000 ;	// clear pick_status
piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v:92://			pick_status[3:0] <= pick_status[3:0] | pick_one_hot[3:0] ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:115:	c1_act <= rst_l & c0_act ;
piton/design/chip/tile/sparc/rtl/sparc_core.v:105://         reset_delay <= 8'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:149:            asi_ld_m  <= 1'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:150:            asi_ld_w  <= 1'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:151:            asi_ld_w2 <= 1'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:153:            asi_st_m  <= 1'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:154:            asi_st_g  <= 1'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:156:            ifu_tlu_thrid_m  <= 2'b00;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:157:            ifu_tlu_thrid_w  <= 2'b00;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:158:            ifu_tlu_thrid_w2 <= 2'b00;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:160:            exu_lsu_ldst_va_m <= 48'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:161:            exu_lsu_ldst_va_w <= 48'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:162:            exu_lsu_ldst_va_w2 <= 48'b0;
piton/design/chip/tile/sparc/rtl/cfg_asi.v:186:            cfg_regs[`CFG_ED0_INDEX] <= `CFG_ED0_DEFAULT;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:430:    dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] <= sehold ?  dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] : dcache_wdata_e[`L1D_DATA_ENTRY_WIDTH-1:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:432:    dcache_wr_rway_m[`L1D_WAY_COUNT-1:0] <= sehold ?  dcache_wr_rway_m[`L1D_WAY_COUNT-1:0] : dcache_wr_rway_e[`L1D_WAY_COUNT-1:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:434:    byte_wr_enable[15:0]  <= sehold ? byte_wr_enable[15:0] : dcache_byte_wr_en_e[15:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:644:    // dcache_rdata_w0_wb[63:0] <= rdata_w0_m[63:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:645:    // dcache_rdata_w1_wb[63:0] <= rdata_w1_m[63:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:646:    // dcache_rdata_w2_wb[63:0] <= rdata_w2_m[63:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:647:    // dcache_rdata_w3_wb[63:0] <= rdata_w3_m[63:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:649:    // dcache_rparity_w0_wb[7:0] <=  dcache_rparity_w0_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:650:    // dcache_rparity_w1_wb[7:0] <=  dcache_rparity_w1_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:651:    // dcache_rparity_w2_wb[7:0] <=  dcache_rparity_w2_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:652:    // dcache_rparity_w3_wb[7:0] <=  dcache_rparity_w3_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:654:    // rd_parity_err_w0_wb [7:0] <= rd_parity_err_w0_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:655:    // rd_parity_err_w1_wb [7:0] <= rd_parity_err_w1_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:656:    // rd_parity_err_w2_wb [7:0] <= rd_parity_err_w2_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:657:    // rd_parity_err_w3_wb [7:0] <= rd_parity_err_w3_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:661:    dcache_rdata_w__WAY_wb[63:0] <= rdata_w__WAY_m[63:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:662:    dcache_rparity_w__WAY_wb[7:0] <=  dcache_rparity_w__WAY_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:663:    rd_parity_err_w__WAY_wb [7:0] <= rd_parity_err_w__WAY_m[7:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:262:    regfile_low[regfile_index_low[7:1]] <= write_data_d1[38:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:269:         regfile[regfile_index_low] <= write_data_d1[38:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:189:                                rw_wdline[i]  <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:198:		camwr_data[14:0] <= stb_camwr_data[14:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:239:			stb_ramc[stb_addr] <= wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:241:			stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:255:					stb_ramc[j] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:258:					stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:274:				stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:289:                                        stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:309:			stb_ramc[stb_addr] <= wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:310:			stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:322:					stb_ramc[j] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:324:					stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:338:				stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:350:                                        stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:265:    local_dout[79:0] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:342:         inq_ary[00] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:343:         inq_ary[01] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:344:         inq_ary[02] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:345:         inq_ary[03] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:346:         inq_ary[04] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:347:         inq_ary[05] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:348:         inq_ary[06] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:349:         inq_ary[07] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:350:         inq_ary[08] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:351:         inq_ary[09] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:352:         inq_ary[10] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:353:         inq_ary[11] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:354:         inq_ary[12] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:355:         inq_ary[13] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:356:         inq_ary[14] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:357:         inq_ary[15] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:358:         inq_ary[16] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:359:         inq_ary[17] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:360:         inq_ary[18] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:361:         inq_ary[19] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:362:         inq_ary[20] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:363:         inq_ary[21] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:364:         inq_ary[22] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:365:         inq_ary[23] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:366:         inq_ary[24] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:367:         inq_ary[25] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:368:         inq_ary[26] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:369:         inq_ary[27] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:370:         inq_ary[28] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:371:         inq_ary[29] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:372:         inq_ary[30] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v:373:         inq_ary[31] <= 80'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:234:	    wr_index0 <= {index_bf[`IC_IDX_HI:4], 2'b0, ifq_icd_wrway_bf};
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:293:	  fetch_00_00 <= icdata_ary_00_00[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:294:	  fetch_00_01 <= icdata_ary_00_01[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:295:	  fetch_00_10 <= icdata_ary_00_10[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:296:	  fetch_00_11 <= icdata_ary_00_11[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:298:	  fetch_01_00 <= icdata_ary_01_00[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:299:	  fetch_01_01 <= icdata_ary_01_01[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:300:	  fetch_01_10 <= icdata_ary_01_10[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:301:	  fetch_01_11 <= icdata_ary_01_11[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:303:	  fetch_10_00 <= icdata_ary_10_00[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:304:	  fetch_10_01 <= icdata_ary_10_01[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:308:	  fetch_11_00 <= icdata_ary_11_00[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:309:	  fetch_11_01 <= icdata_ary_11_01[index_bf[`IC_IDX_HI:4]];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:419:		icdata_ary_11_00[wr_index3[`IC_IDX_HI:4]] <= wrdata_f[33:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:422:		icdata_ary_11_01[wr_index3[`IC_IDX_HI:4]] <= wrdata_f[33:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:425:		icdata_ary_11_10[wr_index3[`IC_IDX_HI:4]] <= wrdata_f[33:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:428:		icdata_ary_11_11[wr_index3[`IC_IDX_HI:4]] <= wrdata_f[33:0];
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:199:      mem[0] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:200:      mem[1] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:201:      mem[2] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:202:      mem[3] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:203:      mem[4] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:204:      mem[5] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:205:      mem[6] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:206:      mem[7] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:207:      mem[8] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:208:      mem[9] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:209:      mem[10] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:210:      mem[11] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:211:      mem[12] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:212:      mem[13] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:213:      mem[14] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:214:      mem[15] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:215:      mem[16] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:216:      mem[17] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:217:      mem[18] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:218:      mem[19] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:219:      mem[20] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:220:      mem[21] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:221:      mem[22] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:222:      mem[23] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:223:      mem[24] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:224:      mem[25] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:225:      mem[26] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:226:      mem[27] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:227:      mem[28] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:228:      mem[29] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:229:      mem[30] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:230:      mem[31] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:316:      bist_id_reg <= 0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:461:			tlb_entry_vld[r] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:464:			tlb_entry_vld[r] <= 1'b0 ;	
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:465:	  if(async_reset) tlb_entry_vld[r] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:482:			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:514:			pgnum_g[29:0] <= pgnum_m[29:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:588:							tlb_entry_used[t] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:804:		tte_tag_ram[wr_addr] <= wr_tte_tag[58:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:833:    tte_tag_ram2[wr_addr] <= wr_tte_tag[58:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:921:            tte_data_ram[wr_addr] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:948:         else if(rd_en) rdwe <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1499:                        tte_tag_ram[%d] <= wr_tte_tag[58:0];	// CHANGE
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1500:                        tte_data_ram[%d] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1506:					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1507:					rd_tte_data[42:0] <=  wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1519:					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1541:						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1616:                                                        tlb_entry_used[%d] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1687:					tte_tag_ram[%d] <= wr_tte_tag[58:0];	// CHANGE
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1688:					tte_data_ram[%d] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1692:					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1693:					rd_tte_data[42:0] <=  wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1704:					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1724:						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1792:                                                        tlb_entry_used[%d] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1945:            tlb_entry_vld[%d] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1948:            tlb_entry_vld[%d] <= 1'b0 ; 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1954:                tlb_entry_vld[%d] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1967:            tlb_entry_vld[%d] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1970:            tlb_entry_vld[%d] <= 1'b0 ; 
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1976:                tlb_entry_vld[%d] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1988://	  	tlb_entry_vld[l] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:2003:			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:2035:			pgnum_g[29:0] <= pgnum_m[29:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:2108:							tlb_entry_used[t] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:489:			tlb_entry_vld[r] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:492:			tlb_entry_vld[r] <= 1'b0 ;	
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:493:	  if(async_reset) tlb_entry_vld[r] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:510:			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:542:			pgnum_g[29:0] <= pgnum_m[29:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:550:         cache_set_vld_g[`L1D_WAY_COUNT-1:0]    <= cache_set_vld[`L1D_WAY_COUNT-1:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:553:            cache_ptag_w__WAY_g[`L1D_TAG_PARITY_WIDTH-1:0]   <= cache_ptag_w__WAY[`L1D_TAG_PARITY_WIDTH-1:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:635:							tlb_entry_used[t] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:851:		tte_tag_ram[wr_addr] <= wr_tte_tag[58:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:880:    tte_tag_ram2[wr_addr] <= wr_tte_tag[58:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:968:            tte_data_ram[wr_addr] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:995:         else if(rd_en) rdwe <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1570:                        tte_tag_ram[%d] <= wr_tte_tag[58:0];	// CHANGE
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1571:                        tte_data_ram[%d] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1577:					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1578:					rd_tte_data[42:0] <=  wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1590:					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1612:						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1687:                                                        tlb_entry_used[%d] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1758:					tte_tag_ram[%d] <= wr_tte_tag[58:0];	// CHANGE
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1759:					tte_data_ram[%d] <= wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1763:					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1764:					rd_tte_data[42:0] <=  wr_tte_data[42:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1775:					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1795:						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1863:                                                        tlb_entry_used[%d] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2015:            tlb_entry_vld[%d] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2018:            tlb_entry_vld[%d] <= 1'b0 ; 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2024:                tlb_entry_vld[%d] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2037:            tlb_entry_vld[%d] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2040:            tlb_entry_vld[%d] <= 1'b0 ; 
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2046:                tlb_entry_vld[%d] <= 1'b0 ;		
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2058://	  	tlb_entry_vld[l] <= 1'b0 ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2073:			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2105:			pgnum_g[29:0] <= pgnum_m[29:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2114:            cache_ptag_w__WAY_g[`L1D_TAG_PARITY_WIDTH-1:0]   <= cache_ptag_w__WAY[`L1D_TAG_PARITY_WIDTH-1:0];
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:2195:							tlb_entry_used[t] <= 1'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:200:      // mem[0] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:201:      // mem[1] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:202:      // mem[2] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:203:      // mem[3] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:204:      // mem[4] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:205:      // mem[5] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:206:      // mem[6] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:207:      // mem[7] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:208:      // mem[8] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:209:      // mem[9] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:210:      // mem[10] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:211:      // mem[11] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:212:      // mem[12] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:213:      // mem[13] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:214:      // mem[14] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:215:      // mem[15] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:216:      // mem[16] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:217:      // mem[17] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:218:      // mem[18] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:219:      // mem[19] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:220:      // mem[20] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:221:      // mem[21] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:222:      // mem[22] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:223:      // mem[23] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:224:      // mem[24] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:225:      // mem[25] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:226:      // mem[26] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:227:      // mem[27] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:228:      // mem[28] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:229:      // mem[29] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:230:      // mem[30] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:231:      // mem[31] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:236:      //   mem[memidx] <= 16b'0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:240:        mem[memidx] <= 16'b0;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:327:      bist_id_reg <= 0;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:621:    ld_data_msb_w__WAY_g[7:0] <= ld_data_msb_w__WAY_m[7:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1098:  //   lsu_ctl_reg0 <= 0;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1103:      lsu_ctl_reg0[13:0] <= rtap_lsu_ctlbits_data[13:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1105:      lsu_ctl_reg0[3:0] <= lsuctl_ctlbits0_wr_data_din[3:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1107:      lsu_ctl_reg0[13:4] <= lsu_ctl_reg0_din[9:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1110:      lsu_ctl_reg1[13:0] <= rtap_lsu_ctlbits_data[13:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1112:      lsu_ctl_reg1[3:0] <= lsuctl_ctlbits1_wr_data_din[3:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1114:      lsu_ctl_reg1[13:4] <= lsu_ctl_reg1_din[9:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1117:      lsu_ctl_reg2[13:0] <= rtap_lsu_ctlbits_data[13:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1119:      lsu_ctl_reg2[3:0] <= lsuctl_ctlbits2_wr_data_din[3:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1121:      lsu_ctl_reg2[13:4] <= lsu_ctl_reg2_din[9:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1124:      lsu_ctl_reg3[13:0] <= rtap_lsu_ctlbits_data[13:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1126:      lsu_ctl_reg3[3:0] <= lsuctl_ctlbits3_wr_data_din[3:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:1128:      lsu_ctl_reg3[13:4] <= lsu_ctl_reg3_din[9:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v:54://	q[4:0] <= q_next[4:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:951://    bist_rsel_way_m[3:0] <= bist_rsel_way_e[3:0] ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:956://    lsu_bist_rsel_way_wb[3:0] <= bist_rsel_way_m[3:0] ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:740://					stb_state_vld[i] <= 1'b0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:741://					stb_state_ced[i] <= 1'b0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:742://					stb_state_ack[i] <= 1'b0 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:747://					stb_state_wy[i] <=  st_enc_set_way[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:752://					stb_state_rtype[i] <= lsu_st_rq_type_m[2:0] ;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:288:        ld_val <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:289:        st_val <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:290:        ifill_val <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:364:        st_homeid[0] <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:365:        st_homeid[1] <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:366:        ld_homeid[0] <= 0;
piton/design/chip/tile/l15/rtl/l15_mshr.v.pyv:367:        ld_homeid[1] <= 0;
piton/design/chip/tile/l15/rtl/pico_decoder.v:73:           current_val <= 0;
piton/design/chip/tile/l15/rtl/pico_decoder.v:74:           prev_val <= 0;
piton/design/chip/tile/l15/rtl/pico_decoder.v:87:            ack_reg <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:295:            print "ghid_ticketed_cache_val[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:296:            print "ghid_ticketed_cache[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:307:            ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:312:         ghid_ticketed_cache[read_index_s2] <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:313:         ghid_ticketed_cache_val[read_index_s2] <=1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:316:            ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:321:          ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:361:      l15_csm_req_address_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:362:      l15_csm_req_clump_id_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:363:      l15_csm_req_val_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:364:      l15_csm_req_ticket_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:365:      addr_in_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:366:      data_in_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:367:      lhid_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:368:      diag_en_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:369:      flush_en_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:370:      rd_en_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:371:      wr_en_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:372:      l15_csm_chipid_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:373:      l15_csm_x_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:374:      l15_csm_y_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:375:      l15_csm_clump_sel_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:520:            print "ghid_ticketed_cache_addr[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:629:            print "refill_req_addr_buf[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:630:            print "refill_req_ticket_buf[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:631:            print "refill_req_val_buf[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:638:        refill_req_addr_buf[refill_req_buf_wr_ptr] <= {l15_hmt_base_reg, addr_in_s3[`L15_HMC_ADDR_TAG], 4'd0};
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:693:            print "ghid_ticketed_cache_val[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:694:            print "ghid_ticketed_cache[%d] <= 0;" % (i)
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:718:                  ghid_ticketed_cache_val[%d] <= 1'b0;
piton/design/chip/tile/l15/rtl/noc3encoder.v:117:        l15_noc3encoder_req_data_0_f <= 0;
piton/design/chip/tile/l15/rtl/noc3encoder.v:118:        // l15_noc3encoder_req_data_1_f <= 0;
piton/design/chip/tile/l15/rtl/noc3encoder.v:123:            l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_0;
piton/design/chip/tile/l15/rtl/noc3encoder.v:127:            l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_0;
piton/design/chip/tile/l15/rtl/noc3encoder.v:137:        flit_state <= 0;
piton/design/chip/tile/l15/rtl/l15_picoencoder.v:55:            pico_int <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_picoencoder.v:61:            pico_int <= 1'b0;
piton/design/chip/tile/l15/rtl/noc1encoder.v:106:      flit_state <= 0;
piton/design/chip/tile/l15/rtl/noc1encoder.v:150:      last_req_source <= 0;
piton/design/chip/tile/l15/rtl/rf_l15_mesi.v.pyv:86:      read_index_f <= 0;
piton/design/chip/tile/l15/rtl/rf_l15_mesi.v.pyv:116:            print "regfile[%d] <= 8'b0;" % (i)
piton/design/chip/tile/l15/rtl/rf_l15_mesi.v.pyv:118:      // regfile <= 1024'b0;
piton/design/chip/tile/l15/rtl/rf_l15_wmt.v.pyv:124:               print "regfile[%d][`L15_WMT_ENTRY_%d_VALID_MASK] <= 1'b0;" % (i,j)
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:68:      buffer[0] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:69:      buffer[1] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:70:      buffer[2] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:71:      buffer[3] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:72:      buffer[4] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:73:      buffer[5] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:74:      buffer[6] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:75:      buffer[7] <= 1'b0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:76:      index <= 0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:77:      state <= 0;
piton/design/chip/tile/l15/rtl/simplenocbuffer.v:81:      buffer[0] <= buffer_next[0];
piton/design/chip/tile/l15/rtl/noc3buffer.v:103:        buffer_val <= 1'b0;
piton/design/chip/tile/l15/rtl/noc3buffer.v:111:            l15_noc3encoder_req_data_0_buf <= l15_noc3encoder_req_data_0;
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:540:    print "        data_mem_f[%d] <= {`L15_HMC_ARRAY_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:550:    print "            data_mem_f[%d][`L15_HMC_VALID] <= {`L15_HMC_VALID_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:557:                data_mem_f[wr_index][`L15_HMC_DATA_WIDTH+wr_offset_in] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:566:    print "                data_mem_f[%d][`L15_HMC_VALID] <= {`L15_HMC_VALID_WIDTH{1'b0}};" % (i)
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:611:                data_mem_f[wr_index][`L15_HMC_VALID] <= data_in[`L15_HMC_VALID_WIDTH-1:0];
piton/design/chip/tile/l15/rtl/l15_hmc.v.pyv:615:                data_mem_f[wr_index][`L15_HMC_TAG] <= data_in[`L15_HMC_TAG_WIDTH-1:0];
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:876:        creditman_noc1_reserve <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2336:        val_s2 <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2340:            print "%s <= 0;" % (name)
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2991://         csm_ticket_s2 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3248:        cpxencoder_req_staled_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3249:        noc1encoder_req_staled_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3250:        noc3encoder_req_staled_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3251:        val_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3252:        lru_data_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3256:            print "%s <= 0;" % (name)
piton/design/chip/tile/l15/rtl/pcx_buffer.v:108:   // buf0 <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:109:   // buf1 <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:110:   buffer[0] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:111:   buffer[1] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:112:   read_pos <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:113:   write_pos <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:114:   write_req <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:115:   buffer_val[0] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:116:   buffer_val[1] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:117:   buffer_atomic[0] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:118:   buffer_atomic[1] <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:119:   buffer_atomic_next_next <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:120:   atomic_req_second_packet_coming <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:121:   atomic_ack_second <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:122:   // invalid_packet <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:123:   // is_buffer_full_2back <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:124:   is_buffer_full_1back <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:125:   uncore_spc_grant <= 0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:131:      // buf0 <= buf0_next;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:133:      buffer[0] <= buffer_next[0];
piton/design/chip/tile/l15/rtl/pcx_buffer.v:135:      buffer_csm_data[0] <= buffer_csm_data_next[0];
piton/design/chip/tile/l15/rtl/pcx_buffer.v:140:      buffer_val[0] <= buffer_val_next[0];
piton/design/chip/tile/l15/rtl/pcx_buffer.v:142:      buffer_atomic[0] <= buffer_atomic_next[0];
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:137:         print "command_buffer[%d] <= 0;" % i;
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:138:         print "command_buffer_val[%d] <= 0;" % i;
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:140:         print "data_buffer[%d] <= 0;" % i;
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:142:      data_wrindex <= 0;
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:143:      command_wrindex <= 0;
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:144:      command_rdindex <= 0;
piton/design/chip/tile/l15/rtl/rf_l15_lruarray.v.pyv:80:      read_index_f <= 0;
piton/design/chip/tile/l15/rtl/rf_l15_lruarray.v.pyv:99:            print "regfile[%d] <= 6'b0;" % (i)
piton/design/chip/tile/l15/rtl/rf_l15_lruarray.v.pyv:101:      // regfile <= 1024'b0;
piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.v.pyv:85:      read_index_f <= 0;
piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.v.pyv:115:            print "regfile[%d] <= 4'b0;" % (i)
piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.v.pyv:117:      // regfile <= 1024'b0;
piton/design/chip/tile/rtap/rtl/rtap.v:135:        sram_res_val_f <= 1'b0;
piton/design/chip/tile/rtap/rtl/rtap.v:154:        rtap_srams_bist_command <= `BIST_OP_WIDTH'd0;
piton/design/chip/tile/rtap/rtl/rtap.v:199:        rtap_core_val <= 1'b0;
piton/design/chip/tile/rtap/rtl/rtap.v:228:        res_op <= 0;
piton/design/chip/tile/rtl/config_regs.v.pyv:168:      read_data_s3 <= 0;
piton/design/chip/tile/rtl/config_regs.v.pyv:170:      dmbr_func_en            <= 1'b0;
piton/design/chip/tile/rtl/config_regs.v.pyv:171:      dmbr_stall_en           <= 1'b0;
piton/design/chip/tile/rtl/config_regs.v.pyv:172:      dmbr_proc_ld            <= 1'b0;
piton/design/chip/tile/rtl/config_regs.v.pyv:173:      dmbr_replenish_cycles   <= {`REPLENISH_WIDTH{1'b0}};
piton/design/chip/tile/rtl/config_regs.v.pyv:174:      dmbr_bin_scale          <= {`SCALE_WIDTH{1'b0}};
piton/design/chip/tile/rtl/config_regs.v.pyv:177:         print "dmbr_cred_bin_%d <= {`CREDIT_WIDTH{1'b0}};" % i
piton/design/chip/tile/rtl/config_regs.v.pyv:180:      dmbr_rd_cur_val <= 1'b0;
piton/design/chip/tile/rtl/config_regs.v.pyv:181:      hmt_base <= `L15_HMT_BASE_ADDR_WIDTH'b0;
piton/design/chip/tile/rtl/config_regs.v.pyv:182:      csm_en <= 1'b0;
piton/design/chip/tile/rtl/ccx_l15_transducer.v:162:       transducer_cpx_data_ready <= 0;
piton/design/chip/tile/rtl/ccx_l15_transducer.v:163:      // cpx_data <= 0; // trin: only the valid signal is needed
piton/design/chip/tile/pico/rtl/picorv32.v:200:            resetn <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:203:            resetn <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:407:			mem_la_firstword_reg <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:408:			last_mem_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:457:							mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:458:							mem_rdata_q[31:20] <= {2'b0, mem_rdata_latched[10:7], mem_rdata_latched[12:11], mem_rdata_latched[5], mem_rdata_latched[6], 2'b00};
piton/design/chip/tile/pico/rtl/picorv32.v:461:							mem_rdata_q[31:20] <= {5'b0, mem_rdata_latched[5], mem_rdata_latched[12:10], mem_rdata_latched[6], 2'b00};
piton/design/chip/tile/pico/rtl/picorv32.v:462:							mem_rdata_q[14:12] <= 3'b 010;
piton/design/chip/tile/pico/rtl/picorv32.v:466:							mem_rdata_q[14:12] <= 3'b 010;
piton/design/chip/tile/pico/rtl/picorv32.v:473:							mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:477:							mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:482:								mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:491:								mem_rdata_q[31:25] <= 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:495:								mem_rdata_q[31:25] <= 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:503:								if (mem_rdata_latched[6:5] == 2'b00) mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:504:								if (mem_rdata_latched[6:5] == 2'b01) mem_rdata_q[14:12] <= 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:507:								mem_rdata_q[31:25] <= mem_rdata_latched[6:5] == 2'b00 ? 7'b0100000 : 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:511:							mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:517:							mem_rdata_q[14:12] <= 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:527:							mem_rdata_q[31:25] <= 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:528:							mem_rdata_q[14:12] <= 3'b 001;
piton/design/chip/tile/pico/rtl/picorv32.v:531:							mem_rdata_q[31:20] <= {4'b0, mem_rdata_latched[3:2], mem_rdata_latched[12], mem_rdata_latched[6:4], 2'b00};
piton/design/chip/tile/pico/rtl/picorv32.v:532:							mem_rdata_q[14:12] <= 3'b 010;
piton/design/chip/tile/pico/rtl/picorv32.v:536:								mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:537:								mem_rdata_q[31:20] <= 12'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:540:								mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:541:								mem_rdata_q[31:25] <= 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:544:								mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:545:								mem_rdata_q[31:20] <= 12'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:548:								mem_rdata_q[14:12] <= 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:549:								mem_rdata_q[31:25] <= 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:554:							mem_rdata_q[14:12] <= 3'b 010;
piton/design/chip/tile/pico/rtl/picorv32.v:584:				mem_state <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:586:				mem_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:587:			mem_la_secondword <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:588:			prefetched_high_word <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:603:						mem_wstrb <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:608:						    mem_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:609:						    mem_instr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:610:						    mem_state <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:614:						    mem_instr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:631:							mem_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:632:							mem_la_secondword <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:638:									prefetched_high_word <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:641:							mem_state <= mem_do_rinst || mem_do_rdata ? 0 : 3;
piton/design/chip/tile/pico/rtl/picorv32.v:649:						mem_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:650:						mem_state <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:657:						mem_state <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:664:			prefetched_high_word <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:813:			dbg_valid_insn <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:823:				cached_insn_opcode <= {16'b0, next_insn_opcode[15:0]};
piton/design/chip/tile/pico/rtl/picorv32.v:892:			instr_lui     <= mem_rdata_latched[6:0] == 7'b0110111;
piton/design/chip/tile/pico/rtl/picorv32.v:893:			instr_auipc   <= mem_rdata_latched[6:0] == 7'b0010111;
piton/design/chip/tile/pico/rtl/picorv32.v:894:			instr_jal     <= mem_rdata_latched[6:0] == 7'b1101111;
piton/design/chip/tile/pico/rtl/picorv32.v:895:			instr_jalr    <= mem_rdata_latched[6:0] == 7'b1100111 && mem_rdata_latched[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:896:			instr_retirq  <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000010 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:897:			instr_waitirq <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000100 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:899:			is_beq_bne_blt_bge_bltu_bgeu <= mem_rdata_latched[6:0] == 7'b1100011;
piton/design/chip/tile/pico/rtl/picorv32.v:900:			is_lb_lh_lw_lbu_lhu          <= mem_rdata_latched[6:0] == 7'b0000011;
piton/design/chip/tile/pico/rtl/picorv32.v:901:			is_sb_sh_sw                  <= mem_rdata_latched[6:0] == 7'b0100011;
piton/design/chip/tile/pico/rtl/picorv32.v:902:			is_alu_reg_imm               <= mem_rdata_latched[6:0] == 7'b0010011;
piton/design/chip/tile/pico/rtl/picorv32.v:903:			is_alu_reg_reg               <= mem_rdata_latched[6:0] == 7'b0110011;
piton/design/chip/tile/pico/rtl/picorv32.v:904:            is_amo                       <= mem_rdata_latched[6:0] == 7'b0101111;
piton/design/chip/tile/pico/rtl/picorv32.v:918:			compressed_instr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:921:				decoded_rd <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:922:				decoded_rs1 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:923:				decoded_rs2 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:962:								decoded_rs1 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:973:										decoded_rs1 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1002:								decoded_rs2 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1007:								decoded_rs2 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1031:									decoded_rd <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1037:									decoded_rs1 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1066:			instr_beq   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1067:			instr_bne   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1068:			instr_blt   <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1073:			instr_lb    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1074:			instr_lh    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1075:			instr_lw    <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1076:			instr_lbu   <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1079:			instr_sb    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1080:			instr_sh    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b001;
piton/design/chip/tile/pico/rtl/picorv32.v:1081:			instr_sw    <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1121:			instr_addi  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b000;
piton/design/chip/tile/pico/rtl/picorv32.v:1122:			instr_slti  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b010;
piton/design/chip/tile/pico/rtl/picorv32.v:1123:			instr_sltiu <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b011;
piton/design/chip/tile/pico/rtl/picorv32.v:1124:			instr_xori  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b100;
piton/design/chip/tile/pico/rtl/picorv32.v:1128:			instr_slli  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1129:			instr_srli  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1130:			instr_srai  <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1132:			instr_add   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b000 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1133:			instr_sub   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b000 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1134:			instr_sll   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b001 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1135:			instr_slt   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b010 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1136:			instr_sltu  <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b011 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1137:			instr_xor   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b100 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1138:			instr_srl   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1139:			instr_sra   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 && mem_rdata_q[31:25] == 7'b0100000;
piton/design/chip/tile/pico/rtl/picorv32.v:1140:			instr_or    <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b110 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1141:			instr_and   <= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b111 && mem_rdata_q[31:25] == 7'b0000000;
piton/design/chip/tile/pico/rtl/picorv32.v:1143:			instr_rdcycle  <= ((mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11000000000000000010) ||
piton/design/chip/tile/pico/rtl/picorv32.v:1145:			instr_rdcycleh <= ((mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11001000000000000010) ||
piton/design/chip/tile/pico/rtl/picorv32.v:1147:			instr_rdinstr  <=  (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11000000001000000010) && ENABLE_COUNTERS;
piton/design/chip/tile/pico/rtl/picorv32.v:1148:			instr_rdinstrh <=  (mem_rdata_q[6:0] == 7'b1110011 && mem_rdata_q[31:12] == 'b11001000001000000010) && ENABLE_COUNTERS && ENABLE_COUNTERS64;
piton/design/chip/tile/pico/rtl/picorv32.v:1150:			instr_ecall_ebreak <= ((mem_rdata_q[6:0] == 7'b1110011 && !mem_rdata_q[31:21] && !mem_rdata_q[19:7]) ||
piton/design/chip/tile/pico/rtl/picorv32.v:1153:			instr_getq    <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000000 && ENABLE_IRQ && ENABLE_IRQ_QREGS;
piton/design/chip/tile/pico/rtl/picorv32.v:1154:			instr_setq    <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000001 && ENABLE_IRQ && ENABLE_IRQ_QREGS;
piton/design/chip/tile/pico/rtl/picorv32.v:1155:			instr_maskirq <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000011 && ENABLE_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:1156:			instr_timer   <= mem_rdata_q[6:0] == 7'b0001011 && mem_rdata_q[31:25] == 7'b0000101 && ENABLE_IRQ && ENABLE_IRQ_TIMER;
piton/design/chip/tile/pico/rtl/picorv32.v:1179:			is_lui_auipc_jal_jalr_addi_add_sub <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1180:			is_compare <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1191:					decoded_imm <= $signed({mem_rdata_q[31], mem_rdata_q[7], mem_rdata_q[30:25], mem_rdata_q[11:8], 1'b0});
piton/design/chip/tile/pico/rtl/picorv32.v:1200:			is_beq_bne_blt_bge_bltu_bgeu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1201:			is_compare <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1203:			instr_beq   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1204:			instr_bne   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1205:			instr_blt   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1206:			instr_bge   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1207:			instr_bltu  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1208:			instr_bgeu  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1210:			instr_addi  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1211:			instr_slti  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1212:			instr_sltiu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1213:			instr_xori  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1214:			instr_ori   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1215:			instr_andi  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1217:			instr_add   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1218:			instr_sub   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1219:			instr_sll   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1220:			instr_slt   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1221:			instr_sltu  <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1222:			instr_xor   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1223:			instr_srl   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1224:			instr_sra   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1225:			instr_or    <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1226:			instr_and   <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1300:			alu_shl <= reg_op1 << reg_op2[4:0];
piton/design/chip/tile/pico/rtl/picorv32.v:1301:			alu_shr <= $signed({instr_sra || instr_srai ? reg_op1[31] : 1'b0, reg_op1}) >>> reg_op2[4:0];
piton/design/chip/tile/pico/rtl/picorv32.v:1462:                trap <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1469:		alu_out_0_q <= alu_out_0;
piton/design/chip/tile/pico/rtl/picorv32.v:1472:		alu_wait <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1473:		alu_wait_2 <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1479:			dbg_rs1val_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1480:			dbg_rs2val_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1488:				pcpi_timeout_counter <= ~0;
piton/design/chip/tile/pico/rtl/picorv32.v:1493:			count_cycle <= resetn ? count_cycle + 1 : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1494:			if (!ENABLE_COUNTERS64) count_cycle[63:32] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1514:		decoder_pseudo_trigger <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1516:		do_waitirq <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1518:		trace_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1527:				count_instr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1528:			latched_store <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1529:			latched_stalu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1530:			latched_branch <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1531:			latched_trace <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1532:			latched_is_lu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1533:			latched_is_lh <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1534:			latched_is_lb <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1535:			pcpi_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1536:			pcpi_timeout <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1537:			irq_active <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1538:			irq_delay <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1539:			irq_mask <= ~0;
piton/design/chip/tile/pico/rtl/picorv32.v:1541:			irq_state <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1542:			eoi <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1543:			timer <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1561:				mem_wordsize <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1586:					latched_trace <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1589:						trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_BRANCH | (current_pc & 32'hfffffffe);
piton/design/chip/tile/pico/rtl/picorv32.v:1591:						trace_data <= (irq_active ? TRACE_IRQ : 0) | (latched_stalu ? alu_out_q : reg_out);
piton/design/chip/tile/pico/rtl/picorv32.v:1597:				latched_store <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1598:				latched_stalu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1599:				latched_branch <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1600:				latched_is_lu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1601:				latched_is_lh <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1602:				latched_is_lb <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1612:						latched_rd <= irqregs_offset | irq_state[0];
piton/design/chip/tile/pico/rtl/picorv32.v:1614:						latched_rd <= irq_state[0] ? 4 : 3;
piton/design/chip/tile/pico/rtl/picorv32.v:1633:						if (!ENABLE_COUNTERS64) count_instr[63:32] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1640:						mem_do_rinst <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1668:									pcpi_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1674:									pcpi_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1698:								reg_out <= count_cycle[31:0];
piton/design/chip/tile/pico/rtl/picorv32.v:1702:								reg_out <= count_instr[31:0];
piton/design/chip/tile/pico/rtl/picorv32.v:1710:						reg_op1 <= instr_lui ? 0 : reg_pc;
piton/design/chip/tile/pico/rtl/picorv32.v:1736:						eoi <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1737:						irq_active <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1844:							pcpi_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1850:							pcpi_valid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1884:					latched_rd <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1885:					latched_store <= TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0;
piton/design/chip/tile/pico/rtl/picorv32.v:1886:					latched_branch <= TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0;
piton/design/chip/tile/pico/rtl/picorv32.v:1890:						decoder_trigger <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1935:							instr_sw: mem_wordsize <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1939:							trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff);
piton/design/chip/tile/pico/rtl/picorv32.v:1959:                        mem_wordsize <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1962:							trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff);
piton/design/chip/tile/pico/rtl/picorv32.v:1984:							instr_lw: mem_wordsize <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:1991:							trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff);
piton/design/chip/tile/pico/rtl/picorv32.v:2000:							latched_is_lh: reg_out <= $signed(mem_rdata_word[15:0]);
piton/design/chip/tile/pico/rtl/picorv32.v:2001:							latched_is_lb: reg_out <= $signed(mem_rdata_word[7:0]);
piton/design/chip/tile/pico/rtl/picorv32.v:2039:			mem_do_prefetch <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2040:			mem_do_rinst <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2041:			mem_do_rdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2042:			mem_do_wdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2056:				reg_pc[0] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2057:				reg_next_pc[0] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2059:				reg_pc[1:0] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2060:				reg_next_pc[1:0] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2072:		rvfi_order <= resetn ? rvfi_order + rvfi_valid : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2075:		rvfi_rs1_addr <= dbg_rs1val_valid ? dbg_insn_rs1 : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2076:		rvfi_rs2_addr <= dbg_rs2val_valid ? dbg_insn_rs2 : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2078:		rvfi_rs1_rdata <= dbg_rs1val_valid ? dbg_rs1val : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2079:		rvfi_rs2_rdata <= dbg_rs2val_valid ? dbg_rs2val : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2085:			dbg_irq_call <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2086:			dbg_irq_enter <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2089:			dbg_irq_call <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2098:			rvfi_rd_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2099:			rvfi_rd_wdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2103:			rvfi_rd_wdata <= latched_rd ? cpuregs_wrdata : 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2106:			rvfi_rd_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2107:			rvfi_rd_wdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2112:				rvfi_rs1_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2113:				rvfi_rs1_rdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2116:				rvfi_rd_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2117:				rvfi_rd_wdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2120:				rvfi_rs1_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2121:				rvfi_rs1_rdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2127:				rvfi_mem_addr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2128:				rvfi_mem_rmask <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2129:				rvfi_mem_wmask <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2130:				rvfi_mem_rdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2131:				rvfi_mem_wdata <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2135:				rvfi_mem_rmask <= dbg_mem_wstrb ? 0 : ~0;
piton/design/chip/tile/pico/rtl/picorv32.v:2268:		instr_mul <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2269:		instr_mulh <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2270:		instr_mulhsu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2271:		instr_mulhu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2320:		mul_finish <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2335:			rd <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2336:			rdx <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2354:		pcpi_wr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2355:		pcpi_ready <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2437:			active[0] <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2444:			active <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2485:		instr_div <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2486:		instr_divu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2487:		instr_rem <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2488:		instr_remu <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2511:		pcpi_ready <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2512:		pcpi_wr <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2516:			running <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2523:			quotient <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2527:			running <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2535:				instr_remu: pcpi_rd <= (pcpi_rs1 - pcpi_rs2) ^ 32'h3138d0e1;
piton/design/chip/tile/pico/rtl/picorv32.v:2838:			ack_awvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2848:				ack_awvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2849:				ack_arvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2850:				ack_wvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3046:			wbm_adr_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3047:			wbm_dat_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3048:			wbm_we_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3049:			wbm_sel_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3050:			wbm_stb_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3051:			wbm_cyc_o <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:3066:						mem_ready <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3068:						wbm_stb_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3069:						wbm_cyc_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3070:						wbm_we_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3080:						wbm_stb_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3081:						wbm_cyc_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3082:						wbm_we_o <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:3086:					mem_ready <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane_xilinx.sv:447:    rtc <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:134:            regs_q          <= '{default: 32'b0};
piton/design/chip/tile/ariane/fpga/src/apb_timer/timer.sv:135:            cycle_counter_q <= 32'b0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:701:            ARLEN_Q   <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:702:            AWADDR_Q  <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:704:            AWLEN_Q   <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:705:            RDATA_Q_0 <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:706:            RDATA_Q_1 <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:707:            ARADDR_Q  <= '0;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:712:                ARLEN_Q <= {ARLEN,1'b0} + 2;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:726:                2'b10: AWLEN_Q <= {AWLEN, 1'b0} + 1;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:727:                2'b11: AWLEN_Q <= {AWLEN, 1'b0};
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:733:                2'b10: AWADDR_Q <= {AWADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000};
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:734:                2'b11: AWADDR_Q <= {AWADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000} + 4;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:740:                2'b10: ARADDR_Q <= {ARADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000};
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:741:                2'b11: ARADDR_Q <= {ARADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000} + 4;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv:440:            RDATA_Q <= '0;
piton/design/chip/tile/ariane/fpga/src/fan_ctrl.sv:52:            ms_clock_q      <= '0;
piton/design/chip/tile/ariane/fpga/src/fan_ctrl.sv:53:            cycle_counter_q <= '0;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:58:        if (counter <= 0)
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:65:            iTx2   <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:77:                        iTx2 <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:95:            when START  =>  iSout  <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:96:                            NState <= BIT0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:97:            when BIT0   =>  iSout  <= DIN(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:143:                                    iSout <= '0';           -- Even parity -> cleared
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:195:            iFinished <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:198:            iFinished <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_transmitter.vhd:212:    SOUT       <= iSout when BC = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:63:    iRDAInterrupt <= IER(0) and RDA;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:66:    iCTIInterrupt <= IER(0) and CTI;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:72:    iMSRInterrupt <= IER(3) and ((MSR(0) and not AFE) or MSR(1) or MSR(2) or MSR(3));
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:78:            iIIR <= "0001";     -- TODO: Invert later
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:82:                iIIR <= "0110";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:84:                iIIR <= "1100";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:86:                iIIR <= "0100";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:88:                iIIR <= "0010";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:90:                iIIR <= "0000";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:92:                iIIR <= "0001";
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_interrupt.vhd:99:    INT <= not iIIR(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_input_filter.vhd:47:            iCount <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_input_filter.vhd:48:            Q      <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_input_filter.vhd:63:                Q <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_mv_filter.vhd:55:            iCounter  <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_mv_filter.vhd:56:            iQ        <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_mv_filter.vhd:67:                iCounter  <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_mv_filter.vhd:68:                iQ        <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_input_sync.vhd:43:            iD <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_counter.vhd:53:            iCounter <= (others => '0');                -- Reset counter register
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_counter.vhd:56:                iCounter <= (others => '0');            -- Clear counter register
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_counter.vhd:58:                iCounter <= unsigned('0' & D);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_counter.vhd:74:    Q        <= std_logic_vector(iCounter(WIDTH-1 downto 0));
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:61:    iFULL <= '1' when (iRDAddr(SIZE_E-1 downto 0) = iWRAddr(SIZE_E-1 downto 0)) and
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:68:            iWRAddr <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:69:            iRDAddr <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:81:                iWRAddr <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:82:                iRDAddr <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:88:                iEMPTY <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:98:            Q <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:103:            Q <= iFIFOMem(to_integer(iRDAddr(SIZE_E-1 downto 0)));
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:111:            iUSAGE <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_fifo.vhd:114:                iUSAGE <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_baudgen.vhd:48:            iCounter <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_baudgen.vhd:49:            BAUDTICK <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_baudgen.vhd:52:                iCounter <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_baudgen.vhd:57:            BAUDTICK <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_baudgen.vhd:59:                iCounter <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_edge_detect.vhd:45:            iDd <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_edge_detect.vhd:52:    RE <= '1' when iDd = '0' and D = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_edge_detect.vhd:53:    FE <= '1' when iDd = '1' and D = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:377:    iWrite <= '1' when PSEL = '1' and PENABLE = '1' and PWRITE = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:378:    iRead  <= '1' when PSEL = '1' and PENABLE = '1' and PWRITE = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:379:    iRST   <= '1' when RSTN = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:382:    iRBRRead  <= '1' when iRead  = '1' and PADDR = "000" and iLCR_DLAB = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:383:    iTHRWrite <= '1' when iWrite = '1' and PADDR = "000" and iLCR_DLAB = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:384:    iDLLWrite <= '1' when iWrite = '1' and PADDR = "000" and iLCR_DLAB = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:385:    iDLMWrite <= '1' when iWrite = '1' and PADDR = "001" and iLCR_DLAB = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:386:    iIERWrite <= '1' when iWrite = '1' and PADDR = "001" and iLCR_DLAB = '0' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:387:    iIIRRead  <= '1' when iRead  = '1' and PADDR = "010" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:388:    iFCRWrite <= '1' when iWrite = '1' and PADDR = "010" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:389:    iLCRWrite <= '1' when iWrite = '1' and PADDR = "011" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:390:    iMCRWrite <= '1' when iWrite = '1' and PADDR = "100" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:391:    iLSRRead  <= '1' when iRead  = '1' and PADDR = "101" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:392:    iMSRRead  <= '1' when iRead  = '1' and PADDR = "110" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:393:    iSCRWrite <= '1' when iWrite = '1' and PADDR = "111" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:413:            iDLL <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:414:            iDLM <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:417:                iDLL <= PWDATA(7 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:420:                iDLM <= PWDATA(7 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:437:    iIER_ERBI   <= iIER(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:461:            iTHRInterrupt <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:466:                iTHRInterrupt <= '0';           -- Clear on IIR read (if source of interrupt) or THR write
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:471:    iRDAInterrupt <= '1' when (iFCR_FIFOEnable = '0' and iLSR_DR = '1') or
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:473:    iIIR_PI     <= iIIR(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:487:            iTimeoutCount <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:488:            iCharTimeout  <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:491:                iTimeoutCount <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:499:                    iCharTimeout <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:504:                iCharTimeout <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:513:            iFCR_FIFOEnable     <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:514:            iFCR_RXFIFOReset    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:515:            iFCR_TXFIFOReset    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:516:            iFCR_DMAMode        <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:517:            iFCR_FIFO64E        <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:518:            iFCR_RXTrigger      <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:521:            iFCR_RXFIFOReset <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:522:            iFCR_TXFIFOReset <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:525:                iFCR_FIFOEnable <= PWDATA(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:557:            iLCR <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:560:                iLCR <= PWDATA(7 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:565:    iLCR_WLS    <= iLCR(1 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:585:    iMCR_DTR    <= iMCR(0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:598:            iLSR_OE      <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:599:            iLSR_PE      <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:600:            iLSR_FE      <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:601:            iLSR_BI      <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:602:            iFECounter   <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:603:            iLSR_FIFOERR <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:610:                iLSR_OE <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:616:                iLSR_PE <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:622:                iLSR_FE <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:628:                iLSR_BI <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:638:                iLSR_FIFOERR <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:643:                iFECounter <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:654:    iRXFIFOPE <= '1' when iRXFIFOEmpty = '0' and iRXFIFOQ(8)  = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:655:    iRXFIFOFE <= '1' when iRXFIFOEmpty = '0' and iRXFIFOQ(9)  = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:656:    iRXFIFOBI <= '1' when iRXFIFOEmpty = '0' and iRXFIFOQ(10) = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:660:    iFEIncrement    <= '1' when iRXFIFOWrite = '1' and iRXFIFOD(10 downto 8) /= "000" else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:661:    iFEDecrement    <= '1' when iFECounter /= 0 and iRXFIFOEmpty = '0' and (iPERE = '1' or iFERE = '1' or iBIRE = '1') else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:671:    iLSR_DR         <= '1' when iRXFIFOEmpty = '0' or iRXFIFOWrite = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:672:    iLSR_THRE       <= '1' when iTXFIFOEmpty = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:673:    iLSR_TEMT       <= '1' when iTXRunning = '0' and iLSR_THRE = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:674:    iLSR_THRNF      <= '1' when ((iFCR_FIFOEnable = '0' and iTXFIFOEmpty = '1') or (iFCR_FIFOEnable = '1' and iTXFIFOFull = '0')) else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:677:    iMSR_CTS <= '1' when (iMCR_LOOP = '1' and iRTS = '1')      or (iMCR_LOOP = '0' and iCTSn = '0') else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:678:    iMSR_DSR <= '1' when (iMCR_LOOP = '1' and iMCR_DTR = '1')  or (iMCR_LOOP = '0' and iDSRn = '0') else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:679:    iMSR_RI  <= '1' when (iMCR_LOOP = '1' and iMCR_OUT1 = '1') or (iMCR_LOOP = '0' and iRIn  = '0') else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:680:    iMSR_DCD <= '1' when (iMCR_LOOP = '1' and iMCR_OUT2 = '1') or (iMCR_LOOP = '0' and iDCDn = '0') else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:691:            iMSR_dCTS <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:692:            iMSR_dDSR <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:693:            iMSR_TERI <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:694:            iMSR_dDCD <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:700:                iMSR_dCTS <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:706:                iMSR_dDSR <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:712:                iMSR_TERI <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:718:                iMSR_dDCD <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:736:            iSCR <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:739:                iSCR <= PWDATA(7 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:781:    iTXFIFOFull   <= iTXFIFO16Full when iFCR_FIFO64E = '0' else iTXFIFO64Full;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:782:    iTXFIFOWrite  <= '1' when ((iFCR_FIFOEnable = '0' and iTXFIFOEmpty = '1') or (iFCR_FIFOEnable = '1' and iTXFIFOFull = '0')) and iTHRWrite = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:783:    iTXFIFOClear  <= '1' when iFCR_TXFIFOReset = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:799:    iRXFIFORead          <= '1' when iRBRRead = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:801:    iRXFIFOFull          <= iRXFIFO16Full when iFCR_FIFO64E = '0' else iRXFIFO64Full;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:805:    iRBR                 <= iRXFIFOQ(7 downto 0);
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:808:    iRXFIFO16Trigger     <= '1' when (iFCR_RXTrigger = "00" and iRXFIFOEmpty = '0') or
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:814:    iRXFIFO64Trigger     <= '1' when (iFCR_RXTrigger = "00" and iRXFIFOEmpty = '0') or
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:819:    iRXFIFOTrigger       <= iRXFIFO16Trigger when iFCR_FIFO64E = '0' else iRXFIFO64Trigger;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:837:    iTXClear <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:856:    iRXClear <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:857:    iSIN <= iSINr when iMCR_LOOP = '0' else iSOUT;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:861:    iTXEnable <= '1' when iTXFIFOEmpty = '0' and (iMCR_AFE = '0' or (iMCR_AFE = '1' and iMSR_CTS = '1')) else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:870:            iTSR        <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:871:            iTXStart    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:872:            iTXFIFORead <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:873:            iTXRunning  <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:876:            iTXStart    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:877:            iTXFIFORead <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:878:            iTXRunning  <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:911:            iRXFIFOWrite <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:912:            iRXFIFOClear <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:913:            iRXFIFOD     <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:916:            iRXFIFOWrite <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:944:            iRTS <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:948:                iRTS <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:968:            iBAUDOUTN <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:969:            OUT1N    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:970:            OUT2N    <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:971:            RTSN     <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:972:            DTRN     <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:973:            SOUT     <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/apb_uart.vhd:1029:    PSLVERR             <= '0';   
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_clock_div.vhd:51:            iCounter <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_clock_div.vhd:52:            iQ       <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_clock_div.vhd:54:            iQ <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/slib_clock_div.vhd:58:                    iCounter <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:164:            iBaudStepD <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:175:        iParity <= iDOUT(7) xor iDOUT(6) xor iDOUT(5) xor iDOUT(4) xor iDOUT(3) xor iDOUT(2) xor iDOUT(1) xor iDOUT(0) xor not EPS;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:182:            iDataCount <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:183:            iDOUT <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:186:                iDataCount <= 0;
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:187:                iDOUT <= (others => '0');
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:197:    iDataCountFinish <= '1' when (WLS = "00" and iDataCount = 5) or
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:217:        iBaudCountClear <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:218:        iDataCountInit  <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:219:        iRXFinished     <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:271:            PE <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:272:            iParityReceived <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:280:                PE <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:291:                PE <= '0';                                      -- Parity disabled
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:292:                iParityReceived <= '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:298:    iNoStopReceived <= '1' when iFStopBit = '0' and (CState = STOP) else '0';
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:299:    iBI <= '1' when iDOUT = "00000000" and
piton/design/chip/tile/ariane/fpga/src/apb_uart/src/uart_receiver.vhd:302:    iFE <= '1' when iNoStopReceived = '1' else '0';
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:91:	  byte_sync <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:105:	       byte_sync <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:110:               last <= 3'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:154:    core_lsu_addr_dly <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:155:    mac_address <= 48'H230100890702;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:156:    tx_packet_length <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:157:    tx_enable_dly <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:158:    cooked <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:159:    loopback <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:160:    spare <= 4'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:161:    promiscuous <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:162:    phy_mdio_oe <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:163:    phy_mdio_o <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:164:    phy_mdclk <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:165:    sync <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:166:    firstbuf <= 4'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:167:    lastbuf <= 4'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:168:    nextbuf <= 4'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:169:    eth_irq <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:170:    irq_en <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:171:    ce_d_dly <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:172:    tx_busy <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:186:        3: begin tx_enable_dly <= 0; tx_packet_length <= 0; end
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:188:        5: begin lastbuf <= core_lsu_wdata[3:0]; end
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:189:        6: begin firstbuf <= core_lsu_wdata[3:0]; end
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:195:	     sync <= (rx_dest_mac[47:24]==24'h01005E) | (&rx_dest_mac) | (mac_address == rx_dest_mac) | promiscuous;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:200:            sync <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:204:            tx_enable_dly <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:212:         tx_busy <= 1'b0;         
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:218:       tx_enable_i <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:224:            tx_enable_i <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:267:          tx_axis_tvalid <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:268:	  tx_axis_tvalid_dly <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:269:	  tx_frame_addr <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:270:	  tx_axis_tlast <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:277:	       tx_frame_addr <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:288:	      tx_axis_tvalid_dly <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:294:          rx_addr_axis <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:295:          rx_dest_mac <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:303:              rx_dest_mac <= {rx_dest_mac[39:0],rx_axis_tdata};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:308:	        rx_addr_axis <= 'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:358:        frame_ptr_reg <= 16'd0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:360:        s_axis_tready_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:362:        gmii_tx_en_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_tx.sv:363:        gmii_tx_er_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:131:        rx_sync_reg_1 <= 2'd0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:139:        rx_sync_reg_2 <= 2'd0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:140:        rx_sync_reg_3 <= 2'd0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:141:        rx_sync_reg_4 <= 2'd0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:117:        rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:120:        count_reg <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:127:            rgmii_tx_clk_rise <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:128:            rgmii_tx_clk_fall <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:134:                rgmii_tx_clk_1 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:135:                rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:137:                count_reg <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:142:            rgmii_tx_clk_rise <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:143:            rgmii_tx_clk_fall <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:149:                rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:151:                count_reg <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:156:            rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:245:        tx_rst_reg <= {1'b0, tx_rst_reg[3:1]};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:256:        rx_rst_reg <= {1'b0, rx_rst_reg[3:1]};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:152:        rx_speed_count_1 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:153:        rx_speed_count_2 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:164:            rx_speed_count_1 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:165:            rx_speed_count_2 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:166:            speed_reg <= 2'b00;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:171:            rx_speed_count_1 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:172:            rx_speed_count_2 <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv:175:                speed_reg <= 2'b01;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:253:        m_axis_tvalid_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:255:        error_bad_frame_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:256:        error_bad_fcs_reg <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:260:        crc_cnt <= 2'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:262:        mii_locked <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:263:        mii_odd <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:265:        gmii_rx_dv_d0 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:266:        gmii_rx_dv_d1 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:267:        gmii_rx_dv_d2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:268:        gmii_rx_dv_d3 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:269:        gmii_rx_dv_d4 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:299:                    gmii_rx_dv_d0 <= gmii_rx_dv & gmii_rx_dv_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:300:                    gmii_rx_dv_d1 <= gmii_rx_dv_d0 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:309:                gmii_rx_dv_d1 <= gmii_rx_dv_d0 & gmii_rx_dv;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:324:            gmii_rxd_d0 <= {gmii_rxd[3:0], gmii_rxd_d0[7:4]};
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:327:                gmii_rxd_d1 <= gmii_rxd_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:332:                gmii_rx_er_d0 <= gmii_rx_er | gmii_rx_er_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:333:                gmii_rx_er_d1 <= gmii_rx_er_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:342:            gmii_rxd_d1 <= gmii_rxd_d0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:348:            gmii_rx_er_d1 <= gmii_rx_er_d0;
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_pkg.sv:83:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_div.sv:28:acq_trig     <= 0;
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_udiv.sv:27:acq_trig     <= 0;
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_rem.sv:27:acq_trig     <= 0;
piton/design/chip/tile/ariane/tb/tb_serdiv/hdl/tb_urem.sv:27:acq_trig     <= 0;
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:65:                        if (lcr & 'h80) dll <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:69:                        if (lcr & 'h80) dlm <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:70:                        else ier <= byte'(pwdata_i[7:0] & 'hF);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:74:                        else fifo_enabled <= 1'b0;
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:76:                    LCR: lcr <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:77:                    MCR: mcr <= byte'(pwdata_i[7:0] & 'h1F);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:78:                    LSR: lsr <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:79:                    MSR: msr <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/mock_uart.sv:80:                    SCR: scr <= byte'(pwdata_i[7:0]);
piton/design/chip/tile/ariane/tb/common/core_mem.sv:70:            data_if_data_rvalid_o  <= 1'b0;
piton/design/chip/tile/ariane/tb/common/core_mem.sv:71:            data_address_q         <= '0;
piton/design/chip/tile/ariane/tb/common/SimJTAG.sv:66:         init_done_sticky <= 1'b0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_pkg.sv:81:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_writeport.sv:109:      void'(randomize(val) with {val > 0; val <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_writeport.sv:200:      void'(randomize(val) with {val > 0; val <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:83:    tag_q      <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:84:    tag_vld_q  <= 1'b0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:101:          tag_vld_q <= 1'b0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:110:            void'(randomize(val) with {val>0; val<=100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:117:        tag_vld_q <= 1'b0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:161:      void'(randomize(val) with {val > 0; val <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:167:        void'(randomize(val) with {val > 0; val <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_readport.sv:171:          void'(randomize(val) with {val > 0; val <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:88:            mem_ready_q   <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:89:            mem_inv_q     <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:90:            rand_addr_q   <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:91:            initialized_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:100:                            mem_array_dirty_q[commit_paddr_i>>3][k] <= 1'b0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:129:                mem_array_dirty_q      <= '{default:'0};
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:142:                void'(randomize(rnd) with {rnd > 0; rnd <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:146:                    mem_ready_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:154:                void'(randomize(rnd) with {rnd > 0; rnd <= 100;});
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:172:                    mem_inv_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:175:                mem_inv_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:164:      ok = randomize(val) with {val > 0; val <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:171:        ok = randomize(val) with {val > 0; val <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:173:        ok = randomize(val) with {val > 0; val <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:175:        ok = randomize(val) with {val > 0; val <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:75:      mem_ready_q   <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:76:      mem_inv_q     <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:77:      rand_addr_q   <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:78:      initialized_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:101:        ok = randomize(rnd) with {rnd > 0; rnd <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:105:          mem_ready_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:122:        ok = randomize(rnd) with {rnd > 0; rnd <= 100;};
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:134:          mem_inv_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb_pkg.sv:75:          if(ERROR_CNT_STOP_LEVEL <= this.errCnt && ERROR_CNT_STOP_LEVEL > 0) begin
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tlb_emul.sv:40:  assert(TlbRandHitRate<=100 && TlbRandHitRate>=0) else
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tlb_emul.sv:44:    tlb_ready_q <= '0;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tlb_emul.sv:47:      ok = randomize(rnd) with {rnd > 0; rnd <= 100;};
piton/design/chip/tile/ariane/docs/js/wavedrom.min.js:2:!function a(b,c,d){function e(g,h){if(!c[g]){if(!b[g]){var i="function"==typeof require&&require;if(!h&&i)return i(g,!0);if(f)return f(g,!0);var j=new Error("Cannot find module '"+g+"'");throw j.code="MODULE_NOT_FOUND",j}var k=c[g]={exports:{}};b[g][0].call(k.exports,function(a){var c=b[g][1][a];return e(c?c:a)},k,k.exports,a,b,c,d)}return c[g].exports}for(var f="function"==typeof require&&require,g=0;g<d.length;g++)e(d[g]);return e}({1:[function(a,b,c){"use strict";function d(a,b){function c(a){var b=parseInt(e.style.left,10),d=parseInt(e.style.top,10);(a.x<b||a.x>b+e.offsetWidth||a.y<d||a.y>d+e.offsetHeight)&&(e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1))}var d,e;d=document.getElementById(b+a),d.childNodes[0].addEventListener("contextmenu",function(f){var g,h,i;e=document.createElement("div"),e.className="wavedromMenu",e.style.top=f.y+"px",e.style.left=f.x+"px",g=document.createElement("ul"),h=document.createElement("li"),h.innerHTML="Save as PNG",g.appendChild(h),i=document.createElement("li"),i.innerHTML="Save as SVG",g.appendChild(i),e.appendChild(g),document.body.appendChild(e),h.addEventListener("click",function(){var f,g,h,i,j,k,l,m;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=new Image,i.src=h,j=document.createElement("canvas"),j.width=i.width,j.height=i.height,k=j.getContext("2d"),k.drawImage(i,0,0),l=j.toDataURL("image/png"),m=document.createElement("a"),m.href=l,m.download="wavedrom.png",m.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),i.addEventListener("click",function(){var f,g,h,i;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=document.createElement("a"),i.href=h,i.download="wavedrom.svg",i.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),e.addEventListener("contextmenu",function(a){a.preventDefault()},!1),document.body.addEventListener("mousedown",c,!1),f.preventDefault()},!1)}b.exports=d},{}],2:[function(a,b,c){"use strict";var d=a("./jsonml-parse");b.exports=d},{"./jsonml-parse":15}],3:[function(a,b,c){"use strict";function d(){f(0,e("InputJSON_0"),"WaveDrom_Display_")}var e=a("./eva"),f=a("./render-wave-form");b.exports=d},{"./eva":4,"./render-wave-form":28}],4:[function(require,module,exports){"use strict";function eva(id){function erra(a){return{signal:[{name:["tspan",["tspan",{class:"error h5"},"Error: "],a.message]}]}}var TheTextBox,source;if(TheTextBox=document.getElementById(id),TheTextBox.type&&"textarea"===TheTextBox.type)try{source=eval("("+TheTextBox.value+")")}catch(a){return erra(a)}else try{source=eval("("+TheTextBox.innerHTML+")")}catch(a){return erra(a)}if("[object Object]"!==Object.prototype.toString.call(source))return erra({message:'[Semantic]: The root has to be an Object: "{signal:[...]}"'});if(source.signal){if("[object Array]"!==Object.prototype.toString.call(source.signal))return erra({message:'[Semantic]: "signal" object has to be an Array "signal:[]"'})}else{if(!source.assign)return erra({message:'[Semantic]: "signal:[...]" or "assign:[...]" property is missing inside the root Object'});if("[object Array]"!==Object.prototype.toString.call(source.assign))return erra({message:'[Semantic]: "assign" object hasto be an Array "assign:[]"'})}return source}module.exports=eva},{}],5:[function(a,b,c){"use strict";function d(a){var b=0,c=0,d=[];return a.forEach(function(a){"vvv-2"===a||"vvv-3"===a||"vvv-4"===a||"vvv-5"===a?c+=1:0!==c&&(d.push(b-(c+1)/2),c=0),b+=1}),0!==c&&d.push(b-(c+1)/2),d}b.exports=d},{}],6:[function(a,b,c){"use strict";function d(a,b,c){var d,e,f=[];if(4===a.length){for(e=0;e<c;e+=1){for(f.push(a[0]),d=0;d<b;d+=1)f.push(a[1]);for(f.push(a[2]),d=0;d<b;d+=1)f.push(a[3])}return f}for(1===a.length&&a.push(a[0]),f.push(a[0]),d=0;d<c*(2*(b+1))-1;d+=1)f.push(a[1]);return f}b.exports=d},{}],7:[function(a,b,c){"use strict";function d(a,b,c){var d;switch(d=[],a){case"p":d=e(["pclk","111","nclk","000"],b,c);break;case"n":d=e(["nclk","000","pclk","111"],b,c);break;case"P":d=e(["Pclk","111","nclk","000"],b,c);break;case"N":d=e(["Nclk","000","pclk","111"],b,c);break;case"l":case"L":case"0":d=e(["000"],b,c);break;case"h":case"H":case"1":d=e(["111"],b,c);break;case"=":d=e(["vvv-2"],b,c);break;case"2":d=e(["vvv-2"],b,c);break;case"3":d=e(["vvv-3"],b,c);break;case"4":d=e(["vvv-4"],b,c);break;case"5":d=e(["vvv-5"],b,c);break;case"d":d=e(["ddd"],b,c);break;case"u":d=e(["uuu"],b,c);break;case"z":d=e(["zzz"],b,c);break;default:d=e(["xxx"],b,c)}return d}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],8:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h,i,j,k,l,m,n,o,p,q,r,s;return d={p:"pclk",n:"nclk",P:"Pclk",N:"Nclk",h:"pclk",l:"nclk",H:"Pclk",L:"Nclk"},f={0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},g={0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},h={p:"0",n:"1",P:"0",N:"1",h:"1",l:"0",H:"1",L:"0",0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},i={p:"",n:"",P:"",N:"",h:"",l:"",H:"",L:"",0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},j={p:"111",n:"000",P:"111",N:"000",h:"111",l:"000",H:"111",L:"000",0:"000",1:"111",x:"xxx",d:"ddd",u:"uuu",z:"zzz","=":"vvv-2",2:"vvv-2",3:"vvv-3",4:"vvv-4",5:"vvv-5"},k={p:"nclk",n:"pclk",P:"nclk",N:"pclk"},l={p:"000",n:"111",P:"000",N:"111"},m={hp:"111",Hp:"111",ln:"000",Ln:"000",nh:"111",Nh:"111",pl:"000",Pl:"000"},n=a.split(""),o=j[n[1]],p=d[n[1]],void 0===p?(q=f[n[1]],void 0===q?e(["xxx"],b,c):(r=h[n[0]],void 0===r?e(["xxx"],b,c):e([r+"m"+q+i[n[0]]+g[n[1]],o],b,c))):(s=m[a],void 0!==s&&(p=s),q=k[n[1]],void 0===q?e([p,o],b,c):e([p,o,q,l[n[1]]],b,c))}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],9:[function(a,b,c){"use strict";var d=a("./process-all"),e=a("./eva"),f=a("./render-wave-form"),g=a("./editor-refresh");b.exports={processAll:d,eva:e,renderWaveForm:f,editorRefresh:g}},{"./editor-refresh":3,"./eva":4,"./process-all":21,"./render-wave-form":28}],10:[function(a,b,c){"use strict";function d(a,b){for(var c,d;b.childNodes.length;)b.removeChild(b.childNodes[0]);d=["svg",{id:"svgcontent_"+a,xmlns:f.svg,"xmlns:xlink":f.xlink,overflow:"hidden"},["style",".pinname {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:end; font-family:Helvetica} .wirename {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:start; font-family:Helvetica} .wirename:hover {fill:blue} .gate {color:#000; fill:#ffc; fill-opacity: 1;stroke:#000; stroke-width:1; stroke-opacity:1} .gate:hover {fill:red !important; } .wire {fill:none; stroke:#000; stroke-width:1; stroke-opacity:1} .grid {fill:#fff; fill-opacity:1; stroke:none}"]],c=e(d),b.insertBefore(c,null)}var e=a("./create-element"),f=a("./w3");b.exports=d},{"./create-element":2,"./w3":30}],11:[function(a,b,c){"use strict";function d(a,b,c,d){for(var h,i,j;b.childNodes.length;)b.removeChild(b.childNodes[0]);for(i in g)break;j=g.default||g[i],c&&c.config&&c.config.skin&&g[c.config.skin]&&(j=g[c.config.skin]),0===a?(d.xs=Number(j[3][1][2][1].width),d.ys=Number(j[3][1][2][1].height),d.xlabel=Number(j[3][1][2][1].x),d.ym=Number(j[3][1][2][1].y)):j=["svg",{id:"svg",xmlns:f.svg,"xmlns:xlink":f.xlink,height:"0"},["g",{id:"waves"},["g",{id:"lanes"}],["g",{id:"groups"}]]],j[j.length-1][1].id="waves_"+a,j[j.length-1][2][1].id="lanes_"+a,j[j.length-1][3][1].id="groups_"+a,j[1].id="svgcontent_"+a,j[1].height=0,h=e(j),b.insertBefore(h,null)}var e=a("./create-element"),f=a("./w3"),g=a("./wave-skin");b.exports=d},{"./create-element":2,"./w3":30,"./wave-skin":32}],12:[function(a,b,c){"use strict";function d(a,b,c){"string"==typeof c&&(c=new Function("event",c)),"function"==typeof c&&(a[b]=c)}function e(a,b){if(b.name&&document.attachEvent)try{var c=document.createElement("<"+a.tagName+" name='"+b.name+"'>");a.tagName===c.tagName&&(a=c)}catch(a){console.log(a)}for(var e in b)if(b.hasOwnProperty(e)){var i=b[e];e&&null!==i&&"undefined"!=typeof i&&(e=f[e.toLowerCase()]||e,"style"===e?"undefined"!=typeof a.style.cssText?a.style.cssText=i:a.style=i:h[e]?(d(a,e,i),g[e]&&d(a,g[e],i)):"string"==typeof i||"number"==typeof i||"boolean"==typeof i?(a.setAttribute(e,i),g[e]&&a.setAttribute(g[e],i)):(a[e]=i,g[e]&&(a[g[e]]=i)))}return a}var f={rowspan:"rowSpan",colspan:"colSpan",cellpadding:"cellPadding",cellspacing:"cellSpacing",tabindex:"tabIndex",accesskey:"accessKey",hidefocus:"hideFocus",usemap:"useMap",maxlength:"maxLength",readonly:"readOnly",contenteditable:"contentEditable"},g={enctype:"encoding",onscroll:"DOMMouseScroll"},h=function(a){for(var b,c={};a.length;)b=a.shift(),c["on"+b.toLowerCase()]=b;return c}("blur,change,click,dblclick,error,focus,keydown,keypress,keyup,load,mousedown,mouseenter,mouseleave,mousemove,mouseout,mouseover,mouseup,resize,scroll,select,submit,unload".split(","));b.exports=e},{}],13:[function(a,b,c){"use strict";function d(a,b){b&&(a.tagName&&"style"===a.tagName.toLowerCase()&&document.createStyleSheet?a.cssText=b:a.canHaveChildren!==!1&&a.appendChild(b))}b.exports=d},{}],14:[function(a,b,c){"use strict";function d(a){var b=document.createElement("div");if(b.innerHTML=a,e(b),1===b.childNodes.length)return b.firstChild;for(var c=document.createDocumentFragment?document.createDocumentFragment():document.createElement("");b.firstChild;)c.appendChild(b.firstChild);return c}var e=a("./jsonml-trim-whitespace");b.exports=d},{"./jsonml-trim-whitespace":16}],15:[function(a,b,c){"use strict";function d(a){return a instanceof Array&&"string"==typeof a[0]}function e(a,b,c){return document.createTextNode("["+a+"-"+c+"]")}var f,g,h=a("./jsonml-hydrate"),i=a("./w3"),j=a("./jsonml-append-child"),k=a("./jsonml-add-attributes"),l=a("./jsonml-trim-whitespace"),m=null;f=function(a,b,c){for(var d=1;d<b.length;d++)b[d]instanceof Array||"string"==typeof b[d]?j(a,g(b[d],c)):b[d]&&b[d].value?j(a,h(b[d].value)):"object"==typeof b[d]&&null!==b[d]&&1===a.nodeType&&(a=k(a,b[d]));return a},g=function(a,b){var c;try{if(!a)return null;if("string"==typeof a)return document.createTextNode(a);if(a&&a.value)return h(a.value);if(!d(a))throw new SyntaxError("invalid JsonML");var k=a[0];if(!k){for(var n=document.createDocumentFragment?document.createDocumentFragment():document.createElement(""),o=2;o<a.length;o++)j(n,g(a[o],b));return l(n),1===n.childNodes.length?n.firstChild:n}return"style"===k.toLowerCase()&&document.createStyleSheet?(f(document.createStyleSheet(),a,b),null):(c=f(document.createElementNS(i.svg,k),a,b),l(c),c)}catch(c){try{var p="function"==typeof m?m:e;return p(c,a,b)}catch(a){return document.createTextNode("["+a+"]")}}},b.exports=g},{"./jsonml-add-attributes":12,"./jsonml-append-child":13,"./jsonml-hydrate":14,"./jsonml-trim-whitespace":16,"./w3":30}],16:[function(a,b,c){"use strict";function d(a){return a&&3===a.nodeType&&(!a.nodeValue||!/\S/.exec(a.nodeValue))}function e(a){if(a){for(;d(a.firstChild);)a.removeChild(a.firstChild);for(;d(a.lastChild);)a.removeChild(a.lastChild)}}b.exports=e},{}],17:[function(a,b,c){"use strict";var d={xs:20,ys:20,xg:120,yh0:0,yh1:0,yf0:0,yf1:0,y0:5,yo:30,tgo:-10,ym:15,xlabel:6,xmax:1,scale:1,head:{},foot:{}};b.exports=d},{}],18:[function(a,b,c){"use strict";function d(a,b){function c(a){return a>0?Math.round(a):1}var d;b.hscale=1,b.hscale0&&(b.hscale=b.hscale0),a&&a.config&&a.config.hscale&&(d=Math.round(c(a.config.hscale)),d>0&&(d>100&&(d=100),b.hscale=d)),b.yh0=0,b.yh1=0,b.head=a.head,b.xmin_cfg=0,b.xmax_cfg=1e12,a&&a.config&&a.config.hbounds&&2==a.config.hbounds.length&&(a.config.hbounds[0]=Math.floor(a.config.hbounds[0]),a.config.hbounds[1]=Math.ceil(a.config.hbounds[1]),a.config.hbounds[0]<a.config.hbounds[1]&&(b.xmin_cfg=2*Math.floor(a.config.hbounds[0]),b.xmax_cfg=2*Math.floor(a.config.hbounds[1]))),a&&a.head&&((a.head.tick||0===a.head.tick||a.head.tock||0===a.head.tock)&&(b.yh0=20),(a.head.tick||0===a.head.tick)&&(a.head.tick=a.head.tick+b.xmin_cfg/2),(a.head.tock||0===a.head.tock)&&(a.head.tock=a.head.tock+b.xmin_cfg/2),a.head.text&&(b.yh1=46,b.head.text=a.head.text)),b.yf0=0,b.yf1=0,b.foot=a.foot,a&&a.foot&&((a.foot.tick||0===a.foot.tick||a.foot.tock||0===a.foot.tock)&&(b.yf0=20),(a.foot.tick||0===a.foot.tick)&&(a.foot.tick=a.foot.tick+b.xmin_cfg/2),(a.foot.tock||0===a.foot.tock)&&(a.foot.tock=a.foot.tock+b.xmin_cfg/2),a.foot.text&&(b.yf1=46,b.foot.text=a.foot.text))}b.exports=d},{}],19:[function(a,b,c){"use strict";function d(a,b,c){var d,h,i,j,k,l,m=[],n=[],o=[];for(m=a.split(""),i=m.shift(),k=!1,d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;for(n=n.concat(e(i,b,d));m.length;){for(h=i,i=m.shift(),"<"===i&&(k=!0,i=m.shift()),">"===i&&(k=!1,i=m.shift()),d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;n=k?n.concat(f(h+i,0,d-c.period)):n.concat(f(h+i,b,d))}for(j=0;j<c.phase;j+=1)o.push(n.shift());return o.length>0?(l=g(o).length,1==g([o[o.length-1]]).length&&1==g([n[0]]).length&&(l-=1)):l=0,[n,l]}var e=a("./gen-first-wave-brick"),f=a("./gen-wave-brick"),g=a("./find-lane-markers");b.exports=d},{"./find-lane-markers":5,"./gen-first-wave-brick":7,"./gen-wave-brick":8}],20:[function(a,b,c){"use strict";function d(a,b){var c;return c=a.data,void 0===c?null:("string"==typeof c&&(c=c.split(" ")),c=c.slice(b))}function e(a,b){var c,e,g,h,i,j=[],k=[];for(c in a)e=a[c],b.period=e.period?e.period:1,b.phase=(e.phase?2*e.phase:0)+b.xmin_cfg,j.push([]),k[0]=e.name||" ",k[1]=(e.phase||0)+b.xmin_cfg/2,e.wave?(h=f(e.wave,b.period*b.hscale-1,b),g=h[0],i=h[1]):g=null,j[j.length-1][0]=k.slice(0),j[j.length-1][1]=g,j[j.length-1][2]=d(e,i);return j}var f=a("./parse-wave-lane");b.exports=e},{"./parse-wave-lane":19}],21:[function(a,b,c){"use strict";function d(){var a,b,c,d;for(c=0,a=document.querySelectorAll("*"),b=0;b<a.length;b++)a.item(b).type&&"WaveDrom"===a.item(b).type&&(a.item(b).setAttribute("id","InputJSON_"+c),d=document.createElement("div"),d.id="WaveDrom_Display_"+c,a.item(b).parentNode.insertBefore(d,a.item(b)),c+=1);for(b=0;b<c;b+=1)g(b,e("InputJSON_"+b),"WaveDrom_Display_"),f(b,"WaveDrom_Display_");document.head.innerHTML+='<style type="text/css">div.wavedromMenu{position:fixed;border:solid 1pt#CCCCCC;background-color:white;box-shadow:0px 10px 20px #808080;cursor:default;margin:0px;padding:0px;}div.wavedromMenu>ul{margin:0px;padding:0px;}div.wavedromMenu>ul>li{padding:2px 10px;list-style:none;}div.wavedromMenu>ul>li:hover{background-color:#b5d5ff;}</style>'}var e=a("./eva"),f=a("./append-save-as-dialog"),g=a("./render-wave-form");b.exports=d},{"./append-save-as-dialog":1,"./eva":4,"./render-wave-form":28}],22:[function(a,b,c){"use strict";function d(a,b){var c,e,f={},g={x:10};for("string"!=typeof a[0]&&"number"!=typeof a[0]||(e=a[0],g.x=25),b.x+=g.x,c=0;c<a.length;c++)"object"==typeof a[c]&&("[object Array]"===Object.prototype.toString.call(a[c])?(f.y=b.y,b=d(a[c],b),b.groups.push({x:b.xx,y:f.y,height:b.y-f.y,name:b.name})):(b.lanes.push(a[c]),b.width.push(b.x),b.y+=1));return b.xx=b.x,b.x-=g.x,b.name=e,b}b.exports=d},{}],23:[function(a,b,c){"use strict";function d(a,b,c,d,h){function i(){r&&s&&(x=document.createElementNS(g.svg,"path"),x.id="gmark_"+A.from+"_"+A.to,x.setAttribute("d","M "+r.x+","+r.y+" "+s.x+","+s.y),x.setAttribute("style","fill:none;stroke:#00F;stroke-width:1"),j.insertBefore(x,null))}var j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z=[],A={words:[],from:0,shape:"",to:0,label:""},B={};if(b){for(k in b)if(h.period=b[k].period?b[k].period:1,h.phase=(b[k].phase?2*b[k].phase:0)+h.xmin_cfg,m=b[k].node)for(z=m.split(""),n=0;z.length;)o=z.shift(),"."!==o&&(B[o]={x:h.xs*(2*n*h.period*h.hscale-h.phase)+h.xlabel,y:k*h.yo+h.y0+.5*h.ys}),n+=1;if(j=document.createElementNS(g.svg,"g"),j.id="wavearcs_"+c,a.insertBefore(j,null),d.edge)for(k in d.edge)if(A.words=d.edge[k].split(" "),A.label=d.edge[k].substring(A.words[0].length),A.label=A.label.substring(1),A.from=A.words[0].substr(0,1),A.to=A.words[0].substr(-1,1),A.shape=A.words[0].slice(1,-1),r=B[A.from],s=B[A.to],i(),r&&s){switch(A.label&&(p=e.parse(A.label),p.unshift("text",{style:"font-size:10px;","text-anchor":"middle","xml:space":"preserve"}),p=f(p),q=f(["rect",{height:9,style:"fill:#FFF;"}]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width,q.setAttribute("width",y)),t=s.x-r.x,u=s.y-r.y,v=(r.x+s.x)/2,w=(r.y+s.y)/2,A.shape){case"-":break;case"~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~-":x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|":x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|-":x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|-":x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none");break;case"~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"<->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none");break;case"<~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"<-~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"<-|>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"<-|->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;default:x.setAttribute("style","fill:none;stroke:#F00;stroke-width:1")}A.label&&(p.setAttribute("x",v),p.setAttribute("y",w+3),q.setAttribute("x",v-y/2),q.setAttribute("y",w-5))}for(l in B)l===l.toLowerCase()&&B[l].x>0&&(q=f(["rect",{y:B[l].y-4,height:8,style:"fill:#FFF;"}]),p=f(["text",{style:"font-size:8px;",x:B[l].x,y:B[l].y+2,"text-anchor":"middle"},l+""]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width+2,q.setAttribute("x",B[l].x-y/2),q.setAttribute("width",y))}}var e=a("tspan"),f=a("./create-element"),g=a("./w3");b.exports=d},{"./create-element":2,"./w3":30,tspan:33}],24:[function(a,b,c){"use strict";function d(a,b){var c,e,f;for(b.xmax=Math.max(b.xmax,b.x),c=b.y,f=a.length,e=1;e<f;e++)"[object Array]"===Object.prototype.toString.call(a[e])?b=d(a[e],{x:b.x+1,y:b.y,xmax:b.xmax}):(a[e]={name:a[e],x:b.x+1,y:b.y},b.y+=2);return a[0]={name:a[0],x:b.x,y:Math.round((c+(b.y-2))/2)},b.x--,b}function e(a,b,c){var d,e,f=" M 4,0 C 4,1.1 3.1,2 2,2 0.9,2 0,1.1 0,0 c 0,-1.1 0.9,-2 2,-2 1.1,0 2,0.9 2,2 z",g={"~":"M -11,-6 -11,6 0,0 z m -5,6 5,0"+f,"=":"M -11,-6 -11,6 0,0 z m -5,6 5,0","&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z","~&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z"+f,"|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z","~|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z"+f,"^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z","~^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z"+f,"+":"m -8,5 0,-10 m -5,5 10,0 m 3,0 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z","*":"m -4,4 -8,-8 m 0,8 8,-8 m 4,4 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z"},h={BUF:1,INV:1,AND:"&",NAND:"&",OR:"≥1",NOR:"≥1",XOR:"=1",XNOR:"=1",box:""},i={INV:1,NAND:1,NOR:1,XNOR:1};return c===b&&(c=4,b=-4),d=g[a],e=h[a],d?["path",{class:"gate",d:d}]:e?["g",["path",{class:"gate",d:"m -16,"+(b-3)+" 16,0 0,"+(c-b+6)+" -16,0 z"+(i[a]?f:"")}],["text",["tspan",{x:"-14",y:"4",class:"wirename"},e+""]]]:["text",["tspan",{x:"-14",y:"4",class:"wirename"},a+""]]}function f(a){var b,c,d,f=["g"],g=[],h=a.length;for(b=2;b<h;b++)g.push(a[b][1]);for(c=Math.min.apply(null,g),d=Math.max.apply(null,g),f.push(["g",{transform:"translate(16,0)"},["path",{d:"M  "+a[2][0]+","+c+" "+a[2][0]+","+d,class:"wire"}]]),b=2;b<h;b++)f.push(["g",["path",{d:"m  "+a[b][0]+","+a[b][1]+" 16,0",class:"wire"}]]);return f.push(["g",{transform:"translate("+a[1][0]+","+a[1][1]+")"},["title",a[0]],e(a[0],c-a[1][1],d-a[1][1])]),f}function g(a,b){var c,d,e,h,i,j=["g"],k=[];if("[object Array]"===Object.prototype.toString.call(a)){for(d=a.length,k.push(a[0].name),k.push([32*(b-a[0].x),8*a[0].y]),c=1;c<d;c++)"[object Array]"===Object.prototype.toString.call(a[c])?k.push([32*(b-a[c][0].x),8*a[c][0].y]):k.push([32*(b-a[c].x),8*a[c].y]);for(j.push(f(k)),c=1;c<d;c++)j.push(g(a[c],b))}else i=a.name,e=32*(b-a.x),h=8*a.y,j.push(["g",{transform:"translate("+e+","+h+")"},["title",i],["path",{d:"M 2,0 a 2,2 0 1 1 -4,0 2,2 0 1 1 4,0 z"}],["text",["tspan",{x:"-4",y:"4",class:"pinname"},i]]]);return j}function h(a,b){var c,e,f,h,j,k,l,m,n,o,p=["g"],q=["g"];for(m=b.assign.length,e={x:0,y:2,xmax:0},c=b.assign,l=0;l<m;l++)e=d(c[l],e),e.x++;for(f=e.xmax+3,l=0;l<m;l++)p.push(g(c[l],f));for(j=32*(f+1)+1,k=8*(e.y+1)-7,m=4*(f+1),o=e.y+1,l=0;l<=m;l++)for(n=0;n<=o;n++)q.push(["rect",{height:1,width:1,x:8*l-.5,y:8*n-.5,class:"grid"}]);h=document.getElementById("svgcontent_"+a),h.setAttribute("viewBox","0 0 "+j+" "+k),h.setAttribute("width",j),h.setAttribute("height",k),h.insertBefore(i(["g",{transform:"translate(0.5, 0.5)"},q,p]),null)}var i=a("./create-element");b.exports=h},{"./create-element":2}],25:[function(a,b,c){"use strict";function d(a,b,c,d){var f,g,h,i,j,k,l,m,n=[];if(b){g=document.createElementNS(e.svg,"g"),g.id="wavegaps_"+c,a.insertBefore(g,null),l=!1;for(f in b)if(d.period=b[f].period?b[f].period:1,d.phase=(b[f].phase?2*b[f].phase:0)+d.xmin_cfg,h=document.createElementNS(e.svg,"g"),h.id="wavegap_"+f+"_"+c,h.setAttribute("transform","translate(0,"+(d.y0+f*d.yo)+")"),g.insertBefore(h,null),k=b[f].wave)for(n=k.split(""),j=0;n.length;)m=n.shift(),"<"===m&&(l=!0,m=n.shift()),">"===m&&(l=!1,m=n.shift()),j+=l?1:2*d.period,"|"===m&&(i=document.createElementNS(e.svg,"use"),i.setAttributeNS(e.xlink,"xlink:href","#gap"),i.setAttribute("transform","translate("+d.xs*((j-(l?0:d.period))*d.hscale-d.phase)+")"),h.insertBefore(i,null))}}var e=a("./w3");b.exports=d},{"./w3":30}],26:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h=["g"];return a.forEach(function(a,i){h.push(["path",{id:"group_"+i+"_"+b,d:"m "+(a.x+.5)+","+(a.y*c.yo+3.5+c.yh0+c.yh1)+" c -3,0 -5,2 -5,5 l 0,"+(a.height*c.yo-16)+" c 0,3 2,5 5,5",style:"stroke:#0041c4;stroke-width:1;fill:none"}]),void 0!==a.name&&(d=a.x-10,f=c.yo*(a.y+a.height/2)+c.yh0+c.yh1,g=e.parse(a.name),g.unshift("text",{"text-anchor":"middle",class:"info","xml:space":"preserve"}),h.push(["g",{transform:"translate("+d+","+f+")"},["g",{transform:"rotate(270)"},g]]))}),h}var e=a("tspan");b.exports=d},{tspan:33}],27:[function(a,b,c){"use strict";function d(a,b,c,d){function g(a,b,c){var d;a[b]&&a[b].text&&(d=e.parse(a[b].text),d.unshift("text",{x:a.xmax*a.xs/2,y:c,"text-anchor":"middle",fill:"#000","xml:space":"preserve"}),d=f(d),j.insertBefore(d,null))}function h(a,b,c,d,g,h,k){var l,m,n,o,p=1,q=0,r=[];if(void 0!==a[b]&&void 0!==a[b][c]){if(n=a[b][c],"string"==typeof n)n=n.split(" ");else if("number"==typeof n||"boolean"==typeof n)for(m=Number(n),n=[],i=0;i<k;i+=1)n.push(i+m);if("[object Array]"===Object.prototype.toString.call(n)&&0!==n.length){if(1===n.length)if(m=Number(n[0]),isNaN(m))r=n;else for(i=0;i<k;i+=1)r[i]=i+m;else if(2===n.length)if(m=Number(n[0]),p=Number(n[1]),o=n[1].split("."),2===o.length&&(q=o[1].length),isNaN(m)||isNaN(p))r=n;else for(m=p*m,i=0;i<k;i+=1)r[i]=(p*i+m).toFixed(q);else r=n;for(i=0;i<k;i+=1)o=r[i],l=e.parse(o),l.unshift("text",{x:i*g+d,y:h,"text-anchor":"middle",class:"muted","xml:space":"preserve"}),l=f(l),j.insertBefore(l,null)}}}var i,j,k,l,m,n;for(l=2*d.hscale,m=l*d.xs,k=d.xmax/l,n=b.length*d.yo,j=f(["g",{id:"gmarks_"+c}]),a.insertBefore(j,a.firstChild),i=0;i<k+1;i+=1)j.insertBefore(f(["path",{id:"gmark_"+i+"_"+c,d:"m "+i*m+",0 0,"+n,style:"stroke:#888;stroke-width:0.5;stroke-dasharray:1,3"}]),null);g(d,"head",d.yh0?-33:-13),g(d,"foot",n+(d.yf0?45:25)),h(d,"head","tick",0,m,-5,k+1),h(d,"head","tock",m/2,m,-5,k),h(d,"foot","tick",0,m,n+15,k+1),h(d,"foot","tock",m/2,m,n+15,k)}var e=a("tspan"),f=a("./create-element");b.exports=d},{"./create-element":2,tspan:33}],28:[function(a,b,c){"use strict";function d(a,b,c){var d,r,s,t,u,v,w,x,y,z=0;if(b.signal){p(a,document.getElementById(c+a),b,f),h(b,f),d=e(b.signal,{x:0,y:0,xmax:0,width:[],lanes:[],groups:[]}),r=document.getElementById("lanes_"+a),s=document.getElementById("groups_"+a),u=i(d.lanes,f),x=m(r,u,a,f);for(y in x)z=Math.max(z,x[y]+d.width[y]);j(r,u,a,f),o(r,d.lanes,a,b,f),k(r,d.lanes,a,f),s.insertBefore(g(l(d.groups,a,f)),null),f.xg=Math.ceil((z-f.tgo)/f.xs)*f.xs,v=f.xg+f.xs*(f.xmax+1),w=u.length*f.yo+f.yh0+f.yh1+f.yf0+f.yf1,t=document.getElementById("svgcontent_"+a),t.setAttribute("viewBox","0 0 "+v+" "+w),t.setAttribute("width",v),t.setAttribute("height",w),t.setAttribute("overflow","hidden"),r.setAttribute("transform","translate("+(f.xg+.5)+", "+(f.yh0+f.yh1+.5)+")")}else b.assign&&(q(a,document.getElementById(c+a),b),n(a,b))}var e=a("./rec"),f=a("./lane"),g=a("./create-element"),h=a("./parse-config"),i=a("./parse-wave-lanes"),j=a("./render-marks"),k=a("./render-gaps"),l=a("./render-groups"),m=a("./render-wave-lane"),n=a("./render-assign"),o=a("./render-arcs"),p=a("./insert-svg-template"),q=a("./insert-svg-template-assign");b.exports=d},{"./create-element":2,"./insert-svg-template":11,"./insert-svg-template-assign":10,"./lane":17,"./parse-config":18,"./parse-wave-lanes":20,"./rec":22,"./render-arcs":23,"./render-assign":24,"./render-gaps":25,"./render-groups":26,"./render-marks":27,"./render-wave-lane":29}],29:[function(a,b,c){"use strict";function d(a,b,c,d){var i,j,k,l,m,n,o,p,q,r=[1],s=0,t=0,u=[];for(j=0;j<b.length;j+=1)if(p=b[j][0][0],p&&(l=f(["g",{id:"wavelane_"+j+"_"+c,transform:"translate(0,"+(d.y0+j*d.yo)+")"}]),a.insertBefore(l,null),n=e.parse(p),n.unshift("text",{x:d.tgo,y:d.ym,class:"info","text-anchor":"end","xml:space":"preserve"}),n=f(n),l.insertBefore(n,null),u.push(n.getBBox().width),q=b[j][0][1],q=q>0?Math.ceil(2*q)-2*q:-2*q,m=f(["g",{id:"wavelane_draw_"+j+"_"+c,transform:"translate("+q*d.xs+", 0)"}]),l.insertBefore(m,null),b[j][1])){for(i=0;i<b[j][1].length;i+=1)o=document.createElementNS(g.svg,"use"),o.setAttributeNS(g.xlink,"xlink:href","#"+b[j][1][i]),o.setAttribute("transform","translate("+i*d.xs+")"),m.insertBefore(o,null);if(b[j][2]&&b[j][2].length&&(r=h(b[j][1]),0!==r.length))for(k in r)b[j][2]&&"undefined"!=typeof b[j][2][k]&&(n=e.parse(b[j][2][k]),n.unshift("text",{x:r[k]*d.xs+d.xlabel,y:d.ym,"text-anchor":"middle","xml:space":"preserve"}),n=f(n),m.insertBefore(n,null));b[j][1].length>s&&(s=b[j][1].length)}return d.xmax=Math.min(s,d.xmax_cfg-d.xmin_cfg),d.xg=t+20,u}var e=a("tspan"),f=a("./create-element"),g=a("./w3"),h=a("./find-lane-markers");b.exports=d},{"./create-element":2,"./find-lane-markers":5,"./w3":30,tspan:33}],30:[function(a,b,c){"use strict";b.exports={svg:"http://www.w3.org/2000/svg",xlink:"http://www.w3.org/1999/xlink",xmlns:"http://www.w3.org/XML/1998/namespace"}},{}],31:[function(a,b,c){"use strict";window.WaveDrom=window.WaveDrom||{};var d=a("./");window.WaveDrom.ProcessAll=d.processAll,window.WaveDrom.RenderWaveForm=d.renderWaveForm,window.WaveDrom.EditorRefresh=d.editorRefresh,window.WaveDrom.eva=d.eva},{"./":9}],32:[function(a,b,c){"use strict";b.exports=window.WaveSkin},{}],33:[function(a,b,c){"use strict";function d(a,b){b.add&&b.add.split(";").forEach(function(b){var c=b.split(" ");a[c[0]][c[1]]=!0}),b.del&&b.del.split(";").forEach(function(b){var c=b.split(" ");delete a[c[0]][c[1]]})}function e(a){return Object.keys(a).reduce(function(b,c){var d=Object.keys(a[c]);return d.length>0&&(b[c]=d.join(" ")),b},{})}function f(a){var b,c,f,i,j;if(void 0===a)return[];if("number"==typeof a)return[a+""];if("string"!=typeof a)return[a];for(c=[],b={"text-decoration":{},"font-weight":{},"font-style":{},"baseline-shift":{},"font-size":{},"font-family":{}};;){if(f=a.search(g),f===-1)return c.push(["tspan",e(b),a]),c;if(f>0&&(j=a.slice(0,f),c.push(["tspan",e(b),j])),i=a.match(g)[0],d(b,h[i]),a=a.slice(f+i.length),0===a.length)return c}}var g=/<o>|<ins>|<s>|<sub>|<sup>|<b>|<i>|<tt>|<\/o>|<\/ins>|<\/s>|<\/sub>|<\/sup>|<\/b>|<\/i>|<\/tt>/,h={"<o>":{add:"text-decoration overline"},"</o>":{del:"text-decoration overline"},"<ins>":{add:"text-decoration underline"},"</ins>":{del:"text-decoration underline"},"<s>":{add:"text-decoration line-through"},"</s>":{del:"text-decoration line-through"},"<b>":{add:"font-weight bold"},"</b>":{del:"font-weight bold"},"<i>":{add:"font-style italic"},"</i>":{del:"font-style italic"},"<sub>":{add:"baseline-shift sub;font-size .7em"},"</sub>":{del:"baseline-shift sub;font-size .7em"},"<sup>":{add:"baseline-shift super;font-size .7em"},"</sup>":{del:"baseline-shift super;font-size .7em"},"<tt>":{add:"font-family monospace"},"</tt>":{del:"font-family monospace"}};c.parse=f},{}]},{},[31]);
piton/design/chip/tile/ariane/docs/js/typeahead.bundle.min.js:7:!function(a,b){"function"==typeof define&&define.amd?define("bloodhound",["jquery"],function(c){return a.Bloodhound=b(c)}):"object"==typeof exports?module.exports=b(require("jquery")):a.Bloodhound=b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c="0.11.1",d=function(){"use strict";function a(a){return a=b.toStr(a),a?a.split(/\s+/):[]}function c(a){return a=b.toStr(a),a?a.split(/\W+/):[]}function d(a){return function(c){return c=b.isArray(c)?c:[].slice.call(arguments,0),function(d){var e=[];return b.each(c,function(c){e=e.concat(a(b.toStr(d[c])))}),e}}}return{nonword:c,whitespace:a,obj:{nonword:d(c),whitespace:d(a)}}}(),e=function(){"use strict";function c(c){this.maxSize=b.isNumber(c)?c:100,this.reset(),this.maxSize<=0&&(this.set=this.get=a.noop)}function d(){this.head=this.tail=null}function e(a,b){this.key=a,this.val=b,this.prev=this.next=null}return b.mixin(c.prototype,{set:function(a,b){var c,d=this.list.tail;this.size>=this.maxSize&&(this.list.remove(d),delete this.hash[d.key],this.size--),(c=this.hash[a])?(c.val=b,this.list.moveToFront(c)):(c=new e(a,b),this.list.add(c),this.hash[a]=c,this.size++)},get:function(a){var b=this.hash[a];return b?(this.list.moveToFront(b),b.val):void 0},reset:function(){this.size=0,this.hash={},this.list=new d}}),b.mixin(d.prototype,{add:function(a){this.head&&(a.next=this.head,this.head.prev=a),this.head=a,this.tail=this.tail||a},remove:function(a){a.prev?a.prev.next=a.next:this.head=a.next,a.next?a.next.prev=a.prev:this.tail=a.prev},moveToFront:function(a){this.remove(a),this.add(a)}}),c}(),f=function(){"use strict";function c(a,c){this.prefix=["__",a,"__"].join(""),this.ttlKey="__ttl__",this.keyMatcher=new RegExp("^"+b.escapeRegExChars(this.prefix)),this.ls=c||h,!this.ls&&this._noop()}function d(){return(new Date).getTime()}function e(a){return JSON.stringify(b.isUndefined(a)?null:a)}function f(b){return a.parseJSON(b)}function g(a){var b,c,d=[],e=h.length;for(b=0;e>b;b++)(c=h.key(b)).match(a)&&d.push(c.replace(a,""));return d}var h;try{h=window.localStorage,h.setItem("~~~","!"),h.removeItem("~~~")}catch(i){h=null}return b.mixin(c.prototype,{_prefix:function(a){return this.prefix+a},_ttlKey:function(a){return this._prefix(a)+this.ttlKey},_noop:function(){this.get=this.set=this.remove=this.clear=this.isExpired=b.noop},_safeSet:function(a,b){try{this.ls.setItem(a,b)}catch(c){"QuotaExceededError"===c.name&&(this.clear(),this._noop())}},get:function(a){return this.isExpired(a)&&this.remove(a),f(this.ls.getItem(this._prefix(a)))},set:function(a,c,f){return b.isNumber(f)?this._safeSet(this._ttlKey(a),e(d()+f)):this.ls.removeItem(this._ttlKey(a)),this._safeSet(this._prefix(a),e(c))},remove:function(a){return this.ls.removeItem(this._ttlKey(a)),this.ls.removeItem(this._prefix(a)),this},clear:function(){var a,b=g(this.keyMatcher);for(a=b.length;a--;)this.remove(b[a]);return this},isExpired:function(a){var c=f(this.ls.getItem(this._ttlKey(a)));return b.isNumber(c)&&d()>c?!0:!1}}),c}(),g=function(){"use strict";function c(a){a=a||{},this.cancelled=!1,this.lastReq=null,this._send=a.transport,this._get=a.limiter?a.limiter(this._get):this._get,this._cache=a.cache===!1?new e(0):h}var d=0,f={},g=6,h=new e(10);return c.setMaxPendingRequests=function(a){g=a},c.resetCache=function(){h.reset()},b.mixin(c.prototype,{_fingerprint:function(b){return b=b||{},b.url+b.type+a.param(b.data||{})},_get:function(a,b){function c(a){b(null,a),k._cache.set(i,a)}function e(){b(!0)}function h(){d--,delete f[i],k.onDeckRequestArgs&&(k._get.apply(k,k.onDeckRequestArgs),k.onDeckRequestArgs=null)}var i,j,k=this;i=this._fingerprint(a),this.cancelled||i!==this.lastReq||((j=f[i])?j.done(c).fail(e):g>d?(d++,f[i]=this._send(a).done(c).fail(e).always(h)):this.onDeckRequestArgs=[].slice.call(arguments,0))},get:function(c,d){var e,f;d=d||a.noop,c=b.isString(c)?{url:c}:c||{},f=this._fingerprint(c),this.cancelled=!1,this.lastReq=f,(e=this._cache.get(f))?d(null,e):this._get(c,d)},cancel:function(){this.cancelled=!0}}),c}(),h=window.SearchIndex=function(){"use strict";function c(c){c=c||{},c.datumTokenizer&&c.queryTokenizer||a.error("datumTokenizer and queryTokenizer are both required"),this.identify=c.identify||b.stringify,this.datumTokenizer=c.datumTokenizer,this.queryTokenizer=c.queryTokenizer,this.reset()}function d(a){return a=b.filter(a,function(a){return!!a}),a=b.map(a,function(a){return a.toLowerCase()})}function e(){var a={};return a[i]=[],a[h]={},a}function f(a){for(var b={},c=[],d=0,e=a.length;e>d;d++)b[a[d]]||(b[a[d]]=!0,c.push(a[d]));return c}function g(a,b){var c=0,d=0,e=[];a=a.sort(),b=b.sort();for(var f=a.length,g=b.length;f>c&&g>d;)a[c]<b[d]?c++:a[c]>b[d]?d++:(e.push(a[c]),c++,d++);return e}var h="c",i="i";return b.mixin(c.prototype,{bootstrap:function(a){this.datums=a.datums,this.trie=a.trie},add:function(a){var c=this;a=b.isArray(a)?a:[a],b.each(a,function(a){var f,g;c.datums[f=c.identify(a)]=a,g=d(c.datumTokenizer(a)),b.each(g,function(a){var b,d,g;for(b=c.trie,d=a.split("");g=d.shift();)b=b[h][g]||(b[h][g]=e()),b[i].push(f)})})},get:function(a){var c=this;return b.map(a,function(a){return c.datums[a]})},search:function(a){var c,e,j=this;return c=d(this.queryTokenizer(a)),b.each(c,function(a){var b,c,d,f;if(e&&0===e.length)return!1;for(b=j.trie,c=a.split("");b&&(d=c.shift());)b=b[h][d];return b&&0===c.length?(f=b[i].slice(0),void(e=e?g(e,f):f)):(e=[],!1)}),e?b.map(f(e),function(a){return j.datums[a]}):[]},all:function(){var a=[];for(var b in this.datums)a.push(this.datums[b]);return a},reset:function(){this.datums={},this.trie=e()},serialize:function(){return{datums:this.datums,trie:this.trie}}}),c}(),i=function(){"use strict";function a(a){this.url=a.url,this.ttl=a.ttl,this.cache=a.cache,this.prepare=a.prepare,this.transform=a.transform,this.transport=a.transport,this.thumbprint=a.thumbprint,this.storage=new f(a.cacheKey)}var c;return c={data:"data",protocol:"protocol",thumbprint:"thumbprint"},b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},store:function(a){this.cache&&(this.storage.set(c.data,a,this.ttl),this.storage.set(c.protocol,location.protocol,this.ttl),this.storage.set(c.thumbprint,this.thumbprint,this.ttl))},fromCache:function(){var a,b={};return this.cache?(b.data=this.storage.get(c.data),b.protocol=this.storage.get(c.protocol),b.thumbprint=this.storage.get(c.thumbprint),a=b.thumbprint!==this.thumbprint||b.protocol!==location.protocol,b.data&&!a?b.data:null):null},fromNetwork:function(a){function b(){a(!0)}function c(b){a(null,e.transform(b))}var d,e=this;a&&(d=this.prepare(this._settings()),this.transport(d).fail(b).done(c))},clear:function(){return this.storage.clear(),this}}),a}(),j=function(){"use strict";function a(a){this.url=a.url,this.prepare=a.prepare,this.transform=a.transform,this.transport=new g({cache:a.cache,limiter:a.limiter,transport:a.transport})}return b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},get:function(a,b){function c(a,c){b(a?[]:e.transform(c))}var d,e=this;if(b)return a=a||"",d=this.prepare(a,this._settings()),this.transport.get(d,c)},cancelLastRequest:function(){this.transport.cancel()}}),a}(),k=function(){"use strict";function d(d){var e;return d?(e={url:null,ttl:864e5,cache:!0,cacheKey:null,thumbprint:"",prepare:b.identity,transform:b.identity,transport:null},d=b.isString(d)?{url:d}:d,d=b.mixin(e,d),!d.url&&a.error("prefetch requires url to be set"),d.transform=d.filter||d.transform,d.cacheKey=d.cacheKey||d.url,d.thumbprint=c+d.thumbprint,d.transport=d.transport?h(d.transport):a.ajax,d):null}function e(c){var d;if(c)return d={url:null,cache:!0,prepare:null,replace:null,wildcard:null,limiter:null,rateLimitBy:"debounce",rateLimitWait:300,transform:b.identity,transport:null},c=b.isString(c)?{url:c}:c,c=b.mixin(d,c),!c.url&&a.error("remote requires url to be set"),c.transform=c.filter||c.transform,c.prepare=f(c),c.limiter=g(c),c.transport=c.transport?h(c.transport):a.ajax,delete c.replace,delete c.wildcard,delete c.rateLimitBy,delete c.rateLimitWait,c}function f(a){function b(a,b){return b.url=f(b.url,a),b}function c(a,b){return b.url=b.url.replace(g,encodeURIComponent(a)),b}function d(a,b){return b}var e,f,g;return e=a.prepare,f=a.replace,g=a.wildcard,e?e:e=f?b:a.wildcard?c:d}function g(a){function c(a){return function(c){return b.debounce(c,a)}}function d(a){return function(c){return b.throttle(c,a)}}var e,f,g;return e=a.limiter,f=a.rateLimitBy,g=a.rateLimitWait,e||(e=/^throttle$/i.test(f)?d(g):c(g)),e}function h(c){return function(d){function e(a){b.defer(function(){g.resolve(a)})}function f(a){b.defer(function(){g.reject(a)})}var g=a.Deferred();return c(d,e,f),g}}return function(c){var f,g;return f={initialize:!0,identify:b.stringify,datumTokenizer:null,queryTokenizer:null,sufficient:5,sorter:null,local:[],prefetch:null,remote:null},c=b.mixin(f,c||{}),!c.datumTokenizer&&a.error("datumTokenizer is required"),!c.queryTokenizer&&a.error("queryTokenizer is required"),g=c.sorter,c.sorter=g?function(a){return a.sort(g)}:b.identity,c.local=b.isFunction(c.local)?c.local():c.local,c.prefetch=d(c.prefetch),c.remote=e(c.remote),c}}(),l=function(){"use strict";function c(a){a=k(a),this.sorter=a.sorter,this.identify=a.identify,this.sufficient=a.sufficient,this.local=a.local,this.remote=a.remote?new j(a.remote):null,this.prefetch=a.prefetch?new i(a.prefetch):null,this.index=new h({identify:this.identify,datumTokenizer:a.datumTokenizer,queryTokenizer:a.queryTokenizer}),a.initialize!==!1&&this.initialize()}var e;return e=window&&window.Bloodhound,c.noConflict=function(){return window&&(window.Bloodhound=e),c},c.tokenizers=d,b.mixin(c.prototype,{__ttAdapter:function(){function a(a,b,d){return c.search(a,b,d)}function b(a,b){return c.search(a,b)}var c=this;return this.remote?a:b},_loadPrefetch:function(){function b(a,b){return a?c.reject():(e.add(b),e.prefetch.store(e.index.serialize()),void c.resolve())}var c,d,e=this;return c=a.Deferred(),this.prefetch?(d=this.prefetch.fromCache())?(this.index.bootstrap(d),c.resolve()):this.prefetch.fromNetwork(b):c.resolve(),c.promise()},_initialize:function(){function a(){b.add(b.local)}var b=this;return this.clear(),(this.initPromise=this._loadPrefetch()).done(a),this.initPromise},initialize:function(a){return!this.initPromise||a?this._initialize():this.initPromise},add:function(a){return this.index.add(a),this},get:function(a){return a=b.isArray(a)?a:[].slice.call(arguments),this.index.get(a)},search:function(a,c,d){function e(a){var c=[];b.each(a,function(a){!b.some(f,function(b){return g.identify(a)===g.identify(b)})&&c.push(a)}),d&&d(c)}var f,g=this;return f=this.sorter(this.index.search(a)),c(this.remote?f.slice():f),this.remote&&f.length<this.sufficient?this.remote.get(a,e):this.remote&&this.remote.cancelLastRequest(),this},all:function(){return this.index.all()},clear:function(){return this.index.reset(),this},clearPrefetchCache:function(){return this.prefetch&&this.prefetch.clear(),this},clearRemoteCache:function(){return g.resetCache(),this},ttAdapter:function(){return this.__ttAdapter()}}),c}();return l}),function(a,b){"function"==typeof define&&define.amd?define("typeahead.js",["jquery"],function(a){return b(a)}):"object"==typeof exports?module.exports=b(require("jquery")):b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c=function(){"use strict";function a(a){var g,h;return h=b.mixin({},f,a),g={css:e(),classes:h,html:c(h),selectors:d(h)},{css:g.css,html:g.html,classes:g.classes,selectors:g.selectors,mixin:function(a){b.mixin(a,g)}}}function c(a){return{wrapper:'<span class="'+a.wrapper+'"></span>',menu:'<div class="'+a.menu+'"></div>'}}function d(a){var c={};return b.each(a,function(a,b){c[b]="."+a}),c}function e(){var a={wrapper:{position:"relative",display:"inline-block"},hint:{position:"absolute",top:"0",left:"0",borderColor:"transparent",boxShadow:"none",opacity:"1"},input:{position:"relative",verticalAlign:"top",backgroundColor:"transparent"},inputWithNoHint:{position:"relative",verticalAlign:"top"},menu:{position:"absolute",top:"100%",left:"0",zIndex:"100",display:"none"},ltr:{left:"0",right:"auto"},rtl:{left:"auto",right:" 0"}};return b.isMsie()&&b.mixin(a.input,{backgroundImage:"url(data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)"}),a}var f={wrapper:"twitter-typeahead",input:"tt-input",hint:"tt-hint",menu:"tt-menu",dataset:"tt-dataset",suggestion:"tt-suggestion",selectable:"tt-selectable",empty:"tt-empty",open:"tt-open",cursor:"tt-cursor",highlight:"tt-highlight"};return a}(),d=function(){"use strict";function c(b){b&&b.el||a.error("EventBus initialized without el"),this.$el=a(b.el)}var d,e;return d="typeahead:",e={render:"rendered",cursorchange:"cursorchanged",select:"selected",autocomplete:"autocompleted"},b.mixin(c.prototype,{_trigger:function(b,c){var e;return e=a.Event(d+b),(c=c||[]).unshift(e),this.$el.trigger.apply(this.$el,c),e},before:function(a){var b,c;return b=[].slice.call(arguments,1),c=this._trigger("before"+a,b),c.isDefaultPrevented()},trigger:function(a){var b;this._trigger(a,[].slice.call(arguments,1)),(b=e[a])&&this._trigger(b,[].slice.call(arguments,1))}}),c}(),e=function(){"use strict";function a(a,b,c,d){var e;if(!c)return this;for(b=b.split(i),c=d?h(c,d):c,this._callbacks=this._callbacks||{};e=b.shift();)this._callbacks[e]=this._callbacks[e]||{sync:[],async:[]},this._callbacks[e][a].push(c);return this}function b(b,c,d){return a.call(this,"async",b,c,d)}function c(b,c,d){return a.call(this,"sync",b,c,d)}function d(a){var b;if(!this._callbacks)return this;for(a=a.split(i);b=a.shift();)delete this._callbacks[b];return this}function e(a){var b,c,d,e,g;if(!this._callbacks)return this;for(a=a.split(i),d=[].slice.call(arguments,1);(b=a.shift())&&(c=this._callbacks[b]);)e=f(c.sync,this,[b].concat(d)),g=f(c.async,this,[b].concat(d)),e()&&j(g);return this}function f(a,b,c){function d(){for(var d,e=0,f=a.length;!d&&f>e;e+=1)d=a[e].apply(b,c)===!1;return!d}return d}function g(){var a;return a=window.setImmediate?function(a){setImmediate(function(){a()})}:function(a){setTimeout(function(){a()},0)}}function h(a,b){return a.bind?a.bind(b):function(){a.apply(b,[].slice.call(arguments,0))}}var i=/\s+/,j=g();return{onSync:c,onAsync:b,off:d,trigger:e}}(),f=function(a){"use strict";function c(a,c,d){for(var e,f=[],g=0,h=a.length;h>g;g++)f.push(b.escapeRegExChars(a[g]));return e=d?"\\b("+f.join("|")+")\\b":"("+f.join("|")+")",c?new RegExp(e):new RegExp(e,"i")}var d={node:null,pattern:null,tagName:"strong",className:null,wordsOnly:!1,caseSensitive:!1};return function(e){function f(b){var c,d,f;return(c=h.exec(b.data))&&(f=a.createElement(e.tagName),e.className&&(f.className=e.className),d=b.splitText(c.index),d.splitText(c[0].length),f.appendChild(d.cloneNode(!0)),b.parentNode.replaceChild(f,d)),!!c}function g(a,b){for(var c,d=3,e=0;e<a.childNodes.length;e++)c=a.childNodes[e],c.nodeType===d?e+=b(c)?1:0:g(c,b)}var h;e=b.mixin({},d,e),e.node&&e.pattern&&(e.pattern=b.isArray(e.pattern)?e.pattern:[e.pattern],h=c(e.pattern,e.caseSensitive,e.wordsOnly),g(e.node,f))}}(window.document),g=function(){"use strict";function c(c,e){c=c||{},c.input||a.error("input is missing"),e.mixin(this),this.$hint=a(c.hint),this.$input=a(c.input),this.query=this.$input.val(),this.queryWhenFocused=this.hasFocus()?this.query:null,this.$overflowHelper=d(this.$input),this._checkLanguageDirection(),0===this.$hint.length&&(this.setHint=this.getHint=this.clearHint=this.clearHintIfInvalid=b.noop)}function d(b){return a('<pre aria-hidden="true"></pre>').css({position:"absolute",visibility:"hidden",whiteSpace:"pre",fontFamily:b.css("font-family"),fontSize:b.css("font-size"),fontStyle:b.css("font-style"),fontVariant:b.css("font-variant"),fontWeight:b.css("font-weight"),wordSpacing:b.css("word-spacing"),letterSpacing:b.css("letter-spacing"),textIndent:b.css("text-indent"),textRendering:b.css("text-rendering"),textTransform:b.css("text-transform")}).insertAfter(b)}function f(a,b){return c.normalizeQuery(a)===c.normalizeQuery(b)}function g(a){return a.altKey||a.ctrlKey||a.metaKey||a.shiftKey}var h;return h={9:"tab",27:"esc",37:"left",39:"right",13:"enter",38:"up",40:"down"},c.normalizeQuery=function(a){return b.toStr(a).replace(/^\s*/g,"").replace(/\s{2,}/g," ")},b.mixin(c.prototype,e,{_onBlur:function(){this.resetInputValue(),this.trigger("blurred")},_onFocus:function(){this.queryWhenFocused=this.query,this.trigger("focused")},_onKeydown:function(a){var b=h[a.which||a.keyCode];this._managePreventDefault(b,a),b&&this._shouldTrigger(b,a)&&this.trigger(b+"Keyed",a)},_onInput:function(){this._setQuery(this.getInputValue()),this.clearHintIfInvalid(),this._checkLanguageDirection()},_managePreventDefault:function(a,b){var c;switch(a){case"up":case"down":c=!g(b);break;default:c=!1}c&&b.preventDefault()},_shouldTrigger:function(a,b){var c;switch(a){case"tab":c=!g(b);break;default:c=!0}return c},_checkLanguageDirection:function(){var a=(this.$input.css("direction")||"ltr").toLowerCase();this.dir!==a&&(this.dir=a,this.$hint.attr("dir",a),this.trigger("langDirChanged",a))},_setQuery:function(a,b){var c,d;c=f(a,this.query),d=c?this.query.length!==a.length:!1,this.query=a,b||c?!b&&d&&this.trigger("whitespaceChanged",this.query):this.trigger("queryChanged",this.query)},bind:function(){var a,c,d,e,f=this;return a=b.bind(this._onBlur,this),c=b.bind(this._onFocus,this),d=b.bind(this._onKeydown,this),e=b.bind(this._onInput,this),this.$input.on("blur.tt",a).on("focus.tt",c).on("keydown.tt",d),!b.isMsie()||b.isMsie()>9?this.$input.on("input.tt",e):this.$input.on("keydown.tt keypress.tt cut.tt paste.tt",function(a){h[a.which||a.keyCode]||b.defer(b.bind(f._onInput,f,a))}),this},focus:function(){this.$input.focus()},blur:function(){this.$input.blur()},getLangDir:function(){return this.dir},getQuery:function(){return this.query||""},setQuery:function(a,b){this.setInputValue(a),this._setQuery(a,b)},hasQueryChangedSinceLastFocus:function(){return this.query!==this.queryWhenFocused},getInputValue:function(){return this.$input.val()},setInputValue:function(a){this.$input.val(a),this.clearHintIfInvalid(),this._checkLanguageDirection()},resetInputValue:function(){this.setInputValue(this.query)},getHint:function(){return this.$hint.val()},setHint:function(a){this.$hint.val(a)},clearHint:function(){this.setHint("")},clearHintIfInvalid:function(){var a,b,c,d;a=this.getInputValue(),b=this.getHint(),c=a!==b&&0===b.indexOf(a),d=""!==a&&c&&!this.hasOverflow(),!d&&this.clearHint()},hasFocus:function(){return this.$input.is(":focus")},hasOverflow:function(){var a=this.$input.width()-2;return this.$overflowHelper.text(this.getInputValue()),this.$overflowHelper.width()>=a},isCursorAtEnd:function(){var a,c,d;return a=this.$input.val().length,c=this.$input[0].selectionStart,b.isNumber(c)?c===a:document.selection?(d=document.selection.createRange(),d.moveStart("character",-a),a===d.text.length):!0},destroy:function(){this.$hint.off(".tt"),this.$input.off(".tt"),this.$overflowHelper.remove(),this.$hint=this.$input=this.$overflowHelper=a("<div>")}}),c}(),h=function(){"use strict";function c(c,e){c=c||{},c.templates=c.templates||{},c.templates.notFound=c.templates.notFound||c.templates.empty,c.source||a.error("missing source"),c.node||a.error("missing node"),c.name&&!h(c.name)&&a.error("invalid dataset name: "+c.name),e.mixin(this),this.highlight=!!c.highlight,this.name=c.name||j(),this.limit=c.limit||5,this.displayFn=d(c.display||c.displayKey),this.templates=g(c.templates,this.displayFn),this.source=c.source.__ttAdapter?c.source.__ttAdapter():c.source,this.async=b.isUndefined(c.async)?this.source.length>2:!!c.async,this._resetLastSuggestion(),this.$el=a(c.node).addClass(this.classes.dataset).addClass(this.classes.dataset+"-"+this.name)}function d(a){function c(b){return b[a]}return a=a||b.stringify,b.isFunction(a)?a:c}function g(c,d){function e(b){return a("<div>").text(d(b))}return{notFound:c.notFound&&b.templatify(c.notFound),pending:c.pending&&b.templatify(c.pending),header:c.header&&b.templatify(c.header),footer:c.footer&&b.templatify(c.footer),suggestion:c.suggestion||e}}function h(a){return/^[_a-zA-Z0-9-]+$/.test(a)}var i,j;return i={val:"tt-selectable-display",obj:"tt-selectable-object"},j=b.getIdGenerator(),c.extractData=function(b){var c=a(b);return c.data(i.obj)?{val:c.data(i.val)||"",obj:c.data(i.obj)||null}:null},b.mixin(c.prototype,e,{_overwrite:function(a,b){b=b||[],b.length?this._renderSuggestions(a,b):this.async&&this.templates.pending?this._renderPending(a):!this.async&&this.templates.notFound?this._renderNotFound(a):this._empty(),this.trigger("rendered",this.name,b,!1)},_append:function(a,b){b=b||[],b.length&&this.$lastSuggestion.length?this._appendSuggestions(a,b):b.length?this._renderSuggestions(a,b):!this.$lastSuggestion.length&&this.templates.notFound&&this._renderNotFound(a),this.trigger("rendered",this.name,b,!0)},_renderSuggestions:function(a,b){var c;c=this._getSuggestionsFragment(a,b),this.$lastSuggestion=c.children().last(),this.$el.html(c).prepend(this._getHeader(a,b)).append(this._getFooter(a,b))},_appendSuggestions:function(a,b){var c,d;c=this._getSuggestionsFragment(a,b),d=c.children().last(),this.$lastSuggestion.after(c),this.$lastSuggestion=d},_renderPending:function(a){var b=this.templates.pending;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_renderNotFound:function(a){var b=this.templates.notFound;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_empty:function(){this.$el.empty(),this._resetLastSuggestion()},_getSuggestionsFragment:function(c,d){var e,g=this;return e=document.createDocumentFragment(),b.each(d,function(b){var d,f;f=g._injectQuery(c,b),d=a(g.templates.suggestion(f)).data(i.obj,b).data(i.val,g.displayFn(b)).addClass(g.classes.suggestion+" "+g.classes.selectable),e.appendChild(d[0])}),this.highlight&&f({className:this.classes.highlight,node:e,pattern:c}),a(e)},_getFooter:function(a,b){return this.templates.footer?this.templates.footer({query:a,suggestions:b,dataset:this.name}):null},_getHeader:function(a,b){return this.templates.header?this.templates.header({query:a,suggestions:b,dataset:this.name}):null},_resetLastSuggestion:function(){this.$lastSuggestion=a()},_injectQuery:function(a,c){return b.isObject(c)?b.mixin({_query:a},c):c},update:function(b){function c(a){g||(g=!0,a=(a||[]).slice(0,e.limit),h=a.length,e._overwrite(b,a),h<e.limit&&e.async&&e.trigger("asyncRequested",b))}function d(c){c=c||[],!f&&h<e.limit&&(e.cancel=a.noop,h+=c.length,e._append(b,c.slice(0,e.limit-h)),e.async&&e.trigger("asyncReceived",b))}var e=this,f=!1,g=!1,h=0;this.cancel(),this.cancel=function(){f=!0,e.cancel=a.noop,e.async&&e.trigger("asyncCanceled",b)},this.source(b,c,d),!g&&c([])},cancel:a.noop,clear:function(){this._empty(),this.cancel(),this.trigger("cleared")},isEmpty:function(){return this.$el.is(":empty")},destroy:function(){this.$el=a("<div>")}}),c}(),i=function(){"use strict";function c(c,d){function e(b){var c=f.$node.find(b.node).first();return b.node=c.length?c:a("<div>").appendTo(f.$node),new h(b,d)}var f=this;c=c||{},c.node||a.error("node is required"),d.mixin(this),this.$node=a(c.node),this.query=null,this.datasets=b.map(c.datasets,e)}return b.mixin(c.prototype,e,{_onSelectableClick:function(b){this.trigger("selectableClicked",a(b.currentTarget))},_onRendered:function(a,b,c,d){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetRendered",b,c,d)},_onCleared:function(){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetCleared")},_propagate:function(){this.trigger.apply(this,arguments)},_allDatasetsEmpty:function(){function a(a){return a.isEmpty()}return b.every(this.datasets,a)},_getSelectables:function(){return this.$node.find(this.selectors.selectable)},_removeCursor:function(){var a=this.getActiveSelectable();a&&a.removeClass(this.classes.cursor)},_ensureVisible:function(a){var b,c,d,e;b=a.position().top,c=b+a.outerHeight(!0),d=this.$node.scrollTop(),e=this.$node.height()+parseInt(this.$node.css("paddingTop"),10)+parseInt(this.$node.css("paddingBottom"),10),0>b?this.$node.scrollTop(d+b):c>e&&this.$node.scrollTop(d+(c-e))},bind:function(){var a,c=this;return a=b.bind(this._onSelectableClick,this),this.$node.on("click.tt",this.selectors.selectable,a),b.each(this.datasets,function(a){a.onSync("asyncRequested",c._propagate,c).onSync("asyncCanceled",c._propagate,c).onSync("asyncReceived",c._propagate,c).onSync("rendered",c._onRendered,c).onSync("cleared",c._onCleared,c)}),this},isOpen:function(){return this.$node.hasClass(this.classes.open)},open:function(){this.$node.addClass(this.classes.open)},close:function(){this.$node.removeClass(this.classes.open),this._removeCursor()},setLanguageDirection:function(a){this.$node.attr("dir",a)},selectableRelativeToCursor:function(a){var b,c,d,e;return c=this.getActiveSelectable(),b=this._getSelectables(),d=c?b.index(c):-1,e=d+a,e=(e+1)%(b.length+1)-1,e=-1>e?b.length-1:e,-1===e?null:b.eq(e)},setCursor:function(a){this._removeCursor(),(a=a&&a.first())&&(a.addClass(this.classes.cursor),this._ensureVisible(a))},getSelectableData:function(a){return a&&a.length?h.extractData(a):null},getActiveSelectable:function(){var a=this._getSelectables().filter(this.selectors.cursor).first();return a.length?a:null},getTopSelectable:function(){var a=this._getSelectables().first();return a.length?a:null},update:function(a){function c(b){b.update(a)}var d=a!==this.query;return d&&(this.query=a,b.each(this.datasets,c)),d},empty:function(){function a(a){a.clear()}b.each(this.datasets,a),this.query=null,this.$node.addClass(this.classes.empty)},destroy:function(){function c(a){a.destroy()}this.$node.off(".tt"),this.$node=a("<div>"),b.each(this.datasets,c)}}),c}(),j=function(){"use strict";function a(){i.apply(this,[].slice.call(arguments,0))}var c=i.prototype;return b.mixin(a.prototype,i.prototype,{open:function(){return!this._allDatasetsEmpty()&&this._show(),c.open.apply(this,[].slice.call(arguments,0))},close:function(){return this._hide(),c.close.apply(this,[].slice.call(arguments,0))},_onRendered:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onRendered.apply(this,[].slice.call(arguments,0))},_onCleared:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onCleared.apply(this,[].slice.call(arguments,0))},setLanguageDirection:function(a){return this.$node.css("ltr"===a?this.css.ltr:this.css.rtl),c.setLanguageDirection.apply(this,[].slice.call(arguments,0))},_hide:function(){this.$node.hide()},_show:function(){this.$node.css("display","block")}}),a}(),k=function(){"use strict";function c(c,e){var f,g,h,i,j,k,l,m,n,o,p;c=c||{},c.input||a.error("missing input"),c.menu||a.error("missing menu"),c.eventBus||a.error("missing event bus"),e.mixin(this),this.eventBus=c.eventBus,this.minLength=b.isNumber(c.minLength)?c.minLength:1,this.input=c.input,this.menu=c.menu,this.enabled=!0,this.active=!1,this.input.hasFocus()&&this.activate(),this.dir=this.input.getLangDir(),this._hacks(),this.menu.bind().onSync("selectableClicked",this._onSelectableClicked,this).onSync("asyncRequested",this._onAsyncRequested,this).onSync("asyncCanceled",this._onAsyncCanceled,this).onSync("asyncReceived",this._onAsyncReceived,this).onSync("datasetRendered",this._onDatasetRendered,this).onSync("datasetCleared",this._onDatasetCleared,this),f=d(this,"activate","open","_onFocused"),g=d(this,"deactivate","_onBlurred"),h=d(this,"isActive","isOpen","_onEnterKeyed"),i=d(this,"isActive","isOpen","_onTabKeyed"),j=d(this,"isActive","_onEscKeyed"),k=d(this,"isActive","open","_onUpKeyed"),l=d(this,"isActive","open","_onDownKeyed"),m=d(this,"isActive","isOpen","_onLeftKeyed"),n=d(this,"isActive","isOpen","_onRightKeyed"),o=d(this,"_openIfActive","_onQueryChanged"),p=d(this,"_openIfActive","_onWhitespaceChanged"),this.input.bind().onSync("focused",f,this).onSync("blurred",g,this).onSync("enterKeyed",h,this).onSync("tabKeyed",i,this).onSync("escKeyed",j,this).onSync("upKeyed",k,this).onSync("downKeyed",l,this).onSync("leftKeyed",m,this).onSync("rightKeyed",n,this).onSync("queryChanged",o,this).onSync("whitespaceChanged",p,this).onSync("langDirChanged",this._onLangDirChanged,this)}function d(a){var c=[].slice.call(arguments,1);return function(){var d=[].slice.call(arguments);b.each(c,function(b){return a[b].apply(a,d)})}}return b.mixin(c.prototype,{_hacks:function(){var c,d;c=this.input.$input||a("<div>"),d=this.menu.$node||a("<div>"),c.on("blur.tt",function(a){var e,f,g;
piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv:123:      prio_q <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv:124:      ie_q <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv:125:      threshold_q <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:89:        tl_malformed <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:112:      reqready <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:114:      reqready <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:123:      rspid <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:3915:      tl_addrmiss <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4504:      reg_valid <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4505:      reg_rdata <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4517:      reg_valid <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4524:      outstanding <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4528:      outstanding <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:28:  if (!rst_ni) src_d <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:44:    ip <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv:54:    ia <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:35://    gt_th <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:66:      irq <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:67:      irq_id <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:92:        mat[i][j] = (prio[i] <= threshold) ? 1'b0 :         // No compare if less than TH
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:105:      irq <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:106:      irq_id <= '0; // No interrupt
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:118:      irq <= 1'b0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:119:      irq_id <= '0;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:66:    if (!rst_ni) qe <= 1'b0;
piton/design/chip/tile/ariane/src/re_name.sv:105:            re_name_table_gpr_q <= '0;
piton/design/chip/tile/ariane/src/re_name.sv:106:            re_name_table_fpr_q <= '0;
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:77:                fuse_req_o <= 0;
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:78:                fuse_addr_o <= 0;
piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv:83:                    fuse_req_o  <= wdata[0];
piton/design/chip/tile/ariane/src/pkt/pkt.sv:148:            fuse_indx_q <= fuse_indx_i[$clog2(FUSE_MEM_SIZE)-1:0];
piton/design/chip/tile/ariane/src/frontend/ras.sv:65:            stack_q <= '0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:328:        npc_q             <= '0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:329:        icache_data_q     <= '0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:330:        icache_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:331:        icache_vaddr_q    <= 'b0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:332:        icache_ex_valid_q <= 1'b0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:333:        btb_q             <= '0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:334:        bht_q             <= '0;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:336:        npc_rst_load_q    <= 1'b0;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:324:      idx_is_q        <= '0;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:325:      pc_q            <= '0;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:334:          idx_is_q        <= '0;
piton/design/chip/tile/ariane/src/frontend/bht.sv:88:                    bht_q[i][j] <= '0;
piton/design/chip/tile/ariane/src/frontend/bht.sv:96:                        bht_q[i][j].valid <=  1'b0;
piton/design/chip/tile/ariane/src/frontend/btb.sv:77:                btb_q[i] <= '{default: 0};
piton/design/chip/tile/ariane/src/frontend/btb.sv:83:                        btb_q[i][j].valid <=  1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:236:        alu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:237:        lsu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:238:        mult_valid_q   <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:239:        fpu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:240:        fpu_fmt_q      <= 2'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:241:        fpu_rm_q       <= 3'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:242:        csr_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:243:        branch_valid_q <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:245:        alu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:246:        lsu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:247:        mult_valid_q   <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:248:        fpu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:249:        fpu_fmt_q      <= 2'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:250:        fpu_rm_q       <= 3'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:251:        csr_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:252:        branch_valid_q <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:272:                    fpu_rm_q       <= {2'b0, orig_instr.rvftype.repl}; // repl bit from instruction
piton/design/chip/tile/ariane/src/issue_read_operands.sv:284:            alu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:285:            lsu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:286:            mult_valid_q   <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:287:            fpu_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:288:            csr_valid_q    <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:289:            branch_valid_q <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:417:            operand_a_q           <= '{default: 0};
piton/design/chip/tile/ariane/src/issue_read_operands.sv:418:            operand_b_q           <= '{default: 0};
piton/design/chip/tile/ariane/src/issue_read_operands.sv:419:            imm_q                 <= '0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:422:            trans_id_q            <= '0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:423:            pc_o                  <= '0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:424:            is_compressed_instr_o <= 1'b0;
piton/design/chip/tile/ariane/src/issue_read_operands.sv:425:            branch_predict_o      <= {cf_t'(0), 64'd0};
piton/design/chip/tile/ariane/src/ptw.sv:340:            is_instr_ptw_q     <= 1'b0;
piton/design/chip/tile/ariane/src/ptw.sv:342:            tag_valid_q        <= 1'b0;
piton/design/chip/tile/ariane/src/ptw.sv:343:            tlb_update_asid_q  <= '0;
piton/design/chip/tile/ariane/src/ptw.sv:344:            vaddr_q            <= '0;
piton/design/chip/tile/ariane/src/ptw.sv:345:            ptw_pptr_q         <= '0;
piton/design/chip/tile/ariane/src/ptw.sv:346:            global_mapping_q   <= 1'b0;
piton/design/chip/tile/ariane/src/ptw.sv:347:            data_rdata_q       <= '0;
piton/design/chip/tile/ariane/src/ptw.sv:348:            data_rvalid_q      <= 1'b0;
piton/design/chip/tile/ariane/src/instr_realign.sv:342:            unaligned_q         <= 1'b0;
piton/design/chip/tile/ariane/src/instr_realign.sv:343:            unaligned_address_q <= '0;
piton/design/chip/tile/ariane/src/instr_realign.sv:344:            unaligned_instr_q   <= '0;
piton/design/chip/tile/ariane/src/instr_realign.sv:352:                unaligned_q <= 1'b0;
piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv:143:            address_q  <= '0;
piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv:144:            trans_id_q <= '0;
piton/design/chip/tile/ariane/src/clint/clint.sv:166:            mtime_q    <= 64'b0;
piton/design/chip/tile/ariane/src/clint/clint.sv:167:            mtimecmp_q <= 'b0;
piton/design/chip/tile/ariane/src/clint/clint.sv:168:            msip_q     <= '0;
piton/design/chip/tile/ariane/src/clint/clint.sv:220:            serial_q <= 1'b0;
piton/design/chip/tile/ariane/src/clint/clint.sv:240:            reg_q <= 'h0;
piton/design/chip/tile/ariane/src/clint/clint.sv:242:            reg_q <= {reg_q[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/mmu.sv:342:            lsu_vaddr_q      <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:343:            lsu_req_q        <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:344:            misaligned_ex_q  <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:345:            dtlb_pte_q       <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:346:            dtlb_hit_q       <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:347:            lsu_is_store_q   <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:348:            dtlb_is_2M_q     <= '0;
piton/design/chip/tile/ariane/src/mmu.sv:349:            dtlb_is_1G_q     <= '0;
piton/design/chip/tile/ariane/src/load_store_unit.sv:479:            mem_q           <= '0;
piton/design/chip/tile/ariane/src/load_store_unit.sv:480:            status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/load_store_unit.sv:481:            write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/load_store_unit.sv:482:            read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/csr_buffer.sv:68:            csr_reg_q <= '{default: 0};
piton/design/chip/tile/ariane/src/axi_adapter.sv:332:            cnt_q         <= '0;
piton/design/chip/tile/ariane/src/axi_adapter.sv:333:            cache_line_q  <= '0;
piton/design/chip/tile/ariane/src/axi_adapter.sv:334:            addr_offset_q <= '0;
piton/design/chip/tile/ariane/src/axi_adapter.sv:335:            id_q          <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:38:      bus.addr  <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:39:      bus.write <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:40:      bus.wdata <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:41:      bus.wstrb <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:42:      bus.valid <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:46:      bus.rdata <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:47:      bus.error <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:48:      bus.ready <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:75:      bus.addr  <= #TA '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:76:      bus.write <= #TA 0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:77:      bus.wdata <= #TA '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:78:      bus.wstrb <= #TA '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:79:      bus.valid <= #TA 0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:89:      bus.write <= #TA 0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:96:      bus.addr  <= #TA '0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:97:      bus.write <= #TA 0;
piton/design/chip/tile/ariane/src/register_interface/src/reg_test.sv:98:      bus.valid <= #TA 0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:63:      wr0_addr_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:64:      wr0_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:84:        wr1_addr_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:85:        wr1_data_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:86:        wr1_strb_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:87:        wr1_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:90:          wr1_addr_q <= wr0_addr_q;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:95:          wr1_valid_q <= axi_i.w_valid && wr0_valid_q;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:111:      wr2_error_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:112:      wr2_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:137:      wr3_error_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:138:      wr3_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:158:      rd0_addr_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:159:      rd0_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:175:      rd1_data_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:176:      rd1_error_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:177:      rd1_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:204:      rd2_data_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:205:      rd2_error_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:206:      rd2_valid_q <= '0;
piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv:248:      reg_arb_q <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1107:            fcsr_q                 <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1109:            debug_mode_q           <= 1'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1110:            dcsr_q                 <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1112:            uscratch_q             <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1113:            uie_q                  <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1114:            utvec_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1115:            utval_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1116:            uip_q                  <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1117:            dpc_q                  <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1118:            dscratch0_q            <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1119:            dscratch1_q            <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1121:            mstatus_q              <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1124:            mtvec_q                <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1125:            medeleg_q              <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1126:            mideleg_q              <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1127:            mip_q                  <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1128:            mie_q                  <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1129:            mepc_q                 <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1130:            mcause_q               <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1131:            mcounteren_q           <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1132:            mscratch_q             <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1133:            mtval_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1137:            sepc_q                 <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1138:            scause_q               <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1139:            stvec_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1140:            scounteren_q           <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1141:            sscratch_q             <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1142:            stval_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1143:            satp_q                 <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1145:            cycle_q                <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1146:            instret_q              <= 64'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1148:            en_ld_st_translation_q <= 1'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1150:            wfi_q                  <= 1'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1152:            pmpcfg_q               <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1153:            pmpaddr_q              <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1167:            dscratch0_q            <= dscratch0_d;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1171:            mtvec_rst_load_q       <= 1'b0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1201:                pmpcfg_q[NrPMPEntries-1:0]  <= pmpcfg_d[NrPMPEntries-1:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:1202:                pmpaddr_q[NrPMPEntries-1:0] <= pmpaddr_d[NrPMPEntries-1:0];
piton/design/chip/tile/ariane/src/csr_regfile.sv:1204:                pmpcfg_q <= '0;
piton/design/chip/tile/ariane/src/csr_regfile.sv:1205:                pmpaddr_q <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:201:              AWID[i]    <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:202:              AWADDR[i]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:203:              AWLEN[i]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:204:              AWSIZE[i]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:205:              AWBURST[i] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:206:              AWLOCK[i]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:207:              AWCACHE[i] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:208:              AWPROT[i]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:209:              AWREGION[i]<= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:210:              AWUSER[i]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:211:              AWQOS[i]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:212:              AWVALID[i] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:232:              AWID[LATENCY_AW-1:1]    <=   AWID[LATENCY_AW-2:0]    ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:233:              AWADDR[LATENCY_AW-1:1]  <=   AWADDR[LATENCY_AW-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:234:              AWLEN[LATENCY_AW-1:1]   <=   AWLEN[LATENCY_AW-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:235:              AWSIZE[LATENCY_AW-1:1]  <=   AWSIZE[LATENCY_AW-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:236:              AWBURST[LATENCY_AW-1:1] <=   AWBURST[LATENCY_AW-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:237:              AWLOCK[LATENCY_AW-1:1]  <=   AWLOCK[LATENCY_AW-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:238:              AWCACHE[LATENCY_AW-1:1] <=   AWCACHE[LATENCY_AW-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:239:              AWPROT[LATENCY_AW-1:1]  <=   AWPROT[LATENCY_AW-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:240:              AWREGION[LATENCY_AW-1:1]<=   AWREGION[LATENCY_AW-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:241:              AWUSER[LATENCY_AW-1:1]  <=   AWUSER[LATENCY_AW-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:242:              AWQOS[LATENCY_AW-1:1]   <=   AWQOS[LATENCY_AW-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:243:              AWVALID[LATENCY_AW-1:1] <=   AWVALID[LATENCY_AW-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:255:              ARID[j]    <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:256:              ARADDR[j]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:257:              ARLEN[j]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:258:              ARSIZE[j]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:259:              ARBURST[j] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:260:              ARLOCK[j]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:261:              ARCACHE[j] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:262:              ARPROT[j]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:263:              ARREGION[j]<= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:264:              ARUSER[j]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:265:              ARQOS[j]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:266:              ARVALID[j] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:286:              ARID[LATENCY_AR-1:1]    <=   ARID[LATENCY_AR-2:0]    ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:287:              ARADDR[LATENCY_AR-1:1]  <=   ARADDR[LATENCY_AR-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:288:              ARLEN[LATENCY_AR-1:1]   <=   ARLEN[LATENCY_AR-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:289:              ARSIZE[LATENCY_AR-1:1]  <=   ARSIZE[LATENCY_AR-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:290:              ARBURST[LATENCY_AR-1:1] <=   ARBURST[LATENCY_AR-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:291:              ARLOCK[LATENCY_AR-1:1]  <=   ARLOCK[LATENCY_AR-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:292:              ARCACHE[LATENCY_AR-1:1] <=   ARCACHE[LATENCY_AR-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:293:              ARPROT[LATENCY_AR-1:1]  <=   ARPROT[LATENCY_AR-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:294:              ARREGION[LATENCY_AR-1:1]<=   ARREGION[LATENCY_AR-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:295:              ARUSER[LATENCY_AR-1:1]  <=   ARUSER[LATENCY_AR-2:0]  ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:296:              ARQOS[LATENCY_AR-1:1]   <=   ARQOS[LATENCY_AR-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:297:              ARVALID[LATENCY_AR-1:1] <=   ARVALID[LATENCY_AR-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:316:              RID[k]    <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:317:              RDATA[k]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:318:              RRESP[k]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:319:              RLAST[k]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:320:              RUSER[k]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:321:              RVALID[k] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:335:              RID[LATENCY_R-1:1]      <= RID[LATENCY_R-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:336:              RDATA[LATENCY_R-1:1]    <= RDATA[LATENCY_R-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:337:              RRESP[LATENCY_R-1:1]    <= RRESP[LATENCY_R-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:338:              RLAST[LATENCY_R-1:1]    <= RLAST[LATENCY_R-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:339:              RUSER[LATENCY_R-1:1]    <= RUSER[LATENCY_R-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:340:              RVALID[LATENCY_R-1:1]   <= RVALID[LATENCY_R-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:358:              BID[l]    <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:359:              BRESP[l]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:360:              BUSER[l]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:361:              BVALID[l] <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:373:              BID[LATENCY_B-1:1]      <= BID[LATENCY_B-2:0]   ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:374:              BRESP[LATENCY_B-1:1]    <= BRESP[LATENCY_B-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:375:              BUSER[LATENCY_B-1:1]    <= BUSER[LATENCY_B-2:0] ;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:376:              BVALID[LATENCY_B-1:1]   <= BVALID[LATENCY_B-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:398:              WDATA[m]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:399:              WSTRB[m]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:400:              WLAST[m]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:401:              WUSER[m]   <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:402:              WVALID[m]  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:416:              WDATA [LATENCY_W-1:1]  <= WDATA [LATENCY_W-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:417:              WSTRB [LATENCY_W-1:1]  <= WSTRB [LATENCY_W-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:418:              WLAST [LATENCY_W-1:1]  <= WLAST [LATENCY_W-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:419:              WUSER [LATENCY_W-1:1]  <= WUSER [LATENCY_W-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:420:              WVALID[LATENCY_W-1:1]  <= WVALID[LATENCY_W-2:0];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:349:            RR_FLAG <= 1'b0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:656:            CountBurstCS <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:659:            ARLEN_Q       <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:660:            ARADDR_Q      <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:661:            ARID_Q        <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:662:            ARUSER_Q      <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:663:            ar_size_q     <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:664:            RVALID        <= 1'b0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:667:            AWADDR_Q      <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:668:            AWID_Q        <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:669:            AWUSER_Q      <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:670:            AWLEN_Q       <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:671:            arlen_fixed_q <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:672:            awlen_fixed_q <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:673:            aw_size_q     <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:674:            address_q     <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:285:            ax_req_q  <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:286:            req_addr_q <= '0;
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:287:            cnt_q      <= '0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:70:                inter_rst_ni <= 0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:71:                inter_rst1_ni <= 0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:72:                encry_decry_i <= 0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:73:                prime_i <= 1024'b0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:74:                prime1_i <= 1024'b0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:75:                msg_in <= 2048'b0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:76:                //msg_out <= 2048'b0;
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:82:                    inter_rst_ni <= reglk_ctrl_i[3] ? inter_rst_ni : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:84:                    inter_rst1_ni <= reglk_ctrl_i[3] ? inter_rst1_ni : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:86:                    encry_decry_i <= reglk_ctrl_i[3] ? encry_decry_i : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:88:                    prime_i[31:0] <= reglk_ctrl_i[3] ? prime_i[31:0] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:90:                    prime_i[63:32] <= reglk_ctrl_i[3] ? prime_i[63:32] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:92:                    prime_i[95:64] <= reglk_ctrl_i[3] ? prime_i[95:64] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:94:                    prime_i[127:96] <= reglk_ctrl_i[3] ? prime_i[127:96] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:96:                    prime_i[159:128] <= reglk_ctrl_i[3] ? prime_i[159:128] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:98:                    prime_i[191:160] <= reglk_ctrl_i[3] ? prime_i[191:160] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:100:                    prime_i[223:192] <= reglk_ctrl_i[3] ? prime_i[223:192] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:102:                    prime_i[255:224] <= reglk_ctrl_i[3] ? prime_i[255:224] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:104:                    prime_i[287:256] <= reglk_ctrl_i[3] ? prime_i[287:256] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:106:                    prime_i[319:288] <= reglk_ctrl_i[3] ? prime_i[319:288] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:108:                    prime_i[351:320] <= reglk_ctrl_i[3] ? prime_i[351:320] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:110:                    prime_i[383:352] <= reglk_ctrl_i[3] ? prime_i[383:352] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:112:                    prime_i[415:384] <= reglk_ctrl_i[3] ? prime_i[415:384] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:114:                    prime_i[447:416] <= reglk_ctrl_i[3] ? prime_i[447:416] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:116:                    prime_i[479:448] <= reglk_ctrl_i[3] ? prime_i[479:448] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:118:                    prime_i[511:480] <= reglk_ctrl_i[3] ? prime_i[511:480] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:120:                    prime_i[543:512] <= reglk_ctrl_i[3] ? prime_i[543:512] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:122:                    prime_i[575:544] <= reglk_ctrl_i[3] ? prime_i[575:544] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:124:                    prime_i[607:576] <= reglk_ctrl_i[3] ? prime_i[607:576] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:126:                    prime_i[639:608] <= reglk_ctrl_i[3] ? prime_i[639:608] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:128:                    prime_i[671:640] <= reglk_ctrl_i[3] ? prime_i[671:640] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:130:                    prime_i[703:672] <= reglk_ctrl_i[3] ? prime_i[703:672] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:132:                    prime_i[735:704] <= reglk_ctrl_i[3] ? prime_i[735:704] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:134:                    prime_i[767:736] <= reglk_ctrl_i[3] ? prime_i[767:736] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:136:                    prime_i[799:768] <= reglk_ctrl_i[3] ? prime_i[799:768] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:138:                    prime_i[831:800] <= reglk_ctrl_i[3] ? prime_i[831:800] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:140:                    prime_i[863:832] <= reglk_ctrl_i[3] ? prime_i[863:832] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:142:                    prime_i[895:864] <= reglk_ctrl_i[3] ? prime_i[895:864] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:144:                    prime_i[927:896] <= reglk_ctrl_i[3] ? prime_i[927:896] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:146:                    prime_i[959:928] <= reglk_ctrl_i[3] ? prime_i[959:928] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:148:                    prime_i[991:960] <= reglk_ctrl_i[3] ? prime_i[991:960] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:150:                    prime_i[1023:992] <= reglk_ctrl_i[3] ? prime_i[1023:992] : wdata[31:0];    
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:153:                    prime1_i[31:0] <= reglk_ctrl_i[3] ? prime1_i[31:0] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:155:                    prime1_i[63:32] <= reglk_ctrl_i[3] ? prime1_i[63:32] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:157:                    prime1_i[95:64] <= reglk_ctrl_i[3] ? prime1_i[95:64] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:159:                    prime1_i[127:96] <= reglk_ctrl_i[3] ? prime1_i[127:96] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:161:                    prime1_i[159:128] <= reglk_ctrl_i[3] ? prime1_i[159:128] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:163:                    prime1_i[191:160] <= reglk_ctrl_i[3] ? prime1_i[191:160] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:165:                    prime1_i[223:192] <= reglk_ctrl_i[3] ? prime1_i[223:192] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:167:                    prime1_i[255:224] <= reglk_ctrl_i[3] ? prime1_i[255:224] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:169:                    prime1_i[287:256] <= reglk_ctrl_i[3] ? prime1_i[287:256] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:171:                    prime1_i[319:288] <= reglk_ctrl_i[3] ? prime1_i[319:288] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:173:                    prime1_i[351:320] <= reglk_ctrl_i[3] ? prime1_i[351:320] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:175:                    prime1_i[383:352] <= reglk_ctrl_i[3] ? prime1_i[383:352] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:177:                    prime1_i[415:384] <= reglk_ctrl_i[3] ? prime1_i[415:384] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:179:                    prime1_i[447:416] <= reglk_ctrl_i[3] ? prime1_i[447:416] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:181:                    prime1_i[479:448] <= reglk_ctrl_i[3] ? prime1_i[479:448] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:183:                    prime1_i[511:480] <= reglk_ctrl_i[3] ? prime1_i[511:480] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:185:                    prime1_i[543:512] <= reglk_ctrl_i[3] ? prime1_i[543:512] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:187:                    prime1_i[575:544] <= reglk_ctrl_i[3] ? prime1_i[575:544] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:189:                    prime1_i[607:576] <= reglk_ctrl_i[3] ? prime1_i[607:576] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:191:                    prime1_i[639:608] <= reglk_ctrl_i[3] ? prime1_i[639:608] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:193:                    prime1_i[671:640] <= reglk_ctrl_i[3] ? prime1_i[671:640] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:195:                    prime1_i[703:672] <= reglk_ctrl_i[3] ? prime1_i[703:672] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:197:                    prime1_i[735:704] <= reglk_ctrl_i[3] ? prime1_i[735:704] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:199:                    prime1_i[767:736] <= reglk_ctrl_i[3] ? prime1_i[767:736] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:201:                    prime1_i[799:768] <= reglk_ctrl_i[3] ? prime1_i[799:768] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:203:                    prime1_i[831:800] <= reglk_ctrl_i[3] ? prime1_i[831:800] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:205:                    prime1_i[863:832] <= reglk_ctrl_i[3] ? prime1_i[863:832] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:207:                    prime1_i[895:864] <= reglk_ctrl_i[3] ? prime1_i[895:864] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:209:                    prime1_i[927:896] <= reglk_ctrl_i[3] ? prime1_i[927:896] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:211:                    prime1_i[959:928] <= reglk_ctrl_i[3] ? prime1_i[959:928] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:213:                    prime1_i[991:960] <= reglk_ctrl_i[3] ? prime1_i[991:960] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:215:                    prime1_i[1023:992] <= reglk_ctrl_i[3] ? prime1_i[1023:992] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:218:                    msg_in[31:0] <= reglk_ctrl_i[3] ? msg_in[31:0] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:220:                    msg_in[63:32] <= reglk_ctrl_i[3] ? msg_in[63:32] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:222:                    msg_in[95:64] <= reglk_ctrl_i[3] ? msg_in[95:64] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:224:                    msg_in[127:96] <= reglk_ctrl_i[3] ? msg_in[127:96] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:226:                    msg_in[159:128] <= reglk_ctrl_i[3] ? msg_in[159:128] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:228:                    msg_in[191:160] <= reglk_ctrl_i[3] ? msg_in[191:160] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:230:                    msg_in[223:192] <= reglk_ctrl_i[3] ? msg_in[223:192] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:232:                    msg_in[255:224] <= reglk_ctrl_i[3] ? msg_in[255:224] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:234:                    msg_in[287:256] <= reglk_ctrl_i[3] ? msg_in[287:256] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:236:                    msg_in[319:288] <= reglk_ctrl_i[3] ? msg_in[319:288] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:238:                    msg_in[351:320] <= reglk_ctrl_i[3] ? msg_in[351:320] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:240:                    msg_in[383:352] <= reglk_ctrl_i[3] ? msg_in[383:352] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:242:                    msg_in[415:384] <= reglk_ctrl_i[3] ? msg_in[415:384] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:244:                    msg_in[447:416] <= reglk_ctrl_i[3] ? msg_in[447:416] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:246:                    msg_in[479:448] <= reglk_ctrl_i[3] ? msg_in[479:448] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:248:                    msg_in[511:480] <= reglk_ctrl_i[3] ? msg_in[511:480] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:250:                    msg_in[543:512] <= reglk_ctrl_i[3] ? msg_in[543:512] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:252:                    msg_in[575:544] <= reglk_ctrl_i[3] ? msg_in[575:544] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:254:                    msg_in[607:576] <= reglk_ctrl_i[3] ? msg_in[607:576] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:256:                    msg_in[639:608] <= reglk_ctrl_i[3] ? msg_in[639:608] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:258:                    msg_in[671:640] <= reglk_ctrl_i[3] ? msg_in[671:640] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:260:                    msg_in[703:672] <= reglk_ctrl_i[3] ? msg_in[703:672] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:262:                    msg_in[735:704] <= reglk_ctrl_i[3] ? msg_in[735:704] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:264:                    msg_in[767:736] <= reglk_ctrl_i[3] ? msg_in[767:736] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:266:                    msg_in[799:768] <= reglk_ctrl_i[3] ? msg_in[799:768] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:268:                    msg_in[831:800] <= reglk_ctrl_i[3] ? msg_in[831:800] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:270:                    msg_in[863:832] <= reglk_ctrl_i[3] ? msg_in[863:832] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:272:                    msg_in[895:864] <= reglk_ctrl_i[3] ? msg_in[895:864] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:274:                    msg_in[927:896] <= reglk_ctrl_i[3] ? msg_in[927:896] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:276:                    msg_in[959:928] <= reglk_ctrl_i[3] ? msg_in[959:928] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:278:                    msg_in[991:960] <= reglk_ctrl_i[3] ? msg_in[991:960] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:280:                    msg_in[1023:992] <= reglk_ctrl_i[3] ? msg_in[1023:992] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:282:                    msg_in[1055:1024] <= reglk_ctrl_i[3] ? msg_in[1055:1024] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:284:                    msg_in[1087:1056] <= reglk_ctrl_i[3] ? msg_in[1087:1056] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:286:                    msg_in[1119:1088] <= reglk_ctrl_i[3] ? msg_in[1087:1056] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:288:                    msg_in[1151:1120] <= reglk_ctrl_i[3] ? msg_in[1151:1120] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:290:                    msg_in[1183:1152] <= reglk_ctrl_i[3] ? msg_in[1183:1152] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:292:                    msg_in[1215:1184] <= reglk_ctrl_i[3] ? msg_in[1215:1184] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:294:                    msg_in[1247:1216] <= reglk_ctrl_i[3] ? msg_in[1247:1216] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:296:                    msg_in[1279:1248] <= reglk_ctrl_i[3] ? msg_in[1279:1248] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:298:                    msg_in[1311:1280] <= reglk_ctrl_i[3] ? msg_in[1311:1280] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:300:                    msg_in[1343:1312] <= reglk_ctrl_i[3] ? msg_in[1343:1312] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:302:                    msg_in[1375:1344] <= reglk_ctrl_i[3] ? msg_in[1375:1344] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:304:                    msg_in[1407:1376] <= reglk_ctrl_i[3] ? msg_in[1407:1376] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:306:                    msg_in[1439:1408] <= reglk_ctrl_i[3] ? msg_in[1439:1408] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:308:                    msg_in[1471:1440] <= reglk_ctrl_i[3] ? msg_in[1471:1440] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:310:                    msg_in[1503:1472] <= reglk_ctrl_i[3] ? msg_in[1503:1472] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:312:                    msg_in[1535:1504] <= reglk_ctrl_i[3] ? msg_in[1535:1504] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:314:                    msg_in[1567:1536] <= reglk_ctrl_i[3] ? msg_in[1567:1536] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:316:                    msg_in[1599:1568] <= reglk_ctrl_i[3] ? msg_in[1599:1568] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:318:                    msg_in[1631:1600] <= reglk_ctrl_i[3] ? msg_in[1631:1600] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:320:                    msg_in[1663:1632] <= reglk_ctrl_i[3] ? msg_in[1663:1632] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:322:                    msg_in[1695:1664] <= reglk_ctrl_i[3] ? msg_in[1695:1664] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:324:                    msg_in[1727:1696] <= reglk_ctrl_i[3] ? msg_in[1727:1696] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:326:                    msg_in[1759:1728] <= reglk_ctrl_i[3] ? msg_in[1759:1728] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:328:                    msg_in[1791:1760] <= reglk_ctrl_i[3] ? msg_in[1791:1760] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:330:                    msg_in[1823:1792] <= reglk_ctrl_i[3] ? msg_in[1823:1792] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:332:                    msg_in[1855:1824] <= reglk_ctrl_i[3] ? msg_in[1855:1824] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:334:                    msg_in[1887:1856] <= reglk_ctrl_i[3] ? msg_in[1887:1856] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:336:                    msg_in[1919:1888] <= reglk_ctrl_i[3] ? msg_in[1919:1888] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:338:                    msg_in[1951:1920] <= reglk_ctrl_i[3] ? msg_in[1951:1920] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:340:                    msg_in[1983:1952] <= reglk_ctrl_i[3] ? msg_in[1983:1952] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:342:                    msg_in[2015:1984] <= reglk_ctrl_i[3] ? msg_in[2015:1984] : wdata[31:0];
piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv:344:                    msg_in[2047:2016] <= reglk_ctrl_i[3] ? msg_in[2047:2016] : wdata[31:0];    
piton/design/chip/tile/ariane/src/rsa/inverter.v:41:            y_prev <= 0;
piton/design/chip/tile/ariane/src/rsa/inverter.v:63:                         y_prev <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BW_allocator.sv:131:      outstanding_counter  <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BW_allocator.sv:141:                    outstanding_counter  <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BW_allocator.sv:160:    error_user_S <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BW_allocator.sv:161:    error_id_S   <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AR.sv:95:              assign match_region_int[j][i]  =  (enable_region_i[j][i] == 1'b1 ) ? (araddr_i >= START_ADDR_i[j][i]) && (araddr_i <= END_ADDR_i[j][i]) : 1'b0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_address_decoder_AW.sv:115:              assign match_region_int[j][i]  =  (enable_region_i[j][i] == 1'b1 ) ? (awaddr_i >= START_ADDR_i[j][i]) && (awaddr_i <= END_ADDR_i[j][i]) : 1'b0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:196:      wdata_done_reg_dly  <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:197:      awaddr_done_reg_dly <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:211:      awaddr_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:212:      waddr_reg       <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:219:        awready   <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:221:        waddr_reg <= {2'b00,s_axi_awaddr[31:2]};
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:226:        awaddr_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:236:      wdata_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:238:      wdata_reg      <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:239:      wstrb_reg      <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:245:        wready   <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:253:        wdata_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:263:      bvalid            <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:264:      wresp_done_reg    <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:265:      wresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:278:          bvalid         <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:280:          wresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:285:        bvalid         <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:286:        wresp_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:287:        wresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:297:      araddr_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:299:      raddr_reg       <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:305:        arready   <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:312:        araddr_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:323:      rresp_done_reg    <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:324:      rvalid            <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:325:      rresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:338:          rvalid            <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:340:          rresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:345:        rvalid         <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:346:        rresp_done_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:347:        rresp_running_reg <= 0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_regs_top.sv:396:                    cfg_reg[ (y*4) + (k*4*N_REGION_MAX) + 2]    <= {  {(C_S_AXI_DATA_WIDTH-1) {1'b0}} , init_valid_rule_i [y][k]};
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:128:                     cfg_req_START_ADDR[PADDR_i[7:2]]  <= PWDATA_i[31:0];
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:133:                      cfg_req_END_ADDR[PADDR_i[7:2]]     <= PWDATA_i[31:0];
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:138:                      cfg_req_valid_rule[PADDR_i[7:2]]  <= PWDATA_i[N_MASTER_PORT-1:0];
piton/design/chip/tile/ariane/src/axi_node/src/apb_regs_top.sv:143:                      cfg_req_END_ADDR[PADDR_i[7:2]]    <= PWDATA_i[N_MASTER_PORT-1:0];
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:139:      outstanding_counter  <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:149:                    outstanding_counter  <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:170:    CounterBurstCS <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:171:    error_user_S   <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:172:    error_id_S     <= '0;
piton/design/chip/tile/ariane/src/axi_node/src/axi_BR_allocator.sv:173:    error_len_S    <= '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:143:      filter_clear <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:147:      look_data    <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:148:      incr_data    <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:149:      incr_valid   <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:150:      decr_data    <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:151:      decr_valid   <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:152:      filter_clear <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:198:          incr_data  <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:199:          incr_valid <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:219:            decr_data  <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:220:            decr_valid <= #TAppli 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:248:      decr_data  <= #TAppli '0;
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:249:      decr_valid <= #TAppli 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:93:            cb.clr <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:96:            cb.inp_valid <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:104:                        cb.inp_data     <= $urandom_range(0,256);
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:108:                        cb.clr <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:109:                        cb.inp_data     <= $urandom_range(0,256);
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:110:                        cb.inp_valid    <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:114:                        cb.inp_valid    <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:116:                        cb.clr          <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/stream_register_tb.sv:130:                cb.oup_ready    <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/sub_per_hash_tb.sv:98:      data <= '0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:59:    passed_checks <= 0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:60:    failed_checks <= 0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:61:    addr_map       <= map_0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:62:    en_default_idx <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:77:    addr_map       <= map_0;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:126:      src_data_i  <= #(tck_src*0.2) stimulus;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:127:      src_valid_i <= #(tck_src*0.2) 1;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:136:      src_valid_i <= #(tck_src*0.2) 0;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:157:      dst_ready_i <= #(tck_dst*0.2) 1;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv:176:      dst_ready_i <= #(tck_dst*0.2) 0;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:94:        flush       <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:96:        try_push    <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:109:                    try_push    <= #TA 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:114:                    flush       <= #TA 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/fifo_tb.sv:123:        try_pop <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:131:      src_data_i  <= #(tck_src*0.2) stimulus;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:132:      src_valid_i <= #(tck_src*0.2) 1;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:141:      src_valid_i <= #(tck_src*0.2) 0;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:168:      dst_ready_i <= #(tck_dst*0.2) 1;
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:187:      dst_ready_i <= #(tck_dst*0.2) 0;
piton/design/chip/tile/ariane/src/common_cells/src/sync.sv:26:            reg_q <= 'h0;
piton/design/chip/tile/ariane/src/common_cells/src/sync.sv:28:            reg_q <= {reg_q[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv:33:                d_o <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv:46:                reg_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rstgen_bypass.sv:45:            synch_regs_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/rstgen_bypass.sv:47:            synch_regs_q <= {synch_regs_q[NumRegs-2:0], 1'b1};
piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv:67:      mask_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv:68:      cnt_q  <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator.sv:32:            r_input_reg <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator.sv:33:            sync_a      <= 2'b00;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:113:            read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:114:            write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:115:            status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:118:                read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:119:                write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:120:                status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:131:            mem_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/clk_div.sv:27:            clk_q       <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/clk_div.sv:28:            counter_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/clk_div.sv:30:            clk_q <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:70:        fifo_data_q[i] <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:81:      src_wptr_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv:88:      dst_rptr_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:73:      lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:74:      arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:77:        lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:78:        arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo_adv.sv:89:             Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo_adv.sv:90:             Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo_adv.sv:97:		  Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo_adv.sv:98:		  Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo_adv.sv:253:               FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv:48:        assign alm_empty_o  = (usage <= ALM_EMPTY_TH[ADDR_DEPTH-1:0]);
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_LFSR_8bit.sv:45:             out <= {out[6],out[5],out[4],out[3],out[2],out[1],out[0], linear_feedback};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/pulp_sync.sv:29:          r_reg <= 'h0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/pulp_sync.sv:31:          r_reg <= {r_reg[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo.sv:108:               Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo.sv:109:               Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/generic_fifo.sv:263:         FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/pulp_sync_wedge.sv:49:            serial_q <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:114:             counter            <=  'h0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:115:             div1               <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:118:             is_odd             <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:119:             clk_div_valid_reg  <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:132:                      clk_cnt <= 'h0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:133:                      is_odd  <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:137:                      bypass <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:145:                          is_odd  <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:149:                div1 <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:185:            div2    <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:190:                div2 <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider.sv:177:            reg_clk_div <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider.sv:186:            reg_ext_gate_sync <= 2'b00;
piton/design/chip/tile/ariane/src/common_cells/src/lfsr.sv:269:        out_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/serial_deglitch.sv:29:            count_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/serial_deglitch.sv:30:            q       <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/max_counter.sv:69:           max_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/max_counter.sv:70:           overflow_max_q <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:44:        a_data_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:51:        a_full_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:63:        b_data_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:70:        b_full_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/mv_filter.sv:48:            counter_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/mv_filter.sv:49:            q         <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/sram.sv:38:                write_once_ram <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/sync_wedge.sv:49:            serial_q <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator_tx.sv:30:            r_input_reg <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/edge_propagator_tx.sv:31:            sync_a      <= 2'b00;
piton/design/chip/tile/ariane/src/common_cells/src/plru_tree.sv:106:            plru_tree_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/delta_counter.sv:31:        always_ff @(posedge clk_i or negedge rst_ni) overflow_q <= ~rst_ni ? 1'b0 : overflow_d;
piton/design/chip/tile/ariane/src/common_cells/src/delta_counter.sv:69:           counter_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:89:      req_src_q  <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:90:      data_src_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:100:      ack_src_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:101:      ack_q     <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:140:      ack_dst_q  <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:150:      data_dst_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:159:      req_dst_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:160:      req_q0    <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:161:      req_q1    <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:165:      req_q1    <= req_q0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:106:            lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:109:              lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:132:            req_q  <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:135:              req_q  <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:149:          rr_q   <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:152:            rr_q   <= '0;
piton/design/chip/tile/ariane/src/common_cells/formal/fall_through_register_properties.sv:60:            stalls <= 0;
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:84:            writes <= 0;
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:85:            reads  <= 0;
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:88:                writes <= 0;
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:89:                reads  <= 0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:459:        operand_a_q   <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:460:        operand_b_q   <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:461:        operand_c_q   <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:462:        fpu_op_q      <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:463:        fpu_op_mod_q  <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:464:        fpu_srcfmt_q  <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:465:        fpu_dstfmt_q  <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:466:        fpu_ifmt_q    <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:467:        fpu_rm_q      <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:468:        fpu_vec_op_q  <= '0;
piton/design/chip/tile/ariane/src/fpu_wrap.sv:469:        fpu_tag_q     <= '0;
piton/design/chip/tile/ariane/src/ariane_regfile.sv:62:            wdata_q <= '0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:80:        startHash_r <= 1'b0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:81:        newMessage_r <= 1'b0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:98:                startHash <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:99:                newMessage <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:100:                data[0] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:101:                data[1] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:102:                data[2] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:103:                data[3] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:104:                data[4] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:105:                data[5] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:106:                data[6] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:107:                data[7] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:108:                data[8] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:109:                data[9] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:110:                data[10] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:111:                data[11] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:112:                data[12] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:113:                data[13] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:114:                data[14] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:115:                data[15] <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:122:                            startHash <= reglk_ctrl_i[1] ? startHash : wdata[0];
piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv:126:                        data[0] <= reglk_ctrl_i[3] ? data[0] : wdata;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:115:                w_mem[00]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:116:                w_mem[01]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:117:                w_mem[02]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:118:                w_mem[03]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:119:                w_mem[04]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:120:                w_mem[05]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:121:                w_mem[06]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:122:                w_mem[07]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:123:                w_mem[08]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:124:                w_mem[09]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:125:                w_mem[10]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:126:                w_mem[11]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:127:                w_mem[12]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:128:                w_mem[13]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:129:                w_mem[14]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:130:                w_mem[15]             <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:131:                w_ctr_reg             <= 6'h00;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:138:                        w_mem[00] <= w_mem00_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:139:                        w_mem[01] <= w_mem01_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:140:                        w_mem[02] <= w_mem02_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:141:                        w_mem[03] <= w_mem03_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:142:                        w_mem[04] <= w_mem04_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:143:                        w_mem[05] <= w_mem05_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:144:                        w_mem[06] <= w_mem06_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:145:                        w_mem[07] <= w_mem07_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:146:                        w_mem[08] <= w_mem08_new;
piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v:147:                        w_mem[09] <= w_mem09_new;
piton/design/chip/tile/ariane/src/sha256/sha256.v:205:                a_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:206:                b_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:207:                c_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:208:                d_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:209:                e_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:210:                f_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:211:                g_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:212:                h_reg            <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:213:                H0_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:214:                H1_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:215:                H2_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:216:                H3_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:217:                H4_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:218:                H5_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:219:                H6_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:220:                H7_reg           <= 32'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:221:                digest_valid_reg <= 0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:222:                t_ctr_reg        <= 6'h0;
piton/design/chip/tile/ariane/src/sha256/sha256.v:242:                        H0_reg <= H0_new;
piton/design/chip/tile/ariane/src/dma/dma.sv:115:          //start_d <= 'b0;
piton/design/chip/tile/ariane/src/dma/dma.sv:116:          start_d <= 'b0 ; 
piton/design/chip/tile/ariane/src/dma/dma.sv:117:          length_d <= 'b0 ;
piton/design/chip/tile/ariane/src/dma/dma.sv:118:          source_addr_lsb_d <= 'b0 ; 
piton/design/chip/tile/ariane/src/dma/dma.sv:119:          source_addr_msb_d <= 'b0 ; 
piton/design/chip/tile/ariane/src/dma/dma.sv:120:          dest_addr_lsb_d <= 'b0 ; 
piton/design/chip/tile/ariane/src/dma/dma.sv:121:          dest_addr_msb_d <= 'b0 ; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:101://        startHash_r <= 1'b0;
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:102://        newMessage_r <= 1'b0;
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:119:                    core_lock_reg <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:120:                    start_reg <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:121:                    length_reg <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:122:                    source_addr_lsb_reg<= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:123:                    source_addr_msb_reg<= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:124:                    dest_addr_lsb_reg  <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:125:                    dest_addr_msb_reg  <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:126:                    done_reg  <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:127:                    end_reg  <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:146:                        core_lock_reg <= (wdata==0) ? 0 : ((core_lock_reg==0) ? wdata : 0); 
piton/design/chip/tile/ariane/src/mult.sv:134:            word_op_q <= '0;
piton/design/chip/tile/ariane/src/ariane.sv:827:      cycles <= 0;
piton/design/chip/tile/ariane/src/store_unit.sv:264:            st_be_q        <= '0;
piton/design/chip/tile/ariane/src/store_unit.sv:265:            st_data_q      <= '0;
piton/design/chip/tile/ariane/src/store_unit.sv:266:            st_data_size_q <= '0;
piton/design/chip/tile/ariane/src/store_unit.sv:267:            trans_id_q     <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:232:      op_a_q         <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:233:      op_b_q         <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:234:      res_q          <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:235:      cnt_q          <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:236:      id_q           <= '0;
piton/design/chip/tile/ariane/src/serdiv.sv:237:      rem_sel_q      <= 1'b0;
piton/design/chip/tile/ariane/src/serdiv.sv:238:      comp_inv_q     <= 1'b0;
piton/design/chip/tile/ariane/src/serdiv.sv:239:      res_inv_q      <= 1'b0;
piton/design/chip/tile/ariane/src/serdiv.sv:240:      op_b_zero_q    <= 1'b0;
piton/design/chip/tile/ariane/src/serdiv.sv:241:      div_res_zero_q <= 1'b0;
piton/design/chip/tile/ariane/src/id_stage.sv:122:            issue_q <= '0;
piton/design/chip/tile/ariane/src/scoreboard.sv:356:      mem_q                 <= '{default: 0};
piton/design/chip/tile/ariane/src/scoreboard.sv:357:      issue_cnt_q           <= '0;
piton/design/chip/tile/ariane/src/scoreboard.sv:358:      commit_pointer_q      <= '0;
piton/design/chip/tile/ariane/src/scoreboard.sv:359:      issue_pointer_q       <= '0;
piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v:76:always @(posedge clk)	w[0] <= #1 kld ? key[127:096] : w[0]^subword^rcon;
piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v:77:always @(posedge clk)	w[1] <= #1 kld ? key[095:064] : w[0]^w[1]^subword^rcon;
piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v:78:always @(posedge clk)	w[2] <= #1 kld ? key[063:032] : w[0]^w[2]^w[1]^subword^rcon;
piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v:79:always @(posedge clk)	w[3] <= #1 kld ? key[031:000] : w[0]^w[3]^w[2]^w[1]^subword^rcon;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:62:		state <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:63:		ct_valid_out <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:64:		ctr <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:65:		rst_internal <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:66:		cii_IV_vld <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:67:		cii_ctl_vld <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:68:		dii_data_size <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:69:		dii_data_vld <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:70:		dii_data <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:71:		dii_last_word <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:79:				ctr <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:90:				rst_internal <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:101:			cii_ctl_vld <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:119:			cii_IV_vld <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:127:			dii_data <= 128'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:129:			dii_last_word <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:135:			dii_data_vld  <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:152:			dii_data_type <= 1'b0; 
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:158:			dii_data_vld  <= 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes2_interface.v:172:			state <= s0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:269:        H       <= #1 0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:270:        EkY0    <= #1 0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:275:        EkY0  <= #1 nxt_EkY0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:511:      enc_byte_cnt <= #1 0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:517:      aad_byte_cnt <= #1 0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:523:      gfm_cnt <= #1 4'd0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:530:      gfm_result <= #1 0;
piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v:540:        z_in     <= #1 {`SIZE{1'b0}};
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:110:	if(!rst)	dcnt <= #1 4'h0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:116:	if(kdone)	dcnt <= #1 4'h0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:121:	if(!rst)	go <= #1 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:123:	if(ld | done)		go <= #1 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:136:always @(posedge clk)	sa33 <= #1 ld_r ? text_in_r[007:000] ^ w3[07:00] : sa33_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:137:always @(posedge clk)	sa23 <= #1 ld_r ? text_in_r[015:008] ^ w3[15:08] : sa23_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:138:always @(posedge clk)	sa13 <= #1 ld_r ? text_in_r[023:016] ^ w3[23:16] : sa13_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:139:always @(posedge clk)	sa03 <= #1 ld_r ? text_in_r[031:024] ^ w3[31:24] : sa03_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:140:always @(posedge clk)	sa32 <= #1 ld_r ? text_in_r[039:032] ^ w2[07:00] : sa32_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:141:always @(posedge clk)	sa22 <= #1 ld_r ? text_in_r[047:040] ^ w2[15:08] : sa22_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:142:always @(posedge clk)	sa12 <= #1 ld_r ? text_in_r[055:048] ^ w2[23:16] : sa12_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:143:always @(posedge clk)	sa02 <= #1 ld_r ? text_in_r[063:056] ^ w2[31:24] : sa02_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:144:always @(posedge clk)	sa31 <= #1 ld_r ? text_in_r[071:064] ^ w1[07:00] : sa31_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:145:always @(posedge clk)	sa21 <= #1 ld_r ? text_in_r[079:072] ^ w1[15:08] : sa21_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:146:always @(posedge clk)	sa11 <= #1 ld_r ? text_in_r[087:080] ^ w1[23:16] : sa11_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:147:always @(posedge clk)	sa01 <= #1 ld_r ? text_in_r[095:088] ^ w1[31:24] : sa01_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:148:always @(posedge clk)	sa30 <= #1 ld_r ? text_in_r[103:096] ^ w0[07:00] : sa30_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:149:always @(posedge clk)	sa20 <= #1 ld_r ? text_in_r[111:104] ^ w0[15:08] : sa20_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:150:always @(posedge clk)	sa10 <= #1 ld_r ? text_in_r[119:112] ^ w0[23:16] : sa10_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:151:always @(posedge clk)	sa00 <= #1 ld_r ? text_in_r[127:120] ^ w0[31:24] : sa00_next;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:200:always @(posedge clk) text_out[127:120] <= #1 sa00_ark;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:201:always @(posedge clk) text_out[095:088] <= #1 sa01_ark;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:202:always @(posedge clk) text_out[063:056] <= #1 sa02_ark;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:203:always @(posedge clk) text_out[031:024] <= #1 sa03_ark;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:286:	if(!rst)	kb_ld <= #1 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:290:	if(kcnt==4'h0)	kb_ld <= #1 1'b0;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:292:always @(posedge clk)	kdone <= #1 (kcnt==4'h0) & !kld;
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:293:always @(posedge clk)	if(kb_ld) kb[kcnt] <= #1 {wk3, wk2, wk1, wk0};
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:88:                start <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:89:                p_c[0] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:90:                p_c[1] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:91:                p_c[2] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:92:                p_c[3] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:93:                state[0] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:94:                state[1] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:95:                state[2] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:96:                state[3] <= 0;
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:102:                    start  <= reglk_ctrl_i[1] ? start  : wdata[0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:104:                    p_c[3] <= reglk_ctrl_i[3] ? p_c[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:106:                    p_c[2] <= reglk_ctrl_i[3] ? p_c[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:108:                    p_c[1] <= reglk_ctrl_i[3] ? p_c[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:110:                    p_c[0] <= reglk_ctrl_i[3] ? p_c[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:112:                    key0[3] <= reglk_ctrl_i[5] ? key0[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:114:                    key0[2] <= reglk_ctrl_i[5] ? key0[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:116:                    key0[1] <= reglk_ctrl_i[5] ? key0[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:118:                    key0[0] <= reglk_ctrl_i[5] ? key0[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:120:                    state[3] <= reglk_ctrl_i[3] ? state[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:122:                    state[2] <= reglk_ctrl_i[3] ? state[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:124:                    state[1] <= reglk_ctrl_i[3] ? state[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:126:                    state[0] <= reglk_ctrl_i[3] ? state[0] : wdata[31:0];                   
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:128:                    key1[3] <= reglk_ctrl_i[5] ? key1[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:130:                    key1[2] <= reglk_ctrl_i[5] ? key1[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:132:                    key1[1] <= reglk_ctrl_i[5] ? key1[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:134:                    key1[0] <= reglk_ctrl_i[5] ? key1[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:136:                    key2[3] <= reglk_ctrl_i[5] ? key2[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:138:                    key2[2] <= reglk_ctrl_i[5] ? key2[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:140:                    key2[1] <= reglk_ctrl_i[5] ? key2[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:142:                    key2[0] <= reglk_ctrl_i[5] ? key2[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv:144:                    key_sel <= reglk_ctrl_i[1] ? key_sel : wdata[31:0];
piton/design/chip/tile/ariane/src/aes2/aes_rcon.v:71:	if(kld)		out <= #1 32'h01_00_00_00;
piton/design/chip/tile/ariane/src/aes2/aes_rcon.v:76:	if(kld)		rcnt <= #1 4'h0;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:107:	if(rst)	begin dcnt <=  4'h0;	 end
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:115:always @(posedge clk) done <=  !(|dcnt[3:1]) & dcnt[0] & !ld;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:125:always @(posedge clk)   	sa33 <=  ld_r ? text_in_r[007:000] ^ w3[07:00] : sa33_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:126:always @(posedge clk)   	sa23 <=  ld_r ? text_in_r[015:008] ^ w3[15:08] : sa23_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:127:always @(posedge clk)   	sa13 <=  ld_r ? text_in_r[023:016] ^ w3[23:16] : sa13_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:128:always @(posedge clk)   	sa03 <=  ld_r ? text_in_r[031:024] ^ w3[31:24] : sa03_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:129:always @(posedge clk)   	sa32 <=  ld_r ? text_in_r[039:032] ^ w2[07:00] : sa32_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:130:always @(posedge clk)   	sa22 <=  ld_r ? text_in_r[047:040] ^ w2[15:08] : sa22_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:131:always @(posedge clk)   	sa12 <=  ld_r ? text_in_r[055:048] ^ w2[23:16] : sa12_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:132:always @(posedge clk)   	sa02 <=  ld_r ? text_in_r[063:056] ^ w2[31:24] : sa02_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:133:always @(posedge clk)   	sa31 <=  ld_r ? text_in_r[071:064] ^ w1[07:00] : sa31_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:134:always @(posedge clk)   	sa21 <=  ld_r ? text_in_r[079:072] ^ w1[15:08] : sa21_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:135:always @(posedge clk)   	sa11 <=  ld_r ? text_in_r[087:080] ^ w1[23:16] : sa11_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:136:always @(posedge clk)   	sa01 <=  ld_r ? text_in_r[095:088] ^ w1[31:24] : sa01_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:137:always @(posedge clk)   	sa30 <=  ld_r ? text_in_r[103:096] ^ w0[07:00] : sa30_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:138:always @(posedge clk)   	sa20 <=  ld_r ? text_in_r[111:104] ^ w0[15:08] : sa20_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:139:always @(posedge clk)   	sa10 <=  ld_r ? text_in_r[119:112] ^ w0[23:16] : sa10_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:140:always @(posedge clk)   	sa00 <=  ld_r ? text_in_r[127:120] ^ w0[31:24] : sa00_next;
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:224:	  text_out[127:120] <=  sa00_sr ^ w0[31:24];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:225:	  text_out[095:088] <=  sa01_sr ^ w1[31:24];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:226:     text_out[063:056] <=  sa02_sr ^ w2[31:24];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:227:	  text_out[031:024] <=  sa03_sr ^ w3[31:24];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:228:	  text_out[119:112] <=  sa10_sr ^ w0[23:16];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:232:	  text_out[111:104] <=  sa20_sr ^ w0[15:08];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:233:	  text_out[079:072] <=  sa21_sr ^ w1[15:08];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:234:	  text_out[047:040] <=  sa22_sr ^ w2[15:08];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:235:	  text_out[015:008] <=  sa23_sr ^ w3[15:08];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:236:	  text_out[103:096] <=  sa30_sr ^ w0[07:00];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:237:	  text_out[071:064] <=  sa31_sr ^ w1[07:00];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:238:	  text_out[039:032] <=  sa32_sr ^ w2[07:00];	 
piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v:239:	  text_out[007:000] <=  sa33_sr ^ w3[07:00];   
piton/design/chip/tile/ariane/src/axi_shim.sv:270:            wr_cnt_q      <= '0;
piton/design/chip/tile/ariane/src/controller.sv:175:            fence_active_q <= 1'b0;
piton/design/chip/tile/ariane/src/controller.sv:176:            flush_dcache_o <= 1'b0;
piton/design/chip/tile/ariane/src/store_buffer.sv:225:            speculative_queue_q         <= '{default: 0};
piton/design/chip/tile/ariane/src/store_buffer.sv:226:            speculative_read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/store_buffer.sv:227:            speculative_write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/store_buffer.sv:228:            speculative_status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/store_buffer.sv:240:            commit_queue_q              <= '{default: 0};
piton/design/chip/tile/ariane/src/store_buffer.sv:241:            commit_read_pointer_q       <= '0;
piton/design/chip/tile/ariane/src/store_buffer.sv:242:            commit_write_pointer_q      <= '0;
piton/design/chip/tile/ariane/src/store_buffer.sv:243:            commit_status_cnt_q         <= '0;
piton/design/chip/tile/ariane/src/aes1/aes1_core.v:190:          result_valid_reg  <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:175:  assign key_we0  = ((address[11:3] >= ADDR_KEY00) && (address[11:3] <= ADDR_KEY07));
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:207:          init_reg_d <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:208:          next_reg_d <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:222:          encdec_reg <= 1'b0; 
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:223:          keylen_reg0 <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:224:          keylen_reg1 <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:225:          keylen_reg2 <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:226:          init_reg   <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:227:          next_reg   <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:228:          init_reg_d <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:229:          next_reg_d <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:230:          key_sel    <= 2'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:233:            block_reg[i] <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:236:            key_reg0[i] <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:237:            key_reg1[i] <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:238:            key_reg2[i] <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:244:          CTRL_KEYLEN0: keylen_reg0 <= reglk_ctrl_i[3] ? keylen_reg0 : wdata;
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:262:            key_reg0[address[5 : 3]] <= reglk_ctrl_i[3] ? key_reg0[address[5 : 3]] : wdata;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:138:            key_mem [i] <= 128'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:140:          ready_reg        <= 1'b0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:141:          rcon_reg         <= 8'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:142:          round_ctr_reg    <= 4'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:143:          prev_key0_reg    <= 128'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:144:          prev_key1_reg    <= 128'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v:162:            prev_key0_reg <= prev_key0_new;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:219:          block_w0_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:220:          block_w1_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:221:          block_w2_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:222:          block_w3_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:223:          sword_ctr_reg <= 2'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:224:          round_ctr_reg <= 4'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:231:            block_w0_reg <= block_new[127 : 096];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:234:            block_w1_reg <= block_new[095 : 064];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:237:            block_w2_reg <= block_new[063 : 032];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:240:            block_w3_reg <= block_new[031 : 000];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:258:          block_w0_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:259:          block_w1_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:260:          block_w2_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:261:          block_w3_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:262:          sword_ctr_reg <= 2'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:263:          round_ctr_reg <= 4'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:270:            block_w0_reg <= block_new[127 : 096];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:273:            block_w1_reg <= block_new[095 : 064];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:276:            block_w2_reg <= block_new[063 : 032];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:279:            block_w3_reg <= block_new[031 : 000];
piton/design/chip/tile/ariane/src/rand_num/rng_64.v:29:        entropy64    <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_64.v:30:        entropy64_valid <= 0;  
piton/design/chip/tile/ariane/src/rand_num/rng_64.v:36:        entropy64_valid <= 0;   
piton/design/chip/tile/ariane/src/rand_num/rng_top.v:92:		seed_ct <= 2'b0;
piton/design/chip/tile/ariane/src/rand_num/rng_top.v:126:			seed16 <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_top.v:127:			seed32 <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_top.v:128:			seed64 <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_cs.v:79:		cs_state <= 4'b0;
piton/design/chip/tile/ariane/src/rand_num/rng_32.v:29:        entropy32    <= 32'b0;
piton/design/chip/tile/ariane/src/rand_num/rng_32.v:30:        entropy32_valid <= 0;  
piton/design/chip/tile/ariane/src/rand_num/rng_32.v:35:        entropy32_valid <= 0;   
piton/design/chip/tile/ariane/src/rand_num/rng_128.v:28:        entropy128    <= 128'b0;
piton/design/chip/tile/ariane/src/rand_num/rng_128.v:29:        entropy128_valid <= 0;  
piton/design/chip/tile/ariane/src/rand_num/rng_128.v:34:        entropy128_valid <= 0;   
piton/design/chip/tile/ariane/src/rand_num/rng_16.v:29:        entropy16    <= 16'b0;
piton/design/chip/tile/ariane/src/rand_num/rng_16.v:30:        entropy16_valid <= 0;  
piton/design/chip/tile/ariane/src/rand_num/rng_16.v:35:        entropy16_valid <= 0;   
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:92:        load_cnt <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:100:            load <= 0;
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:127:                    poly128[3] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly128[3] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:129:                    poly128[2] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly128[2] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:131:                    poly128[1] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly128[1] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:133:                    poly128[0] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly128[0] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:135:                    poly64[1] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly64[1] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:137:                    poly64[0] <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly64[0] : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:139:                    poly32_big <= debug_mode_i ? wdata[31:0] : (reglk_ctrl_i[5] ? poly32_big : wdata[31:0]);
piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv:141:                    poly16_big <= debug_mode_i ? wdata[15:0] : (reglk_ctrl_i[5] ? poly16_big : wdata[15:0]);
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:80:          if(BEn_SI[0]) Mem_DP[Addr_DI][7:0]   <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:117:          if(BEn_SI[0]) Mem_DP[Addr_DI][0] <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv:141:          RdData_DP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:245:    ArId_DP       <= 'b0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:246:    AwAddr_DP     <= 'b0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:247:    AwId_DP       <= 'b0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/AxiToAxiLitePc.sv:248:    AwValid_DP    <= 'b0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncDpRam.sv:146:          RdDataA_DP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncDpRam.sv:147:          RdDataB_DP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/BramDwc.sv:98:      Addr_SP <= 'b0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRam.sv:89:          RdData_DP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:80:          if(BEn_SI[0]) Mem_DP[Addr_DI][7:0]   <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:113:          if(BEn_SI[0]) Mem_DP[Addr_DI][0] <= WrData_DI[7:0];
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx32.sv:133:          RdData_DP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/BramLogger.sv:250:    WrCntA_SP   <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/BramLogger.sv:259:    Timestamp_SP  <= 0;
piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncTpRam.sv:95:          RdData_DP  <= 0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_no_dcache.sv:320:            req_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_no_dcache.sv:321:            amo_load_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:481:      cl_tag_q      <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:482:      flush_cnt_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:483:      vaddr_q       <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:484:      cmp_en_q      <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:485:      cache_en_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:486:      flush_q       <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:488:      cl_offset_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:489:      repl_way_oh_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:532:      vld_mirror <= '{default:'0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:533:      tag_mirror <= '{default:'0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:296:      bank_idx_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:297:      bank_off_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:298:      vld_sel_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:299:      cmp_en_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:334:      vld_mirror <= '{default:'0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:335:      tag_mirror <= '{default:'0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:235:      address_tag_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:236:      address_idx_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:237:      address_off_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:238:      vld_data_q       <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:239:      data_size_q      <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:240:      rd_req_q         <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:241:      rd_ack_q         <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv:415:            mem_req_q     <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv:416:            hit_way_q     <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:509:    cnt_q                 <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:510:    enable_q              <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:511:    flush_ack_q           <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:512:    mshr_vld_q            <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:513:    mshr_vld_q1           <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:514:    mshr_q                <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:515:    mshr_rdrd_collision_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:516:    miss_req_masked_q     <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:517:    amo_req_q             <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:518:    stores_inflight_q     <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:427:            cnt_q       <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:428:            vaddr_q     <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:429:            tag_q       <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:430:            evict_way_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:431:            flushing_q  <= 1'b0;
piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv:432:            burst_cnt_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:482:      wbuffer_q     <= '{default: '0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:483:      tx_stat_q     <= '{default: '0};
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:484:      nc_pending_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:485:      check_ptr_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:486:      check_ptr_q1  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:487:      check_en_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:488:      check_en_q1   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:489:      rd_tag_q      <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:490:      rd_hit_oh_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:491:      wr_cl_vld_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:492:      wr_cl_idx_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:511:      icache_rd_shift_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:512:      dcache_rd_shift_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:513:      icache_rtrn_vld_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:514:      dcache_rtrn_vld_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:515:      icache_rtrn_tid_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:516:      dcache_rtrn_tid_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:518:      dcache_rtrn_inv_q  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:519:      amo_off_q          <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:520:      amo_gen_r_q        <= 1'b0;
piton/design/chip/tile/ariane/src/cache_subsystem/tag_cmp.sv:100:            id_q <= 0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:494:            mshr_q        <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:496:            cnt_q         <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:497:            evict_way_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:498:            evict_cl_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:499:            serve_amo_q   <= 1'b0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:500:            reservation_q <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:773:            req_q   <= '0;
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:83:                reglk_mem[j] <= 'h0;
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:89:                    reglk_mem[0]  <= reglk_ctrl[3] ? reglk_mem[0] : wdata;
piton/design/chip/tile/ariane/src/multiplier.sv:92:            mult_valid_q    <= '0;
piton/design/chip/tile/ariane/src/multiplier.sv:93:            trans_id_q      <= '0;
piton/design/chip/tile/ariane/src/multiplier.sv:95:            mult_result_q   <= '0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:86:        startHash_r <= 1'b0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:87:        newMessage_r <= 1'b0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:104:                startHash <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:105:                newMessage <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:106:                data[0] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:107:                data[1] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:108:                data[2] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:109:                data[3] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:110:                data[4] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:111:                data[5] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:112:                data[6] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:113:                data[7] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:114:                data[8] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:115:                data[9] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:116:                data[10] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:117:                data[11] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:118:                data[12] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:119:                data[13] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:120:                data[14] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:121:                data[15] <= 0;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:128:                            startHash <= reglk_ctrl_i[1] ? startHash : wdata[0];
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:133:                        data[0] <= reglk_ctrl_i[3] ? data[0] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:165:                        key0[7] <= reglk_ctrl_i[5] ? key0[7] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:167:                        key0[6] <= reglk_ctrl_i[5] ? key0[6] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:169:                        key0[5] <= reglk_ctrl_i[5] ? key0[5] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:171:                        key0[4] <= reglk_ctrl_i[5] ? key0[4] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:173:                        key0[3] <= reglk_ctrl_i[5] ? key0[3] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:175:                        key0[2] <= reglk_ctrl_i[5] ? key0[2] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:177:                        key0[1] <= reglk_ctrl_i[5] ? key0[1] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:179:                        key0[0] <= reglk_ctrl_i[5] ? key0[0] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:195:                        ikey_hash_bytes[0] <= reglk_ctrl_i[5] ? ikey_hash_bytes[0] : wdata;
piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv:211:                        okey_hash_bytes[0] <= reglk_ctrl_i[5] ? okey_hash_bytes[0] : wdata;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:256:            dr_q      <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:258:            address_q <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:259:            data_q    <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:521:            dmcontrol_q    <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:524:            command_q      <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:525:            abstractauto_q <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:526:            progbuf_q      <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:527:            data_q         <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:528:            sbcs_q         <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:529:            sbaddr_q       <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:530:            sbdata_q       <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:534:                dmcontrol_q.haltreq          <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:535:                dmcontrol_q.resumereq        <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:536:                dmcontrol_q.hartreset        <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:537:                dmcontrol_q.zero1            <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:538:                dmcontrol_q.hasel            <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:539:                dmcontrol_q.hartsello        <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:540:                dmcontrol_q.hartselhi        <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:541:                dmcontrol_q.zero0            <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:542:                dmcontrol_q.setresethaltreq  <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:543:                dmcontrol_q.clrresethaltreq  <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:544:                dmcontrol_q.ndmreset         <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:548:                command_q                    <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:549:                cmd_valid_q                  <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:550:                abstractauto_q               <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:551:                progbuf_q                    <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:552:                data_q                       <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:553:                sbcs_q                       <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:554:                sbaddr_q                     <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:555:                sbdata_q                     <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv:577:                havereset_q[k] <= SelectableHarts[k] ? havereset_d[k] : 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:117:            jtag_ir_shift_q <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:230:            td_o     <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:231:            tdo_oe_o <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:332:            bypass_q    <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:333:            dtmcs_q     <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:446:            fwd_rom_q       <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:447:            rdata_q         <= '0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:449:            word_enable32_q <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:461:                halted_q[k]   <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:462:                resuming_q[k] <= 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:464:                halted_q[k]   <= SelectableHarts[k] ? halted_d[k]   : 1'b0;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv:465:                resuming_q[k] <= SelectableHarts[k] ? resuming_d[k] : 1'b0;
piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv:129:            addr_q <= addr_i[$clog2(MEM_SIZE)-1:0];
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:233:            aw_valid <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:234:            aw_ready <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:235:            w_valid  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:236:            w_ready  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:237:            b_valid  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:238:            b_ready  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:239:            ar_valid <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:240:            ar_ready <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:241:            r_valid  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:242:            r_ready  <= 0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:651:            w_cnt_q     <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:652:            w_cnt_req_q <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:653:            w_cnt_inj_q <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:654:            addr_q      <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:655:            id_q        <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:656:            size_q      <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:657:            strb_q      <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:658:            cache_q     <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:659:            prot_q      <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:660:            qos_q       <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:661:            region_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:662:            aw_user_q   <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:663:            w_user_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:664:            w_data_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:665:            result_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:666:            w_d_valid_q <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:667:            atop_q      <= 6'b0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:898:            r_data_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:899:            r_resp_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:900:            r_user_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:901:            r_d_valid_q <= 1'b0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:477:            b_excl_q    <= 1'b0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:478:            r_excl_q    <= 1'b0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:480:            w_addr_q    <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:481:            w_id_q      <= '0;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_res_tbl.sv:75:            tbl_q   <= '0;
piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv:66:            mem <= '{default: '0};
piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv:75:                  mem[0] <= '0;
piton/design/chip/tile/ariane/src/perf_counters.sv:124:      perf_counter_q <= '0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:86:                start <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:87:                p_c[0] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:88:                p_c[1] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:89:                p_c[2] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:90:                p_c[3] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:91:                state[0] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:92:                state[1] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:93:                state[2] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:94:                state[3] <= 0;
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:99:                    start  <= reglk_ctrl_i[1] ? start  : wdata[0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:101:                    p_c[3] <= reglk_ctrl_i[3] ? p_c[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:103:                    p_c[2] <= reglk_ctrl_i[3] ? p_c[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:105:                    p_c[1] <= reglk_ctrl_i[3] ? p_c[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:107:                    p_c[0] <= reglk_ctrl_i[3] ? p_c[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:109:                    key0[5] <= reglk_ctrl_i[5] ? key0[5] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:111:                    key0[4] <= reglk_ctrl_i[5] ? key0[4] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:113:                    key0[3] <= reglk_ctrl_i[5] ? key0[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:115:                    key0[2] <= reglk_ctrl_i[5] ? key0[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:117:                    key0[1] <= reglk_ctrl_i[5] ? key0[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:119:                    key0[0] <= reglk_ctrl_i[5] ? key0[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:121:                    state[3] <= reglk_ctrl_i[7] ? state[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:123:                    state[2] <= reglk_ctrl_i[7] ? state[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:125:                    state[1] <= reglk_ctrl_i[7] ? state[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:127:                    state[0] <= reglk_ctrl_i[7] ? state[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:129:                    key1[5] <= reglk_ctrl_i[5] ? key1[5] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:131:                    key1[4] <= reglk_ctrl_i[5] ? key1[4] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:133:                    key1[3] <= reglk_ctrl_i[5] ? key1[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:135:                    key1[2] <= reglk_ctrl_i[5] ? key1[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:137:                    key1[1] <= reglk_ctrl_i[5] ? key1[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:139:                    key1[0] <= reglk_ctrl_i[5] ? key1[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:141:                    key2[5] <= reglk_ctrl_i[5] ? key2[5] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:143:                    key2[4] <= reglk_ctrl_i[5] ? key2[4] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:145:                    key2[3] <= reglk_ctrl_i[5] ? key2[3] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:147:                    key2[2] <= reglk_ctrl_i[5] ? key2[2] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:149:                    key2[1] <= reglk_ctrl_i[5] ? key2[1] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:151:                    key2[0] <= reglk_ctrl_i[5] ? key2[0] : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv:153:                    key_sel <= reglk_ctrl_i[1] ? key_sel : wdata[31:0];
piton/design/chip/tile/ariane/src/aes0/round.v:48:    state_out <= {z0, z1, z2, z3};
piton/design/chip/tile/ariane/src/aes0/round.v:81:    state_out <= {z0, z1, z2, z3};
piton/design/chip/tile/ariane/src/aes0/aes_192.v:117:    out_1 <= {k0b, k1b, k2b, k3b, k4b, k5b};
piton/design/chip/tile/ariane/src/aes0/aes_192.v:143:    out_1 <= {k0a, k1a, k2a, k3a, k4a, k5a};
piton/design/chip/tile/ariane/src/aes0/aes_192.v:178:    out_1 <= {k0b, k1b, k2b, k3b, k4b, k5b};
piton/design/chip/tile/ariane/src/aes0/aes_192.v:211:    out_1 <= {k0b, k1b, k2b, k3b, k4b, k5b};
piton/design/chip/tile/ariane/src/aes0/table.v:87:            out <= 8'h01;
piton/design/chip/tile/ariane/src/aes0/table.v:115:            out <= 8'hf0;
piton/design/chip/tile/ariane/src/aes0/table.v:131:            out <= 8'hc0;
piton/design/chip/tile/ariane/src/aes0/table.v:165:            out <= 8'h04;
piton/design/chip/tile/ariane/src/aes0/table.v:177:            out <= 8'h05;
piton/design/chip/tile/ariane/src/aes0/table.v:181:            out <= 8'h07;
piton/design/chip/tile/ariane/src/aes0/table.v:197:            out <= 8'h09;
piton/design/chip/tile/ariane/src/aes0/table.v:211:            out <= 8'ha0;
piton/design/chip/tile/ariane/src/aes0/table.v:233:            out <= 8'h00;
piton/design/chip/tile/ariane/src/aes0/table.v:261:            out <= 8'hd0;
piton/design/chip/tile/ariane/src/aes0/table.v:281:            out <= 8'h02;
piton/design/chip/tile/ariane/src/aes0/table.v:327:            out <= 8'h0c;
piton/design/chip/tile/ariane/src/aes0/table.v:385:            out <= 8'h0b;
piton/design/chip/tile/ariane/src/aes0/table.v:389:            out <= 8'he0;
piton/design/chip/tile/ariane/src/aes0/table.v:395:            out <= 8'h0a;
piton/design/chip/tile/ariane/src/aes0/table.v:399:            out <= 8'h06;
piton/design/chip/tile/ariane/src/aes0/table.v:451:            out <= 8'h08;
piton/design/chip/tile/ariane/src/aes0/table.v:495:            out <= 8'h03;
piton/design/chip/tile/ariane/src/aes0/table.v:499:            out <= 8'h0e;
piton/design/chip/tile/ariane/src/aes0/table.v:555:            out <= 8'h0d;
piton/design/chip/tile/ariane/src/aes0/table.v:571:            out <= 8'h0f;
piton/design/chip/tile/ariane/src/aes0/table.v:573:            out <= 8'hb0;
piton/design/chip/tile/ariane/src/aes0/table.v:610:            out <= 8'h02;
piton/design/chip/tile/ariane/src/aes0/table.v:688:            out <= 8'h08;
piton/design/chip/tile/ariane/src/aes0/table.v:700:            out <= 8'h0a;
piton/design/chip/tile/ariane/src/aes0/table.v:704:            out <= 8'h0e;
piton/design/chip/tile/ariane/src/aes0/table.v:756:            out <= 8'h00;
piton/design/chip/tile/ariane/src/aes0/table.v:780:            out <= 8'hb0;
piton/design/chip/tile/ariane/src/aes0/table.v:804:            out <= 8'h04;
piton/design/chip/tile/ariane/src/aes0/table.v:808:            out <= 8'ha0;
piton/design/chip/tile/ariane/src/aes0/table.v:822:            out <= 8'h05;
piton/design/chip/tile/ariane/src/aes0/table.v:880:            out <= 8'hc0;
piton/design/chip/tile/ariane/src/aes0/table.v:894:            out <= 8'h0b;
piton/design/chip/tile/ariane/src/aes0/table.v:922:            out <= 8'h0c;
piton/design/chip/tile/ariane/src/aes0/table.v:952:            out <= 8'h01;
piton/design/chip/tile/ariane/src/aes0/table.v:978:            out <= 8'hf0;
piton/design/chip/tile/ariane/src/aes0/table.v:1004:            out <= 8'h0d;
piton/design/chip/tile/ariane/src/aes0/table.v:1006:            out <= 8'h0f;
piton/design/chip/tile/ariane/src/aes0/table.v:1008:            out <= 8'he0;
piton/design/chip/tile/ariane/src/aes0/table.v:1018:            out <= 8'h06;
piton/design/chip/tile/ariane/src/aes0/table.v:1052:            out <= 8'h07;
piton/design/chip/tile/ariane/src/aes0/table.v:1072:            out <= 8'h03;
piton/design/chip/tile/ariane/src/aes0/table.v:1076:            out <= 8'h09;
piton/design/chip/tile/ariane/src/aes0/table.v:1086:            out <= 8'hd0;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:90:                    acct_mem[00]  <= reglk_ctrl[5] ? acct_mem[00] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:92:                    acct_mem[01]  <= reglk_ctrl[5] ? acct_mem[01] : wdata; 
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:94:                    acct_mem[02]  <= reglk_ctrl[5] ? acct_mem[02] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:96:                    acct_mem[03]  <= reglk_ctrl[13] ? acct_mem[03] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:98:                    acct_mem[04]  <= reglk_ctrl[13] ? acct_mem[04] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:100:                    acct_mem[05]  <= reglk_ctrl[13] ? acct_mem[05] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:102:                    acct_mem[06]  <= reglk_ctrl[1] ? acct_mem[06] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:104:                    acct_mem[07]  <= reglk_ctrl[1] ? acct_mem[07] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:106:                    acct_mem[08]  <= reglk_ctrl[1] ? acct_mem[08] : wdata;
piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv:108:                    acct_mem[09]  <= reglk_ctrl[7] ? acct_mem[09] : wdata;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_to_axi_lite.sv:73:    rst <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_to_axi_lite.sv:80:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_to_axi.sv:66:    rst <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_to_axi.sv:73:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv:242:    rst <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv:249:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_delayer.sv:174:    rst <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_delayer.sv:181:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_id_remap.sv:81:    rst <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_id_remap.sv:88:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv:49:      count_q <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv:51:      count_q <= (count_d == NUM_REQ ? '0 : count_d);
piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv:254:                remap_table_q[i] <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:291:      id_q <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:292:      r_beats_q <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_atop_filter.sv:294:      w_cnt_q <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:43:      axi.aw_addr  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:44:      axi.aw_valid <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:45:      axi.w_valid  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:46:      axi.w_data   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:47:      axi.w_strb   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:48:      axi.b_ready  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:49:      axi.ar_valid <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:50:      axi.ar_addr  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:51:      axi.r_ready  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:55:      axi.aw_ready <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:56:      axi.w_ready  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:57:      axi.b_resp   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:58:      axi.b_valid  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:59:      axi.ar_ready <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:60:      axi.r_data   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:61:      axi.r_resp   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:62:      axi.r_valid  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:82:      axi.aw_addr  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:83:      axi.aw_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:97:      axi.w_data  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:98:      axi.w_strb  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:99:      axi.w_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:111:      axi.b_resp  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:112:      axi.b_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:124:      axi.ar_addr  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:125:      axi.ar_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:139:      axi.r_data  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:140:      axi.r_resp  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:141:      axi.r_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:153:      axi.aw_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:167:      axi.w_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:179:      axi.b_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:191:      axi.ar_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:205:      axi.r_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:299:      axi.aw_id     <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:300:      axi.aw_addr   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:301:      axi.aw_len    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:302:      axi.aw_size   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:303:      axi.aw_burst  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:304:      axi.aw_lock   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:305:      axi.aw_cache  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:306:      axi.aw_prot   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:307:      axi.aw_qos    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:308:      axi.aw_region <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:309:      axi.aw_atop   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:310:      axi.aw_user   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:311:      axi.aw_valid  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:312:      axi.w_data    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:313:      axi.w_strb    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:314:      axi.w_last    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:315:      axi.w_user    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:316:      axi.w_valid   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:317:      axi.b_ready   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:318:      axi.ar_id     <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:319:      axi.ar_addr   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:320:      axi.ar_len    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:321:      axi.ar_size   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:322:      axi.ar_burst  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:323:      axi.ar_lock   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:324:      axi.ar_cache  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:325:      axi.ar_prot   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:326:      axi.ar_qos    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:327:      axi.ar_region <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:328:      axi.ar_user   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:329:      axi.ar_valid  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:330:      axi.r_ready   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:334:      axi.aw_ready  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:335:      axi.w_ready   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:336:      axi.b_id      <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:337:      axi.b_resp    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:338:      axi.b_user    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:339:      axi.b_valid   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:340:      axi.ar_ready  <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:341:      axi.r_id      <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:342:      axi.r_data    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:343:      axi.r_resp    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:344:      axi.r_last    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:345:      axi.r_user    <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:346:      axi.r_valid   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:377:      axi.aw_id     <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:378:      axi.aw_addr   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:379:      axi.aw_len    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:380:      axi.aw_size   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:381:      axi.aw_burst  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:382:      axi.aw_lock   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:383:      axi.aw_cache  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:384:      axi.aw_prot   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:385:      axi.aw_qos    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:386:      axi.aw_region <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:387:      axi.aw_atop   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:388:      axi.aw_user   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:389:      axi.aw_valid  <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:404:      axi.w_data  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:405:      axi.w_strb  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:406:      axi.w_last  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:407:      axi.w_user  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:408:      axi.w_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:422:      axi.b_id    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:423:      axi.b_resp  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:424:      axi.b_user  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:425:      axi.b_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:447:      axi.ar_id     <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:448:      axi.ar_addr   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:449:      axi.ar_len    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:450:      axi.ar_size   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:451:      axi.ar_burst  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:452:      axi.ar_lock   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:453:      axi.ar_cache  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:454:      axi.ar_prot   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:455:      axi.ar_qos    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:456:      axi.ar_region <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:457:      axi.ar_user   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:458:      axi.ar_valid  <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:474:      axi.r_id    <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:475:      axi.r_data  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:476:      axi.r_resp  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:477:      axi.r_last  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:478:      axi.r_user  <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:479:      axi.r_valid <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:503:      axi.aw_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:519:      axi.w_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:534:      axi.b_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:558:      axi.ar_ready  <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:575:      axi.r_ready <= #TA 0;
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:148:      tag_rd_q <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv:149:      tag_wr_q <= '0;
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:75:			rst_mem <= 0;
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:108:		rst_mem <= 0;
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:150:				start <= 0;
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:151:				rst_id <= 0;
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:156:                    start  <= reglk_ctrl_i[1] ? start  : wdata[0];
piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv:158:                    rst_id <= reglk_ctrl_i[1] ? rst_id : wdata[31:0];
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating_async.sv:30:            r_sync_0 <= 1'b0;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating_async.sv:31:            r_sync_1 <= 1'b0;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating_async.sv:36:            r_sync_1 <= r_sync_0;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_sync.sv:29:          r_reg <= 'h0;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_sync.sv:31:          r_reg <= {r_reg[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/tlb.sv:207:            tags_q      <= '{default: 0};
piton/design/chip/tile/ariane/src/tlb.sv:208:            content_q   <= '{default: 0};
piton/design/chip/tile/ariane/src/tlb.sv:209:            plru_tree_q <= '{default: 0};
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:111:    if(exp <= 0 && EXPONENT(CAST_TO_INT(a->value)) != 0)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:130:        if(exp <= 0 && EXPONENT(CAST_TO_INT(a->value)) != 0)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:156:    else if(exp <= 0) // Denorm target format
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:238:   if(exp <= 0) // Denormalized value in the target format (saved in normalized format in the backend value)
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/include/flexfloat.hpp:456:            if (exp <= 0) {
piton/design/chip/tile/ariane/src/fpu/docs/README.md:109:| `CMP`      | `0`      | Comparison, operation encoded in rounding mode<br>`RNE`: `op[0] <= op[1]`<br>`RTZ`: `op[0] < op[1]`<br>`RDN`: `op[0] == op[1]`                                                                                   |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:93:            cb.clr <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:96:            cb.inp_valid <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:104:                        cb.inp_data     <= $urandom_range(0,256);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:108:                        cb.clr <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:109:                        cb.inp_data     <= $urandom_range(0,256);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:110:                        cb.inp_valid    <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:114:                        cb.inp_valid    <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:116:                        cb.clr          <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/stream_register_tb.sv:130:                cb.oup_ready    <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:126:      src_data_i  <= #(tck_src*0.2) stimulus;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:127:      src_valid_i <= #(tck_src*0.2) 1;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:136:      src_valid_i <= #(tck_src*0.2) 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:157:      dst_ready_i <= #(tck_dst*0.2) 1;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv:176:      dst_ready_i <= #(tck_dst*0.2) 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:94:        flush       <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:96:        try_push    <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:109:                    try_push    <= #TA 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:114:                    flush       <= #TA 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/fifo_tb.sv:123:        try_pop <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:131:      src_data_i  <= #(tck_src*0.2) stimulus;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:132:      src_valid_i <= #(tck_src*0.2) 1;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:141:      src_valid_i <= #(tck_src*0.2) 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:168:      dst_ready_i <= #(tck_dst*0.2) 1;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:187:      dst_ready_i <= #(tck_dst*0.2) 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:74:        fifo_data_q[i] <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:95:      src_wptr_bin_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:96:      src_wptr_gray_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:105:      dst_rptr_bin_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:106:      dst_rptr_gray_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:120:      src_rptr_gray_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:121:      src_rptr_gray_q2 <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:130:      dst_wptr_gray_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv:131:      dst_wptr_gray_q2 <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/sync.sv:26:            reg_q <= 'h0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/sync.sv:28:            reg_q <= {reg_q[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/shift_reg.sv:33:                d_o <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/shift_reg.sv:46:                reg_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rstgen_bypass.sv:45:            synch_regs_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rstgen_bypass.sv:47:            synch_regs_q <= {synch_regs_q[NumRegs-2:0], 1'b1};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/exp_backoff.sv:67:      mask_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/exp_backoff.sv:68:      cnt_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator.sv:32:            r_input_reg <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator.sv:33:            sync_a      <= 2'b00;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:113:            read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:114:            write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:115:            status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:118:                read_pointer_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:119:                write_pointer_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:120:                status_cnt_q    <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:131:            mem_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/clk_div.sv:27:            clk_q       <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/clk_div.sv:28:            counter_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/clk_div.sv:30:            clk_q <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:70:        fifo_data_q[i] <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:81:      src_wptr_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv:88:      dst_rptr_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:73:      lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:74:      arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:77:        lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:78:        arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo_adv.sv:89:             Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo_adv.sv:90:             Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo_adv.sv:97:		  Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo_adv.sv:98:		  Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo_adv.sv:253:               FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/fifo_v2.sv:48:        assign alm_empty_o  = (usage <= ALM_EMPTY_TH[ADDR_DEPTH-1:0]);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_LFSR_8bit.sv:45:             out <= {out[6],out[5],out[4],out[3],out[2],out[1],out[0], linear_feedback};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/pulp_sync.sv:29:          r_reg <= 'h0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/pulp_sync.sv:31:          r_reg <= {r_reg[STAGES-2:0], serial_i};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo.sv:108:               Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo.sv:109:               Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/generic_fifo.sv:263:         FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv:49:            serial_q <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:114:             counter            <=  'h0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:115:             div1               <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:118:             is_odd             <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:119:             clk_div_valid_reg  <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:132:                      clk_cnt <= 'h0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:133:                      is_odd  <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:137:                      bypass <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:145:                          is_odd  <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:149:                div1 <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:185:            div2    <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:190:                div2 <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider.sv:177:            reg_clk_div <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider.sv:186:            reg_ext_gate_sync <= 2'b00;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/lfsr.sv:269:        out_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/serial_deglitch.sv:29:            count_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/serial_deglitch.sv:30:            q       <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:38:      a_data_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:45:      a_full_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:57:      b_data_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:64:      b_full_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/mv_filter.sv:48:            counter_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/mv_filter.sv:49:            q         <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/sync_wedge.sv:49:            serial_q <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator_tx.sv:30:            r_input_reg <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/edge_propagator_tx.sv:31:            sync_a      <= 2'b00;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/plru_tree.sv:106:            plru_tree_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/counter.sv:50:           counter_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:89:      req_src_q  <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:90:      data_src_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:100:      ack_src_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:101:      ack_q     <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:140:      ack_dst_q  <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:150:      data_dst_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:159:      req_dst_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:160:      req_q0    <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:161:      req_q1    <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:165:      req_q1    <= req_q0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:98:            lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:101:              lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:124:            req_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:127:              req_q  <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:141:          rr_q   <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:144:            rr_q   <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:507:    if ((exponent_difference_q <= 0) || (effective_subtraction_q && (exponent_difference_q <= 2))) begin
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:593:    if ((exponent_difference_q <= 0) || (effective_subtraction_q && (exponent_difference_q <= 2))) begin
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:117:                    Div_start_S_S<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:118:                    Sqrt_start_S_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:119:                    Operand_a_S_D<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:120:                    Operand_b_S_D<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:121:                    RM_S_S <=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:122:                    Precision_ctl_S_S<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:123:                    Format_sel_S_S<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:124:                    Kill_S_S<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:174:            Result_dly_S_D<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:175:            Ready_dly_S_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:176:            Done_dly_S_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:177:            Fflags_dly_S_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:203:                Result_dly_D_D<='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:204:                Ready_dly_D_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:205:                Done_dly_D_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:206:                Fflags_dly_D_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:127:            Format_sel_S<='b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:155:            Precision_ctl_S<='b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:509:            Div_start_dly_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:517:            Div_start_dly_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:525:      Div_enable_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:528:      Div_enable_SO <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:532:      Div_enable_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:543:            Sqrt_start_dly_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:551:            Sqrt_start_dly_S<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:558:      Sqrt_enable_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:560:      Sqrt_enable_SO <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:564:      Sqrt_enable_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:585:             Crtl_cnt_S    <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:589:              Crtl_cnt_S    <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:597:              Crtl_cnt_S    <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:607:            Done_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:617:                Done_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:626:            Done_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:648:                Ready_SO<=1'b0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2412:             Partial_remainder_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2460:          Quotient_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3403:          Exp_result_prenorm_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:223:            Zero_a_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:224:            Zero_b_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:225:            Inf_a_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:226:            Inf_b_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:227:            NaN_a_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:228:            NaN_b_SP <='0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:229:            SNaN_SP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:254:            Special_case_dly_SBO <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:266:            Special_case_dly_SBO <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:291:            Sign_z_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:314:            RM_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:343:            Mant_a_norm_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:358:            Exp_a_norm_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:384:            Mant_b_norm_DP <= '0;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:399:            Exp_b_norm_DP <= '0;
piton/design/chip/tile/ariane/src/load_unit.sv:296:            load_data_q <= '0;
piton/design/chip/tile/ariane/src/load_unit.sv:364:            idx_q     <= 0;
piton/design/chip/tile/ariane/src/load_unit.sv:365:            signed_q  <= 0;
piton/design/chip/tile/ariane/src/load_unit.sv:366:            fp_sign_q <= 0;
piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv:103:  //     wake_up_q <= 0;
piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv:125:      wake_up_cnt_q <= 0;
piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv:776:      rword_q <= '0;
piton/design/chip/tile/fpu/rtl/fpu_arb.v:120:        // data_rdy_f <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_arb.v:121:        // data_atm_f <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_arb.v:122:        // pcx_fpio_data_rdy_px2 <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_arb.v:127:        // data_atm_f <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_mul.v:187:wire		m3stg_expadd_lte_0_inv;	// mul stage 3 exponent adder sum <= 0
piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v:175:input		m3stg_expadd_lte_0_inv;	// mul stage 3 exponent adder sum <= 0
piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v:109:output		m3stg_expadd_lte_0_inv;	// mul stage 3 exponent adder sum <= 0
piton/design/chip/tile/fpu/rtl/fpu_buf.v:86:        fp_cpx_req_d1 <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_buf.v:87:        buffer_val <= 1'b0;
piton/design/chip/tile/fpu/rtl/fpu_buf.v:88:        buffer <= 145'b0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:123:        select_reg <= 2'd0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:132:        credit_1 <= 9'd0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:133:        credit_2 <= 9'd0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:134:        credit_3 <= 9'd0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:135:        sel_23 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:136:        sel_13 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:137:        sel_12 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:138:        sel_123 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:140:        select_counter <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:145:            select_counter <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:148:            select_counter <= select_counter + 2'b01; 
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:166:            sel_123 <= 2'b01;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:181:            sel_12 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:190:            sel_23 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:191:            sel_13 <= 0;
piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v:193:                sel_123 <= 2'b01;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:181:        channel_buffer <= 32'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:182:        channel_buffer_count <= 0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:192:            channel_buffer_count <= 1'b0;
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:504:        credit_to_fpga_r <= 3'b000;       
piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v:511:           credit_to_fpga_r <= 3'b000;       
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:382:        serial_buffer_data <= 32'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:383:        serial_buffer_data_f <= 32'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:384:        serial_buffer_channel <= 2'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:385:        serial_buffer_channel_dup <= 2'd0;
piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v:391:            serial_buffer_data_f <= data_to_serial_buffer[31:0];
piton/design/rtl/system.v:546:    rtc_div <= 7'h0;
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_addrdata.v:90:        done <= 1'b0;
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:264:        test_valid_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:265:        test_store_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:266:        test_store_ack_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:267:        test_load_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:268:        test_load_ack_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:270:        flits_to_send_f <= {MAX_PACKET_LENGTH_LOG2{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:272:        resp_flit_counter_f <= {MAX_PACKET_LENGTH_LOG2{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:209:        head_flit_counter_f <= 8'd0;
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_seq_driver.v:210:        data_flit_counter_f <= 8'd0;
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_data_addrdata.v:85:        curr_address_f <= {`PHY_ADDR_WIDTH{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/random_data_addrdata.v:87:        done <= 1'b0;
piton/verif/env/dmbr_test/test_cases/gen_signals.py:310:            if self.l2_tag_dict[key] <= 0:
piton/verif/env/dmbr_test/test_cases/gen_source_sink.py:285:            if self.l2_tag_dict[key] <= 0:
piton/verif/env/test_infrstrct/test_sink.v:106:            index_f         <= 0;
piton/verif/env/test_infrstrct/test_sink.v:107:            rand_delay_f    <= 0;
piton/verif/env/test_infrstrct/test_sink.v:108:            state_f         <= 0;
piton/verif/env/test_infrstrct/test_source.v:98:            index_f         <= 0;
piton/verif/env/test_infrstrct/test_source.v:99:            rand_delay_f    <= 0;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:78:            wr_pointer_f        <= 0;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:79:            rd_pointer_f        <= 0;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:80:            entry_count_f       <= 0;
piton/verif/env/test_infrstrct/test_infrstrct_fifo.v:82:                m_f[i] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:102:        buf_in_counter_f <= 0;
piton/verif/env/common/fake_mem_ctrl.v:131:        buf_in_wr_ptr_f <= 0;
piton/verif/env/common/fake_mem_ctrl.v:156:        buf_in_mem_f[buf_in_wr_ptr_f] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:634:        buf_out_counter_f <= 0;
piton/verif/env/common/fake_mem_ctrl.v:663:        buf_out_rd_ptr_f <= 0;
piton/verif/env/common/fake_mem_ctrl.v:705:        buf_out_mem_f[0] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:706:        buf_out_mem_f[1] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:707:        buf_out_mem_f[2] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:708:        buf_out_mem_f[3] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:709:        buf_out_mem_f[4] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:710:        buf_out_mem_f[5] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:711:        buf_out_mem_f[6] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:712:        buf_out_mem_f[7] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:713:        buf_out_mem_f[8] <= 0;
piton/verif/env/common/fake_mem_ctrl.v:717:        buf_out_mem_f[0] <= buf_out_mem_next[0];
piton/verif/env/host_fpga_comm/host.v:76:                uart_in_data <= char[7:0];
piton/verif/env/host_fpga_comm/host.v:86:        uart_in_valid   <= 1'b0;
piton/verif/env/host_fpga_comm/host.v:93:        rcv_chars_cnt   <= 4'b0;
piton/verif/env/host_fpga_comm/host.v:103:                rcv_chars[i] <= 8'h0;
piton/verif/env/host_fpga_comm/host.v:113:        fpga_ready  <= 1'b0;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:91:        noc2_val <= 1'b0;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:93:        noc2_val <= ~test_start | last_part | (noc_cnt == 3)  ? 1'b0  : 1'b1;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:98:        noc_cnt <= 2'b0;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:107:    noc2_data_strorage[0] <= 64'h8000_0000_8084_c008;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:108:    noc2_data_strorage[1] <= 64'h0000_0004_00c0_0100; //  00ff_f000_0020_0100;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:109:    noc2_data_strorage[2] <= 64'h0000_0000_0000_0000;
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:110:    noc2_data_strorage[3] <= 64'h0000_0000_0000_0000;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:193:        data_in_val_1 <= 1'b0;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:206:        data_in_val_2 <= 1'b0;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:219:        data_in_val_3 <= 1'b0;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:238:        data_out_rdy_1 <= 1'b0;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:249:        data_out_rdy_2 <= 1'b0;
piton/verif/env/fpga_fpga_hpc_bridge/fpga_bridge_top.t.v:260:        data_out_rdy_3 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:191:        data_in_val_1 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:204:        data_in_val_2 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:217:        data_in_val_3 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:236:        data_out_rdy_1 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:247:        data_out_rdy_2 <= 1'b0;
piton/verif/env/fpga_chip_bridge/chip_bridge_rcv_top.t.v:258:        data_out_rdy_3 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:189:        data_in_val_1 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:202:        data_in_val_2 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:215:        data_in_val_3 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:234:        data_out_rdy_1 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:245:        data_out_rdy_2 <= 1'b0;
piton/verif/env/fpga_fpga_lpc_bridge/fpga_bridge_top.t.v:256:        data_out_rdy_3 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:191:        data_in_val_1 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:204:        data_in_val_2 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:217:        data_in_val_3 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:236:        data_out_rdy_1 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:247:        data_out_rdy_2 <= 1'b0;
piton/verif/env/chip_fpga_bridge/chip_bridge_send_top.t.v:258:        data_out_rdy_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:109:	spc0_ifu_lsu_pcxreq_e <= spc0_ifu_lsu_pcxreq_d;
piton/verif/env/manycore/lsu_mon2.v.pyv:114:	spc0_ifu_lsu_pcxreq_rise_e <= spc0_ifu_lsu_pcxreq_rise_d;
piton/verif/env/manycore/lsu_mon2.v.pyv:118:		spc0_ifu_lsu_pcxpkt <= spc0_ifu_lsu_pcxpkt_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:122:		spc0_ifu_lsu_pcxreq_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:126:		spc0_ifu_lsu_pcxreq_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:154:	spc0_tlu_lsu_pcxpkt_b25_d1 <= spc0_tlu_lsu_pcxpkt[25];
piton/verif/env/manycore/lsu_mon2.v.pyv:160:		spc0_tlu_lsu_pcxpkt_saved <= spc0_tlu_lsu_pcxpkt;
piton/verif/env/manycore/lsu_mon2.v.pyv:164:		spc0_tlu_lsu_pcxpkt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:168:		spc0_tlu_lsu_pcxpkt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:198:	spc0_spu_lsu_ldst_pckt_b123_d1 <= spc0_spu_lsu_ldst_pckt[`PCX_WIDTH-1];
piton/verif/env/manycore/lsu_mon2.v.pyv:203:	spc0_spu_lsu_ldst_pckt_rise_d1 <= spc0_spu_lsu_ldst_pckt_rise;
piton/verif/env/manycore/lsu_mon2.v.pyv:208:		spc0_spu_lsu_ldst_pckt_b71b70_saved <= spc0_spu_lsu_ldst_pckt[71:70];
piton/verif/env/manycore/lsu_mon2.v.pyv:213:		spc0_spu_lsu_ldst_pckt_saved <= spc0_spu_lsu_ldst_pckt;
piton/verif/env/manycore/lsu_mon2.v.pyv:217:		spc0_spu_lsu_ldst_pckt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:221:		spc0_spu_lsu_ldst_pckt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:253:	 spc0_ffu_lsu_fpop_rq_vld_d1 <= spc0_ffu_lsu_fpop_rq_vld;
piton/verif/env/manycore/lsu_mon2.v.pyv:259:		spc0_ffu_lsu_data_saved <= spc0_ffu_lsu_data;
piton/verif/env/manycore/lsu_mon2.v.pyv:263:		spc0_ffu_lsu_fpop_rq_vld_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:267:		spc0_ffu_lsu_fpop_rq_vld_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:294:	spc0_spc_pcx_req_pa <= spc0_spc_pcx_req_pq;
piton/verif/env/manycore/lsu_mon2.v.pyv:300:	spc0_spc_pcx_req_fp1_d1 <= spc0_spc_pcx_req_fp1;
piton/verif/env/manycore/lsu_mon2.v.pyv:377:   spc0_ld0_pkt_vld_tmp_d <= ~rst_l ? 0 : spc0_ld0_pkt_vld_tmp;
piton/verif/env/manycore/lsu_mon2.v.pyv:378:   spc0_ld1_pkt_vld_tmp_d <= ~rst_l ? 0 : spc0_ld1_pkt_vld_tmp;
piton/verif/env/manycore/lsu_mon2.v.pyv:379:   spc0_ld2_pkt_vld_tmp_d <= ~rst_l ? 0 : spc0_ld2_pkt_vld_tmp;
piton/verif/env/manycore/lsu_mon2.v.pyv:380:   spc0_ld3_pkt_vld_tmp_d <= ~rst_l ? 0 : spc0_ld3_pkt_vld_tmp;
piton/verif/env/manycore/lsu_mon2.v.pyv:427:  spc0_flsh_g <= `SPARC_CORE0.sparc0.lsu.lsu.lsu_exu_flush_pipe_w;
piton/verif/env/manycore/lsu_mon2.v.pyv:429:  spc0_flsh_g <= `SPARC_CORE0.sparc0.lsu.lsu_exu_flush_pipe_w;
piton/verif/env/manycore/lsu_mon2.v.pyv:437:  spc0_byp_g <= `SPARC_CORE0.sparc0.lsu.lsu.dctl.intld_byp_data_vld_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:439:  spc0_byp_g <= `SPARC_CORE0.sparc0.lsu.dctl.intld_byp_data_vld_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:565:  spc0_lsu_ifu_ldst_miss_w2 <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu.lsu_ifu_ldst_miss_w;
piton/verif/env/manycore/lsu_mon2.v.pyv:567:  spc0_lsu_ifu_ldst_miss_w2 <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu_ifu_ldst_miss_w;
piton/verif/env/manycore/lsu_mon2.v.pyv:599:  spc0_lsu_bld_vld_w2 <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.bld_g ;
piton/verif/env/manycore/lsu_mon2.v.pyv:600:  spc0_lsu_bld_hit_w2 <= spc0_lsu_ld_hit_wb ;
piton/verif/env/manycore/lsu_mon2.v.pyv:601:  spc0_lsu_bld_raw_w2 <= `SPARC_CORE0.sparc0.lsu.lsu.stb_cam_hit ;
piton/verif/env/manycore/lsu_mon2.v.pyv:603:  spc0_lsu_bld_vld_w2 <= `SPARC_CORE0.sparc0.lsu.qctl1.bld_g ;
piton/verif/env/manycore/lsu_mon2.v.pyv:604:  spc0_lsu_bld_hit_w2 <= spc0_lsu_ld_hit_wb ;
piton/verif/env/manycore/lsu_mon2.v.pyv:605:  spc0_lsu_bld_raw_w2 <= `SPARC_CORE0.sparc0.lsu.stb_cam_hit ;
piton/verif/env/manycore/lsu_mon2.v.pyv:666:  spc0_phy_byp_ec_asi_e       <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu.dctl.asi_decode.phy_byp_ec_asi;
piton/verif/env/manycore/lsu_mon2.v.pyv:667:  spc0_phy_use_ec_asi_e       <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu.dctl.asi_decode.phy_use_ec_asi;
piton/verif/env/manycore/lsu_mon2.v.pyv:668:  spc0_quad_ldd_real_e        <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu.dctl.asi_decode.quad_ldd_real;
piton/verif/env/manycore/lsu_mon2.v.pyv:669:  spc0_quad_ldd_real_little_e <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.lsu.dctl.asi_decode.quad_ldd_real_little;
piton/verif/env/manycore/lsu_mon2.v.pyv:671:  spc0_phy_byp_ec_asi_e       <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.dctl.asi_decode.phy_byp_ec_asi;
piton/verif/env/manycore/lsu_mon2.v.pyv:672:  spc0_phy_use_ec_asi_e       <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.dctl.asi_decode.phy_use_ec_asi;
piton/verif/env/manycore/lsu_mon2.v.pyv:673:  spc0_quad_ldd_real_e        <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.dctl.asi_decode.quad_ldd_real;
piton/verif/env/manycore/lsu_mon2.v.pyv:674:  spc0_quad_ldd_real_little_e <= ~rst_l ? 0 : `SPARC_CORE0.sparc0.lsu.dctl.asi_decode.quad_ldd_real_little;
piton/verif/env/manycore/lsu_mon2.v.pyv:842:  spc0_stb_cam_cm_tid_d1 <= `SPARC_CORE0.sparc0.lsu.lsu.stb_cam_cm_tid;
piton/verif/env/manycore/lsu_mon2.v.pyv:844:  spc0_stb_cam_cm_tid_d1 <= `SPARC_CORE0.sparc0.lsu.stb_cam_cm_tid;
piton/verif/env/manycore/lsu_mon2.v.pyv:975:  spc0_qctl1_casa_w2 <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.casa_g;
piton/verif/env/manycore/lsu_mon2.v.pyv:976:  spc0_stb_cam_vld_w <= `SPARC_CORE0.sparc0.lsu.lsu.stb_cam.stb_cam_vld;
piton/verif/env/manycore/lsu_mon2.v.pyv:978:  spc0_qctl1_casa_w2 <= `SPARC_CORE0.sparc0.lsu.qctl1.casa_g;
piton/verif/env/manycore/lsu_mon2.v.pyv:979:  spc0_stb_cam_vld_w <= `SPARC_CORE0.sparc0.lsu.stb_cam.stb_cam_vld;
piton/verif/env/manycore/lsu_mon2.v.pyv:1406:            spc0_fwdpkt_valid_raw  <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:1407:            spc0_st_valid_raw[3:0] <= 4'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:1411:            spc0_fwdpkt_valid_raw <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.lsu_fwdpkt_vld | spc0_fwdpkt_valid_raw) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1414:            spc0_st_valid_raw[3]  <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.stb_rd_for_pcx[3] | spc0_st_valid_raw[3]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1416:            spc0_st_valid_raw[2]  <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.stb_rd_for_pcx[2] | spc0_st_valid_raw[2]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1418:            spc0_st_valid_raw[1]  <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.stb_rd_for_pcx[1] | spc0_st_valid_raw[1]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1420:            spc0_st_valid_raw[0]  <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.stb_rd_for_pcx[0] | spc0_st_valid_raw[0]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1423:            spc0_fwdpkt_valid_raw <= (`SPARC_CORE0.sparc0.lsu.qctl1.lsu_fwdpkt_vld | spc0_fwdpkt_valid_raw) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1426:            spc0_st_valid_raw[3]  <= (`SPARC_CORE0.sparc0.lsu.qctl1.stb_rd_for_pcx[3] | spc0_st_valid_raw[3]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1428:            spc0_st_valid_raw[2]  <= (`SPARC_CORE0.sparc0.lsu.qctl1.stb_rd_for_pcx[2] | spc0_st_valid_raw[2]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1430:            spc0_st_valid_raw[1]  <= (`SPARC_CORE0.sparc0.lsu.qctl1.stb_rd_for_pcx[1] | spc0_st_valid_raw[1]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1432:            spc0_st_valid_raw[0]  <= (`SPARC_CORE0.sparc0.lsu.qctl1.stb_rd_for_pcx[0] | spc0_st_valid_raw[0]) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1436:            spc0_pick_valid_h_d1  <= spc0_pick_valid_h;
piton/verif/env/manycore/lsu_mon2.v.pyv:1437:            spc0_pick_valid_h_d2  <= spc0_pick_valid_h_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1636:        spc0_lsu_dtagv_wr_vld_e_d1    <= `SPARC_CORE0.sparc0.lsu.lsu.lsu_dtagv_wr_vld_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1637:        spc0_lsu_dtagv_wr_vld_e_d2    <= spc0_lsu_dtagv_wr_vld_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1639:        spc0_dva_rdaddr_10to6_d1      <= `SPARC_CORE0.sparc0.lsu.lsu.exu_lsu_early_va_e[10:6];
piton/verif/env/manycore/lsu_mon2.v.pyv:1641:        spc0_dva_rd_en_e_d1           <= spc0_dva_rd_en_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1643:        spc0_dva_wraddr_10to6_d1      <= `SPARC_CORE0.sparc0.lsu.lsu.dva_wr_adr_e[10:6];
piton/verif/env/manycore/lsu_mon2.v.pyv:1644:        spc0_dva_wraddr_10to6_d2      <= spc0_dva_wraddr_10to6_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1646:        spc0_dva_bit_wr_en_e_d1       <= `SPARC_CORE0.sparc0.lsu.lsu.dva_bit_wr_en_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1647:        spc0_dva_bit_wr_en_e_d2       <= spc0_dva_bit_wr_en_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1649:        spc0_dva_din_e_d1             <= `SPARC_CORE0.sparc0.lsu.lsu.dva_din_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1650:        spc0_dva_din_e_d2             <= spc0_dva_din_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1652:        spc0_dfq_byp_ff_data_d1       <= `SPARC_CORE0.sparc0.lsu.lsu.qdp2.dfq_byp_ff_data[144:0];
piton/verif/env/manycore/lsu_mon2.v.pyv:1654:        spc0_lsu_dtagv_wr_vld_e_d1    <= `SPARC_CORE0.sparc0.lsu.lsu_dtagv_wr_vld_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1655:        spc0_lsu_dtagv_wr_vld_e_d2    <= spc0_lsu_dtagv_wr_vld_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1657:        spc0_dva_rdaddr_10to6_d1      <= `SPARC_CORE0.sparc0.lsu.exu_lsu_early_va_e[10:6];
piton/verif/env/manycore/lsu_mon2.v.pyv:1659:        spc0_dva_rd_en_e_d1           <= spc0_dva_rd_en_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1661:        spc0_dva_wraddr_10to6_d1      <= `SPARC_CORE0.sparc0.lsu.dva_wr_adr_e[10:6];
piton/verif/env/manycore/lsu_mon2.v.pyv:1662:        spc0_dva_wraddr_10to6_d2      <= spc0_dva_wraddr_10to6_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1664:        spc0_dva_bit_wr_en_e_d1       <= `SPARC_CORE0.sparc0.lsu.dva_bit_wr_en_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1665:        spc0_dva_bit_wr_en_e_d2       <= spc0_dva_bit_wr_en_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1667:        spc0_dva_din_e_d1             <= `SPARC_CORE0.sparc0.lsu.dva_din_e;
piton/verif/env/manycore/lsu_mon2.v.pyv:1668:        spc0_dva_din_e_d2             <= spc0_dva_din_e_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1670:        spc0_dfq_byp_ff_data_d1       <= `SPARC_CORE0.sparc0.lsu.qdp2.dfq_byp_ff_data[144:0];
piton/verif/env/manycore/lsu_mon2.v.pyv:1672:        spc0_dfq_byp_ff_data_d2       <= spc0_dfq_byp_ff_data_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1674:        spc0_ifu_tlu_inst_vld_w       <= `SPARC_CORE0.sparc0.ifu_tlu_inst_vld_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1675:        spc0_ifu_tlu_flush_w          <= `SPARC_CORE0.sparc0.ifu_tlu_flush_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1676:        spc0_ifu_mmu_trap_w           <= `SPARC_CORE0.sparc0.ifu_mmu_trap_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1677://        spc0_spu_tlu_rsrv_illgl_w     <= `SPARC_CORE0.sparc0.spu_tlu_rsrv_illgl_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1678:        spc0_exu_lsu_priority_trap_w  <= `SPARC_CORE0.sparc0.exu_lsu_priority_trap_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1679:        spc0_ffu_tlu_ill_inst_w       <= `SPARC_CORE0.sparc0.ffu_tlu_ill_inst_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1680:        spc0_ifu_tlu_immu_miss_w      <= `SPARC_CORE0.sparc0.ifu_tlu_immu_miss_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1681:        spc0_ifu_tlu_priv_violtn_w    <= `SPARC_CORE0.sparc0.ifu_tlu_priv_violtn_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1682:        spc0_exu_ifu_va_oor_w         <= `SPARC_CORE0.sparc0.exu_ifu_va_oor_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1685:        spc0_lsu_way_hit_or_w2        <= `SPARC_CORE0.sparc0.lsu.lsu.dctl.lsu_way_hit_or;
piton/verif/env/manycore/lsu_mon2.v.pyv:1686:        spc0_ncache_pcx_rq_w2         <= `SPARC_CORE0.sparc0.lsu.lsu.dctl.ncache_pcx_rq_g;
piton/verif/env/manycore/lsu_mon2.v.pyv:1688:        spc0_stb_ld_partial_raw_w2    <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ld_partial_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1689:        spc0_stb_ld_partial_raw_w3    <= spc0_stb_ld_partial_raw_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1690:        spc0_stb_ld_partial_raw_w4    <= spc0_stb_ld_partial_raw_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1691:        spc0_stb_ld_full_raw_w2       <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ld_full_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1693:        spc0_lsu_way_hit_or_w2        <= `SPARC_CORE0.sparc0.lsu.dctl.lsu_way_hit_or;
piton/verif/env/manycore/lsu_mon2.v.pyv:1694:        spc0_ncache_pcx_rq_w2         <= `SPARC_CORE0.sparc0.lsu.dctl.ncache_pcx_rq_g;
piton/verif/env/manycore/lsu_mon2.v.pyv:1696:        spc0_stb_ld_partial_raw_w2    <= `SPARC_CORE0.sparc0.lsu.stb_ld_partial_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1697:        spc0_stb_ld_partial_raw_w3    <= spc0_stb_ld_partial_raw_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1698:        spc0_stb_ld_partial_raw_w4    <= spc0_stb_ld_partial_raw_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1699:        spc0_stb_ld_full_raw_w2       <= `SPARC_CORE0.sparc0.lsu.stb_ld_full_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1702:        spc0_stb_ld_full_raw_w3       <= spc0_stb_ld_full_raw_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1703:        spc0_stb_ld_full_raw_w4       <= spc0_stb_ld_full_raw_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1704:        spc0_stb_cam_rw_ptr_decode_w  <= spc0_stb_cam_rw_ptr_decode_m;
piton/verif/env/manycore/lsu_mon2.v.pyv:1705:        spc0_stb_cam_rw_ptr_decode_w2 <= spc0_stb_cam_rw_ptr_decode_w;
piton/verif/env/manycore/lsu_mon2.v.pyv:1706:        spc0_stb_cam_rw_ptr_decode_w3 <= spc0_stb_cam_rw_ptr_decode_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1707:        spc0_stb_cam_rw_ptr_decode_w4 <= spc0_stb_cam_rw_ptr_decode_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1709:        spc0_ld0_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.ld0_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1710:        spc0_ld0_inst_vld_w4       <= spc0_ld0_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1711:        spc0_ld1_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.ld1_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1712:        spc0_ld1_inst_vld_w4       <= spc0_ld1_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1713:        spc0_ld2_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.ld2_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1714:        spc0_ld2_inst_vld_w4       <= spc0_ld2_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1715:        spc0_ld3_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.ld3_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1716:        spc0_ld3_inst_vld_w4       <= spc0_ld3_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1717:        spc0_stb_cam_mhit_w3          <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.stb_cam_mhit_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1718:        spc0_stb_cam_mhit_w4          <= spc0_stb_cam_mhit_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1719:        spc0_io_ld_w3                 <= `SPARC_CORE0.sparc0.lsu.lsu.qctl1.io_ld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1721:        spc0_ld0_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.qctl1.ld0_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1722:        spc0_ld0_inst_vld_w4       <= spc0_ld0_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1723:        spc0_ld1_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.qctl1.ld1_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1724:        spc0_ld1_inst_vld_w4       <= spc0_ld1_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1725:        spc0_ld2_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.qctl1.ld2_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1726:        spc0_ld2_inst_vld_w4       <= spc0_ld2_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1727:        spc0_ld3_inst_vld_w3       <= `SPARC_CORE0.sparc0.lsu.qctl1.ld3_inst_vld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1728:        spc0_ld3_inst_vld_w4       <= spc0_ld3_inst_vld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1729:        spc0_stb_cam_mhit_w3          <= `SPARC_CORE0.sparc0.lsu.qctl1.stb_cam_mhit_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1730:        spc0_stb_cam_mhit_w4          <= spc0_stb_cam_mhit_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1731:        spc0_io_ld_w3                 <= `SPARC_CORE0.sparc0.lsu.qctl1.io_ld_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1733:        spc0_io_ld_w4                 <= spc0_io_ld_w3;
piton/verif/env/manycore/lsu_mon2.v.pyv:1735:        spc0_pick_valid_raw_d1        <= spc0_pick_valid_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1736:        spc0_pick_status_d1           <= spc0_pick_status;
piton/verif/env/manycore/lsu_mon2.v.pyv:1737:        spc0_pcx_rq_sel_d3            <= spc0_pcx_rq_sel_d2;
piton/verif/env/manycore/lsu_mon2.v.pyv:1740:        spc0_lsu_dcache_fill_addr_m[10:4] <= `SPARC_CORE0.sparc0.lsu.lsu.lsu_dcache_fill_addr_e[10:4];
piton/verif/env/manycore/lsu_mon2.v.pyv:1742:        spc0_lsu_dcache_fill_addr_m[10:4] <= `SPARC_CORE0.sparc0.lsu.lsu_dcache_fill_addr_e[10:4];
piton/verif/env/manycore/lsu_mon2.v.pyv:1744:        spc0_lsu_dcache_fill_addr_w[10:4] <= spc0_lsu_dcache_fill_addr_m[10:4];
piton/verif/env/manycore/lsu_mon2.v.pyv:1746:        spc0_strm_stxa_w2             <= spc0_strm_stxa_g;
piton/verif/env/manycore/lsu_mon2.v.pyv:1748:        spc0_lsu_spu_stb_empty_d1     <= `SPARC_CORE0.sparc0.lsu.lsu.lsu_spu_stb_empty;
piton/verif/env/manycore/lsu_mon2.v.pyv:1750:        spc0_lsu_spu_stb_empty_d1     <= `SPARC_CORE0.sparc0.lsu.lsu_spu_stb_empty;
piton/verif/env/manycore/lsu_mon2.v.pyv:1787:            spc0_strm_stxa_state      <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:1788:            spc0_strm_stxa_tid_decode <= 4'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:1796:                    spc0_strm_stxa_tid_decode <= spc0_strm_stxa_w2;
piton/verif/env/manycore/lsu_mon2.v.pyv:2158:            spc0_flshinst0_rst_d1  <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2159:            spc0_st0_rd_advance_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2160:            spc0_st0_rd_advance_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2161:            spc0_st0_rd_advance_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2162:            spc0_st0_rd_advance_d4 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2164:            spc0_flshinst1_rst_d1  <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2165:            spc0_st1_rd_advance_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2166:            spc0_st1_rd_advance_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2167:            spc0_st1_rd_advance_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2168:            spc0_st1_rd_advance_d4 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2170:            spc0_flshinst2_rst_d1  <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2171:            spc0_st2_rd_advance_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2172:            spc0_st2_rd_advance_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2173:            spc0_st2_rd_advance_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2174:            spc0_st2_rd_advance_d4 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2176:            spc0_flshinst3_rst_d1  <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2177:            spc0_st3_rd_advance_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2178:            spc0_st3_rd_advance_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2179:            spc0_st3_rd_advance_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2180:            spc0_st3_rd_advance_d4 <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:2185:            spc0_flshinst0_rst_d1  <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ctl0.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2187:            spc0_flshinst0_rst_d1  <= `SPARC_CORE0.sparc0.lsu.stb_ctl0.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2189:            spc0_st0_rd_advance_d1 <= spc0_st0_rd_advance;
piton/verif/env/manycore/lsu_mon2.v.pyv:2190:            spc0_st0_rd_advance_d2 <= spc0_st0_rd_advance_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:2191:            spc0_st0_rd_advance_d3 <= spc0_st0_rd_advance_d2;
piton/verif/env/manycore/lsu_mon2.v.pyv:2192:            spc0_st0_rd_advance_d4 <= spc0_st0_rd_advance_d3;
piton/verif/env/manycore/lsu_mon2.v.pyv:2195:            spc0_flshinst1_rst_d1  <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ctl1.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2197:            spc0_flshinst1_rst_d1  <= `SPARC_CORE0.sparc0.lsu.stb_ctl1.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2199:            spc0_st1_rd_advance_d1 <= spc0_st1_rd_advance;
piton/verif/env/manycore/lsu_mon2.v.pyv:2200:            spc0_st1_rd_advance_d2 <= spc0_st1_rd_advance_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:2201:            spc0_st1_rd_advance_d3 <= spc0_st1_rd_advance_d2;
piton/verif/env/manycore/lsu_mon2.v.pyv:2202:            spc0_st1_rd_advance_d4 <= spc0_st1_rd_advance_d3;
piton/verif/env/manycore/lsu_mon2.v.pyv:2205:            spc0_flshinst2_rst_d1  <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ctl2.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2207:            spc0_flshinst2_rst_d1  <= `SPARC_CORE0.sparc0.lsu.stb_ctl2.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2209:            spc0_st2_rd_advance_d1 <= spc0_st2_rd_advance;
piton/verif/env/manycore/lsu_mon2.v.pyv:2210:            spc0_st2_rd_advance_d2 <= spc0_st2_rd_advance_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:2211:            spc0_st2_rd_advance_d3 <= spc0_st2_rd_advance_d2;
piton/verif/env/manycore/lsu_mon2.v.pyv:2212:            spc0_st2_rd_advance_d4 <= spc0_st2_rd_advance_d3;
piton/verif/env/manycore/lsu_mon2.v.pyv:2215:            spc0_flshinst3_rst_d1  <= `SPARC_CORE0.sparc0.lsu.lsu.stb_ctl3.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2217:            spc0_flshinst3_rst_d1  <= `SPARC_CORE0.sparc0.lsu.stb_ctl3.flshinst_rst;
piton/verif/env/manycore/lsu_mon2.v.pyv:2219:            spc0_st3_rd_advance_d1 <= spc0_st3_rd_advance;
piton/verif/env/manycore/lsu_mon2.v.pyv:2220:            spc0_st3_rd_advance_d2 <= spc0_st3_rd_advance_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:2221:            spc0_st3_rd_advance_d3 <= spc0_st3_rd_advance_d2;
piton/verif/env/manycore/lsu_mon2.v.pyv:2222:            spc0_st3_rd_advance_d4 <= spc0_st3_rd_advance_d3;
piton/verif/env/manycore/softint_mon.v:111:    //local_softint0[16:0] <= {17{1'b0}};
piton/verif/env/manycore/softint_mon.v:112:    //local_softint1[16:0] <= {17{1'b0}};
piton/verif/env/manycore/softint_mon.v:113:    //local_softint2[16:0] <= {17{1'b0}};
piton/verif/env/manycore/softint_mon.v:114:    //local_softint3[16:0] <= {17{1'b0}};
piton/verif/env/manycore/softint_mon.v:129:      local_softint0[14:1] <= {14{1'b0}};
piton/verif/env/manycore/softint_mon.v:133:      else if (~rtl_set_sftint_l_g) local_softint0[14:1] <= (local_softint0[14:1] | rtl_wsr_data_w[14:1]);
piton/verif/env/manycore/softint_mon.v:134:      else if (~rtl_clr_sftint_l_g) local_softint0[14:1] <= (local_softint0[14:1] & ~rtl_wsr_data_w[14:1]);
piton/verif/env/manycore/softint_mon.v:135:      else                          local_softint0[14:1] <= local_softint0[14:1];
piton/verif/env/manycore/softint_mon.v:138:      local_softint0[14:1] <= local_softint0[14:1];
piton/verif/env/manycore/softint_mon.v:151:      local_softint0[0] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:155:      else if (~rtl_wr_sftint_l_g)  local_softint0[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:156:      else if (~rtl_set_sftint_l_g) local_softint0[0] <= (local_softint0[0] | rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:157:      else if (~rtl_clr_sftint_l_g) local_softint0[0] <= (local_softint0[0] & ~rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:158:      else                          local_softint0[0] <= local_softint0[0];
piton/verif/env/manycore/softint_mon.v:161:      local_softint0[0] <= local_softint0[0];
piton/verif/env/manycore/softint_mon.v:174:      local_softint0[16] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:179:      else if (~rtl_set_sftint_l_g) local_softint0[16] <= (local_softint0[16] | rtl_wsr_data_w[16]);
piton/verif/env/manycore/softint_mon.v:180:      else if (~rtl_clr_sftint_l_g) local_softint0[16] <= (local_softint0[16] & ~rtl_wsr_data_w[16]);
piton/verif/env/manycore/softint_mon.v:181:      else                          local_softint0[16] <= local_softint0[16];
piton/verif/env/manycore/softint_mon.v:184:      local_softint0[16] <= local_softint0[16];
piton/verif/env/manycore/softint_mon.v:197:      local_softint0[15] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:202:      else if (~rtl_set_sftint_l_g) local_softint0[15] <= (local_softint0[15] | rtl_wsr_data_w[15]);
piton/verif/env/manycore/softint_mon.v:203:      else if (~rtl_clr_sftint_l_g) local_softint0[15] <= (local_softint0[15] & ~rtl_wsr_data_w[15]);
piton/verif/env/manycore/softint_mon.v:204:      else                          local_softint0[15] <= local_softint0[15];
piton/verif/env/manycore/softint_mon.v:207:      local_softint0[15] <= local_softint0[15];
piton/verif/env/manycore/softint_mon.v:240:      local_softint1[14:1] <= {14{1'b0}};
piton/verif/env/manycore/softint_mon.v:262:      local_softint1[0] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:266:      else if (~rtl_wr_sftint_l_g)  local_softint1[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:267:      else if (~rtl_set_sftint_l_g) local_softint1[0] <= (local_softint1[0] | rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:268:      else if (~rtl_clr_sftint_l_g) local_softint1[0] <= (local_softint1[0] & ~rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:269:      else                          local_softint1[0] <= local_softint1[0];
piton/verif/env/manycore/softint_mon.v:272:      local_softint1[0] <= local_softint1[0];
piton/verif/env/manycore/softint_mon.v:285:      local_softint1[16] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:308:      local_softint1[15] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:351:      local_softint2[14:1] <= {14{1'b0}};
piton/verif/env/manycore/softint_mon.v:373:      local_softint2[0] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:377:      else if (~rtl_wr_sftint_l_g)  local_softint2[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:378:      else if (~rtl_set_sftint_l_g) local_softint2[0] <= (local_softint2[0] | rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:379:      else if (~rtl_clr_sftint_l_g) local_softint2[0] <= (local_softint2[0] & ~rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:380:      else                          local_softint2[0] <= local_softint2[0];
piton/verif/env/manycore/softint_mon.v:383:      local_softint2[0] <= local_softint2[0];
piton/verif/env/manycore/softint_mon.v:396:      local_softint2[16] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:419:      local_softint2[15] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:462:      local_softint3[14:1] <= {14{1'b0}};
piton/verif/env/manycore/softint_mon.v:484:      local_softint3[0] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:488:      else if (~rtl_wr_sftint_l_g)  local_softint3[0] <= rtl_wsr_data_w[0];
piton/verif/env/manycore/softint_mon.v:489:      else if (~rtl_set_sftint_l_g) local_softint3[0] <= (local_softint3[0] | rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:490:      else if (~rtl_clr_sftint_l_g) local_softint3[0] <= (local_softint3[0] & ~rtl_wsr_data_w[0]);
piton/verif/env/manycore/softint_mon.v:491:      else                          local_softint3[0] <= local_softint3[0];
piton/verif/env/manycore/softint_mon.v:494:      local_softint3[0] <= local_softint3[0];
piton/verif/env/manycore/softint_mon.v:507:      local_softint3[16] <= 1'b0;
piton/verif/env/manycore/softint_mon.v:530:      local_softint3[15] <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:318:    blk_st_cnt1 <=  4'h0;
piton/verif/env/manycore/tso_mon.v.pyv:327:    st_blkst_mixture1 <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:332:    ini_st_cnt1 <=  4'h0;
piton/verif/env/manycore/tso_mon.v.pyv:341:    st_inist_mixture1 <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:344:    cpx_spc1_ifill_wyvld <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:349:    cpx_spc1_dfill_wyvld <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:395:           atomic_ret1 <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:405:          non_b2b_atomic_ret1 <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:764:    spc1_lsu_rd_after_snp <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:769:    spc1_lsu_snp_after_rd <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:844:     spc1_mbar0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:845:     spc1_mbar1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:846:     spc1_mbar2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:847:     spc1_mbar3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:849:     spc1_flush0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:850:     spc1_flush1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:851:     spc1_flush2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:852:     spc1_flush3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:854:     spc1_intr0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:855:     spc1_intr1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:856:     spc1_intr2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:857:     spc1_intr3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:865:	spc1_mbar0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:869:	spc1_mbar1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:873:	spc1_mbar2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:877:	spc1_mbar3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:880:    else if(~C1T0_stb_ne)			  				spc1_flush0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:882:    else if(~C1T1_stb_ne)			  				spc1_flush1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:884:    else if(~C1T2_stb_ne)			  				spc1_flush2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:886:    else if(~C1T3_stb_ne)			  				spc1_flush3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:891:	spc1_intr0_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:895:	spc1_intr1_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:899:	spc1_intr2_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:903:	spc1_intr3_active <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:949:  C1T0_stb_vld_sum_d1 <= C1T0_stb_vld_sum;
piton/verif/env/manycore/tso_mon.v.pyv:953:  C1T0_defr_trp_en_d1 <= C1T0_defr_trp_en;
piton/verif/env/manycore/tso_mon.v.pyv:999:    cpx_spc1_data_cx2_d2  <= `CPX_WIDTH'b0;
piton/verif/env/manycore/tso_mon.v.pyv:1000:    cpx_spc1_data_cx2_d1  <= `CPX_WIDTH'b0;
piton/verif/env/manycore/tso_mon.v.pyv:1001:    spc1_dfq_byp_ff_en_d1 <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:1002:    spc1_dfq_wr_en_d1     <= 1'b0;
piton/verif/env/manycore/tso_mon.v.pyv:1004:    spc1_dfq_forced       <= 0;
piton/verif/env/manycore/tso_mon.v.pyv:1024:          spc1_dfq_fsm1 <= 2'b01;
piton/verif/env/manycore/tso_mon.v.pyv:1035:      spc1_dfq_fsm1 <= 2'b00;	// IDLE
piton/verif/env/manycore/tso_mon.v.pyv:1043:      spc1_dfq_fsm1 <= 2'b00;
piton/verif/env/manycore/lsu_mon.v.pyv:1304:      spc1_st0_unfilled_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1306:      spc1_st0_unfilled_d <= spc1_st0_unfilled;
piton/verif/env/manycore/lsu_mon.v.pyv:1309:      spc1_ldstcond_cmplt0_d <= 4'h0;
piton/verif/env/manycore/lsu_mon.v.pyv:1311:      spc1_ldstcond_cmplt0_d <= spc1_ldstcond_cmplt0;
piton/verif/env/manycore/lsu_mon.v.pyv:1314:      spc1_ld0_pkt_vld_unmasked_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1316:      spc1_ld0_pkt_vld_unmasked_d <= spc1_ld0_pkt_vld_unmasked;
piton/verif/env/manycore/lsu_mon.v.pyv:1319:      spc1_qctl1_ld_sec_hit_thrd0_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1323:      spc1_qctl1_ld_sec_hit_thrd0_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1325:      spc1_st1_unfilled_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1330:      spc1_ldstcond_cmplt1_d <= 4'h0;
piton/verif/env/manycore/lsu_mon.v.pyv:1335:      spc1_ld1_pkt_vld_unmasked_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1340:      spc1_qctl1_ld_sec_hit_thrd1_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1344:      spc1_qctl1_ld_sec_hit_thrd1_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1346:      spc1_st2_unfilled_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1351:      spc1_ldstcond_cmplt2_d <= 4'h0;
piton/verif/env/manycore/lsu_mon.v.pyv:1356:      spc1_ld2_pkt_vld_unmasked_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1361:      spc1_qctl1_ld_sec_hit_thrd2_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1365:      spc1_qctl1_ld_sec_hit_thrd2_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1367:      spc1_st3_unfilled_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1372:      spc1_ldstcond_cmplt3_d <= 4'h0;
piton/verif/env/manycore/lsu_mon.v.pyv:1377:      spc1_ld3_pkt_vld_unmasked_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1382:      spc1_qctl1_ld_sec_hit_thrd3_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1386:      spc1_qctl1_ld_sec_hit_thrd3_w2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1392:      spc1_st0_unfilled <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1396:      spc1_st0_unfilled <= spc1_st0_unfilled;
piton/verif/env/manycore/lsu_mon.v.pyv:1398:      spc1_st1_unfilled <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1404:      spc1_st2_unfilled <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1410:      spc1_st3_unfilled <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1421:        spc1_st0_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1425:        spc1_st0_unf_cntr <= spc1_st0_unf_cntr + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:1429:        spc1_st0_unf_cntr <= spc1_st0_unf_cntr;
piton/verif/env/manycore/lsu_mon.v.pyv:1433:        spc1_st1_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1445:        spc1_st2_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1457:        spc1_st3_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1473: spc1_st0_lt_1 <= (spc1_st1_unf_cntr > spc1_st0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1475: spc1_st0_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1477: spc1_st0_lt_2 <= (spc1_st2_unf_cntr > spc1_st0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1479: spc1_st0_lt_2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1481: spc1_st0_lt_3 <= (spc1_st3_unf_cntr > spc1_st0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1483: spc1_st0_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1486: spc1_st1_lt_0 <= (spc1_st0_unf_cntr > spc1_st1_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1488: spc1_st1_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1492: spc1_st1_lt_2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1496: spc1_st1_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1499: spc1_st2_lt_0 <= (spc1_st0_unf_cntr > spc1_st2_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1501: spc1_st2_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1505: spc1_st2_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1509: spc1_st2_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1512: spc1_st3_lt_0 <= (spc1_st0_unf_cntr > spc1_st3_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1514: spc1_st3_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1518: spc1_st3_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1522: spc1_st3_lt_2 <= 1'b0;				      //
piton/verif/env/manycore/lsu_mon.v.pyv:1533:        spc1_ld0_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1537:        spc1_ld0_unf_cntr <= spc1_ld0_unf_cntr + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:1541:        spc1_ld0_unf_cntr <= spc1_ld0_unf_cntr;
piton/verif/env/manycore/lsu_mon.v.pyv:1545:        spc1_ld1_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1557:        spc1_ld2_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1569:        spc1_ld3_unf_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1585: spc1_ld0_lt_1 <= (spc1_ld1_unf_cntr > spc1_ld0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1587: spc1_ld0_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1589: spc1_ld0_lt_2 <= (spc1_ld2_unf_cntr > spc1_ld0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1591: spc1_ld0_lt_2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1593: spc1_ld0_lt_3 <= (spc1_ld3_unf_cntr > spc1_ld0_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1595: spc1_ld0_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1598: spc1_ld1_lt_0 <= (spc1_ld0_unf_cntr > spc1_ld1_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1600: spc1_ld1_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1604: spc1_ld1_lt_2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1608: spc1_ld1_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1611: spc1_ld2_lt_0 <= (spc1_ld0_unf_cntr > spc1_ld2_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1613: spc1_ld2_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1617: spc1_ld2_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1621: spc1_ld2_lt_3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1624: spc1_ld3_lt_0 <= (spc1_ld0_unf_cntr > spc1_ld3_unf_cntr);
piton/verif/env/manycore/lsu_mon.v.pyv:1626: spc1_ld3_lt_0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1630: spc1_ld3_lt_1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1634: spc1_ld3_lt_2 <= 1'b0;				      //
piton/verif/env/manycore/lsu_mon.v.pyv:1651:      spc1_bld0_full_d <= 2'b00;
piton/verif/env/manycore/lsu_mon.v.pyv:1652:      spc1_ld0_unfilled_d <= 4'b0000;
piton/verif/env/manycore/lsu_mon.v.pyv:1657:      spc1_ld0_unfilled_d <= spc1_ld0_unfilled;
piton/verif/env/manycore/lsu_mon.v.pyv:1661:      spc1_bld1_full_d <= 2'b00;
piton/verif/env/manycore/lsu_mon.v.pyv:1662:      spc1_ld1_unfilled_d <= 4'b0000;
piton/verif/env/manycore/lsu_mon.v.pyv:1671:      spc1_bld2_full_d <= 2'b00;
piton/verif/env/manycore/lsu_mon.v.pyv:1672:      spc1_ld2_unfilled_d <= 4'b0000;
piton/verif/env/manycore/lsu_mon.v.pyv:1681:      spc1_bld3_full_d <= 2'b00;
piton/verif/env/manycore/lsu_mon.v.pyv:1682:      spc1_ld3_unfilled_d <= 4'b0000;
piton/verif/env/manycore/lsu_mon.v.pyv:1695:    spc1_bld0_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1702:    spc1_bld1_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1709:    spc1_bld2_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1716:    spc1_bld3_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1722:        spc1_bld0_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1726:        spc1_bld0_full_cntr <= spc1_bld0_full_cntr + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:1730:        spc1_bld0_full_cntr <= spc1_bld0_full_cntr + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:1734:        spc1_bld0_full_cntr <= spc1_bld0_full_cntr;
piton/verif/env/manycore/lsu_mon.v.pyv:1742:        spc1_bld1_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1763:        spc1_bld2_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1783:        spc1_bld3_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1805:        spc1_stb_atm_addr0 <= 40'h0000000000;
piton/verif/env/manycore/lsu_mon.v.pyv:1813:        spc1_stb_atm_addr0 <= spc1_stb_atm_addr0;
piton/verif/env/manycore/lsu_mon.v.pyv:1817:        spc1_stb_atm_addr1 <= 40'h0000000000;
piton/verif/env/manycore/lsu_mon.v.pyv:1829:        spc1_stb_atm_addr2 <= 40'h0000000000;
piton/verif/env/manycore/lsu_mon.v.pyv:1841:        spc1_stb_atm_addr3 <= 40'h0000000000;
piton/verif/env/manycore/lsu_mon.v.pyv:1863:    spc1_dfq_full_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1873:    spc1_dfq_full_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1883:    spc1_dfq_full_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1893:    spc1_dfq_full_capture4 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1903:    spc1_dfq_full_capture5 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1913:    spc1_dfq_full_capture6 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1923:    spc1_dfq_full_capture7 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1931:    spc1_mbar_vld_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1938:    spc1_mbar_vld_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1945:    spc1_mbar_vld_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1952:    spc1_mbar_vld_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1961:       spc1_dfq_full_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1962:       spc1_dfq_full_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1977:       spc1_dfq_full_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1978:       spc1_dfq_full_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:1993:       spc1_dfq_full_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:1994:       spc1_dfq_full_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2009:       spc1_dfq_full_cntr4 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2010:       spc1_dfq_full_d4 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2025:       spc1_dfq_full_cntr5 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2026:       spc1_dfq_full_d5 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2041:       spc1_dfq_full_cntr6 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2042:       spc1_dfq_full_d6 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2057:       spc1_dfq_full_cntr7 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2058:       spc1_dfq_full_d7 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2079:    spc1_atm_intrpt_b4capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2086:    spc1_atm_intrpt_b4capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2093:    spc1_atm_intrpt_b4capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2100:    spc1_atm_intrpt_b4capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2108:    spc1_atm_intrpt_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2115:    spc1_atm_intrpt_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2122:    spc1_atm_intrpt_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2129:    spc1_atm_intrpt_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2138:    spc1_atm_inv_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2145:    spc1_atm_inv_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2152:    spc1_atm_inv_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2159:    spc1_atm_inv_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2166:       spc1_atm_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2167:       spc1_atm0_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2171:       spc1_atm_cntr0 <= spc1_atm_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2176:       spc1_atm_cntr0 <= spc1_atm_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2177:       spc1_atm0_d <= spc1_atm0_d;
piton/verif/env/manycore/lsu_mon.v.pyv:2181:       spc1_atm_cntr0 <= spc1_atm_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2182:       spc1_atm0_d <= spc1_atm0_d;
piton/verif/env/manycore/lsu_mon.v.pyv:2186:       spc1_atm_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2187:       spc1_atm1_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2206:       spc1_atm_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2207:       spc1_atm2_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2226:       spc1_atm_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2227:       spc1_atm3_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2259:       spc1_stb_ced_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2260:       spc1_stb_ced0_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2264:       spc1_stb_ced_cntr0 <= spc1_stb_ced_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2265:       spc1_stb_ced0_d <= spc1_stb_ced0;
piton/verif/env/manycore/lsu_mon.v.pyv:2269:       spc1_stb_ced_cntr0 <= spc1_stb_ced_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2270:       spc1_stb_ced0_d <= spc1_stb_ced0_d;
piton/verif/env/manycore/lsu_mon.v.pyv:2275:       spc1_mbar_vld_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2276:       spc1_mbar_vld_d0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2281:       spc1_mbar_vld_cntr0 <= spc1_mbar_vld_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2282:       spc1_mbar_vld_d0 <= spc1_mbar_vld0;
piton/verif/env/manycore/lsu_mon.v.pyv:2286:       spc1_mbar_vld_cntr0 <= spc1_mbar_vld_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2287:       spc1_mbar_vld_d0 <= spc1_mbar_vld0;
piton/verif/env/manycore/lsu_mon.v.pyv:2292:       spc1_flsh_vld_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2293:       spc1_flsh_vld_d0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2298:       spc1_flsh_vld_cntr0 <= spc1_flsh_vld_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2299:       spc1_flsh_vld_d0 <= spc1_flsh_vld0;
piton/verif/env/manycore/lsu_mon.v.pyv:2303:       spc1_flsh_vld_cntr0 <= spc1_flsh_vld_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2304:       spc1_flsh_vld_d0 <= spc1_flsh_vld0;
piton/verif/env/manycore/lsu_mon.v.pyv:2309:       spc1_stb_ced_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2310:       spc1_stb_ced1_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2325:       spc1_mbar_vld_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2326:       spc1_mbar_vld_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2342:       spc1_flsh_vld_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2343:       spc1_flsh_vld_d1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2359:       spc1_stb_ced_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2360:       spc1_stb_ced2_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2375:       spc1_mbar_vld_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2376:       spc1_mbar_vld_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2392:       spc1_flsh_vld_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2393:       spc1_flsh_vld_d2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2409:       spc1_stb_ced_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2410:       spc1_stb_ced3_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2425:       spc1_mbar_vld_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2426:       spc1_mbar_vld_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2442:       spc1_flsh_vld_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2443:       spc1_flsh_vld_d3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2464:    spc1_flsh_vld_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2471:    spc1_flsh_vld_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2478:    spc1_flsh_vld_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2485:    spc1_flsh_vld_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2594:   spc1_imiss_vld_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2599:   spc1_ld_miss_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2610:spc1_stb_ced_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2618:spc1_stb_ced_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2626:spc1_stb_ced_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2634:spc1_stb_ced_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2643:       spc1_stb_ack_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2648:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2652:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2656:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2661:       spc1_stb_ack_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2679:       spc1_stb_ack_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2697:       spc1_stb_ack_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2721:spc1_stb_full_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2729:spc1_stb_full_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2737:spc1_stb_full_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2745:spc1_stb_full_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2752:       spc1_stb_full_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2757:       spc1_stb_full_cntr0 <= spc1_stb_full_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2761:       spc1_stb_full_cntr0 <= spc1_stb_full_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2765:       spc1_stb_full_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2778:       spc1_stb_full_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2791:       spc1_stb_full_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2811:spc1_lmq_full_capture0 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2819:spc1_lmq_full_capture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2827:spc1_lmq_full_capture2 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2835:spc1_lmq_full_capture3 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2842:       spc1_lmq_full_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2843:       spc1_lmq0_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2848:       spc1_lmq_full_cntr0 <= spc1_lmq_full_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2849:       spc1_lmq0_full_d <= spc1_lmq0_full;
piton/verif/env/manycore/lsu_mon.v.pyv:2853:       spc1_lmq_full_cntr0 <= spc1_lmq_full_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2854:       spc1_lmq0_full_d <= spc1_lmq0_full;
piton/verif/env/manycore/lsu_mon.v.pyv:2859:       spc1_lmq_full_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2860:       spc1_lmq1_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2876:       spc1_lmq_full_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2877:       spc1_lmq2_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2893:       spc1_lmq_full_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2894:       spc1_lmq3_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2917:    spc1_dfq_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2924:       spc1_dfq_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2925:       spc1_dfq_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2946:    spc1_dva_full_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2958:     spc1_dva_inv <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2959:     spc1_dva_waddr_d <= 5'b00000;
piton/verif/env/manycore/lsu_mon.v.pyv:2973:    spc1_dva_vld2lkup <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2980:       spc1_dva_full_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2981:       spc1_dva_full_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3002:    spc1_dva_vfull_capture <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3017:     spc1_dva_vld <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3018:     spc1_dva_invwaddr_d <= 5'b00000;
piton/verif/env/manycore/lsu_mon.v.pyv:3019:     spc1_dva_invld_err <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3035:    spc1_dva_invld2lkup <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3043:    spc1_dva_vfull_cntr <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:3044:    spc1_dva_vfull_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3065:    spc1_dva_collide <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3075:    spc1_dva_err <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3084:     spc1_dva_efull_d <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3092:     spc1_dva_efull_cntr <= 9'h000;
piton/verif/env/manycore/stb_ovfl_mon.v:66:	stb_ctl_reset0_dly <= stb_ctl_reset0;
piton/verif/env/manycore/sas_intf.v:824:      i0_0_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE0.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:825:      i0_0_ifu_lsu_ldst_size_g <= #1 i0_0_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:829:      i0_1_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE1.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:830:      i0_1_ifu_lsu_ldst_size_g <= #1 i0_1_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:834:      i0_2_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE2.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:835:      i0_2_ifu_lsu_ldst_size_g <= #1 i0_2_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:839:      i0_3_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE3.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:840:      i0_3_ifu_lsu_ldst_size_g <= #1 i0_3_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:844:      i0_4_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE4.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:845:      i0_4_ifu_lsu_ldst_size_g <= #1 i0_4_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:849:      i0_5_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE5.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:850:      i0_5_ifu_lsu_ldst_size_g <= #1 i0_5_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:854:      i0_6_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE6.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:855:      i0_6_ifu_lsu_ldst_size_g <= #1 i0_6_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:859:      i0_7_ifu_lsu_ldst_size_m <= #1 `SPARC_CORE7.`LSU_PATH.ifu_lsu_ldst_size_e[1:0];
piton/verif/env/manycore/sas_intf.v:860:      i0_7_ifu_lsu_ldst_size_g <= #1 i0_7_ifu_lsu_ldst_size_m;
piton/verif/env/manycore/sas_intf.v:865:      i0_1_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:866:      i0_1_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:870:      i0_2_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:871:      i0_2_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:875:      i0_3_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:876:      i0_3_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:880:      i0_4_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:881:      i0_4_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:885:      i0_5_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:886:      i0_5_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:890:      i0_6_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:891:      i0_6_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:895:      i0_7_ifu_lsu_ldst_size_m <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:896:      i0_7_ifu_lsu_ldst_size_g <= #1 2'h0;
piton/verif/env/manycore/sas_intf.v:1478:      pcx_sctag0_data_rdy_px2 <= `TOP_MEMORY.ccx.pcx_sctag0_data_rdy_px1;
piton/verif/env/manycore/sas_intf.v:1502:      i2_0_rdy   <= #1   |`TOP_MEMORY.sctag0.oqctl.req_out_c7;
piton/verif/env/manycore/sas_intf.v:1503:      i2_0_hit_c4 <= #1 `TOP_MEMORY.sctag0.arbctl.decdp_bis_inst_c3 &
piton/verif/env/manycore/sas_intf.v:1506:      i2_0_hit_c5 <= #1  i2_0_hit_c4;
piton/verif/env/manycore/sas_intf.v:1507:      i2_0_hit_c6 <= #1  i2_0_hit_c5;
piton/verif/env/manycore/sas_intf.v:1508:      i2_0_hit_c7 <= #1  i2_0_hit_c6;
piton/verif/env/manycore/sas_intf.v:1509:      i2_0_hit_c8 <= #1  i2_0_hit_c7;
piton/verif/env/manycore/sas_intf.v:1609:      i4_0_fprs_set_e  <= #1 `SPARC_CORE0.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1610:      i4_0_new_fprs_e  <= #1 `SPARC_CORE0.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1612:      i4_0_fprs_set_e  <= #1 `SPARC_CORE0.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1613:      i4_0_new_fprs_e  <= #1 `SPARC_CORE0.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1615:      i4_0_fprs_set_m  <= #1 i4_0_fprs_set_e;
piton/verif/env/manycore/sas_intf.v:1616:      i4_0_new_fprs_m  <= #1 i4_0_new_fprs_e;
piton/verif/env/manycore/sas_intf.v:1617:      i4_0_fprs_set_w  <= #1 i4_0_fprs_set_m;
piton/verif/env/manycore/sas_intf.v:1618:      i4_0_new_fprs_w  <= #1 i4_0_new_fprs_m;
piton/verif/env/manycore/sas_intf.v:1620:      i4_0_rstint_w    <= #1 `SPARC_CORE0.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1621:      i4_0_hwint_w     <= #1 `SPARC_CORE0.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1622:      i4_0_sftint_w    <= #1 `SPARC_CORE0.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1623:      i4_0_hint_m      <= #1 `SPARC_CORE0.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1624:      i4_0_hint_w      <= #1 i4_0_hint_m & `SPARC_CORE0.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1625:      i4_0_int_thr_w       <= #1 `SPARC_CORE0.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1627:      i4_0_ic_inv_vld_f <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1630:      i4_0_ic_inv_addr_f  <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1631:      i4_0_ic_inv_word1_f <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1632:      i4_0_ic_inv_word0_f <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1633:      i4_0_ic_inv_way1_f  <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1634:      i4_0_ic_inv_way0_f  <= #1 `SPARC_CORE0.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1636:      i4_0_rstint_w    <= #1 `SPARC_CORE0.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1637:      i4_0_hwint_w     <= #1 `SPARC_CORE0.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1638:      i4_0_sftint_w    <= #1 `SPARC_CORE0.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1639:      i4_0_hint_m      <= #1 `SPARC_CORE0.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1640:      i4_0_hint_w      <= #1 i4_0_hint_m & `SPARC_CORE0.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1641:      i4_0_int_thr_w       <= #1 `SPARC_CORE0.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1643:      i4_0_ic_inv_vld_f <= #1 `SPARC_CORE0.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1646:      i4_0_ic_inv_addr_f  <= #1 `SPARC_CORE0.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1647:      i4_0_ic_inv_word1_f <= #1 `SPARC_CORE0.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1648:      i4_0_ic_inv_word0_f <= #1 `SPARC_CORE0.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1649:      i4_0_ic_inv_way1_f  <= #1 `SPARC_CORE0.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1650:      i4_0_ic_inv_way0_f  <= #1 `SPARC_CORE0.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1652:      i4_0_ic_inv_vld_s     <= #1 i4_0_ic_inv_vld_f;
piton/verif/env/manycore/sas_intf.v:1653:      i4_0_ic_inv_addr_s  <= #1 i4_0_ic_inv_addr_f;
piton/verif/env/manycore/sas_intf.v:1654:      i4_0_ic_inv_word1_s <= #1 i4_0_ic_inv_word1_f;
piton/verif/env/manycore/sas_intf.v:1655:      i4_0_ic_inv_word0_s <= #1 i4_0_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:1656:      i4_0_ic_inv_way1_s  <= #1 i4_0_ic_inv_way1_f;
piton/verif/env/manycore/sas_intf.v:1657:      i4_0_ic_inv_way0_s  <= #1 i4_0_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:1658:      i4_0_st_wr_dcache_m <= #1 `SPARC_CORE0.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1659:      i4_0_fill_dcache_m  <= #1 `SPARC_CORE0.`LSU_PATH.lsu_dcache_wr_vld_e & ~`SPARC_CORE0.`LSU_PATH.lsu_st_wr_dcache;
piton/verif/env/manycore/sas_intf.v:1660:      i4_0_dcache_fill_addr_m <= #1 `SPARC_CORE0.`LSU_PATH.dctl.dcache_fill_addr_e;
piton/verif/env/manycore/sas_intf.v:1661:      i4_0_dva_svld_m     <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_svld_e &
piton/verif/env/manycore/sas_intf.v:1667:      i4_0_dva_snp_addr_m     <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_addr_e;
piton/verif/env/manycore/sas_intf.v:1668:      i4_0_dva_snp_set_vld_m  <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_set_vld_e;
piton/verif/env/manycore/sas_intf.v:1669:      i4_0_dva_snp_wy0_m <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:1670:      i4_0_dva_snp_wy1_m <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_wy1_e;
piton/verif/env/manycore/sas_intf.v:1671:      i4_0_dva_snp_wy2_m <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_wy2_e;
piton/verif/env/manycore/sas_intf.v:1672:      i4_0_dva_snp_wy3_m <= #1 `SPARC_CORE0.`LSU_PATH.qctl2.dva_snp_wy3_e;
piton/verif/env/manycore/sas_intf.v:1673:      i4_0_st_wr_dcache_w    <= #1 i4_0_st_wr_dcache_m;
piton/verif/env/manycore/sas_intf.v:1674:      i4_0_fill_dcache_w     <= #1 i4_0_fill_dcache_m;
piton/verif/env/manycore/sas_intf.v:1675:      i4_0_dcache_fill_addr_w <= #1 i4_0_dcache_fill_addr_m;
piton/verif/env/manycore/sas_intf.v:1676:      i4_0_dva_svld_w         <= #1 i4_0_dva_svld_m;
piton/verif/env/manycore/sas_intf.v:1677:      i4_0_dva_snp_addr_w     <= #1 i4_0_dva_snp_addr_m;
piton/verif/env/manycore/sas_intf.v:1678:      i4_0_dva_snp_set_vld_w  <= #1 i4_0_dva_snp_set_vld_m;
piton/verif/env/manycore/sas_intf.v:1679:      i4_0_dva_snp_wy0_w <= #1 i4_0_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:1680:      i4_0_dva_snp_wy1_w <= #1 i4_0_dva_snp_wy1_m;
piton/verif/env/manycore/sas_intf.v:1681:      i4_0_dva_snp_wy2_w <= #1 i4_0_dva_snp_wy2_m;
piton/verif/env/manycore/sas_intf.v:1682:      i4_0_dva_snp_wy3_w <= #1 i4_0_dva_snp_wy3_m;
piton/verif/env/manycore/sas_intf.v:1687:      i4_1_fprs_set_e  <= #1 `SPARC_CORE1.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1688:      i4_1_new_fprs_e  <= #1 `SPARC_CORE1.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1690:      i4_1_fprs_set_e  <= #1 `SPARC_CORE1.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1691:      i4_1_new_fprs_e  <= #1 `SPARC_CORE1.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1698:      i4_1_rstint_w    <= #1 `SPARC_CORE1.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1699:      i4_1_hwint_w     <= #1 `SPARC_CORE1.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1700:      i4_1_sftint_w    <= #1 `SPARC_CORE1.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1701:      i4_1_hint_m      <= #1 `SPARC_CORE1.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1702:      i4_1_hint_w      <= #1 i4_1_hint_m & `SPARC_CORE1.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1703:      i4_1_int_thr_w       <= #1 `SPARC_CORE1.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1705:      i4_1_ic_inv_vld_f <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1708:      i4_1_ic_inv_addr_f  <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1709:      i4_1_ic_inv_word1_f <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1710:      i4_1_ic_inv_word0_f <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1711:      i4_1_ic_inv_way1_f  <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1712:      i4_1_ic_inv_way0_f  <= #1 `SPARC_CORE1.sparc0.ifu.ifu.invctl.invwd0_way_i2; 
piton/verif/env/manycore/sas_intf.v:1714:      i4_1_rstint_w    <= #1 `SPARC_CORE1.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1715:      i4_1_hwint_w     <= #1 `SPARC_CORE1.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1716:      i4_1_sftint_w    <= #1 `SPARC_CORE1.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1717:      i4_1_hint_m      <= #1 `SPARC_CORE1.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1718:      i4_1_hint_w      <= #1 i4_1_hint_m & `SPARC_CORE1.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1719:      i4_1_int_thr_w       <= #1 `SPARC_CORE1.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1721:      i4_1_ic_inv_vld_f <= #1 `SPARC_CORE1.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1724:      i4_1_ic_inv_addr_f  <= #1 `SPARC_CORE1.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1725:      i4_1_ic_inv_word1_f <= #1 `SPARC_CORE1.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1726:      i4_1_ic_inv_word0_f <= #1 `SPARC_CORE1.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1727:      i4_1_ic_inv_way1_f  <= #1 `SPARC_CORE1.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1728:      i4_1_ic_inv_way0_f  <= #1 `SPARC_CORE1.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1733:      i4_1_ic_inv_word0_s <= #1 i4_1_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:1735:      i4_1_ic_inv_way0_s  <= #1 i4_1_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:1747:      i4_1_dva_snp_wy0_m <= #1 `SPARC_CORE1.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:1757:      i4_1_dva_snp_wy0_w <= #1 i4_1_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:1765:      i4_2_fprs_set_e  <= #1 `SPARC_CORE2.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1766:      i4_2_new_fprs_e  <= #1 `SPARC_CORE2.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1768:      i4_2_fprs_set_e  <= #1 `SPARC_CORE2.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1769:      i4_2_new_fprs_e  <= #1 `SPARC_CORE2.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1776:      i4_2_rstint_w    <= #1 `SPARC_CORE2.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1777:      i4_2_hwint_w     <= #1 `SPARC_CORE2.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1778:      i4_2_sftint_w    <= #1 `SPARC_CORE2.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1779:      i4_2_hint_m      <= #1 `SPARC_CORE2.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1780:      i4_2_hint_w      <= #1 i4_2_hint_m & `SPARC_CORE2.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1781:      i4_2_int_thr_w       <= #1 `SPARC_CORE2.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1783:      i4_2_ic_inv_vld_f <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1786:      i4_2_ic_inv_addr_f  <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1787:      i4_2_ic_inv_word1_f <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1788:      i4_2_ic_inv_word0_f <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1789:      i4_2_ic_inv_way1_f  <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1790:      i4_2_ic_inv_way0_f  <= #1 `SPARC_CORE2.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1792:      i4_2_rstint_w    <= #1 `SPARC_CORE2.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1793:      i4_2_hwint_w     <= #1 `SPARC_CORE2.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1794:      i4_2_sftint_w    <= #1 `SPARC_CORE2.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1795:      i4_2_hint_m      <= #1 `SPARC_CORE2.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1796:      i4_2_hint_w      <= #1 i4_2_hint_m & `SPARC_CORE2.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1797:      i4_2_int_thr_w       <= #1 `SPARC_CORE2.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1799:      i4_2_ic_inv_vld_f <= #1 `SPARC_CORE2.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1802:      i4_2_ic_inv_addr_f  <= #1 `SPARC_CORE2.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1803:      i4_2_ic_inv_word1_f <= #1 `SPARC_CORE2.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1804:      i4_2_ic_inv_word0_f <= #1 `SPARC_CORE2.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1805:      i4_2_ic_inv_way1_f  <= #1 `SPARC_CORE2.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1806:      i4_2_ic_inv_way0_f  <= #1 `SPARC_CORE2.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1811:      i4_2_ic_inv_word0_s <= #1 i4_2_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:1813:      i4_2_ic_inv_way0_s  <= #1 i4_2_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:1825:      i4_2_dva_snp_wy0_m <= #1 `SPARC_CORE2.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:1835:      i4_2_dva_snp_wy0_w <= #1 i4_2_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:1843:      i4_3_fprs_set_e  <= #1 `SPARC_CORE3.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1844:      i4_3_new_fprs_e  <= #1 `SPARC_CORE3.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1846:      i4_3_fprs_set_e  <= #1 `SPARC_CORE3.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1847:      i4_3_new_fprs_e  <= #1 `SPARC_CORE3.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1854:      i4_3_rstint_w    <= #1 `SPARC_CORE3.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1855:      i4_3_hwint_w     <= #1 `SPARC_CORE3.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1856:      i4_3_sftint_w    <= #1 `SPARC_CORE3.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1857:      i4_3_hint_m      <= #1 `SPARC_CORE3.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1858:      i4_3_hint_w      <= #1 i4_3_hint_m & `SPARC_CORE3.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1859:      i4_3_int_thr_w       <= #1 `SPARC_CORE3.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1861:      i4_3_ic_inv_vld_f <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1864:      i4_3_ic_inv_addr_f  <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1865:      i4_3_ic_inv_word1_f <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1866:      i4_3_ic_inv_word0_f <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1867:      i4_3_ic_inv_way1_f  <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1868:      i4_3_ic_inv_way0_f  <= #1 `SPARC_CORE3.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1870:      i4_3_rstint_w    <= #1 `SPARC_CORE3.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1871:      i4_3_hwint_w     <= #1 `SPARC_CORE3.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1872:      i4_3_sftint_w    <= #1 `SPARC_CORE3.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1873:      i4_3_hint_m      <= #1 `SPARC_CORE3.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1874:      i4_3_hint_w      <= #1 i4_3_hint_m & `SPARC_CORE3.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1875:      i4_3_int_thr_w       <= #1 `SPARC_CORE3.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1877:      i4_3_ic_inv_vld_f <= #1 `SPARC_CORE3.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1880:      i4_3_ic_inv_addr_f  <= #1 `SPARC_CORE3.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1881:      i4_3_ic_inv_word1_f <= #1 `SPARC_CORE3.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1882:      i4_3_ic_inv_word0_f <= #1 `SPARC_CORE3.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1883:      i4_3_ic_inv_way1_f  <= #1 `SPARC_CORE3.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1884:      i4_3_ic_inv_way0_f  <= #1 `SPARC_CORE3.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1889:      i4_3_ic_inv_word0_s <= #1 i4_3_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:1891:      i4_3_ic_inv_way0_s  <= #1 i4_3_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:1903:      i4_3_dva_snp_wy0_m <= #1 `SPARC_CORE3.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:1913:      i4_3_dva_snp_wy0_w <= #1 i4_3_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:1921:      i4_4_fprs_set_e  <= #1 `SPARC_CORE4.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1922:      i4_4_new_fprs_e  <= #1 `SPARC_CORE4.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1924:      i4_4_fprs_set_e  <= #1 `SPARC_CORE4.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:1925:      i4_4_new_fprs_e  <= #1 `SPARC_CORE4.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:1932:      i4_4_rstint_w    <= #1 `SPARC_CORE4.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1933:      i4_4_hwint_w     <= #1 `SPARC_CORE4.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1934:      i4_4_sftint_w    <= #1 `SPARC_CORE4.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1935:      i4_4_hint_m      <= #1 `SPARC_CORE4.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1936:      i4_4_hint_w      <= #1 i4_4_hint_m & `SPARC_CORE4.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1937:      i4_4_int_thr_w       <= #1 `SPARC_CORE4.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1939:      i4_4_ic_inv_vld_f <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1942:      i4_4_ic_inv_addr_f  <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1943:      i4_4_ic_inv_word1_f <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1944:      i4_4_ic_inv_word0_f <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1945:      i4_4_ic_inv_way1_f  <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1946:      i4_4_ic_inv_way0_f  <= #1 `SPARC_CORE4.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1948:      i4_4_rstint_w    <= #1 `SPARC_CORE4.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:1949:      i4_4_hwint_w     <= #1 `SPARC_CORE4.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:1950:      i4_4_sftint_w    <= #1 `SPARC_CORE4.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:1951:      i4_4_hint_m      <= #1 `SPARC_CORE4.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:1952:      i4_4_hint_w      <= #1 i4_4_hint_m & `SPARC_CORE4.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:1953:      i4_4_int_thr_w       <= #1 `SPARC_CORE4.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:1955:      i4_4_ic_inv_vld_f <= #1 `SPARC_CORE4.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:1958:      i4_4_ic_inv_addr_f  <= #1 `SPARC_CORE4.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:1959:      i4_4_ic_inv_word1_f <= #1 `SPARC_CORE4.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:1960:      i4_4_ic_inv_word0_f <= #1 `SPARC_CORE4.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:1961:      i4_4_ic_inv_way1_f  <= #1 `SPARC_CORE4.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:1962:      i4_4_ic_inv_way0_f  <= #1 `SPARC_CORE4.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:1967:      i4_4_ic_inv_word0_s <= #1 i4_4_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:1969:      i4_4_ic_inv_way0_s  <= #1 i4_4_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:1981:      i4_4_dva_snp_wy0_m <= #1 `SPARC_CORE4.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:1991:      i4_4_dva_snp_wy0_w <= #1 i4_4_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:1999:      i4_5_fprs_set_e  <= #1 `SPARC_CORE5.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2000:      i4_5_new_fprs_e  <= #1 `SPARC_CORE5.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2002:      i4_5_fprs_set_e  <= #1 `SPARC_CORE5.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2003:      i4_5_new_fprs_e  <= #1 `SPARC_CORE5.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2010:      i4_5_rstint_w    <= #1 `SPARC_CORE5.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2011:      i4_5_hwint_w     <= #1 `SPARC_CORE5.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2012:      i4_5_sftint_w    <= #1 `SPARC_CORE5.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2013:      i4_5_hint_m      <= #1 `SPARC_CORE5.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2014:      i4_5_hint_w      <= #1 i4_5_hint_m & `SPARC_CORE5.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2015:      i4_5_int_thr_w       <= #1 `SPARC_CORE5.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2017:      i4_5_ic_inv_vld_f <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2020:      i4_5_ic_inv_addr_f  <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2021:      i4_5_ic_inv_word1_f <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2022:      i4_5_ic_inv_word0_f <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2023:      i4_5_ic_inv_way1_f  <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2024:      i4_5_ic_inv_way0_f  <= #1 `SPARC_CORE5.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2026:      i4_5_rstint_w    <= #1 `SPARC_CORE5.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2027:      i4_5_hwint_w     <= #1 `SPARC_CORE5.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2028:      i4_5_sftint_w    <= #1 `SPARC_CORE5.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2029:      i4_5_hint_m      <= #1 `SPARC_CORE5.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2030:      i4_5_hint_w      <= #1 i4_5_hint_m & `SPARC_CORE5.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2031:      i4_5_int_thr_w       <= #1 `SPARC_CORE5.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2033:      i4_5_ic_inv_vld_f <= #1 `SPARC_CORE5.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2036:      i4_5_ic_inv_addr_f  <= #1 `SPARC_CORE5.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2037:      i4_5_ic_inv_word1_f <= #1 `SPARC_CORE5.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2038:      i4_5_ic_inv_word0_f <= #1 `SPARC_CORE5.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2039:      i4_5_ic_inv_way1_f  <= #1 `SPARC_CORE5.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2040:      i4_5_ic_inv_way0_f  <= #1 `SPARC_CORE5.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2045:      i4_5_ic_inv_word0_s <= #1 i4_5_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:2047:      i4_5_ic_inv_way0_s  <= #1 i4_5_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:2059:      i4_5_dva_snp_wy0_m <= #1 `SPARC_CORE5.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:2069:      i4_5_dva_snp_wy0_w <= #1 i4_5_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:2077:      i4_6_fprs_set_e  <= #1 `SPARC_CORE6.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2078:      i4_6_new_fprs_e  <= #1 `SPARC_CORE6.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2080:      i4_6_fprs_set_e  <= #1 `SPARC_CORE6.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2081:      i4_6_new_fprs_e  <= #1 `SPARC_CORE6.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2088:      i4_6_rstint_w    <= #1 `SPARC_CORE6.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2089:      i4_6_hwint_w     <= #1 `SPARC_CORE6.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2090:      i4_6_sftint_w    <= #1 `SPARC_CORE6.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2091:      i4_6_hint_m      <= #1 `SPARC_CORE6.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2092:      i4_6_hint_w      <= #1 i4_6_hint_m & `SPARC_CORE6.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2093:      i4_6_int_thr_w       <= #1 `SPARC_CORE6.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2095:      i4_6_ic_inv_vld_f <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2098:      i4_6_ic_inv_addr_f  <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2099:      i4_6_ic_inv_word1_f <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2100:      i4_6_ic_inv_word0_f <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2101:      i4_6_ic_inv_way1_f  <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2102:      i4_6_ic_inv_way0_f  <= #1 `SPARC_CORE6.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2104:      i4_6_rstint_w    <= #1 `SPARC_CORE6.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2105:      i4_6_hwint_w     <= #1 `SPARC_CORE6.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2106:      i4_6_sftint_w    <= #1 `SPARC_CORE6.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2107:      i4_6_hint_m      <= #1 `SPARC_CORE6.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2108:      i4_6_hint_w      <= #1 i4_6_hint_m & `SPARC_CORE6.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2109:      i4_6_int_thr_w       <= #1 `SPARC_CORE6.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2111:      i4_6_ic_inv_vld_f <= #1 `SPARC_CORE6.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2114:      i4_6_ic_inv_addr_f  <= #1 `SPARC_CORE6.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2115:      i4_6_ic_inv_word1_f <= #1 `SPARC_CORE6.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2116:      i4_6_ic_inv_word0_f <= #1 `SPARC_CORE6.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2117:      i4_6_ic_inv_way1_f  <= #1 `SPARC_CORE6.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2118:      i4_6_ic_inv_way0_f  <= #1 `SPARC_CORE6.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2123:      i4_6_ic_inv_word0_s <= #1 i4_6_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:2125:      i4_6_ic_inv_way0_s  <= #1 i4_6_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:2137:      i4_6_dva_snp_wy0_m <= #1 `SPARC_CORE6.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:2147:      i4_6_dva_snp_wy0_w <= #1 i4_6_dva_snp_wy0_m;
piton/verif/env/manycore/sas_intf.v:2155:      i4_7_fprs_set_e  <= #1 `SPARC_CORE7.sparc0.ifu.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2156:      i4_7_new_fprs_e  <= #1 `SPARC_CORE7.sparc0.ifu.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2158:      i4_7_fprs_set_e  <= #1 `SPARC_CORE7.sparc0.ifu.swl.fprs_sel_set;
piton/verif/env/manycore/sas_intf.v:2159:      i4_7_new_fprs_e  <= #1 `SPARC_CORE7.sparc0.ifu.swl.new_fprs;
piton/verif/env/manycore/sas_intf.v:2166:      i4_7_rstint_w    <= #1 `SPARC_CORE7.sparc0.ifu.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2167:      i4_7_hwint_w     <= #1 `SPARC_CORE7.sparc0.ifu.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2168:      i4_7_sftint_w    <= #1 `SPARC_CORE7.sparc0.ifu.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2169:      i4_7_hint_m      <= #1 `SPARC_CORE7.sparc0.ifu.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2170:      i4_7_hint_w      <= #1 i4_7_hint_m & `SPARC_CORE7.sparc0.ifu.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2171:      i4_7_int_thr_w       <= #1 `SPARC_CORE7.sparc0.ifu.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2173:      i4_7_ic_inv_vld_f <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2176:      i4_7_ic_inv_addr_f  <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2177:      i4_7_ic_inv_word1_f <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2178:      i4_7_ic_inv_word0_f <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2179:      i4_7_ic_inv_way1_f  <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2180:      i4_7_ic_inv_way0_f  <= #1 `SPARC_CORE7.sparc0.ifu.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2182:      i4_7_rstint_w    <= #1 `SPARC_CORE7.sparc0.ifu.fcl.ifu_tlu_rstint_m;
piton/verif/env/manycore/sas_intf.v:2183:      i4_7_hwint_w     <= #1 `SPARC_CORE7.sparc0.ifu.fcl.ifu_tlu_hwint_m;
piton/verif/env/manycore/sas_intf.v:2184:      i4_7_sftint_w    <= #1 `SPARC_CORE7.sparc0.ifu.fcl.ifu_tlu_sftint_m;
piton/verif/env/manycore/sas_intf.v:2185:      i4_7_hint_m      <= #1 `SPARC_CORE7.sparc0.ifu.fcl.ttype_sel_hstk_cmp_e;
piton/verif/env/manycore/sas_intf.v:2186:      i4_7_hint_w      <= #1 i4_7_hint_m & `SPARC_CORE7.sparc0.ifu.fcl.ifu_tlu_ttype_vld_m;
piton/verif/env/manycore/sas_intf.v:2187:      i4_7_int_thr_w       <= #1 `SPARC_CORE7.sparc0.ifu.fcl.thr_m;
piton/verif/env/manycore/sas_intf.v:2189:      i4_7_ic_inv_vld_f <= #1 `SPARC_CORE7.sparc0.ifu.invctl.stpkt_i2 &
piton/verif/env/manycore/sas_intf.v:2192:      i4_7_ic_inv_addr_f  <= #1 `SPARC_CORE7.sparc0.ifu.invctl.inv_addr_i2[`IC_IDX_HI:6];
piton/verif/env/manycore/sas_intf.v:2193:      i4_7_ic_inv_word1_f <= #1 `SPARC_CORE7.sparc0.ifu.invctl.word1_inv_i2;
piton/verif/env/manycore/sas_intf.v:2194:      i4_7_ic_inv_word0_f <= #1 `SPARC_CORE7.sparc0.ifu.invctl.word0_inv_i2;
piton/verif/env/manycore/sas_intf.v:2195:      i4_7_ic_inv_way1_f  <= #1 `SPARC_CORE7.sparc0.ifu.invctl.invwd1_way_i2;
piton/verif/env/manycore/sas_intf.v:2196:      i4_7_ic_inv_way0_f  <= #1 `SPARC_CORE7.sparc0.ifu.invctl.invwd0_way_i2;
piton/verif/env/manycore/sas_intf.v:2201:      i4_7_ic_inv_word0_s <= #1 i4_7_ic_inv_word0_f;
piton/verif/env/manycore/sas_intf.v:2203:      i4_7_ic_inv_way0_s  <= #1 i4_7_ic_inv_way0_f;
piton/verif/env/manycore/sas_intf.v:2215:      i4_7_dva_snp_wy0_m <= #1 `SPARC_CORE7.`LSU_PATH.qctl2.dva_snp_wy0_e;
piton/verif/env/manycore/sas_intf.v:2225:      i4_7_dva_snp_wy0_w <= #1 i4_7_dva_snp_wy0_m;
piton/verif/env/manycore/dmbr_mon.v.pyv:76:				used_credits%d <= {TOTAL_CREDIT_WIDTH{1'b0}};
piton/verif/env/manycore/dmbr_mon.v.pyv:85:			    rep_cnt%d <= {`REPLENISH_WIDTH{1'b0}};
piton/verif/env/manycore/dmbr_mon.v.pyv:87:				rep_cnt%d <= rst_credits%d	? {`REPLENISH_WIDTH{1'b0}} : rep_cnt%d + 1'b1;""" \
piton/verif/env/manycore/ciop_iob.v.pyv:75:        out_write_index <= 0;
piton/verif/env/manycore/ciop_iob.v.pyv:117:        out_read_index <= 0;
piton/verif/env/manycore/cmp_l15_messages_mon.v.pyv:358:    wmt_read_val_s3_TILE0 <= `L15_PIPE0.l15_wmt_read_val_s2;
piton/verif/env/manycore/tlu_mon.v:465:	if ( ~grst_l )				por0_done <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:467:	else						por0_done <= por0_done;
piton/verif/env/manycore/tlu_mon.v:470:	if ( ~grst_l )				por1_done <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:475:	if ( ~grst_l )				por2_done <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:480:	if ( ~grst_l )				por3_done <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:940:      delay_pic_ovfl_trappc <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:941:      pic_ovfl_trap_pending[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:944:      sim_fail <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:946:      pcr_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:947:      pic_priv_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:948:      pic_npriv_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:949:      pcr_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:950:      pic_priv_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:951:      pic_npriv_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:952:      imiss_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:953:      imiss_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:954:      immu_miss_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:955:      pic_update_sel_ctr[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:956:      pic_cnt_en_w2[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:957:      inst_vld_w2[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:958:      incr_evq[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:959:      thread_rsel_e[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:960:      thread_rsel_m[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:961:      thread_rsel_g[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:962:      thread_rsel_w1[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:963:      pic_ovfl_trappc_vld_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:964:      pic_ovfl_trappc_vld_w2 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:965:      pic_ovfl_trappc_vld_w2_dly <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:966:      thrid_e[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:967:      thrid_m[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:968:      thrid_g[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:969:      thrid_w1[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:970:      thrid_w2[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:971:      thrid_w2_dly[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:972:      inst_vld_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:973:      inst_vld_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:974:      lsu_tlu_defr_trp_taken_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:975:      tlu_ifu_flush_pipe_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:976:      ifu_tlu_sraddr_e <= 7'h00;
piton/verif/env/manycore/tlu_mon.v:977:      ifu_tlu_rsr_inst_e <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:978:      swint_15_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:986:      sim_fail <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:988:      pcr_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:989:      pic_priv_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:990:      pic_npriv_rw_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:991:      pcr_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:992:      pic_priv_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:993:      pic_npriv_rw_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:994:      imiss_m <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:995:      imiss_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:996:      immu_miss_g <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:997:      pic_cnt_en_w2[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:998:      inst_vld_w2[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:999:      incr_evq[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:1000:      thread_rsel_e[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:1001:      thread_rsel_m[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:1002:      thread_rsel_g[3:0] <= 4'h0;
piton/verif/env/manycore/tlu_mon.v:1003:      pic_ovfl_trappc_vld_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1004:      pic_ovfl_trappc_vld_w2 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1005:      pic_ovfl_trappc_vld_w2_dly <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1006:      thrid_e[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1007:      thrid_m[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1008:      thrid_g[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1009:      thrid_w1[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1010:      thrid_w2[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1011:      thrid_w2_dly[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1013:      lsu_tlu_defr_trp_taken_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1014:      tlu_ifu_flush_pipe_w1 <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1015:      ifu_tlu_sraddr_e <= 7'h00;
piton/verif/env/manycore/tlu_mon.v:1016:      ifu_tlu_rsr_inst_e <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1018:      pic_update_sel_ctr[1:0] <= 2'b00;
piton/verif/env/manycore/tlu_mon.v:1031:      pic_update_sel_ctr[1:0] <= pic_update_sel_incr[1:0];
piton/verif/env/manycore/tlu_mon.v:1032:      pic_cnt_en_w2[3:0] <= pic_cnt_en[3:0];
piton/verif/env/manycore/tlu_mon.v:1033:      inst_vld_w2[3:0] <= tlu_thread_inst_vld_g[3:0];
piton/verif/env/manycore/tlu_mon.v:1034:      incr_evq[3:0] <= incr_evq_din[3:0];
piton/verif/env/manycore/tlu_mon.v:1035:      thread_rsel_e[3:0] <= thread_rsel_d[3:0];
piton/verif/env/manycore/tlu_mon.v:1036:      thread_rsel_m[3:0] <= thread_rsel_e[3:0];
piton/verif/env/manycore/tlu_mon.v:1037:      thread_rsel_g[3:0] <= thread_rsel_m[3:0];
piton/verif/env/manycore/tlu_mon.v:1038:      thread_rsel_w1[3:0] <= thread_rsel_g[3:0];
piton/verif/env/manycore/tlu_mon.v:1067:    if (~rst_l)               picl_cnt_sum0[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1068:    else if (wsr_pic_sel[0])  picl_cnt_sum0[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1069:    else if (incr_evq[0])     picl_cnt_sum0[32:0] <= picl_cnt_sum0[32:0] + incr_evq[0];
piton/verif/env/manycore/tlu_mon.v:1070:    else                      picl_cnt_sum0[32:0] <= picl_cnt_sum0[32:0];
piton/verif/env/manycore/tlu_mon.v:1074:    if (~rst_l)               picl_cnt_sum1[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1075:    else if (wsr_pic_sel[1])  picl_cnt_sum1[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1076:    else if (incr_evq[1])     picl_cnt_sum1[32:0] <= picl_cnt_sum1[32:0] + incr_evq[1];
piton/verif/env/manycore/tlu_mon.v:1077:    else                      picl_cnt_sum1[32:0] <= picl_cnt_sum1[32:0];
piton/verif/env/manycore/tlu_mon.v:1081:    if (~rst_l)               picl_cnt_sum2[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1082:    else if (wsr_pic_sel[2])  picl_cnt_sum2[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1083:    else if (incr_evq[2])     picl_cnt_sum2[32:0] <= picl_cnt_sum2[32:0] + incr_evq[2];
piton/verif/env/manycore/tlu_mon.v:1084:    else                      picl_cnt_sum2[32:0] <= picl_cnt_sum2[32:0];
piton/verif/env/manycore/tlu_mon.v:1088:    if (~rst_l)               picl_cnt_sum3[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1089:    else if (wsr_pic_sel[3])  picl_cnt_sum3[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1090:    else if (incr_evq[3])     picl_cnt_sum3[32:0] <= picl_cnt_sum3[32:0] + incr_evq[3];
piton/verif/env/manycore/tlu_mon.v:1091:    else                      picl_cnt_sum3[32:0] <= picl_cnt_sum3[32:0];
piton/verif/env/manycore/tlu_mon.v:1097:        pcr0[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= {64{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1099:        pcr0[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= { {54{1'b0}},
piton/verif/env/manycore/tlu_mon.v:1106:        pcr0[`PIB_PCR_OVFH] <= pich_cnt_wrap[0] ^ pich_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1108:        pcr0[`PIB_PCR_OVFH] <= pcr0[`PIB_PCR_OVFH];
piton/verif/env/manycore/tlu_mon.v:1110:        pcr0[`PIB_PCR_OVFL] <= picl_cnt_wrap[0] ^ picl_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1112:        pcr0[`PIB_PCR_OVFL] <= pcr0[`PIB_PCR_OVFL];
piton/verif/env/manycore/tlu_mon.v:1113:        pcr0[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO] <= pcr0[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO];
piton/verif/env/manycore/tlu_mon.v:1114:        pcr0[`PIB_PCR_RSVD1:`MON_PIB_PCR_PRIV]   <= pcr0[`PIB_PCR_RSVD1:`MON_PIB_PCR_PRIV];
piton/verif/env/manycore/tlu_mon.v:1116:    //else                    pcr0[63:0] <= pcr0[63:0];
piton/verif/env/manycore/tlu_mon.v:1120:        pcr1[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= {64{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1122:        pcr1[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= { {54{1'b0}},
piton/verif/env/manycore/tlu_mon.v:1134:        pcr1[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO] <= pcr1[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO];
piton/verif/env/manycore/tlu_mon.v:1137:    //else                     pcr1[63:0] <= pcr1[63:0];
piton/verif/env/manycore/tlu_mon.v:1141:        pcr2[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= {64{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1143:        pcr2[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= { {54{1'b0}},
piton/verif/env/manycore/tlu_mon.v:1160:        pcr2[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO] <= pcr2[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO];
piton/verif/env/manycore/tlu_mon.v:1163:    //else                     pcr2[63:0] <= pcr2[63:0];
piton/verif/env/manycore/tlu_mon.v:1167:        pcr3[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= {64{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1169:        pcr3[`PIB_PCR_RSVD0_HI:`MON_PIB_PCR_PRIV] <= { {54{1'b0}},
piton/verif/env/manycore/tlu_mon.v:1186:        pcr3[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO] <= pcr3[`PIB_PCR_RSVD0_HI:`PIB_PCR_RSVD0_LO];
piton/verif/env/manycore/tlu_mon.v:1189:    //else                     pcr3[63:0] <= pcr3[31:0];
piton/verif/env/manycore/tlu_mon.v:1195:    if (~rst_l)                pich_cnt0[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1196:    else if (wsr_pic_sel[0])   pich_cnt0[32:0] <= {1'b0, tlu_wsr_data_w[63:32]};
piton/verif/env/manycore/tlu_mon.v:1197:    else if (incr_pich_sel[0]) pich_cnt0[32:0] <= pich_cnt_sum0[32:0];
piton/verif/env/manycore/tlu_mon.v:1198:    else                       pich_cnt0[32:0] <= pich_cnt0[32:0];
piton/verif/env/manycore/tlu_mon.v:1201:    if (~rst_l)                pich_cnt1[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1202:    else if (wsr_pic_sel[1])   pich_cnt1[32:0] <= {1'b0, tlu_wsr_data_w[63:32]};
piton/verif/env/manycore/tlu_mon.v:1203:    else if (incr_pich_sel[1]) pich_cnt1[32:0] <= pich_cnt_sum1[32:0];
piton/verif/env/manycore/tlu_mon.v:1204:    else                       pich_cnt1[32:0] <= pich_cnt1[32:0];
piton/verif/env/manycore/tlu_mon.v:1207:    if (~rst_l)                pich_cnt2[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1208:    else if (wsr_pic_sel[2])   pich_cnt2[32:0] <= {1'b0, tlu_wsr_data_w[63:32]};
piton/verif/env/manycore/tlu_mon.v:1209:    else if (incr_pich_sel[2]) pich_cnt2[32:0] <= pich_cnt_sum2[32:0];
piton/verif/env/manycore/tlu_mon.v:1210:    else                       pich_cnt2[32:0] <= pich_cnt2[32:0];
piton/verif/env/manycore/tlu_mon.v:1213:    if (~rst_l)                pich_cnt3[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1214:    else if (wsr_pic_sel[3])   pich_cnt3[32:0] <= {1'b0, tlu_wsr_data_w[63:32]};
piton/verif/env/manycore/tlu_mon.v:1215:    else if (incr_pich_sel[3]) pich_cnt3[32:0] <= pich_cnt_sum3[32:0];
piton/verif/env/manycore/tlu_mon.v:1216:    else                       pich_cnt3[32:0] <= pich_cnt3[32:0];
piton/verif/env/manycore/tlu_mon.v:1219:    if (~rst_l)               picl_cnt0[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1220:    else if (wsr_pic_sel[0])  picl_cnt0[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1221:    else if (upd_picl_sel[0]) picl_cnt0[32:0] <= picl_cnt_sum0[32:0];
piton/verif/env/manycore/tlu_mon.v:1222:    else                      picl_cnt0[32:0] <= picl_cnt0[32:0];
piton/verif/env/manycore/tlu_mon.v:1225:    if (~rst_l)               picl_cnt1[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1226:    else if (wsr_pic_sel[1])  picl_cnt1[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1227:    else if (upd_picl_sel[1]) picl_cnt1[32:0] <= picl_cnt_sum1[32:0];
piton/verif/env/manycore/tlu_mon.v:1228:    else                      picl_cnt1[32:0] <= picl_cnt1[32:0];
piton/verif/env/manycore/tlu_mon.v:1231:    if (~rst_l)               picl_cnt2[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1232:    else if (wsr_pic_sel[2])  picl_cnt2[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1233:    else if (upd_picl_sel[2]) picl_cnt2[32:0] <= picl_cnt_sum2[32:0];
piton/verif/env/manycore/tlu_mon.v:1234:    else                      picl_cnt2[32:0] <= picl_cnt2[32:0];
piton/verif/env/manycore/tlu_mon.v:1237:    if (~rst_l)               picl_cnt3[32:0] <= {33{1'b0}};
piton/verif/env/manycore/tlu_mon.v:1238:    else if (wsr_pic_sel[3])  picl_cnt3[32:0] <= {1'b0, tlu_wsr_data_w[31:0]};
piton/verif/env/manycore/tlu_mon.v:1239:    else if (upd_picl_sel[3]) picl_cnt3[32:0] <= picl_cnt_sum3[32:0];
piton/verif/env/manycore/tlu_mon.v:1240:    else                      picl_cnt3[32:0] <= picl_cnt3[32:0];
piton/verif/env/manycore/tlu_mon.v:1245:    if (~rst_l | wsr_pic_sel[0]) pich_cnt_wrap[0] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1246:    else if (wsr_pcr_sel[0])     pich_cnt_wrap[0] <= (pich_cnt0[32] ^ tlu_wsr_data_w[9]);
piton/verif/env/manycore/tlu_mon.v:1247:    else if (incr_pich_sel[0])   pich_cnt_wrap[0] <= pich_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1248:    else                         pich_cnt_wrap[0] <= pich_cnt_wrap[0];
piton/verif/env/manycore/tlu_mon.v:1251:    if (~rst_l | wsr_pic_sel[1]) pich_cnt_wrap[1] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1257:    if (~rst_l | wsr_pic_sel[2]) pich_cnt_wrap[2] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1263:    if (~rst_l | wsr_pic_sel[3]) pich_cnt_wrap[3] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1272:    if (~rst_l | wsr_pic_sel[0]) picl_cnt_wrap[0] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1273:    else if (wsr_pcr_sel[0])     picl_cnt_wrap[0] <= (picl_cnt0[32] ^ tlu_wsr_data_w[8]);
piton/verif/env/manycore/tlu_mon.v:1274:    else if (upd_picl_sel[0])    picl_cnt_wrap[0] <= picl_cnt0[32];
piton/verif/env/manycore/tlu_mon.v:1275:    else                         picl_cnt_wrap[0] <= picl_cnt_wrap[0];
piton/verif/env/manycore/tlu_mon.v:1278:    if (~rst_l | wsr_pic_sel[1]) picl_cnt_wrap[1] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1284:    if (~rst_l | wsr_pic_sel[2]) picl_cnt_wrap[2] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1290:    if (~rst_l | wsr_pic_sel[3]) picl_cnt_wrap[3] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1298:    if (~rst_l | (inst_vld_w2[0] & ~pib_picl_wrap[0])) picl_wrap_pend[0] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1299:    else if (pib_picl_wrap[0])                         picl_wrap_pend[0] <= pib_picl_wrap[0];
piton/verif/env/manycore/tlu_mon.v:1302:    if (~rst_l | (inst_vld_w2[1] & ~pib_picl_wrap[1])) picl_wrap_pend[1] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1306:    if (~rst_l | (inst_vld_w2[2] & ~pib_picl_wrap[2])) picl_wrap_pend[2] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1310:    if (~rst_l | (inst_vld_w2[3] & ~pib_picl_wrap[3])) picl_wrap_pend[3] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1571:        delay_pic_ovfl_trappc <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1589:          pic_ovfl_trap_pending[thrid_w1] <= 1'b0;
piton/verif/env/manycore/sas_task.v:1476:    tick_read_m <= local_rdpr_mx1_sel[0] &&  tlu_rdpr_mx5_sel[1] && tlu_rdpr_mx7_sel[1];
piton/verif/env/manycore/sas_task.v:1502:    sftint0_clk_del0      <= sftint_tmp0;
piton/verif/env/manycore/sas_task.v:1506:    sftint0_clk_del       <= sftint0_clk_del0;
piton/verif/env/manycore/sas_task.v:1507:    sftint1_clk_del       <= sftint1_clk_del0;
piton/verif/env/manycore/sas_task.v:1508:    sftint2_clk_del       <= sftint2_clk_del0;
piton/verif/env/manycore/sas_task.v:1509:    sftint3_clk_del       <= sftint3_clk_del0;
piton/verif/env/manycore/sas_task.v:1511:    tick_int_en_del[3:0]  <= sftint_b0_en[3:0];
piton/verif/env/manycore/sas_task.v:1515:    is_fsr_m              <= 0;//isfsr;
piton/verif/env/manycore/sas_task.v:1522:    //if(spc0_flush_happen)previous_flush_happen[spc0_thread_pc] <= ~stepping[spc0_thread_pc];
piton/verif/env/manycore/sas_task.v:1523:    //if(spc0_inst_done && previous_flush_happen[spc0_thread_pc])previous_flush_happen[spc0_thread_pc] <= 0;
piton/verif/env/manycore/sas_task.v:1525:    if(gl0_en)gl_lvl0 <= gl_lvl0_new;
piton/verif/env/manycore/sas_task.v:1529:    npt0 <= tick_npt0;
piton/verif/env/manycore/sas_task.v:1564:    delay_st1      <= delay_st0;
piton/verif/env/manycore/sas_task.v:1580:    late_load_m[ifu_tlu_thrid_e] <= lda_internal_e &&  (asi_state_e == 8'h74) && (exu_lsu_ldst_va_e == 'h000);
piton/verif/env/manycore/sas_task.v:1592:        t0_invr   <= t0_inrr_i2;
piton/verif/env/manycore/sas_task.v:1596:        if(t_invr_cntl[0])t0_invr_val <= t0_inrr_i2;
piton/verif/env/manycore/sas_task.v:1600:        t0_indr_p <= t0_indr;
piton/verif/env/manycore/sas_task.v:1605:        invr_hold  <= invr_hold0;
piton/verif/env/manycore/sas_task.v:2200:    lsu_va_wtchpt0_wr_en_l_del <=  lsu_va_wtchpt0_wr_en_l;
piton/verif/env/manycore/sas_task.v:2210:        if(cwp_wen_l[0] == 0)cwp[0] <= cwp_thr0_next;
piton/verif/env/manycore/sas_task.v:2787:    inst_done1      <= spc0_inst_done;
piton/verif/env/manycore/sas_task.v:2795:    spc0_thread_pc_del <= spc0_thread_pc;
piton/verif/env/manycore/sas_task.v:3597:            if(update_pstate0_w2)pstate[0] <= spc0_pstate_reg0;
piton/verif/env/manycore/sas_task.v:3599:                pstate[0] <= ((pstate[0] & ~(1'b1 << `PSTATE_PRIV)) | (spc0_pstate_reg0[`PSTATE_PRIV] << `PSTATE_PRIV));
piton/verif/env/manycore/sas_task.v:3602:            if(update_pstate1_w2)pstate[1] <= spc0_pstate_reg1;
piton/verif/env/manycore/sas_task.v:3604:                pstate[1] <= ((pstate[1] & ~(1'b1 << `PSTATE_PRIV)) | (spc0_pstate_reg1[`PSTATE_PRIV] << `PSTATE_PRIV));
piton/verif/env/manycore/sas_task.v:3607:            if(update_pstate2_w2)pstate[2] <= spc0_pstate_reg2;
piton/verif/env/manycore/sas_task.v:3609:                pstate[2] <= ((pstate[2] & ~(1'b1 << `PSTATE_PRIV)) | (spc0_pstate_reg2[`PSTATE_PRIV] << `PSTATE_PRIV));
piton/verif/env/manycore/sas_task.v:3612:            if(update_pstate3_w2)pstate[3] <= spc0_pstate_reg3;
piton/verif/env/manycore/sas_task.v:3614:                pstate[3] <= ((pstate[3] & ~(1'b1 << `PSTATE_PRIV)) | (spc0_pstate_reg3[`PSTATE_PRIV] << `PSTATE_PRIV));
piton/verif/env/manycore/sas_task.v:6001:            if(|mon_signal[82:57])for(i = 57; i <= 82 ;i = i + 1)if(mon_signal[i])process_signal(i, spc, 0);
piton/verif/env/manycore/sas_task.v:6087://	             ((exu_lsu_ldst_va_e[7:0] >= 8'h80) && (exu_lsu_ldst_va_e[7:0] <= 8'ha0));//ill va address
piton/verif/env/manycore/sas_task.v:6102:        delay_pc[spc0_thread_pc]           <= spc0_rtl_pc;
piton/verif/env/manycore/sas_task.v:6103:        delay_npc[spc0_thread_pc]          <= spc0_rtl_npc;
piton/verif/env/manycore/sas_task.v:6109:        delay_spu[spc0_thread_pc]          <= spu_ldxa_w[spc0_thread_pc];
piton/verif/env/manycore/sas_task.v:6111:        delay_spu[spc0_thread_pc]          <= 0;
piton/verif/env/manycore/sas_task.v:6114:    prev_pc[spc0_thread_pc]  <= spc0_rtl_pc;
piton/verif/env/manycore/sas_task.v:6115:    prev_npc[spc0_thread_pc] <= spc0_rtl_npc;
piton/verif/env/manycore/sas_task.v:6118:        2'b00 : spu_ldxa_m <= {3'b0, spu_ldxa };
piton/verif/env/manycore/sas_task.v:6119:        2'b01 : spu_ldxa_m <= {2'b0, spu_ldxa, 1'b0};
piton/verif/env/manycore/sas_task.v:6120:        2'b10 : spu_ldxa_m <= {1'b0, spu_ldxa, 2'b0};
piton/verif/env/manycore/sas_task.v:6121:        2'b11 : spu_ldxa_m <= {spu_ldxa, 3'b0};
piton/verif/env/manycore/sas_task.v:6125:        2'b00 : spu_stxa_m <= {3'b0, spu_stxa };
piton/verif/env/manycore/sas_task.v:6126:        2'b01 : spu_stxa_m <= {2'b0, spu_stxa, 1'b0};
piton/verif/env/manycore/sas_task.v:6127:        2'b10 : spu_stxa_m <= {1'b0, spu_stxa, 2'b0};
piton/verif/env/manycore/sas_task.v:6128:        2'b11 : spu_stxa_m <= {spu_stxa, 3'b0};
piton/verif/env/manycore/sas_task.v:6255:    spc0_force_flush_w2   <= spc0_force_flush_w;
piton/verif/env/manycore/sas_task.v:6324:    tick_npt0_d <= tick_npt0;
piton/verif/env/manycore/sas_task.v:6329:        2'b00 : tick_delay[0] <= {tick_npt0_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6330:        2'b01 : tick_delay[1] <= {tick_npt1_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6331:        2'b10 : tick_delay[2] <= {tick_npt2_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6332:        2'b11 : tick_delay[3] <= {tick_npt3_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6489:    else back2back_flush <= 0;
piton/verif/env/manycore/cmp_pcxandcpx.v:48:      spc_pcx_req_pq_vld <= #1 |spc_pcx_req_pq[4:0];
piton/verif/env/manycore/pc_cmp.v.pyv:178:                    spc0_inst_done                     <= sas_m0;
piton/verif/env/manycore/pc_cmp.v.pyv:181:                    spc0_fcl_fdp_nextpcs_sel_pcs_f_l_e <= `DTUPATH0.fcl_fdp_nextpcs_sel_pcs_f_l;
piton/verif/env/manycore/pc_cmp.v.pyv:182:                    spc0_fcl_fdp_nextpcs_sel_pcf_f_l_e <= `DTUPATH0.fcl_fdp_nextpcs_sel_pcf_f_l;
piton/verif/env/manycore/pc_cmp.v.pyv:183:                    spc0_fcl_fdp_nextpcs_sel_pcd_f_l_e <= `DTUPATH0.fcl_fdp_nextpcs_sel_pcd_f_l;
piton/verif/env/manycore/pc_cmp.v.pyv:184:                    spc0_fcl_fdp_nextpcs_sel_pce_f_l_e <= `DTUPATH0.fcl_fdp_nextpcs_sel_pce_f_l;
piton/verif/env/manycore/pc_cmp.v.pyv:188:                    if(pcf0[0] == 0)spc0_t0pc_s          <= spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:189:                    else if(pcs0[0] == 0)spc0_t0pc_s     <= spc0_t0pc_s;
piton/verif/env/manycore/pc_cmp.v.pyv:190:                    else if(pcd0[0] == 0)spc0_t0pc_s     <= spc0_phy_pc_e;
piton/verif/env/manycore/pc_cmp.v.pyv:191:                    else if(pce0[0] == 0)spc0_t0pc_s     <= spc0_phy_pc_m;
piton/verif/env/manycore/pc_cmp.v.pyv:193:                    if(pcf0[1] == 0)spc0_t1pc_s          <= spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:194:                    else if(pcs0[1] == 0)spc0_t1pc_s     <= spc0_t1pc_s;
piton/verif/env/manycore/pc_cmp.v.pyv:195:                    else if(pcd0[1] == 0)spc0_t1pc_s     <= spc0_phy_pc_e;
piton/verif/env/manycore/pc_cmp.v.pyv:196:                    else if(pce0[1] == 0)spc0_t1pc_s     <= spc0_phy_pc_m;
piton/verif/env/manycore/pc_cmp.v.pyv:198:                    if(pcf0[2] == 0)spc0_t2pc_s          <= spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:199:                    else if(pcs0[2] == 0)spc0_t2pc_s     <= spc0_t2pc_s;
piton/verif/env/manycore/pc_cmp.v.pyv:200:                    else if(pcd0[2] == 0)spc0_t2pc_s     <= spc0_phy_pc_e;
piton/verif/env/manycore/pc_cmp.v.pyv:201:                    else if(pce0[2] == 0)spc0_t2pc_s     <= spc0_phy_pc_m;
piton/verif/env/manycore/pc_cmp.v.pyv:203:                    if(pcf0[3] == 0)spc0_t3pc_s          <= spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:204:                    else if(pcs0[3] == 0)spc0_t3pc_s     <= spc0_t3pc_s;
piton/verif/env/manycore/pc_cmp.v.pyv:205:                    else if(pcd0[3] == 0)spc0_t3pc_s     <= spc0_phy_pc_e;
piton/verif/env/manycore/pc_cmp.v.pyv:206:                    else if(pce0[3] == 0)spc0_t3pc_s     <= spc0_phy_pc_m;
piton/verif/env/manycore/pc_cmp.v.pyv:208:                    if(~`DTUPATH0.fcl_fdp_thr_s2_l[0])     spc0_phy_pc_d <= pcf0[0] ? spc0_t0pc_s : spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:209:                    else if(~`DTUPATH0.fcl_fdp_thr_s2_l[1])spc0_phy_pc_d <= pcf0[1] ? spc0_t1pc_s : spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:210:                    else if(~`DTUPATH0.fcl_fdp_thr_s2_l[2])spc0_phy_pc_d <= pcf0[2] ? spc0_t2pc_s : spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:211:                    else if(~`DTUPATH0.fcl_fdp_thr_s2_l[3])spc0_phy_pc_d <= pcf0[3] ? spc0_t3pc_s : spc0_imiss_paddr_s;
piton/verif/env/manycore/pc_cmp.v.pyv:213:                    spc0_phy_pc_e   <= spc0_phy_pc_d;
piton/verif/env/manycore/pc_cmp.v.pyv:214:                    spc0_phy_pc_m   <= spc0_phy_pc_e;
piton/verif/env/manycore/pc_cmp.v.pyv:215:                    spc0_phy_pc_w   <= {{8{spc0_phy_pc_m[39]}}, spc0_phy_pc_m[39:0]};
piton/verif/env/manycore/pc_cmp.v.pyv:224:                      active_thread[(0*4)]   <= 1'b0;
piton/verif/env/manycore/pc_cmp.v.pyv:225:                      active_thread[(0*4)+1] <= 1'b0;
piton/verif/env/manycore/pc_cmp.v.pyv:226:                      active_thread[(0*4)+2] <= 1'b0;
piton/verif/env/manycore/pc_cmp.v.pyv:227:                      active_thread[(0*4)+3] <= 1'b0;
piton/verif/env/manycore/pc_cmp.v.pyv:228:                      spc0_inst_done         <= 0;
piton/verif/env/manycore/pc_cmp.v.pyv:229:                      spc0_phy_pc_w          <= 0;
piton/verif/env/manycore/pc_cmp.v.pyv:235:                      spc0_inst_done         <= `ARIANE_CORE0.piton_pc_vld;
piton/verif/env/manycore/pc_cmp.v.pyv:236:                      spc0_phy_pc_w          <= `ARIANE_CORE0.piton_pc;
piton/verif/env/manycore/pc_cmp.v.pyv:256:                    spc0_inst_done <= `PICO_CORE0.launch_next_insn;
piton/verif/env/manycore/pc_cmp.v.pyv:257:                    spc0_phy_pc_w <= {{16{`PICO_CORE0.reg_pc[31]}}, `PICO_CORE0.reg_pc[31:0]};
pk/softfloat/s_mulAddF32.c:144:        if ( expDiff <= 0 ) {
pk/softfloat/extF80M_to_ui32.c:78:    if ( shiftDist <= 0 ) {
pk/softfloat/f16_roundToInt.c:59:    if ( exp <= 0xE ) {
pk/softfloat/s_mulAddF64.c:158:        if ( expDiff <= 0 ) {
pk/softfloat/s_mulAddF64.c:372:        if ( expDiff <= 0 ) {
pk/softfloat/s_normRoundPackToF64.c:50:    if ( (10 <= shiftDist) && ((unsigned int) exp < 0x7FD) ) {
pk/softfloat/extF80_to_ui32.c:78:    if ( shiftDist <= 0 ) shiftDist = 1;
pk/softfloat/f128M_to_i64_r_minMag.c:93:        if ( 64 <= shiftDist ) return 0;
pk/softfloat/f64_to_i64.c:70:    if ( shiftDist <= 0 ) {
pk/softfloat/f64_to_i64.c:82:    if ( shiftDist <= 0 ) {
pk/softfloat/s_roundPackMToExtF80M.c:90:        if ( exp <= 0 ) {
pk/softfloat/s_roundPackMToExtF80M.c:161:        if ( exp <= 0 ) {
pk/softfloat/extF80_to_i64_r_minMag.c:72:    if ( shiftDist <= 0 ) {
pk/softfloat/s_normRoundPackToF32.c:50:    if ( (7 <= shiftDist) && ((unsigned int) exp < 0xFD) ) {
pk/softfloat/f64_to_i64_r_minMag.c:64:    if ( shiftDist <= 0 ) {
pk/softfloat/s_normRoundPackToF16.c:50:    if ( (4 <= shiftDist) && ((unsigned int) exp < 0x1D) ) {
pk/softfloat/extF80_roundToInt.c:94:    if ( exp <= 0x3FFE ) {
pk/softfloat/f64_to_ui64.c:70:    if ( shiftDist <= 0 ) {
pk/softfloat/f64_to_ui64.c:82:    if ( shiftDist <= 0 ) {
pk/softfloat/s_roundPackToExtF80.c:85:        if ( exp <= 0 ) {
pk/softfloat/s_roundPackToExtF80.c:155:        if ( exp <= 0 ) {
pk/softfloat/f128_to_ui64.c:68:    if ( shiftDist <= 0 ) {
pk/softfloat/s_mulAddF128.c:203:        if ( expDiff <= 0 ) {
pk/softfloat/s_mulAddF16.c:144:        if ( expDiff <= 0 ) {
pk/softfloat/f64_roundToInt.c:59:    if ( exp <= 0x3FE ) {
pk/softfloat/f32_roundToInt.c:59:    if ( exp <= 0x7E ) {
pk/softfloat/primitives.h:199:| is 1, and 2 <= A < 4 when 'oddExpA' is 0.
pk/softfloat/primitives.h:241:    { return (a64 < b64) || ((a64 == b64) && (a0 <= b0)); }
pk/softfloat/extF80M_to_i32.c:78:    if ( shiftDist <= 0 ) {
pk/softfloat/extF80_to_i32.c:78:    if ( shiftDist <= 0 ) shiftDist = 1;
pk/softfloat/extF80M_roundToInt.c:99:    if ( exp <= 0x3FFE ) {
pk/softfloat/s_le128.c:46:    return (a64 < b64) || ((a64 == b64) && (a0 <= b0));
pk/softfloat/f64_to_ui64_r_minMag.c:73:    if ( shiftDist <= 0 ) {
pk/softfloat/f128M_to_ui64_r_minMag.c:90:        if ( 64 <= shiftDist ) return 0;
pk/softfloat/f32_to_i64_r_minMag.c:73:    if ( shiftDist <= 0 ) {
pk/softfloat/f32_to_i32_r_minMag.c:72:    if ( shiftDist <= 0 ) {
pk/softfloat/extF80_to_i64.c:66:    if ( shiftDist <= 0 ) {
pk/softfloat/f128_to_i64.c:67:    if ( shiftDist <= 0 ) {
pk/softfloat/s_mulAddF128M.c:172:    if ( expDiff <= 0 ) {
