INFO: [HLS 200-0] Workspace E:/FPGA_School/dct_hls/solution3 opened at Fri Jul 20 11:47:41 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.007 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0.001 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.02 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0.004 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0.004 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.002 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.002 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.006 sec.
Command       ap_source returned 0; 0.017 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command       ap_source returned 0; 0.001 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 98520}  {LUT 788160}    {FF 1576320} {DSP48E 4560}  {BRAM 2880} {URAM 640}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.002 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.003 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.005 sec.
Command       ap_source returned 0; 0.016 sec.
Command     import_lib returned 0; 0.083 sec.
Execute     source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.005 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0.002 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.008 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0.015 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.029 sec.
Command           ap_source returned 0; 0.045 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.045 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.032 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.013 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.31 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.466 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.471 sec.
Command     ap_source returned 0; 0.472 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.007 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.02 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.002 sec.
Command         ap_source returned 0; 0.025 sec.
Command       ap_source returned 0; 0.027 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Command       ap_source returned 0; 0.003 sec.
Command     import_lib returned 0; 0.05 sec.
Execute     source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.003 sec.
Command     ap_source returned 0; 0.004 sec.
Execute     set_part xcvu9p-flga2104-2-i 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart returned 1; 0.067 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed medium 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.075 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0.005 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.249 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed medium 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.949 sec.
Execute   set_part xcvu9p-flga2104-2-i 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xcvu9p 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.006 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0.002 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.056 sec.
Execute   create_clock -period 10 -name default 
Command   create_clock returned 0; 0.002 sec.
Execute   source ./dct_hls/solution3/directives.tcl 
Execute     set_directive_pipeline quantificat/RD_Loop_Row 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.002 sec.
Execute     set_directive_unroll quantificat/RD_Loop_Col 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
Command     set_directive_unroll returned 0; 0.03 sec.
Execute     set_directive_unroll integer_idct/RD_Loop_Row 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
Command     set_directive_unroll returned 0; 0.026 sec.
Execute     set_directive_unroll integer_idct/RD_Loop_Col 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
Command     set_directive_unroll returned 0; 0.029 sec.
Command   ap_source returned 0; 0.087 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -VP9_rom_infer_simplify=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'dct_hls/dct.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling dct_hls/dct.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted dct_hls/dct.cpp 
Command       is_encrypted returned 0; 0.001 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "dct_hls/dct.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E dct_hls/dct.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp
Command       clang returned 0; 1.312 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp"  -o "E:/FPGA_School/dct_hls/solution3/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/useless.bc
Command       clang returned 0; 2.313 sec.
INFO: [HLS 200-0] GCC PP time: 3 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp.ap-line.cpp E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp.ap-line.cpp"  -m "img_proc" -o "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp.ap-cdt.cpp" --pp --directive E:/FPGA_School/dct_hls/solution3/solution3.directive --source E:/FPGA_School/dct_hls/dct.cpp --error E:/FPGA_School/dct_hls/solution3/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl E:/FPGA_School/dct_hls/solution3/.autopilot/db --ca --es --gf --pd --p2d E:/FPGA_School/dct_hls/solution3/.autopilot/db --sd --scff E:/FPGA_School/dct_hls/solution3/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 8.009 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pp.0.cpp.ap-cdt.cpp E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.0.cpp E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.2.cpp
Command       clang returned 0; 1.592 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.g.bc
Command       clang returned 0; 1.799 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/ve_warning.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 100.430 ; gain = 44.473
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.bc -hls-opt -except-internalize img_proc -LC:/Xilinx/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o 
Command       llvm-ld returned 0; 1.886 sec.
Execute       disassemble E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o 
Execute         is_encrypted E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0.001 sec.
Command       disassemble returned 0; 0.802 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct.g.bc -hls-opt -except-internalize img_proc -LC:/Xilinx/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g 
Command       llvm-ld returned 0; 1.11 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 100.469 ; gain = 44.512
Execute       ::config_rtl 
Command       config_rtl returned 0; 0.001 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 -VP9_rom_infer_simplify=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.pp.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.203 sec.
Execute         llvm-ld E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2017.4/win64/lib -lfloatconversion -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 0.506 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top img_proc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.0.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform returned 0; 0.166 sec.
Execute         disassemble E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1 E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1 
Execute           is_encrypted E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.486 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 113.371 ; gain = 57.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'read_data' into 'add_watermark' (dct_hls/dct.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'quantificat' into 'add_watermark' (dct_hls/dct.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_idct' into 'add_watermark' (dct_hls/dct.cpp:150) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'add_watermark' (dct_hls/dct.cpp:153) automatically.
Command         transform returned 0; 0.247 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.2.prechk.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform returned 0; 0.137 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 119.676 ; gain = 63.719
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.g.1.bc to E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp E:/FPGA_School/dct_hls/solution3/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.1.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct_hls/dct.cpp:55) in function 'quantificat' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:82) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:84) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:57) in function 'quantificat' completely.
INFO: [XFORM 203-102] Partitioning array 'temp.V' (dct_hls/dct.cpp:75) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dst' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V' (dct_hls/dct.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'qft_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.0' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.1' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.2' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.3' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.0' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.1' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.2' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.3' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.0' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.1' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.2' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.3' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.0' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.1' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.2' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.3' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'read_data' into 'add_watermark' (dct_hls/dct.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'add_watermark' (dct_hls/dct.cpp:153) automatically.
Command         transform returned 0; 1.208 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.1.tmp.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct_hls/dct.cpp:55:29) to (dct_hls/dct.cpp:55:23) in function 'quantificat'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct_hls/dct.cpp:65:26) to (dct_hls/dct.cpp:111:9) in function 'add_watermark'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_step' (dct_hls/dct.cpp:4)...12 expression(s) balanced.
Command         transform returned 0; 0.546 sec.
Execute         disassemble E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.2 E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.2 
Execute           is_encrypted E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.449 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 147.551 ; gain = 91.594
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.2.bc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform returned 0; 0.672 sec.
Execute         disassemble E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.3 E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.3 
Execute           is_encrypted E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.413 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 192.262 ; gain = 136.305
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 5.4 sec.
Command     elaborate returned 0; 26.921 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'img_proc' ...
Execute       ap_set_top_model img_proc 
Command       ap_set_top_model returned 0; 0 sec.
Execute       get_model_list img_proc -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0 sec.
Execute       preproc_iomode -model img_proc 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model add_watermark 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model integer_idct 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model idct_step 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model quantificat 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model dct_step 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list img_proc -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-0] Configuring Module : dct_step ...
Execute       set_default_model dct_step 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit dct_step 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : quantificat ...
Execute       set_default_model quantificat 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit quantificat 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : idct_step ...
Execute       set_default_model idct_step 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit idct_step 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : integer_idct ...
Execute       set_default_model integer_idct 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit integer_idct 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : add_watermark ...
Execute       set_default_model add_watermark 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit add_watermark 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : img_proc ...
Execute       set_default_model img_proc 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit img_proc 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-0] Preprocessing Module: dct_step ...
Execute       set_default_model dct_step 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model dct_step 
Command       cdfg_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess dct_step 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: quantificat ...
Execute       set_default_model quantificat 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model quantificat 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess quantificat 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: idct_step ...
Execute       set_default_model idct_step 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model idct_step 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess idct_step 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: integer_idct ...
Execute       set_default_model integer_idct 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model integer_idct 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess integer_idct 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: add_watermark ...
Execute       set_default_model add_watermark 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model add_watermark 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess add_watermark 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: img_proc ...
Execute       set_default_model img_proc 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model img_proc 
Command       cdfg_preprocess returned 0; 0.002 sec.
Execute       rtl_gen_preprocess img_proc 
WARNING: [SYN 201-107] Renaming port name 'img_proc/out' to 'img_proc/out_r' to avoid the conflict with HDL keywords or other object names.
Command       rtl_gen_preprocess returned 0; 0.004 sec.
INFO: [HLS 200-0] Model list for synthesis: dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_step 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model dct_step 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 29.492 seconds; current allocated memory: 149.321 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.05 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.sched.adb -f 
Command       db_write returned 0; 0.028 sec.
INFO: [HLS 200-0] Finish scheduling dct_step.
Execute       set_default_model dct_step 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model dct_step 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=dct_step
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.049 sec.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 149.695 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.06 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.bind.adb -f 
Command       db_write returned 0; 0.04 sec.
INFO: [HLS 200-0] Finish binding dct_step.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantificat'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quantificat 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model quantificat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('qsrc_load_2', dct_hls/dct.cpp:59) on array 'qsrc' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'qsrc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.091 sec.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 150.082 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.028 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.sched.adb -f 
Command       db_write returned 0; 0.066 sec.
INFO: [HLS 200-0] Finish scheduling quantificat.
Execute       set_default_model quantificat 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model quantificat 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=quantificat
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.041 sec.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 150.524 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.053 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.bind.adb -f 
Command       db_write returned 0; 0.025 sec.
INFO: [HLS 200-0] Finish binding quantificat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model idct_step 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model idct_step 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.077 sec.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 150.775 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.025 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.sched.adb -f 
Command       db_write returned 0; 0.022 sec.
INFO: [HLS 200-0] Finish scheduling idct_step.
Execute       set_default_model idct_step 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model idct_step 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=idct_step
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 151.057 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.084 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.bind.adb -f 
Command       db_write returned 0; 0.028 sec.
INFO: [HLS 200-0] Finish binding idct_step.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model integer_idct 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model integer_idct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 151.585 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.052 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.sched.adb -f 
Command       db_write returned 0; 0.045 sec.
INFO: [HLS 200-0] Finish scheduling integer_idct.
Execute       set_default_model integer_idct 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model integer_idct 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=integer_idct
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.095 sec.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 152.271 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.21 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.bind.adb -f 
Command       db_write returned 0; 0.056 sec.
INFO: [HLS 200-0] Finish binding integer_idct.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_watermark 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model add_watermark 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.054 sec.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 152.632 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.022 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.sched.adb -f 
Command       db_write returned 0; 0.022 sec.
INFO: [HLS 200-0] Finish scheduling add_watermark.
Execute       set_default_model add_watermark 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model add_watermark 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=add_watermark
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.202 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 153.004 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.253 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.bind.adb -f 
Command       db_write returned 0; 0.025 sec.
INFO: [HLS 200-0] Finish binding add_watermark.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model img_proc 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model img_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 153.593 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.081 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.sched.adb -f 
Command       db_write returned 0; 0.038 sec.
INFO: [HLS 200-0] Finish scheduling img_proc.
Execute       set_default_model img_proc 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model img_proc 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=img_proc
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.159 sec.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 154.207 MB.
Execute       report -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.338 sec.
Execute       db_write -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.bind.adb -f 
Command       db_write returned 0; 0.046 sec.
INFO: [HLS 200-0] Finish binding img_proc.
Execute       get_model_list img_proc -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dct_step 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess quantificat 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess idct_step 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess integer_idct 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess add_watermark 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess img_proc 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for RTL generation: dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_step -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_step'.
Command       create_rtl_model returned 0; 0.036 sec.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 154.869 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl dct_step -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/dct_step -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_rtl dct_step -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/dct_step 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_rtl dct_step -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/dct_step 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_tb_info dct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.012 sec.
Execute       report -model dct_step -o E:/FPGA_School/dct_hls/solution3/syn/report/dct_step_csynth.rpt -f 
Command       report returned 0; 0.011 sec.
Execute       report -model dct_step -o E:/FPGA_School/dct_hls/solution3/syn/report/dct_step_csynth.xml -f -x 
Command       report returned 0; 0.009 sec.
Execute       report -model dct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.verbose.rpt -verbose -f 
Command       report returned 0; 0.067 sec.
Execute       db_write -model dct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.adb -f 
Command       db_write returned 0; 0.046 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantificat'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quantificat -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'img_proc_mux_42_6_1_1' to 'img_proc_mux_42_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'img_proc_mux_42_20_1_1' to 'img_proc_mux_42_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'img_proc_mul_mul_6ns_16s_20_1_1' to 'img_proc_mul_mul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'img_proc_mul_mul_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'img_proc_mux_42_2cud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'img_proc_mux_42_6bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantificat'.
Command       create_rtl_model returned 0; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 156.469 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl quantificat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/quantificat -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_rtl quantificat -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/quantificat 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_rtl quantificat -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/quantificat 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_tb_info quantificat -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.013 sec.
Execute       report -model quantificat -o E:/FPGA_School/dct_hls/solution3/syn/report/quantificat_csynth.rpt -f 
Command       report returned 0; 0.014 sec.
Execute       report -model quantificat -o E:/FPGA_School/dct_hls/solution3/syn/report/quantificat_csynth.xml -f -x 
Command       report returned 0; 0.013 sec.
Execute       report -model quantificat -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.verbose.rpt -verbose -f 
Command       report returned 0; 0.066 sec.
Execute       db_write -model quantificat -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.adb -f 
Command       db_write returned 0; 0.05 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model idct_step -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'idct_step'.
Command       create_rtl_model returned 0; 0.044 sec.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 157.722 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl idct_step -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/idct_step -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_rtl idct_step -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/idct_step 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_rtl idct_step -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/idct_step 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_tb_info idct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.017 sec.
Execute       report -model idct_step -o E:/FPGA_School/dct_hls/solution3/syn/report/idct_step_csynth.rpt -f 
Command       report returned 0; 0.018 sec.
Execute       report -model idct_step -o E:/FPGA_School/dct_hls/solution3/syn/report/idct_step_csynth.xml -f -x 
Command       report returned 0; 0.016 sec.
Execute       report -model idct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.verbose.rpt -verbose -f 
Command       report returned 0; 0.075 sec.
Execute       db_write -model idct_step -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.adb -f 
Command       db_write returned 0; 0.061 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model integer_idct -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'integer_idct'.
Command       create_rtl_model returned 0; 0.071 sec.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 159.827 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.036 sec.
Execute       gen_rtl integer_idct -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/integer_idct -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.005 sec.
Execute       gen_rtl integer_idct -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/integer_idct 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_rtl integer_idct -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/integer_idct 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_tb_info integer_idct -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.031 sec.
Execute       report -model integer_idct -o E:/FPGA_School/dct_hls/solution3/syn/report/integer_idct_csynth.rpt -f 
Command       report returned 0; 0.031 sec.
Execute       report -model integer_idct -o E:/FPGA_School/dct_hls/solution3/syn/report/integer_idct_csynth.xml -f -x 
Command       report returned 0; 0.028 sec.
Execute       report -model integer_idct -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.verbose.rpt -verbose -f 
Command       report returned 0; 0.214 sec.
Execute       db_write -model integer_idct -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.adb -f 
Command       db_write returned 0; 0.113 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model add_watermark -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_2d_in' to 'add_watermark_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_temp_dct' to 'add_watermark_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_2d_out' to 'add_watermark_bufg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_watermark'.
Command       create_rtl_model returned 0; 0.067 sec.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 161.239 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl add_watermark -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/add_watermark -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_rtl add_watermark -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/add_watermark 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_rtl add_watermark -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/add_watermark 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_tb_info add_watermark -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.018 sec.
Execute       report -model add_watermark -o E:/FPGA_School/dct_hls/solution3/syn/report/add_watermark_csynth.rpt -f 
Command       report returned 0; 0.019 sec.
Execute       report -model add_watermark -o E:/FPGA_School/dct_hls/solution3/syn/report/add_watermark_csynth.xml -f -x 
Command       report returned 0; 0.015 sec.
Execute       report -model add_watermark -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.verbose.rpt -verbose -f 
Command       report returned 0; 0.257 sec.
Execute       db_write -model add_watermark -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.adb -f 
Command       db_write returned 0; 0.074 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model img_proc -vendor xilinx -mg_file E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/mark' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_proc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_proc'.
Command       create_rtl_model returned 0; 0.087 sec.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 162.353 MB.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl img_proc -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA_School/dct_hls/solution3/syn/systemc/img_proc -synmodules dct_step quantificat idct_step integer_idct add_watermark img_proc 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_rtl img_proc -istop -style xilinx -f -lang vhdl -o E:/FPGA_School/dct_hls/solution3/syn/vhdl/img_proc 
Command       gen_rtl returned 0; 0.026 sec.
Execute       gen_rtl img_proc -istop -style xilinx -f -lang vlog -o E:/FPGA_School/dct_hls/solution3/syn/verilog/img_proc 
Command       gen_rtl returned 0; 0.016 sec.
Execute       export_constraint_db -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.constraint.tcl -f -tool general 
Command       export_constraint_db returned 0; 0.001 sec.
Execute       report -model img_proc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.design.xml -verbose -f -dv 
Command       report returned 0; 0.177 sec.
Execute       report -model img_proc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.sdaccel.xml -verbose -f -sdaccel 
Command       report returned 0; 0.038 sec.
Execute       gen_tb_info img_proc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc -p E:/FPGA_School/dct_hls/solution3/.autopilot/db 
Command       gen_tb_info returned 0; 0.003 sec.
Execute       report -model img_proc -o E:/FPGA_School/dct_hls/solution3/syn/report/img_proc_csynth.rpt -f 
Command       report returned 0; 0.015 sec.
Execute       report -model img_proc -o E:/FPGA_School/dct_hls/solution3/syn/report/img_proc_csynth.xml -f -x 
Command       report returned 0; 0.013 sec.
Execute       report -model img_proc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.verbose.rpt -verbose -f 
Command       report returned 0; 0.323 sec.
Execute       db_write -model img_proc -o E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.adb -f 
Command       db_write returned 0; 0.096 sec.
Execute       sc_get_clocks img_proc 
Command       sc_get_clocks returned 0; 0.001 sec.
Execute       sc_get_portdomain img_proc 
Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-0] Handling components in module [dct_step] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
Command       ap_source returned 0; 0.031 sec.
INFO: [HLS 200-0] Handling components in module [quantificat] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
INFO: [HLS 200-0] Found component img_proc_mux_42_6bkb.
INFO: [HLS 200-0] Append model img_proc_mux_42_6bkb
INFO: [HLS 200-0] Found component img_proc_mux_42_2cud.
INFO: [HLS 200-0] Append model img_proc_mux_42_2cud
INFO: [HLS 200-0] Found component img_proc_mux_42_2cud.
INFO: [HLS 200-0] Append model img_proc_mux_42_2cud
INFO: [HLS 200-0] Found component img_proc_mux_42_2cud.
INFO: [HLS 200-0] Append model img_proc_mux_42_2cud
INFO: [HLS 200-0] Found component img_proc_mux_42_2cud.
INFO: [HLS 200-0] Append model img_proc_mux_42_2cud
INFO: [HLS 200-0] Found component img_proc_mul_mul_dEe.
INFO: [HLS 200-0] Append model img_proc_mul_mul_dEe
Command       ap_source returned 0; 0.025 sec.
INFO: [HLS 200-0] Handling components in module [idct_step] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
Command       ap_source returned 0; 0.025 sec.
INFO: [HLS 200-0] Handling components in module [integer_idct] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
Command       ap_source returned 0; 0.031 sec.
INFO: [HLS 200-0] Handling components in module [add_watermark] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
INFO: [HLS 200-0] Found component add_watermark_temp.
INFO: [HLS 200-0] Append model add_watermark_temp
INFO: [HLS 200-0] Found component add_watermark_bufeOg.
INFO: [HLS 200-0] Append model add_watermark_bufeOg
INFO: [HLS 200-0] Found component add_watermark_bufg8j.
INFO: [HLS 200-0] Append model add_watermark_bufg8j
Command       ap_source returned 0; 0.024 sec.
INFO: [HLS 200-0] Handling components in module [img_proc] ... 
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
INFO: [HLS 200-0] Found component img_proc_outdata.
INFO: [HLS 200-0] Append model img_proc_outdata
Command       ap_source returned 0; 0.024 sec.
INFO: [HLS 200-0] Append model dct_step
INFO: [HLS 200-0] Append model quantificat
INFO: [HLS 200-0] Append model idct_step
INFO: [HLS 200-0] Append model integer_idct
INFO: [HLS 200-0] Append model add_watermark
INFO: [HLS 200-0] Append model img_proc
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: img_proc_mux_42_6bkb img_proc_mux_42_2cud img_proc_mux_42_2cud img_proc_mux_42_2cud img_proc_mux_42_2cud img_proc_mul_mul_dEe add_watermark_temp add_watermark_bufeOg add_watermark_bufg8j img_proc_outdata dct_step quantificat idct_step integer_idct add_watermark img_proc
INFO: [HLS 200-0] To file: write model img_proc_mux_42_6bkb
INFO: [HLS 200-0] To file: write model img_proc_mux_42_2cud
INFO: [HLS 200-0] To file: write model img_proc_mux_42_2cud
INFO: [HLS 200-0] To file: write model img_proc_mux_42_2cud
INFO: [HLS 200-0] To file: write model img_proc_mux_42_2cud
INFO: [HLS 200-0] To file: write model img_proc_mul_mul_dEe
INFO: [HLS 200-0] To file: write model add_watermark_temp
INFO: [HLS 200-0] To file: write model add_watermark_bufeOg
INFO: [HLS 200-0] To file: write model add_watermark_bufg8j
INFO: [HLS 200-0] To file: write model img_proc_outdata
INFO: [HLS 200-0] To file: write model dct_step
INFO: [HLS 200-0] To file: write model quantificat
INFO: [HLS 200-0] To file: write model idct_step
INFO: [HLS 200-0] To file: write model integer_idct
INFO: [HLS 200-0] To file: write model add_watermark
INFO: [HLS 200-0] To file: write model img_proc
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute       export_ssdm E:/FPGA_School/dct_hls/solution3/.autopilot/db/a.export.ll 
Command       export_ssdm returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.003 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.002 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.004 sec.
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.007 sec.
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.008 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.09 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0.001 sec.
Command           ap_source returned 0; 0.13 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.132 sec.
Command       ap_source returned 0; 0.133 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.026 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
Command       ap_source returned 0; 0.037 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'add_watermark_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_watermark_bufeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_watermark_bufg8j_ram (RAM)' using block RAMs.
Command       ap_source returned 0; 0.057 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'img_proc_outdata_ram (RAM)' using distributed RAMs.
Command       ap_source returned 0; 0.042 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.004 sec.
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.007 sec.
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.008 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.089 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0.001 sec.
Command           ap_source returned 0; 0.13 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.132 sec.
Command       ap_source returned 0; 0.133 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
Execute         source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.025 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/dct_step.compgen.tcl 
Command       ap_source returned 0; 0.052 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/quantificat.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/idct_step.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/integer_idct.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/add_watermark.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/img_proc.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       sc_get_clocks img_proc 
Command       sc_get_clocks returned 0; 0 sec.
Execute       source E:/FPGA_School/dct_hls/solution3/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 226.789 ; gain = 170.832
INFO: [SYSC 207-301] Generating SystemC RTL for img_proc.
INFO: [VHDL 208-304] Generating VHDL RTL for img_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for img_proc.
Command     autosyn returned 0; 8.446 sec.
Command   csynth_design returned 0; 35.392 sec.
Command ap_source returned 0; 36.507 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0.026 sec.
