INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab09/Lab09.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab09/Lab09.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab09/Lab09.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab07/Lab07.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab09/Lab09.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab09/Lab09.srcs/sim_1/new/TOP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TB
