{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606086616338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606086616339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 00:10:15 2020 " "Processing started: Mon Nov 23 00:10:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606086616339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606086616339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dev_fonctions_barreFranche -c DFBF --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dev_fonctions_barreFranche -c DFBF --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606086616339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606086617232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606086617232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/sopc/nmea_tx_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/sopc/nmea_tx_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_TX_avalon-arc_NMEA_TX_avalon " "Found design unit 1: NMEA_TX_avalon-arc_NMEA_TX_avalon" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634784 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_TX_avalon " "Found entity 1: NMEA_TX_avalon" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606086634784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc_UART_TX " "Found design unit 1: UART_TX-arc_UART_TX" {  } { { "../functions/FPGA/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634789 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../functions/FPGA/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606086634789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-arc_divider " "Found design unit 1: divider-arc_divider" {  } { { "../functions/FPGA/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634795 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "../functions/FPGA/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606086634795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be_vhdl_aouci_bonhoure/be/functions/fpga/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arc_counter " "Found design unit 1: counter-arc_counter" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634800 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606086634800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606086634800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_TX_avalon " "Elaborating entity \"NMEA_TX_avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606086634868 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config NMEA_TX_avalon.vhd(47) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(47): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "synchro NMEA_TX_avalon.vhd(57) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(57): signal \"synchro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "centaine NMEA_TX_avalon.vhd(59) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(59): signal \"centaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dizaine NMEA_TX_avalon.vhd(61) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(61): signal \"dizaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unite NMEA_TX_avalon.vhd(63) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(63): signal \"unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_data NMEA_TX_avalon.vhd(43) " "VHDL Process Statement warning at NMEA_TX_avalon.vhd(43): inferring latch(es) for signal or variable \"TX_data\", which holds its previous value in one or more paths through the process" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[0\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[0\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[1\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[1\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[2\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[2\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[3\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[3\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[4\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[4\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[5\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[5\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[6\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[6\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634870 "|NMEA_TX_avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_data\[7\] NMEA_TX_avalon.vhd(43) " "Inferred latch for \"TX_data\[7\]\" at NMEA_TX_avalon.vhd(43)" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606086634871 "|NMEA_TX_avalon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:uart " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:uart\"" {  } { { "../functions/SOPC/NMEA_TX_avalon.vhd" "uart" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/SOPC/NMEA_TX_avalon.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606086634875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDER UART_TX:uart\|DIVIDER:data_Tx_freq " "Elaborating entity \"DIVIDER\" for hierarchy \"UART_TX:uart\|DIVIDER:data_Tx_freq\"" {  } { { "../functions/FPGA/UART_TX.vhd" "data_Tx_freq" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606086634881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaler divider.vhd(32) " "VHDL Process Statement warning at divider.vhd(32): signal \"prescaler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634882 "|UART_TX|DIVIDER:data_Tx_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER UART_TX:uart\|DIVIDER:data_Tx_freq\|COUNTER:counter1 " "Elaborating entity \"COUNTER\" for hierarchy \"UART_TX:uart\|DIVIDER:data_Tx_freq\|COUNTER:counter1\"" {  } { { "../functions/FPGA/divider.vhd" "counter1" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606086634885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606086634886 "|UART_TX|DIVIDER:data_Tx_freq|COUNTER:counter1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606086635262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 00:10:35 2020 " "Processing ended: Mon Nov 23 00:10:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606086635262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606086635262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606086635262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606086635262 ""}
