Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 15:14:45 2022
| Host         : NICHOLAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.244        0.000                      0                 1011        0.127        0.000                      0                 1011        4.500        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.244        0.000                      0                 1011        0.127        0.000                      0                 1011        4.500        0.000                       0                   380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 2.721ns (31.170%)  route 6.008ns (68.830%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.437    11.327    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.451 r  game/alu/compareunit/adderunit/M_state_q[5]_i_29/O
                         net (fo=1, routed)           0.837    12.289    game/alu/adderunit/M_state_q[5]_i_10_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  game/alu/adderunit/M_state_q[5]_i_21/O
                         net (fo=4, routed)           0.575    12.988    game/alu/adderunit/M_state_q[5]_i_21_n_0
    SLICE_X59Y68         LUT2 (Prop_lut2_I0_O)        0.119    13.107 r  game/alu/adderunit/M_state_q[1]_i_4/O
                         net (fo=1, routed)           0.485    13.592    game/alu/adderunit/M_state_q[1]_i_4_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I2_O)        0.332    13.924 r  game/alu/adderunit/M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.924    game/alu_n_16
    SLICE_X59Y69         FDRE                                         r  game/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  game/M_state_q_reg[1]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)        0.031    15.169    game/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 2.518ns (29.740%)  route 5.949ns (70.260%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.437    11.327    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.451 r  game/alu/compareunit/adderunit/M_state_q[5]_i_29/O
                         net (fo=1, routed)           0.837    12.289    game/alu/adderunit/M_state_q[5]_i_10_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  game/alu/adderunit/M_state_q[5]_i_21/O
                         net (fo=4, routed)           0.575    12.988    game/alu/adderunit/M_state_q[5]_i_21_n_0
    SLICE_X59Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.112 f  game/alu/adderunit/M_state_q[5]_i_10/O
                         net (fo=3, routed)           0.426    13.538    game/alu/adderunit/M_state_q_reg[1]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  game/alu/adderunit/M_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.662    game/alu_n_14
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[4]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.032    15.171    game/M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 2.518ns (29.892%)  route 5.906ns (70.108%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.437    11.327    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.451 r  game/alu/compareunit/adderunit/M_state_q[5]_i_29/O
                         net (fo=1, routed)           0.837    12.289    game/alu/adderunit/M_state_q[5]_i_10_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  game/alu/adderunit/M_state_q[5]_i_21/O
                         net (fo=4, routed)           0.421    12.834    game/alu/adderunit/M_state_q[5]_i_21_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.958 r  game/alu/adderunit/M_state_q[2]_i_5/O
                         net (fo=1, routed)           0.537    13.495    game/normal_edge/M_state_q_reg[2]_2
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124    13.619 r  game/normal_edge/M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.619    game/normal_edge_n_2
    SLICE_X58Y69         FDRE                                         r  game/M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  game/M_state_q_reg[2]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)        0.031    15.169    game/M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.518ns (29.922%)  route 5.897ns (70.078%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.437    11.327    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.451 r  game/alu/compareunit/adderunit/M_state_q[5]_i_29/O
                         net (fo=1, routed)           0.837    12.289    game/alu/adderunit/M_state_q[5]_i_10_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  game/alu/adderunit/M_state_q[5]_i_21/O
                         net (fo=4, routed)           0.575    12.988    game/alu/adderunit/M_state_q[5]_i_21_n_0
    SLICE_X59Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.112 f  game/alu/adderunit/M_state_q[5]_i_10/O
                         net (fo=3, routed)           0.374    13.486    game/alu/adderunit/M_state_q_reg[1]
    SLICE_X58Y68         LUT6 (Prop_lut6_I4_O)        0.124    13.610 r  game/alu/adderunit/M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.610    game/alu_n_15
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[3]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.029    15.168    game/M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 2.518ns (29.933%)  route 5.894ns (70.067%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 r  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 f  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.437    11.327    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.451 f  game/alu/compareunit/adderunit/M_state_q[5]_i_29/O
                         net (fo=1, routed)           0.837    12.289    game/alu/adderunit/M_state_q[5]_i_10_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.413 f  game/alu/adderunit/M_state_q[5]_i_21/O
                         net (fo=4, routed)           0.575    12.988    game/alu/adderunit/M_state_q[5]_i_21_n_0
    SLICE_X59Y68         LUT4 (Prop_lut4_I3_O)        0.124    13.112 r  game/alu/adderunit/M_state_q[5]_i_10/O
                         net (fo=3, routed)           0.371    13.483    game/normal_edge/M_state_q_reg[5]_1
    SLICE_X58Y68         LUT5 (Prop_lut5_I1_O)        0.124    13.607 r  game/normal_edge/M_state_q[5]_i_2/O
                         net (fo=1, routed)           0.000    13.607    game/normal_edge_n_1
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[5]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.031    15.170    game/M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_display_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 2.420ns (30.370%)  route 5.549ns (69.630%))
  Logic Levels:           10  (CARRY4=1 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.430    11.321    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.445 f  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6/O
                         net (fo=1, routed)           0.464    11.909    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.033 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_2/O
                         net (fo=3, routed)           0.653    12.686    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_7
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.150    12.836 r  game/alu/compareunit/adderunit/M_display_state_q[0]_i_1/O
                         net (fo=1, routed)           0.328    13.164    game/M_display_state_d[0]
    SLICE_X64Y69         FDRE                                         r  game/M_display_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  game/M_display_state_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)       -0.233    14.892    game/M_display_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_display_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.724ns (23.006%)  route 5.770ns (76.994%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.614     5.198    game/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game/M_state_q_reg[4]/Q
                         net (fo=105, routed)         1.070     6.724    game/alu/compareunit/adderunit/Q[4]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.848 f  game/alu/compareunit/adderunit/M_correct_count_q[3]_i_5/O
                         net (fo=19, routed)          0.886     7.734    game/alu/compareunit/adderunit/M_state_q_reg[0]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.124     7.858 r  game/alu/compareunit/adderunit/i__carry_i_11/O
                         net (fo=1, routed)           0.466     8.324    game/alu/compareunit/adderunit/i__carry_i_11_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.124     8.448 r  game/alu/compareunit/adderunit/i__carry_i_3/O
                         net (fo=8, routed)           0.764     9.211    game/alu_n_2
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  game/M_correct_count_q[3]_i_10/O
                         net (fo=1, routed)           0.000     9.335    game/M_correct_count_q[3]_i_10_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.562 r  game/M_correct_count_q_reg[3]_i_6/O[1]
                         net (fo=1, routed)           0.798    10.360    game/alu/adderunit/data0[0]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.303    10.663 r  game/alu/adderunit/M_correct_count_q[1]_i_3/O
                         net (fo=2, routed)           0.610    11.273    game/alu/adderunit/M_correct_count_q[1]_i_3_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.397 r  game/alu/adderunit/M_correct_count_q[1]_i_2/O
                         net (fo=3, routed)           0.414    11.811    game/alu/adderunit/M_lives_q_reg[1]
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.118    11.929 r  game/alu/adderunit/M_display_state_q[1]_i_1/O
                         net (fo=1, routed)           0.762    12.692    game/M_display_state_d[1]
    SLICE_X64Y69         FDRE                                         r  game/M_display_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  game/M_display_state_q_reg[1]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)       -0.247    14.878    game/M_display_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_correct_count_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 2.394ns (31.438%)  route 5.221ns (68.562%))
  Logic Levels:           10  (CARRY4=1 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.430    11.321    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.445 f  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6/O
                         net (fo=1, routed)           0.464    11.909    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.033 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_2/O
                         net (fo=3, routed)           0.653    12.686    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_7
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.124    12.810 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_1/O
                         net (fo=1, routed)           0.000    12.810    game/M_correct_count_d[0]
    SLICE_X63Y69         FDRE                                         r  game/M_correct_count_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  game/M_correct_count_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.029    15.154    game/M_correct_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_lives_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 2.394ns (31.664%)  route 5.167ns (68.336%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.611     5.195    game/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  game/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  game/M_state_q_reg[0]/Q
                         net (fo=77, routed)          1.097     6.748    game/alu/compareunit/adderunit/Q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.872 r  game/alu/compareunit/adderunit/i__carry_i_15/O
                         net (fo=12, routed)          0.624     7.496    game/alu/compareunit/adderunit/M_state_q_reg[5]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.620 f  game/alu/compareunit/adderunit/i__carry_i_32/O
                         net (fo=1, routed)           0.280     7.899    game/alu/compareunit/adderunit/i__carry_i_32_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.023 f  game/alu/compareunit/adderunit/i__carry_i_28/O
                         net (fo=1, routed)           0.452     8.475    game/alu/compareunit/adderunit/i__carry_i_28_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  game/alu/compareunit/adderunit/i__carry_i_19/O
                         net (fo=4, routed)           0.447     9.046    game/alu/compareunit/adderunit/s1_carry_i_3_n_0
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  game/alu/compareunit/adderunit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.170    game/alu/compareunit/adderunit/i__carry_i_3__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.810 f  game/alu/compareunit/adderunit/s0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.775    10.585    game/alu/compareunit/adderunit/data1[3]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10/O
                         net (fo=3, routed)           0.430    11.321    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_10_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.445 f  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6/O
                         net (fo=1, routed)           0.464    11.909    game/alu/compareunit/adderunit/M_correct_count_q[0]_i_6_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.033 r  game/alu/compareunit/adderunit/M_correct_count_q[0]_i_2/O
                         net (fo=3, routed)           0.599    12.632    game/alu_n_9
    SLICE_X63Y70         LUT5 (Prop_lut5_I2_O)        0.124    12.756 r  game/M_lives_q[0]_i_1/O
                         net (fo=1, routed)           0.000    12.756    game/M_lives_q[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  game/M_lives_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  game/M_lives_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)        0.029    15.154    game/M_lives_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 game/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_display_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 1.953ns (27.993%)  route 5.024ns (72.006%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.614     5.198    game/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game/M_state_q_reg[4]/Q
                         net (fo=105, routed)         1.070     6.724    game/alu/compareunit/adderunit/Q[4]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.848 f  game/alu/compareunit/adderunit/M_correct_count_q[3]_i_5/O
                         net (fo=19, routed)          0.886     7.734    game/alu/compareunit/adderunit/M_state_q_reg[0]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.124     7.858 r  game/alu/compareunit/adderunit/i__carry_i_11/O
                         net (fo=1, routed)           0.466     8.324    game/alu/compareunit/adderunit/i__carry_i_11_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.124     8.448 r  game/alu/compareunit/adderunit/i__carry_i_3/O
                         net (fo=8, routed)           0.734     9.181    game/alu/adderunit/DI[0]
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  game/alu/adderunit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.305    game/alu/adderunit/i__carry_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.885 r  game/alu/adderunit/s0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.823    10.708    game/alu/adderunit/data1[2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.302    11.010 f  game/alu/adderunit/M_correct_count_q[2]_i_2/O
                         net (fo=3, routed)           0.710    11.720    game/alu/adderunit/M_correct_count_q[2]_i_2_n_0
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.119    11.839 r  game/alu/adderunit/M_display_state_q[2]_i_1/O
                         net (fo=1, routed)           0.336    12.175    game/M_display_state_d[2]
    SLICE_X60Y69         FDRE                                         r  game/M_display_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  game/M_display_state_q_reg[2]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)       -0.224    14.914    game/M_display_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  2.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.561     1.505    game/rng/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  game/rng/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  game/rng/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.075     1.721    game/rng/M_x_q[1]
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  game/rng/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.766    game/rng/M_w_q[12]_i_1_n_0
    SLICE_X54Y62         FDSE                                         r  game/rng/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     2.020    game/rng/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  game/rng/M_w_q_reg[12]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X54Y62         FDSE (Hold_fdse_C_D)         0.121     1.639    game/rng/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.561     1.505    game/rng/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  game/rng/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  game/rng/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.089     1.734    game/rng/M_x_q[20]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  game/rng/M_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.779    game/rng/M_w_q[20]_i_1_n_0
    SLICE_X54Y62         FDSE                                         r  game/rng/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     2.020    game/rng/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  game/rng/M_w_q_reg[20]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X54Y62         FDSE (Hold_fdse_C_D)         0.121     1.639    game/rng/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.589     1.533    game/rng/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  game/rng/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game/rng/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.102     1.776    game/rng/M_x_q[27]
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  game/rng/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.821    game/rng/M_w_d[19]
    SLICE_X60Y62         FDRE                                         r  game/rng/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.858     2.047    game/rng/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game/rng/M_w_q_reg[19]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121     1.667    game/rng/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.564     1.508    game/rng/clk_IBUF_BUFG
    SLICE_X57Y61         FDSE                                         r  game/rng/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game/rng/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.112     1.760    game/rng/M_x_q[10]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  game/rng/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game/rng/M_w_q[21]_i_1_n_0
    SLICE_X56Y61         FDSE                                         r  game/rng/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     2.022    game/rng/clk_IBUF_BUFG
    SLICE_X56Y61         FDSE                                         r  game/rng/M_w_q_reg[21]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y61         FDSE (Hold_fdse_C_D)         0.120     1.641    game/rng/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.971%)  route 0.129ns (41.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.590     1.534    game/rng/clk_IBUF_BUFG
    SLICE_X61Y61         FDSE                                         r  game/rng/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  game/rng/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.129     1.804    game/rng/M_x_q[5]
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  game/rng/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    game/rng/M_w_d[5]
    SLICE_X60Y62         FDRE                                         r  game/rng/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.858     2.047    game/rng/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game/rng/M_w_q_reg[5]/C
                         clock pessimism             -0.500     1.548    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121     1.669    game/rng/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 game/rng/M_z_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_y_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.506    game/rng/clk_IBUF_BUFG
    SLICE_X55Y60         FDSE                                         r  game/rng/M_z_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  game/rng/M_z_q_reg[29]/Q
                         net (fo=1, routed)           0.113     1.760    game/rng/M_z_q[29]
    SLICE_X55Y60         FDRE                                         r  game/rng/M_y_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     2.022    game/rng/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game/rng/M_y_q_reg[29]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.070     1.576    game/rng/M_y_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game/rng/M_y_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_x_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.506    game/rng/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/rng/M_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  game/rng/M_y_q_reg[3]/Q
                         net (fo=1, routed)           0.053     1.687    game/rng/M_y_q[3]
    SLICE_X57Y63         FDRE                                         r  game/rng/M_x_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.829     2.019    game/rng/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/rng/M_x_q_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)        -0.007     1.499    game/rng/M_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game/rng/M_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_x_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.561     1.505    game/rng/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  game/rng/M_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  game/rng/M_y_q_reg[1]/Q
                         net (fo=1, routed)           0.053     1.686    game/rng/M_y_q[1]
    SLICE_X55Y62         FDSE                                         r  game/rng/M_x_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     2.020    game/rng/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  game/rng/M_x_q_reg[1]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X55Y62         FDSE (Hold_fdse_C_D)        -0.007     1.498    game/rng/M_x_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 game/rng/M_z_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_y_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.506    game/rng/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game/rng/M_z_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/rng/M_z_q_reg[4]/Q
                         net (fo=1, routed)           0.116     1.763    game/rng/M_z_q[4]
    SLICE_X55Y60         FDRE                                         r  game/rng/M_y_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     2.022    game/rng/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game/rng/M_y_q_reg[4]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.066     1.572    game/rng/M_y_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 game/rng/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rng/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.506    game/rng/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  game/rng/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/rng/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.115     1.762    game/rng/M_x_q[31]
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  game/rng/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.807    game/rng/M_w_d[23]
    SLICE_X53Y62         FDRE                                         r  game/rng/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     2.020    game/rng/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  game/rng/M_w_q_reg[23]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.092     1.612    game/rng/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y72   enter_btn/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   enter_btn/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   enter_btn/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   enter_btn/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   enter_btn/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   enter_btn/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   game/M_correct_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y69   game/M_correct_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y66   game/M_question1_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   game/ctr/increase_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   game/ctr/increase_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   game/rng/M_w_q_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y63   game/rng/M_w_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game/rng/M_x_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   game/rng/M_x_q_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game/rng/M_x_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game/rng/M_x_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y62   game/rng/M_x_q_reg[23]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   game/rng/M_y_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   enter_btn/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   enter_btn/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   enter_btn/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   enter_btn/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   enter_btn/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   game/M_correct_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y69   game/M_correct_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   game/ctr/decrease_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   game/ctr/decrease_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   game/ctr/decrease_cond/M_ctr_q_reg[18]/C



