-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pow_generic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    base_r : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of pow_generic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0111111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv12_C02 : STD_LOGIC_VECTOR (11 downto 0) := "110000000010";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv23_400000 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv28_8000000 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv90_58B90BFBE8E7BCD5E4F1 : STD_LOGIC_VECTOR (89 downto 0) := "000000000001011000101110010000101111111011111010001110011110111100110101011110010011110001";
    constant ap_const_lv33_100000000 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv45_0 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv83_58B90BFBE8E7BCD5E4 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000010110001011100100001011111110111110100011100111101111001101010111100100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv59_10 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1C02 : STD_LOGIC_VECTOR (12 downto 0) := "1110000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv31_5C55 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110001010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pow_reduce_anonymo_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_20_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_20_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_19_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_19_q0 : STD_LOGIC_VECTOR (108 downto 0);
    signal pow_reduce_anonymo_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pow_reduce_anonymo_16_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_16_q0 : STD_LOGIC_VECTOR (104 downto 0);
    signal pow_reduce_anonymo_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_17_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_17_q0 : STD_LOGIC_VECTOR (101 downto 0);
    signal pow_reduce_anonymo_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_9_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_9_q0 : STD_LOGIC_VECTOR (96 downto 0);
    signal pow_reduce_anonymo_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_12_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_12_q0 : STD_LOGIC_VECTOR (91 downto 0);
    signal pow_reduce_anonymo_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_13_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_13_q0 : STD_LOGIC_VECTOR (86 downto 0);
    signal pow_reduce_anonymo_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_14_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_14_q0 : STD_LOGIC_VECTOR (81 downto 0);
    signal pow_reduce_anonymo_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_15_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_15_q0 : STD_LOGIC_VECTOR (76 downto 0);
    signal pow_reduce_anonymo_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymo_18_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_18_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal pow_reduce_anonymo_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymo_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymo_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymo_ce1 : STD_LOGIC;
    signal pow_reduce_anonymo_q1 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymo_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymo_21_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_21_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_V_4_fu_628_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_V_4_reg_2297 : STD_LOGIC_VECTOR (51 downto 0);
    signal x_is_p1_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_reg_2303_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_not_reg_2307_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2312_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2316_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2320_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_3_fu_780_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_3_reg_2329_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_2334_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal b_frac1_V1_fu_824_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac1_V1_reg_2344 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac1_V1_reg_2344_pp0_iter2_reg : STD_LOGIC_VECTOR (53 downto 0);
    signal a_V_reg_2353 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2353_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_24_fu_854_p2 : STD_LOGIC_VECTOR (74 downto 0);
    signal r_V_24_reg_2359 : STD_LOGIC_VECTOR (74 downto 0);
    signal p_Val2_13_reg_2364 : STD_LOGIC_VECTOR (72 downto 0);
    signal a_V_1_reg_2370 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2370_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_2376 : STD_LOGIC_VECTOR (66 downto 0);
    signal ret_V_i_i_fu_1017_p2 : STD_LOGIC_VECTOR (81 downto 0);
    signal ret_V_i_i_reg_2381 : STD_LOGIC_VECTOR (81 downto 0);
    signal a_V_2_reg_2387 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2387_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_38_fu_1033_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_38_reg_2393 : STD_LOGIC_VECTOR (75 downto 0);
    signal ret_V_5_fu_1068_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal ret_V_5_reg_2398 : STD_LOGIC_VECTOR (101 downto 0);
    signal r_V_26_fu_1081_p2 : STD_LOGIC_VECTOR (88 downto 0);
    signal r_V_26_reg_2403 : STD_LOGIC_VECTOR (88 downto 0);
    signal p_Val2_26_reg_2408 : STD_LOGIC_VECTOR (91 downto 0);
    signal a_V_3_reg_2414 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_3_reg_2414_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_reg_2420 : STD_LOGIC_VECTOR (85 downto 0);
    signal ret_V_7_fu_1159_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_7_reg_2425 : STD_LOGIC_VECTOR (120 downto 0);
    signal r_V_27_fu_1171_p2 : STD_LOGIC_VECTOR (97 downto 0);
    signal r_V_27_reg_2430 : STD_LOGIC_VECTOR (97 downto 0);
    signal p_Val2_33_reg_2435 : STD_LOGIC_VECTOR (86 downto 0);
    signal a_V_4_reg_2441 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_4_reg_2441_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_4_reg_2441_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_4_reg_2441_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_4_reg_2441_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_reg_2447 : STD_LOGIC_VECTOR (80 downto 0);
    signal ret_V_9_fu_1249_p2 : STD_LOGIC_VECTOR (125 downto 0);
    signal ret_V_9_reg_2452 : STD_LOGIC_VECTOR (125 downto 0);
    signal r_V_28_fu_1261_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_28_reg_2457 : STD_LOGIC_VECTOR (92 downto 0);
    signal p_Val2_40_reg_2462 : STD_LOGIC_VECTOR (81 downto 0);
    signal a_V_5_reg_2468 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_5_reg_2468_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_5_reg_2468_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_reg_2474 : STD_LOGIC_VECTOR (75 downto 0);
    signal ret_V_11_fu_1339_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal ret_V_11_reg_2479 : STD_LOGIC_VECTOR (130 downto 0);
    signal r_V_29_fu_1351_p2 : STD_LOGIC_VECTOR (87 downto 0);
    signal r_V_29_reg_2484 : STD_LOGIC_VECTOR (87 downto 0);
    signal p_Val2_47_reg_2489 : STD_LOGIC_VECTOR (76 downto 0);
    signal p_Val2_47_reg_2489_pp0_iter13_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal a_V_6_reg_2495 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_reg_2501 : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_23_reg_2501_pp0_iter13_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_30_fu_1437_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_30_reg_2541 : STD_LOGIC_VECTOR (82 downto 0);
    signal Elog2_V_fu_1450_p2 : STD_LOGIC_VECTOR (89 downto 0);
    signal Elog2_V_reg_2551 : STD_LOGIC_VECTOR (89 downto 0);
    signal log_sum_V_1_fu_1577_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal log_sum_V_1_reg_2556 : STD_LOGIC_VECTOR (108 downto 0);
    signal tmp_16_reg_2561 : STD_LOGIC_VECTOR (72 downto 0);
    signal ret_V_16_fu_1678_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566 : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter16_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter17_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter18_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter19_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter20_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_16_reg_2566_pp0_iter21_reg : STD_LOGIC_VECTOR (120 downto 0);
    signal m_fix_V_reg_2571 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_fix_V_reg_2571_pp0_iter16_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal r_exp_V_3_fu_1803_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter16_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter17_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter18_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter19_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter20_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_3_reg_2576_pp0_iter21_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2583_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fix_a_V_reg_2588 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_diff_hi_V_reg_2593 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_V_reg_2593_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_V_reg_2593_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_2598 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_2598_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_2598_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_V_reg_2598_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_fu_1872_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_reg_2605 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_V_reg_2605_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z4_V_fu_1882_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal Z4_V_reg_2610 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_19_fu_1923_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_19_reg_2625 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_71_reg_2631 : STD_LOGIC_VECTOR (25 downto 0);
    signal exp_Z2P_m_1_V_fu_1981_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_V_reg_2641 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_39_reg_2647 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_39_reg_2647_pp0_iter20_reg : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp24_fu_2036_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp24_reg_2658 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_mux_cast_fu_2041_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_Z1_V_reg_2668 : STD_LOGIC_VECTOR (57 downto 0);
    signal r_V_36_fu_2099_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_36_reg_2673 : STD_LOGIC_VECTOR (99 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_p_1_in_phi_fu_586_p14 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_26_fu_2255_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter22_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond1_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter12_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter13_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter14_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter15_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter16_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter17_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter18_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter19_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter20_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter21_p_1_in_reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_fu_2273_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_130_i_i_fu_1407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_i_i_fu_1411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_145_i_i_fu_1415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_142_i_i_fu_1419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_139_i_i_fu_1423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_136_i_i_fu_1427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_133_i_i_fu_1443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_i_fu_1896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_i_fu_1901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_i_fu_1929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_1997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_3_fu_618_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_i_cast_fu_632_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_fu_636_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Val2_i_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i9_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i7_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_i1_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_702_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_is_n1_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_728_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_742_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_exp_1_fu_774_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal index0_V_fu_764_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_s_fu_802_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal r_V_23_fu_809_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_24_fu_793_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac_V_1_fu_813_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac1_V1_fu_824_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal z1_V_fu_840_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_24_fu_854_p0 : STD_LOGIC_VECTOR (70 downto 0);
    signal r_V_24_fu_854_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sf_fu_870_p4 : STD_LOGIC_VECTOR (74 downto 0);
    signal tmp_36_fu_863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_879_p4 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_12_fu_888_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_31_fu_860_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal lhs_V_fu_900_p3 : STD_LOGIC_VECTOR (74 downto 0);
    signal eZ_V_fu_892_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal lhs_V_1_i_cast_fu_908_p1 : STD_LOGIC_VECTOR (76 downto 0);
    signal rhs_V_fu_912_p1 : STD_LOGIC_VECTOR (76 downto 0);
    signal ret_V_2_fu_916_p2 : STD_LOGIC_VECTOR (76 downto 0);
    signal lhs_V_1_fu_922_p1 : STD_LOGIC_VECTOR (77 downto 0);
    signal rhs_V_1_fu_926_p1 : STD_LOGIC_VECTOR (77 downto 0);
    signal ret_V_3_fu_929_p2 : STD_LOGIC_VECTOR (77 downto 0);
    signal lhs_V_2_fu_972_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal eZ_V_1_fu_965_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal lhs_V_4_i_cast_fu_979_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal rhs_V_2_fu_983_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal r_V_25_fu_999_p0 : STD_LOGIC_VECTOR (72 downto 0);
    signal r_V_25_fu_999_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_25_fu_999_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal rhs_V_1_i_i_fu_1005_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal ret_V_4_fu_987_p2 : STD_LOGIC_VECTOR (81 downto 0);
    signal rhs_V_1_i_i_cast_fu_1013_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal lhs_V_4_fu_1053_p3 : STD_LOGIC_VECTOR (100 downto 0);
    signal eZ_V_2_fu_1044_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal lhs_V_6_i_cast_fu_1060_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal rhs_V_5_fu_1064_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_19_fu_1037_p3 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_26_fu_1081_p0 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_26_fu_1081_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_6_fu_1090_p3 : STD_LOGIC_VECTOR (94 downto 0);
    signal lhs_V_6_fu_1087_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal rhs_V_5_i_cast_fu_1097_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal ret_V_6_fu_1101_p2 : STD_LOGIC_VECTOR (102 downto 0);
    signal lhs_V_9_fu_1144_p3 : STD_LOGIC_VECTOR (119 downto 0);
    signal eZ_V_3_fu_1137_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal lhs_V_9_i_cast_fu_1151_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal rhs_V_7_fu_1155_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal r_V_27_fu_1171_p0 : STD_LOGIC_VECTOR (91 downto 0);
    signal r_V_27_fu_1171_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_8_fu_1180_p3 : STD_LOGIC_VECTOR (108 downto 0);
    signal lhs_V_10_fu_1177_p1 : STD_LOGIC_VECTOR (121 downto 0);
    signal rhs_V_8_i_cast_fu_1187_p1 : STD_LOGIC_VECTOR (121 downto 0);
    signal ret_V_8_fu_1191_p2 : STD_LOGIC_VECTOR (121 downto 0);
    signal lhs_V_11_fu_1234_p3 : STD_LOGIC_VECTOR (124 downto 0);
    signal eZ_V_4_fu_1227_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal lhs_V_12_i_cast_fu_1241_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal rhs_V_9_fu_1245_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal r_V_28_fu_1261_p0 : STD_LOGIC_VECTOR (86 downto 0);
    signal r_V_28_fu_1261_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_10_fu_1270_p3 : STD_LOGIC_VECTOR (108 downto 0);
    signal lhs_V_12_fu_1267_p1 : STD_LOGIC_VECTOR (126 downto 0);
    signal rhs_V_11_i_cast_fu_1277_p1 : STD_LOGIC_VECTOR (126 downto 0);
    signal ret_V_10_fu_1281_p2 : STD_LOGIC_VECTOR (126 downto 0);
    signal lhs_V_13_fu_1324_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal eZ_V_5_fu_1317_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal lhs_V_15_i_cast_fu_1331_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal rhs_V_11_fu_1335_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal r_V_29_fu_1351_p0 : STD_LOGIC_VECTOR (81 downto 0);
    signal r_V_29_fu_1351_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_12_fu_1360_p3 : STD_LOGIC_VECTOR (108 downto 0);
    signal lhs_V_14_fu_1357_p1 : STD_LOGIC_VECTOR (131 downto 0);
    signal rhs_V_14_i_cast_fu_1367_p1 : STD_LOGIC_VECTOR (131 downto 0);
    signal ret_V_12_fu_1371_p2 : STD_LOGIC_VECTOR (131 downto 0);
    signal r_V_30_fu_1437_p0 : STD_LOGIC_VECTOR (76 downto 0);
    signal r_V_30_fu_1437_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal Elog2_V_fu_1450_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_15_fu_1487_p3 : STD_LOGIC_VECTOR (134 downto 0);
    signal eZ_V_6_fu_1480_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal lhs_V_18_i_cast_fu_1494_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal rhs_V_13_fu_1498_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal rhs_V_14_fu_1508_p3 : STD_LOGIC_VECTOR (108 downto 0);
    signal ret_V_13_fu_1502_p2 : STD_LOGIC_VECTOR (135 downto 0);
    signal rhs_V_17_i_cast_fu_1515_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal ssdm_int_V_write_ass_fu_1456_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal ssdm_int_V_write_ass_1_fu_1460_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal ssdm_int_V_write_ass_2_fu_1464_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp16_fu_1535_p2 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp19_cast_fu_1541_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal tmp15_fu_1529_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal ssdm_int_V_write_ass_3_fu_1468_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal ssdm_int_V_write_ass_4_fu_1472_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal ssdm_int_V_write_ass_5_fu_1476_p1 : STD_LOGIC_VECTOR (82 downto 0);
    signal ssdm_int_V_write_ass_6_fu_1525_p1 : STD_LOGIC_VECTOR (82 downto 0);
    signal tmp18_fu_1557_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal tmp22_cast_fu_1563_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal tmp17_fu_1551_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal tmp19_fu_1567_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal tmp20_cast_fu_1573_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal tmp_fu_1545_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal ret_V_14_fu_1519_p2 : STD_LOGIC_VECTOR (135 downto 0);
    signal ssdm_int_V_write_ass_7_fu_1593_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_31_fu_1607_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_cast_fu_1603_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_31_fu_1607_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_31_fu_1607_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_24_fu_1583_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal lhs_V_3_fu_1623_p3 : STD_LOGIC_VECTOR (116 downto 0);
    signal tmp_15_fu_1613_p4 : STD_LOGIC_VECTOR (78 downto 0);
    signal lhs_V_3_cast_fu_1631_p1 : STD_LOGIC_VECTOR (117 downto 0);
    signal rhs_V_cast_fu_1635_p1 : STD_LOGIC_VECTOR (117 downto 0);
    signal ret_V_15_fu_1639_p2 : STD_LOGIC_VECTOR (117 downto 0);
    signal lhs_V_5_fu_1661_p3 : STD_LOGIC_VECTOR (119 downto 0);
    signal lhs_V_5_cast_fu_1668_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal log_sum_V_i_cast_fu_1655_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal ret_V_s_fu_1672_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal sum_V_fu_1658_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal tmp_28_fu_1684_p4 : STD_LOGIC_VECTOR (77 downto 0);
    signal tmp_32_fu_1702_p4 : STD_LOGIC_VECTOR (76 downto 0);
    signal m_fix_hi_V_fu_1730_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_25_fu_1740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_3_fu_1752_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2286_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_44_fu_1780_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_1764_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1789_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Result_17_fu_1773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1795_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_fix_l_V1_fu_1712_p3 : STD_LOGIC_VECTOR (128 downto 0);
    signal tmp_75_cast_fu_1811_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal m_frac_l_V_fu_1694_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal r_V_33_fu_1824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_33_fu_1824_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal lhs_V_7_fu_1840_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal rhs_V_4_fu_1843_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal ret_V_18_fu_1846_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal Z4_ind_V_fu_1886_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_Z4_V_fu_1906_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_16_fu_1916_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal rhs_V_15_fu_1919_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_1_i_fu_1933_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_34_fu_1952_p0 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_34_fu_1952_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_34_fu_1952_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_34_fu_1958_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_9_i_cast_fu_1968_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp23_fu_1972_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp23_cast_fu_1977_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_20_fu_1941_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_11_i_fu_2001_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_35_fu_2016_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_35_fu_2016_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_35_fu_2016_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal tmp_40_fu_2022_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_14_i_cast_fu_2032_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_17_fu_2048_p5 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp24_cast_fu_2062_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal lhs_V_22_cast_fu_2058_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1P_m_1_l_V_fu_2065_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1_hi_V_fu_2081_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal exp_Z1P_m_1_V_fu_2071_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_36_fu_2099_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_36_fu_2099_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal lhs_V_8_fu_2105_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal ret_V_21_fu_2108_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_47_fu_2128_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal lhs_V_18_fu_2114_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal rhs_V_5_cast_fu_2122_p1 : STD_LOGIC_VECTOR (107 downto 0);
    signal tmp_29_fu_2125_p1 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_30_fu_2132_p3 : STD_LOGIC_VECTOR (106 downto 0);
    signal ret_V_22_fu_2140_p2 : STD_LOGIC_VECTOR (107 downto 0);
    signal ret_V_38_cast_fu_2146_p2 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_41_fu_2170_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal tmp_48_fu_2162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_cast_fu_2152_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_33_fu_2180_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal r_exp_V_fu_2188_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_V_2_fu_2201_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_49_fu_2208_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01164_0_in_fu_2193_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_51_fu_2245_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_exp_V_fu_2249_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_fu_2235_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_50_fu_2266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2286_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to21 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal b_frac1_V1_fu_824_p10 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_24_fu_854_p00 : STD_LOGIC_VECTOR (74 downto 0);
    signal r_V_24_fu_854_p10 : STD_LOGIC_VECTOR (74 downto 0);
    signal r_V_25_fu_999_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_25_fu_999_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_26_fu_1081_p00 : STD_LOGIC_VECTOR (88 downto 0);
    signal r_V_26_fu_1081_p10 : STD_LOGIC_VECTOR (88 downto 0);
    signal r_V_27_fu_1171_p00 : STD_LOGIC_VECTOR (97 downto 0);
    signal r_V_27_fu_1171_p10 : STD_LOGIC_VECTOR (97 downto 0);
    signal r_V_28_fu_1261_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_28_fu_1261_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_29_fu_1351_p00 : STD_LOGIC_VECTOR (87 downto 0);
    signal r_V_29_fu_1351_p10 : STD_LOGIC_VECTOR (87 downto 0);
    signal r_V_30_fu_1437_p00 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_30_fu_1437_p10 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_34_fu_1952_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_34_fu_1952_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_35_fu_2016_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_35_fu_2016_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal r_V_36_fu_2099_p00 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_36_fu_2099_p10 : STD_LOGIC_VECTOR (99 downto 0);
    signal ap_condition_2144 : BOOLEAN;
    signal ap_condition_896 : BOOLEAN;
    signal ap_condition_900 : BOOLEAN;
    signal ap_condition_132 : BOOLEAN;
    signal ap_condition_888 : BOOLEAN;

    component hls_hough_mac_mulncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pow_generic_doublbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component pow_generic_doublcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (108 downto 0) );
    end component;


    component pow_generic_doubldEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (104 downto 0) );
    end component;


    component pow_generic_doubleOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (101 downto 0) );
    end component;


    component pow_generic_doublfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (96 downto 0) );
    end component;


    component pow_generic_doublg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (91 downto 0) );
    end component;


    component pow_generic_doublhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (86 downto 0) );
    end component;


    component pow_generic_doublibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (81 downto 0) );
    end component;


    component pow_generic_doubljbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (76 downto 0) );
    end component;


    component pow_generic_doublkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component pow_generic_doubllbW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component pow_generic_doublmb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    pow_reduce_anonymo_20_U : component pow_generic_doublbkb
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_20_address0,
        ce0 => pow_reduce_anonymo_20_ce0,
        q0 => pow_reduce_anonymo_20_q0);

    pow_reduce_anonymo_19_U : component pow_generic_doublcud
    generic map (
        DataWidth => 109,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_19_address0,
        ce0 => pow_reduce_anonymo_19_ce0,
        q0 => pow_reduce_anonymo_19_q0);

    pow_reduce_anonymo_16_U : component pow_generic_doubldEe
    generic map (
        DataWidth => 105,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_16_address0,
        ce0 => pow_reduce_anonymo_16_ce0,
        q0 => pow_reduce_anonymo_16_q0);

    pow_reduce_anonymo_17_U : component pow_generic_doubleOg
    generic map (
        DataWidth => 102,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_17_address0,
        ce0 => pow_reduce_anonymo_17_ce0,
        q0 => pow_reduce_anonymo_17_q0);

    pow_reduce_anonymo_9_U : component pow_generic_doublfYi
    generic map (
        DataWidth => 97,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_9_address0,
        ce0 => pow_reduce_anonymo_9_ce0,
        q0 => pow_reduce_anonymo_9_q0);

    pow_reduce_anonymo_12_U : component pow_generic_doublg8j
    generic map (
        DataWidth => 92,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_12_address0,
        ce0 => pow_reduce_anonymo_12_ce0,
        q0 => pow_reduce_anonymo_12_q0);

    pow_reduce_anonymo_13_U : component pow_generic_doublhbi
    generic map (
        DataWidth => 87,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_13_address0,
        ce0 => pow_reduce_anonymo_13_ce0,
        q0 => pow_reduce_anonymo_13_q0);

    pow_reduce_anonymo_14_U : component pow_generic_doublibs
    generic map (
        DataWidth => 82,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_14_address0,
        ce0 => pow_reduce_anonymo_14_ce0,
        q0 => pow_reduce_anonymo_14_q0);

    pow_reduce_anonymo_15_U : component pow_generic_doubljbC
    generic map (
        DataWidth => 77,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_15_address0,
        ce0 => pow_reduce_anonymo_15_ce0,
        q0 => pow_reduce_anonymo_15_q0);

    pow_reduce_anonymo_18_U : component pow_generic_doublkbM
    generic map (
        DataWidth => 58,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_18_address0,
        ce0 => pow_reduce_anonymo_18_ce0,
        q0 => pow_reduce_anonymo_18_q0);

    pow_reduce_anonymo_U : component pow_generic_doubllbW
    generic map (
        DataWidth => 26,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_address0,
        ce0 => pow_reduce_anonymo_ce0,
        q0 => pow_reduce_anonymo_q0,
        address1 => pow_reduce_anonymo_address1,
        ce1 => pow_reduce_anonymo_ce1,
        q1 => pow_reduce_anonymo_q1);

    pow_reduce_anonymo_21_U : component pow_generic_doublmb6
    generic map (
        DataWidth => 42,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_21_address0,
        ce0 => pow_reduce_anonymo_21_ce0,
        q0 => pow_reduce_anonymo_21_q0);

    hls_hough_mac_mulncg_U11 : component hls_hough_mac_mulncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 19,
        dout_WIDTH => 31)
    port map (
        din0 => grp_fu_2286_p0,
        din1 => m_fix_hi_V_fu_1730_p4,
        din2 => rhs_V_3_fu_1752_p3,
        dout => grp_fu_2286_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_1_in_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_132)) then
                if ((ap_const_boolean_1 = ap_condition_900)) then 
                    ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_condition_896)) then 
                    ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_const_lv64_7FF0000000000000;
                elsif ((x_is_p1_fu_666_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_const_lv64_3FF0000000000000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_phi_reg_pp0_iter0_p_1_in_reg_580;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter22_p_1_in_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_888)) then
                if (((brmerge_reg_2312_pp0_iter20_reg = ap_const_lv1_1) and (x_is_p1_reg_2303_pp0_iter20_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter22_p_1_in_reg_580 <= p_mux_cast_fu_2041_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter22_p_1_in_reg_580 <= ap_phi_reg_pp0_iter21_p_1_in_reg_580;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter13_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter13_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter13_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Elog2_V_reg_2551 <= Elog2_V_fu_1450_p2;
                log_sum_V_1_reg_2556 <= log_sum_V_1_fu_1577_p2;
                tmp_16_reg_2561 <= ret_V_15_fu_1639_p2(117 downto 45);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter16_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter16_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter16_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Z2_V_reg_2598 <= ret_V_18_fu_1846_p2(50 downto 43);
                Z3_V_reg_2605 <= ret_V_18_fu_1846_p2(42 downto 35);
                Z4_V_reg_2610 <= Z4_V_fu_1882_p1;
                m_diff_hi_V_reg_2593 <= ret_V_18_fu_1846_p2(58 downto 51);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Z2_V_reg_2598_pp0_iter18_reg <= Z2_V_reg_2598;
                Z2_V_reg_2598_pp0_iter19_reg <= Z2_V_reg_2598_pp0_iter18_reg;
                Z2_V_reg_2598_pp0_iter20_reg <= Z2_V_reg_2598_pp0_iter19_reg;
                Z3_V_reg_2605_pp0_iter18_reg <= Z3_V_reg_2605;
                a_V_1_reg_2370_pp0_iter10_reg <= a_V_1_reg_2370_pp0_iter9_reg;
                a_V_1_reg_2370_pp0_iter11_reg <= a_V_1_reg_2370_pp0_iter10_reg;
                a_V_1_reg_2370_pp0_iter12_reg <= a_V_1_reg_2370_pp0_iter11_reg;
                a_V_1_reg_2370_pp0_iter4_reg <= a_V_1_reg_2370;
                a_V_1_reg_2370_pp0_iter5_reg <= a_V_1_reg_2370_pp0_iter4_reg;
                a_V_1_reg_2370_pp0_iter6_reg <= a_V_1_reg_2370_pp0_iter5_reg;
                a_V_1_reg_2370_pp0_iter7_reg <= a_V_1_reg_2370_pp0_iter6_reg;
                a_V_1_reg_2370_pp0_iter8_reg <= a_V_1_reg_2370_pp0_iter7_reg;
                a_V_1_reg_2370_pp0_iter9_reg <= a_V_1_reg_2370_pp0_iter8_reg;
                a_V_2_reg_2387_pp0_iter10_reg <= a_V_2_reg_2387_pp0_iter9_reg;
                a_V_2_reg_2387_pp0_iter11_reg <= a_V_2_reg_2387_pp0_iter10_reg;
                a_V_2_reg_2387_pp0_iter12_reg <= a_V_2_reg_2387_pp0_iter11_reg;
                a_V_2_reg_2387_pp0_iter5_reg <= a_V_2_reg_2387;
                a_V_2_reg_2387_pp0_iter6_reg <= a_V_2_reg_2387_pp0_iter5_reg;
                a_V_2_reg_2387_pp0_iter7_reg <= a_V_2_reg_2387_pp0_iter6_reg;
                a_V_2_reg_2387_pp0_iter8_reg <= a_V_2_reg_2387_pp0_iter7_reg;
                a_V_2_reg_2387_pp0_iter9_reg <= a_V_2_reg_2387_pp0_iter8_reg;
                a_V_3_reg_2414_pp0_iter10_reg <= a_V_3_reg_2414_pp0_iter9_reg;
                a_V_3_reg_2414_pp0_iter11_reg <= a_V_3_reg_2414_pp0_iter10_reg;
                a_V_3_reg_2414_pp0_iter12_reg <= a_V_3_reg_2414_pp0_iter11_reg;
                a_V_3_reg_2414_pp0_iter7_reg <= a_V_3_reg_2414;
                a_V_3_reg_2414_pp0_iter8_reg <= a_V_3_reg_2414_pp0_iter7_reg;
                a_V_3_reg_2414_pp0_iter9_reg <= a_V_3_reg_2414_pp0_iter8_reg;
                a_V_4_reg_2441_pp0_iter10_reg <= a_V_4_reg_2441_pp0_iter9_reg;
                a_V_4_reg_2441_pp0_iter11_reg <= a_V_4_reg_2441_pp0_iter10_reg;
                a_V_4_reg_2441_pp0_iter12_reg <= a_V_4_reg_2441_pp0_iter11_reg;
                a_V_4_reg_2441_pp0_iter9_reg <= a_V_4_reg_2441;
                a_V_5_reg_2468_pp0_iter11_reg <= a_V_5_reg_2468;
                a_V_5_reg_2468_pp0_iter12_reg <= a_V_5_reg_2468_pp0_iter11_reg;
                a_V_reg_2353_pp0_iter10_reg <= a_V_reg_2353_pp0_iter9_reg;
                a_V_reg_2353_pp0_iter11_reg <= a_V_reg_2353_pp0_iter10_reg;
                a_V_reg_2353_pp0_iter12_reg <= a_V_reg_2353_pp0_iter11_reg;
                a_V_reg_2353_pp0_iter2_reg <= a_V_reg_2353;
                a_V_reg_2353_pp0_iter3_reg <= a_V_reg_2353_pp0_iter2_reg;
                a_V_reg_2353_pp0_iter4_reg <= a_V_reg_2353_pp0_iter3_reg;
                a_V_reg_2353_pp0_iter5_reg <= a_V_reg_2353_pp0_iter4_reg;
                a_V_reg_2353_pp0_iter6_reg <= a_V_reg_2353_pp0_iter5_reg;
                a_V_reg_2353_pp0_iter7_reg <= a_V_reg_2353_pp0_iter6_reg;
                a_V_reg_2353_pp0_iter8_reg <= a_V_reg_2353_pp0_iter7_reg;
                a_V_reg_2353_pp0_iter9_reg <= a_V_reg_2353_pp0_iter8_reg;
                b_exp_3_reg_2329_pp0_iter10_reg <= b_exp_3_reg_2329_pp0_iter9_reg;
                b_exp_3_reg_2329_pp0_iter11_reg <= b_exp_3_reg_2329_pp0_iter10_reg;
                b_exp_3_reg_2329_pp0_iter12_reg <= b_exp_3_reg_2329_pp0_iter11_reg;
                b_exp_3_reg_2329_pp0_iter13_reg <= b_exp_3_reg_2329_pp0_iter12_reg;
                b_exp_3_reg_2329_pp0_iter2_reg <= b_exp_3_reg_2329_pp0_iter1_reg;
                b_exp_3_reg_2329_pp0_iter3_reg <= b_exp_3_reg_2329_pp0_iter2_reg;
                b_exp_3_reg_2329_pp0_iter4_reg <= b_exp_3_reg_2329_pp0_iter3_reg;
                b_exp_3_reg_2329_pp0_iter5_reg <= b_exp_3_reg_2329_pp0_iter4_reg;
                b_exp_3_reg_2329_pp0_iter6_reg <= b_exp_3_reg_2329_pp0_iter5_reg;
                b_exp_3_reg_2329_pp0_iter7_reg <= b_exp_3_reg_2329_pp0_iter6_reg;
                b_exp_3_reg_2329_pp0_iter8_reg <= b_exp_3_reg_2329_pp0_iter7_reg;
                b_exp_3_reg_2329_pp0_iter9_reg <= b_exp_3_reg_2329_pp0_iter8_reg;
                b_frac1_V1_reg_2344_pp0_iter2_reg <= b_frac1_V1_reg_2344;
                brmerge_reg_2312_pp0_iter10_reg <= brmerge_reg_2312_pp0_iter9_reg;
                brmerge_reg_2312_pp0_iter11_reg <= brmerge_reg_2312_pp0_iter10_reg;
                brmerge_reg_2312_pp0_iter12_reg <= brmerge_reg_2312_pp0_iter11_reg;
                brmerge_reg_2312_pp0_iter13_reg <= brmerge_reg_2312_pp0_iter12_reg;
                brmerge_reg_2312_pp0_iter14_reg <= brmerge_reg_2312_pp0_iter13_reg;
                brmerge_reg_2312_pp0_iter15_reg <= brmerge_reg_2312_pp0_iter14_reg;
                brmerge_reg_2312_pp0_iter16_reg <= brmerge_reg_2312_pp0_iter15_reg;
                brmerge_reg_2312_pp0_iter17_reg <= brmerge_reg_2312_pp0_iter16_reg;
                brmerge_reg_2312_pp0_iter18_reg <= brmerge_reg_2312_pp0_iter17_reg;
                brmerge_reg_2312_pp0_iter19_reg <= brmerge_reg_2312_pp0_iter18_reg;
                brmerge_reg_2312_pp0_iter20_reg <= brmerge_reg_2312_pp0_iter19_reg;
                brmerge_reg_2312_pp0_iter21_reg <= brmerge_reg_2312_pp0_iter20_reg;
                brmerge_reg_2312_pp0_iter2_reg <= brmerge_reg_2312_pp0_iter1_reg;
                brmerge_reg_2312_pp0_iter3_reg <= brmerge_reg_2312_pp0_iter2_reg;
                brmerge_reg_2312_pp0_iter4_reg <= brmerge_reg_2312_pp0_iter3_reg;
                brmerge_reg_2312_pp0_iter5_reg <= brmerge_reg_2312_pp0_iter4_reg;
                brmerge_reg_2312_pp0_iter6_reg <= brmerge_reg_2312_pp0_iter5_reg;
                brmerge_reg_2312_pp0_iter7_reg <= brmerge_reg_2312_pp0_iter6_reg;
                brmerge_reg_2312_pp0_iter8_reg <= brmerge_reg_2312_pp0_iter7_reg;
                brmerge_reg_2312_pp0_iter9_reg <= brmerge_reg_2312_pp0_iter8_reg;
                m_diff_hi_V_reg_2593_pp0_iter18_reg <= m_diff_hi_V_reg_2593;
                m_diff_hi_V_reg_2593_pp0_iter19_reg <= m_diff_hi_V_reg_2593_pp0_iter18_reg;
                m_fix_V_reg_2571_pp0_iter16_reg <= m_fix_V_reg_2571;
                p_Val2_47_reg_2489_pp0_iter13_reg <= p_Val2_47_reg_2489;
                r_exp_V_3_reg_2576_pp0_iter16_reg <= r_exp_V_3_reg_2576;
                r_exp_V_3_reg_2576_pp0_iter17_reg <= r_exp_V_3_reg_2576_pp0_iter16_reg;
                r_exp_V_3_reg_2576_pp0_iter18_reg <= r_exp_V_3_reg_2576_pp0_iter17_reg;
                r_exp_V_3_reg_2576_pp0_iter19_reg <= r_exp_V_3_reg_2576_pp0_iter18_reg;
                r_exp_V_3_reg_2576_pp0_iter20_reg <= r_exp_V_3_reg_2576_pp0_iter19_reg;
                r_exp_V_3_reg_2576_pp0_iter21_reg <= r_exp_V_3_reg_2576_pp0_iter20_reg;
                ret_V_16_reg_2566_pp0_iter16_reg <= ret_V_16_reg_2566;
                ret_V_16_reg_2566_pp0_iter17_reg <= ret_V_16_reg_2566_pp0_iter16_reg;
                ret_V_16_reg_2566_pp0_iter18_reg <= ret_V_16_reg_2566_pp0_iter17_reg;
                ret_V_16_reg_2566_pp0_iter19_reg <= ret_V_16_reg_2566_pp0_iter18_reg;
                ret_V_16_reg_2566_pp0_iter20_reg <= ret_V_16_reg_2566_pp0_iter19_reg;
                ret_V_16_reg_2566_pp0_iter21_reg <= ret_V_16_reg_2566_pp0_iter20_reg;
                tmp_23_reg_2501_pp0_iter13_reg <= tmp_23_reg_2501;
                tmp_24_not_reg_2307_pp0_iter10_reg <= tmp_24_not_reg_2307_pp0_iter9_reg;
                tmp_24_not_reg_2307_pp0_iter11_reg <= tmp_24_not_reg_2307_pp0_iter10_reg;
                tmp_24_not_reg_2307_pp0_iter12_reg <= tmp_24_not_reg_2307_pp0_iter11_reg;
                tmp_24_not_reg_2307_pp0_iter13_reg <= tmp_24_not_reg_2307_pp0_iter12_reg;
                tmp_24_not_reg_2307_pp0_iter14_reg <= tmp_24_not_reg_2307_pp0_iter13_reg;
                tmp_24_not_reg_2307_pp0_iter15_reg <= tmp_24_not_reg_2307_pp0_iter14_reg;
                tmp_24_not_reg_2307_pp0_iter16_reg <= tmp_24_not_reg_2307_pp0_iter15_reg;
                tmp_24_not_reg_2307_pp0_iter17_reg <= tmp_24_not_reg_2307_pp0_iter16_reg;
                tmp_24_not_reg_2307_pp0_iter18_reg <= tmp_24_not_reg_2307_pp0_iter17_reg;
                tmp_24_not_reg_2307_pp0_iter19_reg <= tmp_24_not_reg_2307_pp0_iter18_reg;
                tmp_24_not_reg_2307_pp0_iter20_reg <= tmp_24_not_reg_2307_pp0_iter19_reg;
                tmp_24_not_reg_2307_pp0_iter2_reg <= tmp_24_not_reg_2307_pp0_iter1_reg;
                tmp_24_not_reg_2307_pp0_iter3_reg <= tmp_24_not_reg_2307_pp0_iter2_reg;
                tmp_24_not_reg_2307_pp0_iter4_reg <= tmp_24_not_reg_2307_pp0_iter3_reg;
                tmp_24_not_reg_2307_pp0_iter5_reg <= tmp_24_not_reg_2307_pp0_iter4_reg;
                tmp_24_not_reg_2307_pp0_iter6_reg <= tmp_24_not_reg_2307_pp0_iter5_reg;
                tmp_24_not_reg_2307_pp0_iter7_reg <= tmp_24_not_reg_2307_pp0_iter6_reg;
                tmp_24_not_reg_2307_pp0_iter8_reg <= tmp_24_not_reg_2307_pp0_iter7_reg;
                tmp_24_not_reg_2307_pp0_iter9_reg <= tmp_24_not_reg_2307_pp0_iter8_reg;
                tmp_35_reg_2583_pp0_iter16_reg <= tmp_35_reg_2583;
                tmp_35_reg_2583_pp0_iter17_reg <= tmp_35_reg_2583_pp0_iter16_reg;
                tmp_35_reg_2583_pp0_iter18_reg <= tmp_35_reg_2583_pp0_iter17_reg;
                tmp_35_reg_2583_pp0_iter19_reg <= tmp_35_reg_2583_pp0_iter18_reg;
                tmp_35_reg_2583_pp0_iter20_reg <= tmp_35_reg_2583_pp0_iter19_reg;
                tmp_35_reg_2583_pp0_iter21_reg <= tmp_35_reg_2583_pp0_iter20_reg;
                tmp_39_reg_2647_pp0_iter20_reg <= tmp_39_reg_2647;
                    tmp_4_reg_2334_pp0_iter10_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter9_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter11_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter10_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter12_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter11_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter2_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter1_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter3_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter2_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter4_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter3_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter5_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter4_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter6_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter5_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter7_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter6_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter8_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter7_reg(5 downto 0);
                    tmp_4_reg_2334_pp0_iter9_reg(5 downto 0) <= tmp_4_reg_2334_pp0_iter8_reg(5 downto 0);
                tmp_7_reg_2316_pp0_iter10_reg <= tmp_7_reg_2316_pp0_iter9_reg;
                tmp_7_reg_2316_pp0_iter11_reg <= tmp_7_reg_2316_pp0_iter10_reg;
                tmp_7_reg_2316_pp0_iter12_reg <= tmp_7_reg_2316_pp0_iter11_reg;
                tmp_7_reg_2316_pp0_iter13_reg <= tmp_7_reg_2316_pp0_iter12_reg;
                tmp_7_reg_2316_pp0_iter14_reg <= tmp_7_reg_2316_pp0_iter13_reg;
                tmp_7_reg_2316_pp0_iter15_reg <= tmp_7_reg_2316_pp0_iter14_reg;
                tmp_7_reg_2316_pp0_iter16_reg <= tmp_7_reg_2316_pp0_iter15_reg;
                tmp_7_reg_2316_pp0_iter17_reg <= tmp_7_reg_2316_pp0_iter16_reg;
                tmp_7_reg_2316_pp0_iter18_reg <= tmp_7_reg_2316_pp0_iter17_reg;
                tmp_7_reg_2316_pp0_iter19_reg <= tmp_7_reg_2316_pp0_iter18_reg;
                tmp_7_reg_2316_pp0_iter20_reg <= tmp_7_reg_2316_pp0_iter19_reg;
                tmp_7_reg_2316_pp0_iter21_reg <= tmp_7_reg_2316_pp0_iter20_reg;
                tmp_7_reg_2316_pp0_iter2_reg <= tmp_7_reg_2316_pp0_iter1_reg;
                tmp_7_reg_2316_pp0_iter3_reg <= tmp_7_reg_2316_pp0_iter2_reg;
                tmp_7_reg_2316_pp0_iter4_reg <= tmp_7_reg_2316_pp0_iter3_reg;
                tmp_7_reg_2316_pp0_iter5_reg <= tmp_7_reg_2316_pp0_iter4_reg;
                tmp_7_reg_2316_pp0_iter6_reg <= tmp_7_reg_2316_pp0_iter5_reg;
                tmp_7_reg_2316_pp0_iter7_reg <= tmp_7_reg_2316_pp0_iter6_reg;
                tmp_7_reg_2316_pp0_iter8_reg <= tmp_7_reg_2316_pp0_iter7_reg;
                tmp_7_reg_2316_pp0_iter9_reg <= tmp_7_reg_2316_pp0_iter8_reg;
                tmp_9_reg_2320_pp0_iter10_reg <= tmp_9_reg_2320_pp0_iter9_reg;
                tmp_9_reg_2320_pp0_iter11_reg <= tmp_9_reg_2320_pp0_iter10_reg;
                tmp_9_reg_2320_pp0_iter12_reg <= tmp_9_reg_2320_pp0_iter11_reg;
                tmp_9_reg_2320_pp0_iter13_reg <= tmp_9_reg_2320_pp0_iter12_reg;
                tmp_9_reg_2320_pp0_iter14_reg <= tmp_9_reg_2320_pp0_iter13_reg;
                tmp_9_reg_2320_pp0_iter15_reg <= tmp_9_reg_2320_pp0_iter14_reg;
                tmp_9_reg_2320_pp0_iter16_reg <= tmp_9_reg_2320_pp0_iter15_reg;
                tmp_9_reg_2320_pp0_iter17_reg <= tmp_9_reg_2320_pp0_iter16_reg;
                tmp_9_reg_2320_pp0_iter18_reg <= tmp_9_reg_2320_pp0_iter17_reg;
                tmp_9_reg_2320_pp0_iter19_reg <= tmp_9_reg_2320_pp0_iter18_reg;
                tmp_9_reg_2320_pp0_iter20_reg <= tmp_9_reg_2320_pp0_iter19_reg;
                tmp_9_reg_2320_pp0_iter21_reg <= tmp_9_reg_2320_pp0_iter20_reg;
                tmp_9_reg_2320_pp0_iter2_reg <= tmp_9_reg_2320_pp0_iter1_reg;
                tmp_9_reg_2320_pp0_iter3_reg <= tmp_9_reg_2320_pp0_iter2_reg;
                tmp_9_reg_2320_pp0_iter4_reg <= tmp_9_reg_2320_pp0_iter3_reg;
                tmp_9_reg_2320_pp0_iter5_reg <= tmp_9_reg_2320_pp0_iter4_reg;
                tmp_9_reg_2320_pp0_iter6_reg <= tmp_9_reg_2320_pp0_iter5_reg;
                tmp_9_reg_2320_pp0_iter7_reg <= tmp_9_reg_2320_pp0_iter6_reg;
                tmp_9_reg_2320_pp0_iter8_reg <= tmp_9_reg_2320_pp0_iter7_reg;
                tmp_9_reg_2320_pp0_iter9_reg <= tmp_9_reg_2320_pp0_iter8_reg;
                x_is_p1_reg_2303_pp0_iter10_reg <= x_is_p1_reg_2303_pp0_iter9_reg;
                x_is_p1_reg_2303_pp0_iter11_reg <= x_is_p1_reg_2303_pp0_iter10_reg;
                x_is_p1_reg_2303_pp0_iter12_reg <= x_is_p1_reg_2303_pp0_iter11_reg;
                x_is_p1_reg_2303_pp0_iter13_reg <= x_is_p1_reg_2303_pp0_iter12_reg;
                x_is_p1_reg_2303_pp0_iter14_reg <= x_is_p1_reg_2303_pp0_iter13_reg;
                x_is_p1_reg_2303_pp0_iter15_reg <= x_is_p1_reg_2303_pp0_iter14_reg;
                x_is_p1_reg_2303_pp0_iter16_reg <= x_is_p1_reg_2303_pp0_iter15_reg;
                x_is_p1_reg_2303_pp0_iter17_reg <= x_is_p1_reg_2303_pp0_iter16_reg;
                x_is_p1_reg_2303_pp0_iter18_reg <= x_is_p1_reg_2303_pp0_iter17_reg;
                x_is_p1_reg_2303_pp0_iter19_reg <= x_is_p1_reg_2303_pp0_iter18_reg;
                x_is_p1_reg_2303_pp0_iter20_reg <= x_is_p1_reg_2303_pp0_iter19_reg;
                x_is_p1_reg_2303_pp0_iter21_reg <= x_is_p1_reg_2303_pp0_iter20_reg;
                x_is_p1_reg_2303_pp0_iter2_reg <= x_is_p1_reg_2303_pp0_iter1_reg;
                x_is_p1_reg_2303_pp0_iter3_reg <= x_is_p1_reg_2303_pp0_iter2_reg;
                x_is_p1_reg_2303_pp0_iter4_reg <= x_is_p1_reg_2303_pp0_iter3_reg;
                x_is_p1_reg_2303_pp0_iter5_reg <= x_is_p1_reg_2303_pp0_iter4_reg;
                x_is_p1_reg_2303_pp0_iter6_reg <= x_is_p1_reg_2303_pp0_iter5_reg;
                x_is_p1_reg_2303_pp0_iter7_reg <= x_is_p1_reg_2303_pp0_iter6_reg;
                x_is_p1_reg_2303_pp0_iter8_reg <= x_is_p1_reg_2303_pp0_iter7_reg;
                x_is_p1_reg_2303_pp0_iter9_reg <= x_is_p1_reg_2303_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter2_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter2_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter2_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_1_reg_2370 <= ret_V_3_fu_929_p2(75 downto 70);
                p_Val2_13_reg_2364 <= ret_V_3_fu_929_p2(75 downto 3);
                tmp_13_reg_2376 <= ret_V_3_fu_929_p2(69 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter3_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter3_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter3_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_2_reg_2387 <= ret_V_i_i_fu_1017_p2(81 downto 76);
                ret_V_i_i_reg_2381 <= ret_V_i_i_fu_1017_p2;
                tmp_38_reg_2393 <= tmp_38_fu_1033_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter5_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter5_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter5_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_3_reg_2414 <= ret_V_6_fu_1101_p2(101 downto 96);
                p_Val2_26_reg_2408 <= ret_V_6_fu_1101_p2(101 downto 10);
                tmp_14_reg_2420 <= ret_V_6_fu_1101_p2(95 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter7_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter7_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter7_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_4_reg_2441 <= ret_V_8_fu_1191_p2(120 downto 115);
                p_Val2_33_reg_2435 <= ret_V_8_fu_1191_p2(120 downto 34);
                tmp_18_reg_2447 <= ret_V_8_fu_1191_p2(114 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter9_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter9_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter9_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_5_reg_2468 <= ret_V_10_fu_1281_p2(125 downto 120);
                p_Val2_40_reg_2462 <= ret_V_10_fu_1281_p2(125 downto 44);
                tmp_22_reg_2474 <= ret_V_10_fu_1281_p2(119 downto 44);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter11_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter11_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter11_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_6_reg_2495 <= ret_V_12_fu_1371_p2(130 downto 125);
                p_Val2_47_reg_2489 <= ret_V_12_fu_1371_p2(130 downto 54);
                tmp_23_reg_2501 <= ret_V_12_fu_1371_p2(124 downto 54);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320 = ap_const_lv1_1) and (tmp_7_reg_2316 = ap_const_lv1_1) and (brmerge_reg_2312 = ap_const_lv1_0) and (x_is_p1_reg_2303 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_reg_2353 <= b_frac1_V1_fu_824_p2(53 downto 50);
                b_frac1_V1_reg_2344 <= b_frac1_V1_fu_824_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_p_1_in_reg_580 <= ap_phi_reg_pp0_iter9_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_p_1_in_reg_580 <= ap_phi_reg_pp0_iter10_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_p_1_in_reg_580 <= ap_phi_reg_pp0_iter11_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_p_1_in_reg_580 <= ap_phi_reg_pp0_iter12_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_p_1_in_reg_580 <= ap_phi_reg_pp0_iter13_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_p_1_in_reg_580 <= ap_phi_reg_pp0_iter14_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_p_1_in_reg_580 <= ap_phi_reg_pp0_iter15_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_p_1_in_reg_580 <= ap_phi_reg_pp0_iter16_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_p_1_in_reg_580 <= ap_phi_reg_pp0_iter17_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_p_1_in_reg_580 <= ap_phi_reg_pp0_iter18_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_p_1_in_reg_580 <= ap_phi_reg_pp0_iter19_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_p_1_in_reg_580 <= ap_phi_reg_pp0_iter20_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_p_1_in_reg_580 <= ap_phi_reg_pp0_iter1_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_p_1_in_reg_580 <= ap_phi_reg_pp0_iter2_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_p_1_in_reg_580 <= ap_phi_reg_pp0_iter3_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_p_1_in_reg_580 <= ap_phi_reg_pp0_iter4_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_p_1_in_reg_580 <= ap_phi_reg_pp0_iter5_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_p_1_in_reg_580 <= ap_phi_reg_pp0_iter6_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_p_1_in_reg_580 <= ap_phi_reg_pp0_iter7_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_p_1_in_reg_580 <= ap_phi_reg_pp0_iter8_p_1_in_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_fu_750_p2 = ap_const_lv1_1) and (tmp_7_fu_736_p2 = ap_const_lv1_1) and (brmerge_fu_716_p2 = ap_const_lv1_0) and (x_is_p1_fu_666_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_exp_3_reg_2329 <= b_exp_3_fu_780_p3;
                tmp_20_reg_2324 <= p_Val2_s_fu_606_p1(51 downto 51);
                    tmp_4_reg_2334(5 downto 0) <= tmp_4_fu_788_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_exp_3_reg_2329_pp0_iter1_reg <= b_exp_3_reg_2329;
                brmerge_reg_2312_pp0_iter1_reg <= brmerge_reg_2312;
                tmp_24_not_reg_2307_pp0_iter1_reg <= tmp_24_not_reg_2307;
                    tmp_4_reg_2334_pp0_iter1_reg(5 downto 0) <= tmp_4_reg_2334(5 downto 0);
                tmp_7_reg_2316_pp0_iter1_reg <= tmp_7_reg_2316;
                tmp_9_reg_2320_pp0_iter1_reg <= tmp_9_reg_2320;
                tmp_V_4_reg_2297 <= tmp_V_4_fu_628_p1;
                x_is_p1_reg_2303 <= x_is_p1_fu_666_p2;
                x_is_p1_reg_2303_pp0_iter1_reg <= x_is_p1_reg_2303;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((x_is_p1_fu_666_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2312 <= brmerge_fu_716_p2;
                tmp_24_not_reg_2307 <= tmp_24_not_fu_710_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter20_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter20_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter20_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exp_Z1_V_reg_2668 <= pow_reduce_anonymo_18_q0;
                r_V_36_reg_2673 <= r_V_36_fu_2099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter18_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter18_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter18_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exp_Z2P_m_1_V_reg_2641 <= exp_Z2P_m_1_V_fu_1981_p2;
                tmp_39_reg_2647 <= pow_reduce_anonymo_21_q0(41 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter14_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter14_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter14_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_fix_V_reg_2571 <= ret_V_16_fu_1678_p2(119 downto 49);
                r_exp_V_3_reg_2576 <= r_exp_V_3_fu_1803_p3;
                ret_V_16_reg_2566 <= ret_V_16_fu_1678_p2;
                tmp_35_reg_2583 <= tmp_35_fu_1815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter15_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter15_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter15_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_fix_a_V_reg_2588 <= r_V_33_fu_1824_p2(82 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter17_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter17_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter17_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_71_reg_2631 <= pow_reduce_anonymo_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter1_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter1_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter1_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_24_reg_2359 <= r_V_24_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter4_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter4_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter4_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_26_reg_2403 <= r_V_26_fu_1081_p2;
                    ret_V_5_reg_2398(101 downto 1) <= ret_V_5_fu_1068_p2(101 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter6_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter6_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter6_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_27_reg_2430 <= r_V_27_fu_1171_p2;
                ret_V_7_reg_2425 <= ret_V_7_fu_1159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter8_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter8_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter8_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_28_reg_2457 <= r_V_28_fu_1261_p2;
                ret_V_9_reg_2452 <= ret_V_9_fu_1249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter10_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter10_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter10_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_29_reg_2484 <= r_V_29_fu_1351_p2;
                ret_V_11_reg_2479 <= ret_V_11_fu_1339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter12_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter12_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter12_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_30_reg_2541 <= r_V_30_fu_1437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter17_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter17_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter17_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ret_V_19_reg_2625 <= ret_V_19_fu_1923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2320_pp0_iter19_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter19_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter19_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp24_reg_2658 <= tmp24_fu_2036_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((brmerge_fu_716_p2 = ap_const_lv1_0) and (x_is_p1_fu_666_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_7_reg_2316 <= tmp_7_fu_736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_736_p2 = ap_const_lv1_1) and (brmerge_fu_716_p2 = ap_const_lv1_0) and (x_is_p1_fu_666_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_9_reg_2320 <= tmp_9_fu_750_p2;
            end if;
        end if;
    end process;
    tmp_4_reg_2334(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter9_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter10_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter11_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_4_reg_2334_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    ret_V_5_reg_2398(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Elog2_V_fu_1450_p1 <= b_exp_3_reg_2329_pp0_iter13_reg;
    Elog2_V_fu_1450_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv90_58B90BFBE8E7BCD5E4F1) * signed(Elog2_V_fu_1450_p1))), 90));
    Z3_V_fu_1872_p4 <= ret_V_18_fu_1846_p2(42 downto 35);
    Z4_V_fu_1882_p1 <= ret_V_18_fu_1846_p2(35 - 1 downto 0);
    Z4_ind_V_fu_1886_p4 <= ret_V_18_fu_1846_p2(34 downto 27);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_132_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_132 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_2144_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter22, x_is_p1_reg_2303_pp0_iter21_reg, brmerge_reg_2312_pp0_iter21_reg, tmp_7_reg_2316_pp0_iter21_reg, tmp_9_reg_2320_pp0_iter21_reg)
    begin
                ap_condition_2144 <= ((tmp_9_reg_2320_pp0_iter21_reg = ap_const_lv1_1) and (tmp_7_reg_2316_pp0_iter21_reg = ap_const_lv1_1) and (brmerge_reg_2312_pp0_iter21_reg = ap_const_lv1_0) and (x_is_p1_reg_2303_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1));
    end process;


    ap_condition_888_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_888 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_896_assign_proc : process(x_is_p1_fu_666_p2, brmerge_fu_716_p2, tmp_7_fu_736_p2)
    begin
                ap_condition_896 <= ((tmp_7_fu_736_p2 = ap_const_lv1_0) and (brmerge_fu_716_p2 = ap_const_lv1_0) and (x_is_p1_fu_666_p2 = ap_const_lv1_0));
    end process;


    ap_condition_900_assign_proc : process(x_is_p1_fu_666_p2, brmerge_fu_716_p2, tmp_7_fu_736_p2, tmp_9_fu_750_p2)
    begin
                ap_condition_900 <= ((tmp_7_fu_736_p2 = ap_const_lv1_1) and (tmp_9_fu_750_p2 = ap_const_lv1_0) and (brmerge_fu_716_p2 = ap_const_lv1_0) and (x_is_p1_fu_666_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to21_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to21 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_1_in_phi_fu_586_p14_assign_proc : process(p_Result_26_fu_2255_p4, ap_phi_reg_pp0_iter22_p_1_in_reg_580, or_cond1_fu_2224_p2, tmp_37_fu_2229_p2, p_cast_fu_2273_p3, ap_condition_2144)
    begin
        if ((ap_const_boolean_1 = ap_condition_2144)) then
            if ((or_cond1_fu_2224_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_p_1_in_phi_fu_586_p14 <= p_cast_fu_2273_p3;
            elsif (((tmp_37_fu_2229_p2 = ap_const_lv1_1) and (or_cond1_fu_2224_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_p_1_in_phi_fu_586_p14 <= ap_const_lv64_0;
            elsif (((tmp_37_fu_2229_p2 = ap_const_lv1_0) and (or_cond1_fu_2224_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_p_1_in_phi_fu_586_p14 <= p_Result_26_fu_2255_p4;
            else 
                ap_phi_mux_p_1_in_phi_fu_586_p14 <= ap_phi_reg_pp0_iter22_p_1_in_reg_580;
            end if;
        else 
            ap_phi_mux_p_1_in_phi_fu_586_p14 <= ap_phi_reg_pp0_iter22_p_1_in_reg_580;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_1_in_reg_580 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to21)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to21 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_p_1_in_phi_fu_586_p14;
    b_exp_1_fu_774_p2 <= std_logic_vector(signed(ap_const_lv12_C02) + signed(tmp_i_cast_fu_632_p1));
    b_exp_3_fu_780_p3 <= 
        b_exp_1_fu_774_p2 when (tmp_20_fu_756_p3(0) = '1') else 
        b_exp_fu_636_p2;
    b_exp_fu_636_p2 <= std_logic_vector(signed(ap_const_lv12_C01) + signed(tmp_i_cast_fu_632_p1));
    b_frac1_V1_fu_824_p1 <= b_frac1_V1_fu_824_p10(6 - 1 downto 0);
    b_frac1_V1_fu_824_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_20_q0),54));
    b_frac1_V1_fu_824_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(b_frac_V_1_fu_813_p3) * signed('0' &b_frac1_V1_fu_824_p1))), 54));
    b_frac_V_1_fu_813_p3 <= 
        r_V_23_fu_809_p1 when (tmp_20_reg_2324(0) = '1') else 
        p_Result_24_fu_793_p4;
    brmerge_fu_716_p2 <= (x_is_n1_fu_672_p2 or tmp_24_not_fu_710_p2);
    eZ_V_1_fu_965_p3 <= (ap_const_lv8_80 & p_Val2_13_reg_2364);
    eZ_V_2_fu_1044_p4 <= ((ap_const_lv13_1000 & ret_V_i_i_reg_2381) & ap_const_lv1_0);
    eZ_V_3_fu_1137_p3 <= (ap_const_lv18_20000 & p_Val2_26_reg_2408);
    eZ_V_4_fu_1227_p3 <= (ap_const_lv23_400000 & p_Val2_33_reg_2435);
    eZ_V_5_fu_1317_p3 <= (ap_const_lv28_8000000 & p_Val2_40_reg_2462);
    eZ_V_6_fu_1480_p3 <= (ap_const_lv33_100000000 & p_Val2_47_reg_2489_pp0_iter13_reg);
    eZ_V_fu_892_p3 <= 
        tmp_11_fu_879_p4 when (tmp_36_fu_863_p3(0) = '1') else 
        tmp_12_fu_888_p1;
    exp_Z1P_m_1_V_fu_2071_p4 <= exp_Z1P_m_1_l_V_fu_2065_p2(51 downto 2);
    exp_Z1P_m_1_l_V_fu_2065_p2 <= std_logic_vector(unsigned(tmp24_cast_fu_2062_p1) + unsigned(lhs_V_22_cast_fu_2058_p1));
    exp_Z1_hi_V_fu_2081_p4 <= pow_reduce_anonymo_18_q0(57 downto 8);
    exp_Z2P_m_1_V_fu_1981_p2 <= std_logic_vector(unsigned(tmp23_cast_fu_1977_p1) + unsigned(ret_V_20_fu_1941_p1));
    f_Z4_V_fu_1906_p4 <= pow_reduce_anonymo_q0(25 downto 16);
    grp_fu_2286_p0 <= ap_const_lv31_5C55(16 - 1 downto 0);
    icmp_fu_2218_p2 <= "1" when (signed(tmp_49_fu_2208_p4) > signed(ap_const_lv3_0)) else "0";
    index0_V_fu_764_p4 <= p_Val2_s_fu_606_p1(51 downto 46);
    lhs_V_10_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_7_reg_2425),122));
    lhs_V_11_fu_1234_p3 <= (tmp_18_reg_2447 & ap_const_lv44_0);
    lhs_V_12_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_reg_2452),127));
    lhs_V_12_i_cast_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_11_fu_1234_p3),126));
    lhs_V_13_fu_1324_p3 <= (tmp_22_reg_2474 & ap_const_lv54_0);
    lhs_V_14_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_11_reg_2479),132));
    lhs_V_15_fu_1487_p3 <= (tmp_23_reg_2501_pp0_iter13_reg & ap_const_lv64_0);
    lhs_V_15_i_cast_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_13_fu_1324_p3),131));
    lhs_V_16_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_V_reg_2610),36));
    lhs_V_17_fu_2048_p5 <= (((Z2_V_reg_2598_pp0_iter20_reg & ap_const_lv1_0) & tmp_39_reg_2647_pp0_iter20_reg) & ap_const_lv2_0);
    lhs_V_18_fu_2114_p3 <= (ret_V_21_fu_2108_p2 & ap_const_lv49_0);
    lhs_V_18_i_cast_fu_1494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_15_fu_1487_p3),136));
    lhs_V_1_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_2_fu_916_p2),78));
    lhs_V_1_i_cast_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_900_p3),77));
    lhs_V_22_cast_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_17_fu_2048_p5),52));
    lhs_V_2_fu_972_p3 <= (tmp_13_reg_2376 & ap_const_lv14_0);
    lhs_V_3_cast_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_3_fu_1623_p3),118));
    lhs_V_3_fu_1623_p3 <= (tmp_24_fu_1583_p4 & ap_const_lv45_0);
    lhs_V_4_fu_1053_p3 <= (tmp_38_reg_2393 & ap_const_lv25_0);
    lhs_V_4_i_cast_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_2_fu_972_p3),82));
        lhs_V_5_cast_fu_1668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_5_fu_1661_p3),121));

    lhs_V_5_fu_1661_p3 <= (Elog2_V_reg_2551 & ap_const_lv30_0);
    lhs_V_6_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_5_reg_2398),103));
    lhs_V_6_i_cast_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_4_fu_1053_p3),102));
        lhs_V_7_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_V_reg_2571_pp0_iter16_reg),72));

    lhs_V_8_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_V_reg_2668),59));
    lhs_V_9_fu_1144_p3 <= (tmp_14_reg_2420 & ap_const_lv34_0);
    lhs_V_9_i_cast_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_9_fu_1144_p3),121));
    lhs_V_fu_900_p3 <= (tmp_31_fu_860_p1 & ap_const_lv25_0);
    log_sum_V_1_fu_1577_p2 <= std_logic_vector(unsigned(tmp20_cast_fu_1573_p1) + unsigned(tmp_fu_1545_p2));
        log_sum_V_i_cast_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(log_sum_V_1_reg_2556),121));

    m_fix_hi_V_fu_1730_p4 <= ret_V_16_fu_1678_p2(119 downto 104);
    m_fix_l_V1_fu_1712_p3 <= (tmp_32_fu_1702_p4 & ap_const_lv52_0);
    m_frac_l_V_fu_1694_p3 <= (tmp_28_fu_1684_p4 & ap_const_lv52_0);
    not_Val2_i_fu_660_p2 <= (p_Result_s_fu_610_p3 xor ap_const_lv1_1);
    or_cond1_fu_2224_p2 <= (tmp_35_reg_2583_pp0_iter21_reg or icmp_fu_2218_p2);
    out_exp_V_fu_2249_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) + unsigned(tmp_51_fu_2245_p1));
    p_01164_0_in_fu_2193_p3 <= 
        tmp_70_cast_fu_2152_p4 when (tmp_48_fu_2162_p3(0) = '1') else 
        tmp_33_fu_2180_p3;
    p_Result_17_fu_1773_p3 <= grp_fu_2286_p3(30 downto 30);
    p_Result_24_fu_793_p4 <= ((ap_const_lv1_1 & tmp_V_4_reg_2297) & ap_const_lv1_0);
    p_Result_25_fu_1740_p3 <= ret_V_16_fu_1678_p2(119 downto 119);
    p_Result_26_fu_2255_p4 <= ((ap_const_lv1_0 & out_exp_V_fu_2249_p2) & tmp_V_fu_2235_p4);
    p_Result_s_fu_610_p3 <= p_Val2_s_fu_606_p1(63 downto 63);
    p_Val2_19_fu_1037_p3 <= (ret_V_i_i_reg_2381 & ap_const_lv1_0);
    p_Val2_s_fu_606_p1 <= base_r;
    p_cast_fu_2273_p3 <= 
        ap_const_lv64_0 when (tmp_50_fu_2266_p3(0) = '1') else 
        ap_const_lv64_7FF0000000000000;
    p_mux_cast_fu_2041_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (tmp_24_not_reg_2307_pp0_iter20_reg(0) = '1') else 
        ap_const_lv64_3FF0000000000000;
    pow_reduce_anonymo_12_address0 <= tmp_142_i_i_fu_1419_p1(6 - 1 downto 0);

    pow_reduce_anonymo_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_12_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_13_address0 <= tmp_139_i_i_fu_1423_p1(6 - 1 downto 0);

    pow_reduce_anonymo_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_13_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_14_address0 <= tmp_136_i_i_fu_1427_p1(6 - 1 downto 0);

    pow_reduce_anonymo_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_14_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_15_address0 <= tmp_133_i_i_fu_1443_p1(6 - 1 downto 0);

    pow_reduce_anonymo_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_15_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_16_address0 <= tmp_130_i_i_fu_1407_p1(4 - 1 downto 0);

    pow_reduce_anonymo_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_16_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_17_address0 <= tmp_123_i_i_fu_1411_p1(6 - 1 downto 0);

    pow_reduce_anonymo_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_17_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_18_address0 <= tmp_19_fu_1997_p1(8 - 1 downto 0);

    pow_reduce_anonymo_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_18_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_19_address0 <= tmp_4_reg_2334_pp0_iter12_reg(6 - 1 downto 0);

    pow_reduce_anonymo_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_19_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_20_address0 <= tmp_4_fu_788_p1(6 - 1 downto 0);

    pow_reduce_anonymo_20_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_20_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_21_address0 <= tmp_3_i_fu_1929_p1(8 - 1 downto 0);

    pow_reduce_anonymo_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_21_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_9_address0 <= tmp_145_i_i_fu_1415_p1(6 - 1 downto 0);

    pow_reduce_anonymo_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_address0 <= tmp_4_i_fu_1896_p1(8 - 1 downto 0);
    pow_reduce_anonymo_address1 <= tmp_5_i_fu_1901_p1(8 - 1 downto 0);

    pow_reduce_anonymo_ce0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pow_reduce_anonymo_ce1_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_ce1 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_23_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_s_fu_802_p3),54));
    r_V_24_fu_854_p0 <= r_V_24_fu_854_p00(71 - 1 downto 0);
    r_V_24_fu_854_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z1_V_fu_840_p3),75));
    r_V_24_fu_854_p1 <= r_V_24_fu_854_p10(4 - 1 downto 0);
    r_V_24_fu_854_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2353),75));
    r_V_24_fu_854_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_24_fu_854_p0) * unsigned(r_V_24_fu_854_p1), 75));
    r_V_25_fu_999_p0 <= r_V_25_fu_999_p00(73 - 1 downto 0);
    r_V_25_fu_999_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_13_reg_2364),79));
    r_V_25_fu_999_p1 <= r_V_25_fu_999_p10(6 - 1 downto 0);
    r_V_25_fu_999_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_1_reg_2370),79));
    r_V_25_fu_999_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_25_fu_999_p0) * unsigned(r_V_25_fu_999_p1), 79));
    r_V_26_fu_1081_p0 <= r_V_26_fu_1081_p00(83 - 1 downto 0);
    r_V_26_fu_1081_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_19_fu_1037_p3),89));
    r_V_26_fu_1081_p1 <= r_V_26_fu_1081_p10(6 - 1 downto 0);
    r_V_26_fu_1081_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_2_reg_2387),89));
    r_V_26_fu_1081_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_26_fu_1081_p0) * unsigned(r_V_26_fu_1081_p1), 89));
    r_V_27_fu_1171_p0 <= r_V_27_fu_1171_p00(92 - 1 downto 0);
    r_V_27_fu_1171_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_26_reg_2408),98));
    r_V_27_fu_1171_p1 <= r_V_27_fu_1171_p10(6 - 1 downto 0);
    r_V_27_fu_1171_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_3_reg_2414),98));
    r_V_27_fu_1171_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_27_fu_1171_p0) * unsigned(r_V_27_fu_1171_p1), 98));
    r_V_28_fu_1261_p0 <= r_V_28_fu_1261_p00(87 - 1 downto 0);
    r_V_28_fu_1261_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_33_reg_2435),93));
    r_V_28_fu_1261_p1 <= r_V_28_fu_1261_p10(6 - 1 downto 0);
    r_V_28_fu_1261_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_4_reg_2441),93));
    r_V_28_fu_1261_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_28_fu_1261_p0) * unsigned(r_V_28_fu_1261_p1), 93));
    r_V_29_fu_1351_p0 <= r_V_29_fu_1351_p00(82 - 1 downto 0);
    r_V_29_fu_1351_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_40_reg_2462),88));
    r_V_29_fu_1351_p1 <= r_V_29_fu_1351_p10(6 - 1 downto 0);
    r_V_29_fu_1351_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_5_reg_2468),88));
    r_V_29_fu_1351_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_29_fu_1351_p0) * unsigned(r_V_29_fu_1351_p1), 88));
    r_V_30_fu_1437_p0 <= r_V_30_fu_1437_p00(77 - 1 downto 0);
    r_V_30_fu_1437_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_47_reg_2489),83));
    r_V_30_fu_1437_p1 <= r_V_30_fu_1437_p10(6 - 1 downto 0);
    r_V_30_fu_1437_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_6_reg_2495),83));
    r_V_30_fu_1437_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_30_fu_1437_p0) * unsigned(r_V_30_fu_1437_p1), 83));
    r_V_31_fu_1607_p0 <= r_V_cast_fu_1603_p1(40 - 1 downto 0);
    r_V_31_fu_1607_p1 <= r_V_cast_fu_1603_p1(40 - 1 downto 0);
    r_V_31_fu_1607_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_31_fu_1607_p0) * unsigned(r_V_31_fu_1607_p1), 80));
    r_V_33_fu_1824_p1 <= r_exp_V_3_reg_2576;
    r_V_33_fu_1824_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv83_58B90BFBE8E7BCD5E4) * signed(r_V_33_fu_1824_p1))), 83));
    r_V_34_fu_1952_p0 <= r_V_34_fu_1952_p00(43 - 1 downto 0);
    r_V_34_fu_1952_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_i_fu_1933_p4),79));
    r_V_34_fu_1952_p1 <= r_V_34_fu_1952_p10(36 - 1 downto 0);
    r_V_34_fu_1952_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_reg_2625),79));
    r_V_34_fu_1952_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_34_fu_1952_p0) * unsigned(r_V_34_fu_1952_p1), 79));
    r_V_35_fu_2016_p0 <= r_V_35_fu_2016_p00(49 - 1 downto 0);
    r_V_35_fu_2016_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_i_fu_2001_p4),93));
    r_V_35_fu_2016_p1 <= r_V_35_fu_2016_p10(44 - 1 downto 0);
    r_V_35_fu_2016_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2P_m_1_V_reg_2641),93));
    r_V_35_fu_2016_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_35_fu_2016_p0) * unsigned(r_V_35_fu_2016_p1), 93));
    r_V_36_fu_2099_p0 <= r_V_36_fu_2099_p00(50 - 1 downto 0);
    r_V_36_fu_2099_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_V_fu_2081_p4),100));
    r_V_36_fu_2099_p1 <= r_V_36_fu_2099_p10(50 - 1 downto 0);
    r_V_36_fu_2099_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_V_fu_2071_p4),100));
    r_V_36_fu_2099_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_36_fu_2099_p0) * unsigned(r_V_36_fu_2099_p1), 100));
    r_V_cast_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ssdm_int_V_write_ass_7_fu_1593_p4),80));
    r_V_s_fu_802_p3 <= (ap_const_lv1_1 & tmp_V_4_reg_2297);
    r_exp_V_2_fu_2201_p3 <= 
        r_exp_V_3_reg_2576_pp0_iter21_reg when (tmp_48_fu_2162_p3(0) = '1') else 
        r_exp_V_fu_2188_p2;
    r_exp_V_3_fu_1803_p3 <= 
        tmp_26_fu_1795_p3 when (p_Result_17_fu_1773_p3(0) = '1') else 
        tmp_21_fu_1764_p4;
    r_exp_V_fu_2188_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(r_exp_V_3_reg_2576_pp0_iter21_reg));
    ret_V_10_fu_1281_p2 <= std_logic_vector(unsigned(lhs_V_12_fu_1267_p1) - unsigned(rhs_V_11_i_cast_fu_1277_p1));
    ret_V_11_fu_1339_p2 <= std_logic_vector(unsigned(lhs_V_15_i_cast_fu_1331_p1) + unsigned(rhs_V_11_fu_1335_p1));
    ret_V_12_fu_1371_p2 <= std_logic_vector(unsigned(lhs_V_14_fu_1357_p1) - unsigned(rhs_V_14_i_cast_fu_1367_p1));
    ret_V_13_fu_1502_p2 <= std_logic_vector(unsigned(lhs_V_18_i_cast_fu_1494_p1) + unsigned(rhs_V_13_fu_1498_p1));
    ret_V_14_fu_1519_p2 <= std_logic_vector(unsigned(ret_V_13_fu_1502_p2) - unsigned(rhs_V_17_i_cast_fu_1515_p1));
    ret_V_15_fu_1639_p2 <= std_logic_vector(unsigned(lhs_V_3_cast_fu_1631_p1) - unsigned(rhs_V_cast_fu_1635_p1));
    ret_V_16_fu_1678_p2 <= std_logic_vector(unsigned(ret_V_s_fu_1672_p2) + unsigned(sum_V_fu_1658_p1));
    ret_V_18_fu_1846_p2 <= std_logic_vector(signed(lhs_V_7_fu_1840_p1) - signed(rhs_V_4_fu_1843_p1));
    ret_V_19_fu_1923_p2 <= std_logic_vector(unsigned(lhs_V_16_fu_1916_p1) + unsigned(rhs_V_15_fu_1919_p1));
    ret_V_20_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_i_fu_1933_p4),44));
    ret_V_21_fu_2108_p2 <= std_logic_vector(unsigned(ap_const_lv59_10) + unsigned(lhs_V_8_fu_2105_p1));
    ret_V_22_fu_2140_p2 <= std_logic_vector(unsigned(lhs_V_18_fu_2114_p3) + unsigned(rhs_V_5_cast_fu_2122_p1));
    ret_V_2_fu_916_p2 <= std_logic_vector(unsigned(lhs_V_1_i_cast_fu_908_p1) + unsigned(rhs_V_fu_912_p1));
    ret_V_38_cast_fu_2146_p2 <= std_logic_vector(unsigned(tmp_29_fu_2125_p1) + unsigned(tmp_30_fu_2132_p3));
    ret_V_3_fu_929_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_922_p1) - unsigned(rhs_V_1_fu_926_p1));
    ret_V_4_fu_987_p2 <= std_logic_vector(unsigned(lhs_V_4_i_cast_fu_979_p1) + unsigned(rhs_V_2_fu_983_p1));
    ret_V_5_fu_1068_p2 <= std_logic_vector(unsigned(lhs_V_6_i_cast_fu_1060_p1) + unsigned(rhs_V_5_fu_1064_p1));
    ret_V_6_fu_1101_p2 <= std_logic_vector(unsigned(lhs_V_6_fu_1087_p1) - unsigned(rhs_V_5_i_cast_fu_1097_p1));
    ret_V_7_fu_1159_p2 <= std_logic_vector(unsigned(lhs_V_9_i_cast_fu_1151_p1) + unsigned(rhs_V_7_fu_1155_p1));
    ret_V_8_fu_1191_p2 <= std_logic_vector(unsigned(lhs_V_10_fu_1177_p1) - unsigned(rhs_V_8_i_cast_fu_1187_p1));
    ret_V_9_fu_1249_p2 <= std_logic_vector(unsigned(lhs_V_12_i_cast_fu_1241_p1) + unsigned(rhs_V_9_fu_1245_p1));
    ret_V_i_i_fu_1017_p2 <= std_logic_vector(unsigned(ret_V_4_fu_987_p2) - unsigned(rhs_V_1_i_i_cast_fu_1013_p1));
    ret_V_s_fu_1672_p2 <= std_logic_vector(signed(lhs_V_5_cast_fu_1668_p1) + signed(log_sum_V_i_cast_fu_1655_p1));
    rhs_V_10_fu_1270_p3 <= (r_V_28_reg_2457 & ap_const_lv16_0);
    rhs_V_11_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_5_fu_1317_p3),131));
    rhs_V_11_i_cast_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_10_fu_1270_p3),127));
    rhs_V_12_fu_1360_p3 <= (r_V_29_reg_2484 & ap_const_lv21_0);
    rhs_V_13_fu_1498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_6_fu_1480_p3),136));
    rhs_V_14_fu_1508_p3 <= (r_V_30_reg_2541 & ap_const_lv26_0);
    rhs_V_14_i_cast_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_12_fu_1360_p3),132));
    rhs_V_15_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_Z4_V_fu_1906_p4),36));
    rhs_V_17_i_cast_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_14_fu_1508_p3),136));
    rhs_V_1_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_24_reg_2359),78));
    rhs_V_1_i_i_cast_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_1_i_i_fu_1005_p3),82));
    rhs_V_1_i_i_fu_1005_p3 <= (r_V_25_fu_999_p2 & ap_const_lv1_0);
    rhs_V_2_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_1_fu_965_p3),82));
    rhs_V_3_fu_1752_p3 <= (p_Result_25_fu_1740_p3 & ap_const_lv18_20000);
        rhs_V_4_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_a_V_reg_2588),72));

    rhs_V_5_cast_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_36_reg_2673),108));
    rhs_V_5_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_2_fu_1044_p4),102));
    rhs_V_5_i_cast_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_6_fu_1090_p3),103));
    rhs_V_6_fu_1090_p3 <= (r_V_26_reg_2403 & ap_const_lv6_0);
    rhs_V_7_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_3_fu_1137_p3),121));
    rhs_V_8_fu_1180_p3 <= (r_V_27_reg_2430 & ap_const_lv11_0);
    rhs_V_8_i_cast_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_8_fu_1180_p3),122));
    rhs_V_9_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_4_fu_1227_p3),126));
    rhs_V_cast_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1613_p4),118));
    rhs_V_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_fu_892_p3),77));
    sf_fu_870_p4 <= ((ap_const_lv5_10 & b_frac1_V1_reg_2344_pp0_iter2_reg) & ap_const_lv16_0);
    ssdm_int_V_write_ass_1_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_17_q0),103));
    ssdm_int_V_write_ass_2_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_9_q0),103));
    ssdm_int_V_write_ass_3_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_12_q0),93));
    ssdm_int_V_write_ass_4_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_13_q0),93));
    ssdm_int_V_write_ass_5_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_14_q0),83));
    ssdm_int_V_write_ass_6_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_15_q0),83));
    ssdm_int_V_write_ass_7_fu_1593_p4 <= ret_V_14_fu_1519_p2(135 downto 96);
    ssdm_int_V_write_ass_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_16_q0),109));
        sum_V_fu_1658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_reg_2561),121));

    tmp15_fu_1529_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_fu_1456_p1) + unsigned(pow_reduce_anonymo_19_q0));
    tmp16_fu_1535_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_1_fu_1460_p1) + unsigned(ssdm_int_V_write_ass_2_fu_1464_p1));
    tmp17_fu_1551_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_3_fu_1468_p1) + unsigned(ssdm_int_V_write_ass_4_fu_1472_p1));
    tmp18_fu_1557_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_5_fu_1476_p1) + unsigned(ssdm_int_V_write_ass_6_fu_1525_p1));
    tmp19_cast_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp16_fu_1535_p2),109));
    tmp19_fu_1567_p2 <= std_logic_vector(unsigned(tmp22_cast_fu_1563_p1) + unsigned(tmp17_fu_1551_p2));
    tmp20_cast_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp19_fu_1567_p2),109));
    tmp22_cast_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp18_fu_1557_p2),93));
    tmp23_cast_fu_1977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp23_fu_1972_p2),44));
    tmp23_fu_1972_p2 <= std_logic_vector(unsigned(ret_V_19_reg_2625) + unsigned(tmp_9_i_cast_fu_1968_p1));
    tmp24_cast_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp24_reg_2658),52));
    tmp24_fu_2036_p2 <= std_logic_vector(unsigned(exp_Z2P_m_1_V_reg_2641) + unsigned(tmp_14_i_cast_fu_2032_p1));
    tmp_11_fu_879_p4 <= ((ap_const_lv5_10 & b_frac1_V1_reg_2344_pp0_iter2_reg) & ap_const_lv17_0);
    tmp_11_i_fu_2001_p4 <= ((Z2_V_reg_2598_pp0_iter19_reg & ap_const_lv1_0) & tmp_39_reg_2647);
    tmp_123_i_i_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_1_reg_2370_pp0_iter12_reg),64));
    tmp_12_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_870_p4),76));
    tmp_130_i_i_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2353_pp0_iter12_reg),64));
    tmp_133_i_i_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_6_reg_2495),64));
    tmp_136_i_i_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_5_reg_2468_pp0_iter12_reg),64));
    tmp_139_i_i_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_4_reg_2441_pp0_iter12_reg),64));
    tmp_142_i_i_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_3_reg_2414_pp0_iter12_reg),64));
    tmp_145_i_i_fu_1415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_2_reg_2387_pp0_iter12_reg),64));
    tmp_14_i_cast_fu_2032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_2022_p4),44));
    tmp_15_fu_1613_p4 <= r_V_31_fu_1607_p2(79 downto 1);
    tmp_178_i1_fu_690_p2 <= (tmp_i9_fu_678_p2 and tmp_i7_fu_684_p2);
    tmp_17_fu_1783_p2 <= "1" when (tmp_44_fu_1780_p1 = ap_const_lv18_0) else "0";
    tmp_19_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_V_reg_2593_pp0_iter19_reg),64));
    tmp_1_fu_648_p2 <= "1" when (tmp_V_4_fu_628_p1 = ap_const_lv52_0) else "0";
    tmp_1_i_fu_1933_p4 <= ((Z3_V_reg_2605_pp0_iter18_reg & ap_const_lv9_0) & p_Val2_71_reg_2631);
    tmp_20_fu_756_p3 <= p_Val2_s_fu_606_p1(51 downto 51);
    tmp_21_fu_1764_p4 <= grp_fu_2286_p3(30 downto 18);
    tmp_24_fu_1583_p4 <= ret_V_14_fu_1519_p2(135 downto 64);
    tmp_24_not_fu_710_p2 <= "0" when (tmp_3_fu_702_p3 = ap_const_lv32_0) else "1";
    tmp_25_fu_1789_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_21_fu_1764_p4));
    tmp_26_fu_1795_p3 <= 
        tmp_21_fu_1764_p4 when (tmp_17_fu_1783_p2(0) = '1') else 
        tmp_25_fu_1789_p2;
    tmp_28_fu_1684_p4 <= ret_V_16_fu_1678_p2(120 downto 43);
    tmp_29_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_36_reg_2673),107));
    tmp_2_fu_696_p2 <= "1" when (tmp_V_3_fu_618_p4 = ap_const_lv11_0) else "0";
    tmp_30_fu_2132_p3 <= (tmp_47_fu_2128_p1 & ap_const_lv49_0);
    tmp_31_fu_860_p1 <= b_frac1_V1_reg_2344_pp0_iter2_reg(50 - 1 downto 0);
    tmp_32_fu_1702_p4 <= ret_V_16_fu_1678_p2(119 downto 43);
    tmp_33_fu_2180_p3 <= (tmp_41_fu_2170_p4 & ap_const_lv1_0);
    tmp_34_fu_1958_p4 <= r_V_34_fu_1952_p2(78 downto 59);
    tmp_35_fu_1815_p2 <= "0" when (tmp_75_cast_fu_1811_p1 = m_frac_l_V_fu_1694_p3) else "1";
    tmp_36_fu_863_p3 <= b_frac1_V1_reg_2344_pp0_iter2_reg(53 downto 53);
    tmp_37_fu_2229_p2 <= "1" when (signed(r_exp_V_2_fu_2201_p3) < signed(ap_const_lv13_1C02)) else "0";
    tmp_38_fu_1033_p1 <= ret_V_i_i_fu_1017_p2(76 - 1 downto 0);
    tmp_3_fu_702_p3 <= (ap_const_lv31_0 & tmp_178_i1_fu_690_p2);
    tmp_3_i_fu_1929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_V_reg_2598),64));
    tmp_40_fu_2022_p4 <= r_V_35_fu_2016_p2(92 downto 57);
    tmp_41_fu_2170_p4 <= ret_V_22_fu_2140_p2(106 downto 49);
    tmp_44_fu_1780_p1 <= grp_fu_2286_p3(18 - 1 downto 0);
    tmp_47_fu_2128_p1 <= ret_V_21_fu_2108_p2(58 - 1 downto 0);
    tmp_48_fu_2162_p3 <= ret_V_38_cast_fu_2146_p2(106 downto 106);
    tmp_49_fu_2208_p4 <= r_exp_V_2_fu_2201_p3(12 downto 10);
    tmp_4_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index0_V_fu_764_p4),64));
    tmp_4_i_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_ind_V_fu_1886_p4),64));
    tmp_50_fu_2266_p3 <= ret_V_16_reg_2566_pp0_iter21_reg(120 downto 120);
    tmp_51_fu_2245_p1 <= r_exp_V_2_fu_2201_p3(11 - 1 downto 0);
    tmp_5_fu_722_p2 <= (tmp_i9_fu_678_p2 and tmp_1_fu_648_p2);
    tmp_5_i_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z3_V_fu_1872_p4),64));
    tmp_6_fu_728_p3 <= (ap_const_lv31_0 & tmp_5_fu_722_p2);
    tmp_70_cast_fu_2152_p4 <= ret_V_22_fu_2140_p2(107 downto 49);
        tmp_75_cast_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_l_V1_fu_1712_p3),130));

    tmp_7_fu_736_p2 <= "1" when (tmp_6_fu_728_p3 = ap_const_lv32_0) else "0";
    tmp_8_fu_742_p3 <= (ap_const_lv31_0 & tmp_2_fu_696_p2);
    tmp_9_fu_750_p2 <= "1" when (tmp_8_fu_742_p3 = ap_const_lv32_0) else "0";
    tmp_9_i_cast_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1958_p4),36));
    tmp_V_3_fu_618_p4 <= p_Val2_s_fu_606_p1(62 downto 52);
    tmp_V_4_fu_628_p1 <= p_Val2_s_fu_606_p1(52 - 1 downto 0);
    tmp_V_fu_2235_p4 <= p_01164_0_in_fu_2193_p3(56 downto 5);
    tmp_fu_1545_p2 <= std_logic_vector(unsigned(tmp19_cast_fu_1541_p1) + unsigned(tmp15_fu_1529_p2));
    tmp_i7_fu_684_p2 <= "0" when (tmp_V_4_fu_628_p1 = ap_const_lv52_0) else "1";
    tmp_i9_fu_678_p2 <= "1" when (tmp_V_3_fu_618_p4 = ap_const_lv11_7FF) else "0";
    tmp_i_cast_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_3_fu_618_p4),12));
    tmp_s_fu_642_p2 <= "1" when (b_exp_fu_636_p2 = ap_const_lv12_0) else "0";
    x_is_1_fu_654_p2 <= (tmp_s_fu_642_p2 and tmp_1_fu_648_p2);
    x_is_n1_fu_672_p2 <= (x_is_1_fu_654_p2 and p_Result_s_fu_610_p3);
    x_is_p1_fu_666_p2 <= (x_is_1_fu_654_p2 and not_Val2_i_fu_660_p2);
    z1_V_fu_840_p3 <= (b_frac1_V1_reg_2344 & ap_const_lv17_0);
end behav;
