
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.03    0.09    0.05   25.05 v clk (in)
                                         clk (net)
                  0.09    0.00   25.05 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.29   25.34 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.34 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.27   25.61 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   25.61 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.17   25.78 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.25    0.00   25.78 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.31    0.96   26.74 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.31    0.00   26.74 ^ en_comp (out)
                                 26.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.74   data arrival time
-----------------------------------------------------------------------------
                                 13.01   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.36    0.22   11.74 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.36    0.00   11.74 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.49    0.43   12.17 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.49    0.00   12.17 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.27   12.45 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.31    0.00   12.45 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.94 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00   12.94 v vref_z_p_o[8] (out)
                                 12.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.94   data arrival time
-----------------------------------------------------------------------------
                                 26.81   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.15   11.68 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.30    0.00   11.68 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.48    0.41   12.09 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.48    0.00   12.09 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.28   12.37 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.32    0.00   12.37 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50   12.87 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.35    0.00   12.88 v vref_z_p_o[7] (out)
                                 12.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.88   data arrival time
-----------------------------------------------------------------------------
                                 26.87   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.15   11.68 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.31    0.00   11.68 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.52    0.44   12.11 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.52    0.00   12.11 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.26   12.38 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.30    0.00   12.38 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.49   12.87 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.35    0.00   12.87 v vref_z_p_o[6] (out)
                                 12.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.87   data arrival time
-----------------------------------------------------------------------------
                                 26.88   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.36    0.21   11.73 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.36    0.00   11.73 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.42   12.15 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.47    0.00   12.15 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.22   12.37 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.25    0.00   12.37 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.84 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00   12.84 v vref_z_p_o[0] (out)
                                 12.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.84   data arrival time
-----------------------------------------------------------------------------
                                 26.91   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.09    0.00   10.04 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   10.27 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.14    0.00   10.27 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.38    0.82   11.08 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.38    0.00   11.08 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.47   11.55 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.55 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.37    0.40   11.95 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.37    0.00   11.96 v _320_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.43    0.36   12.32 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.43    0.00   12.32 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.81 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00   12.81 ^ vss_p_o[7] (out)
                                 12.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.81   data arrival time
-----------------------------------------------------------------------------
                                 26.94   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.14   11.66 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.29    0.00   11.66 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.45    0.39   12.05 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.45    0.00   12.05 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.24   12.30 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.28    0.00   12.30 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.49   12.79 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.35    0.00   12.79 v vref_z_p_o[4] (out)
                                 12.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 26.96   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.59    0.30   12.24 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.59    0.00   12.24 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.53   12.77 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.35    0.00   12.77 ^ vss_n_o[3] (out)
                                 12.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.15   11.67 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.30    0.00   11.67 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.41    0.36   12.03 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.41    0.00   12.03 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.25   12.28 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.29    0.00   12.28 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.49   12.77 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.35    0.00   12.77 v vref_z_p_o[5] (out)
                                 12.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.44    0.32   12.26 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.44    0.00   12.26 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.51   12.76 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.36    0.00   12.77 ^ vss_n_o[1] (out)
                                 12.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.45    0.32   12.26 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.45    0.00   12.26 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.76 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00   12.76 ^ vss_n_o[6] (out)
                                 12.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 26.99   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.36    0.22   11.74 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.36    0.00   11.74 v _325_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.43    0.30   12.04 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.43    0.00   12.04 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.21   12.25 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.27    0.00   12.26 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.74 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00   12.74 v vss_p_o[8] (out)
                                 12.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 27.01   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.41    0.33   12.24 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.41    0.00   12.24 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.49   12.73 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.35    0.00   12.74 ^ vcm_o[9] (out)
                                 12.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 27.01   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.41    0.33   12.24 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.41    0.00   12.24 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.49   12.73 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00   12.73 ^ vcm_o[4] (out)
                                 12.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.73   data arrival time
-----------------------------------------------------------------------------
                                 27.02   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.38    0.29   12.23 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.38    0.00   12.23 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.72 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00   12.72 ^ vss_n_o[8] (out)
                                 12.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 27.03   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.45    0.28   12.22 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.45    0.00   12.22 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.50   12.71 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.35    0.00   12.71 ^ vss_n_o[2] (out)
                                 12.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.29   12.23 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.37    0.00   12.23 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.71 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00   12.71 ^ vss_n_o[9] (out)
                                 12.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.32   12.23 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.39    0.00   12.23 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.49   12.71 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00   12.71 ^ vcm_o[3] (out)
                                 12.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.43    0.30   11.93 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.43    0.00   11.93 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.31   12.24 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.31    0.00   12.24 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.71 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00   12.71 ^ vss_p_o[6] (out)
                                 12.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.32   12.22 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.39    0.00   12.22 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.71 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.34    0.00   12.71 ^ vcm_o[5] (out)
                                 12.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.31   12.21 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.37    0.00   12.21 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.70 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00   12.70 ^ vcm_o[1] (out)
                                 12.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.33    0.27   12.21 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.33    0.00   12.21 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.48   12.69 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.35    0.00   12.70 ^ vss_n_o[5] (out)
                                 12.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.30   12.21 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.38    0.00   12.21 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.69 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00   12.70 ^ vcm_o[0] (out)
                                 12.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.27   12.21 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.32    0.00   12.21 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.48   12.69 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.36    0.00   12.70 ^ vss_n_o[0] (out)
                                 12.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.30   12.21 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.36    0.00   12.21 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.69 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00   12.69 ^ vcm_o[2] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.36    0.21   11.73 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.36    0.00   11.73 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.44    0.31   12.05 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.44    0.00   12.05 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.18   12.22 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.24    0.00   12.22 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.47   12.69 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00   12.69 v vss_p_o[0] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.37    0.28   11.91 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.37    0.00   11.91 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.30   12.21 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.32    0.00   12.21 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.47   12.69 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00   12.69 ^ vss_p_o[4] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.98    0.74   11.52 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.98    0.00   11.52 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.14   11.66 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.29    0.00   11.66 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.23   11.89 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.23    0.00   11.89 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.32    0.29   12.18 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.32    0.00   12.18 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50   12.68 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.35    0.00   12.69 v vref_z_p_o[1] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.33    0.27   12.21 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.33    0.00   12.21 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.68 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00   12.69 ^ vss_n_o[7] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.48   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.31    0.00   11.94 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.27   12.21 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.32    0.00   12.21 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.68 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00   12.69 ^ vss_n_o[4] (out)
                                 12.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.38    0.30   11.93 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.38    0.00   11.93 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.28   12.21 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.29    0.00   12.21 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.47   12.68 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.35    0.00   12.68 ^ vss_p_o[5] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.29   12.20 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.35    0.00   12.20 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.48   12.68 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.35    0.00   12.68 ^ vcm_o[8] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.29   12.20 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.35    0.00   12.20 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.68 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.34    0.00   12.68 ^ vcm_o[7] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.27   11.90 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.35    0.00   11.90 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.30   12.19 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.31    0.00   12.19 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.67 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00   12.67 ^ vss_p_o[2] (out)
                                 12.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.67   data arrival time
-----------------------------------------------------------------------------
                                 27.08   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.48   11.91 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.34    0.00   11.91 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.26   12.16 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.32    0.00   12.16 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.47   12.64 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00   12.64 ^ vcm_o[6] (out)
                                 12.64   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.64   data arrival time
-----------------------------------------------------------------------------
                                 27.11   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.48    0.38   11.83 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.48    0.00   11.83 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.01    0.33    0.28   12.11 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.33    0.00   12.11 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50   12.62 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.35    0.00   12.62 v vref_z_p_o[9] (out)
                                 12.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.62   data arrival time
-----------------------------------------------------------------------------
                                 27.13   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.29   11.92 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.34    0.00   11.92 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.23   12.15 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.23    0.00   12.15 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.46   12.61 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.35    0.00   12.61 ^ vss_p_o[1] (out)
                                 12.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.61   data arrival time
-----------------------------------------------------------------------------
                                 27.14   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.28   11.91 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.36    0.00   11.91 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.23   12.14 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.23    0.00   12.14 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.46   12.60 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.35    0.00   12.60 ^ vss_p_o[3] (out)
                                 12.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.34   11.80 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.43    0.00   11.80 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.34    0.30   12.10 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.34    0.00   12.10 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.60 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00   12.60 v vref_z_p_o[3] (out)
                                 12.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.35   11.81 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.44    0.00   11.81 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.33    0.29   12.10 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.33    0.00   12.10 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.59 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00   12.60 v vref_z_p_o[2] (out)
                                 12.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    1.01    0.40   11.86 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.01    0.00   11.86 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.21   12.07 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.34    0.00   12.07 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.57 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00   12.57 v vref_z_p_o[10] (out)
                                 12.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.57   data arrival time
-----------------------------------------------------------------------------
                                 27.18   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.09    0.00   10.04 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   10.27 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.14    0.00   10.27 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.38    0.82   11.08 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.38    0.00   11.08 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.47   11.55 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.55 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.37    0.40   11.95 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.37    0.00   11.95 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.52   12.47 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.35    0.00   12.47 v vref_z_n_o[7] (out)
                                 12.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.47   data arrival time
-----------------------------------------------------------------------------
                                 27.28   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    1.01    0.40   11.86 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.01    0.00   11.86 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.59   12.45 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00   12.45 ^ vss_n_o[10] (out)
                                 12.45   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.45   data arrival time
-----------------------------------------------------------------------------
                                 27.30   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.08   10.08 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.14    0.00   10.08 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.23   10.31 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.13    0.00   10.31 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.36    0.80   11.11 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.36    0.00   11.11 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.17    0.48   11.59 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.17    0.00   11.59 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.30    0.35   11.94 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.30    0.00   11.94 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.43 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00   12.43 v vref_z_n_o[8] (out)
                                 12.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.43   data arrival time
-----------------------------------------------------------------------------
                                 27.32   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.11    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.24   10.30 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.16    0.00   10.30 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.52   10.82 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.82 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.46   11.28 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.28 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.28    0.34   11.62 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.28    0.00   11.62 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.27   11.89 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.33    0.00   11.89 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.48   12.37 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.35    0.00   12.37 ^ vss_p_o[9] (out)
                                 12.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 27.38   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.33    0.24   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.33    0.00   11.42 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.32   11.75 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.40    0.00   11.75 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.49   12.24 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.35    0.00   12.24 ^ vcm_o[10] (out)
                                 12.24   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.24   data arrival time
-----------------------------------------------------------------------------
                                 27.51   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.19    0.37   11.48 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.19    0.00   11.48 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   11.76 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.21    0.00   11.76 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.45   12.21 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.35    0.00   12.22 ^ en_offset_cal_o (out)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 27.53   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.35    0.27   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.35    0.00   11.46 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.28   11.74 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.32    0.00   11.74 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.21 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00   12.21 ^ vss_p_o[10] (out)
                                 12.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.21   data arrival time
-----------------------------------------------------------------------------
                                 27.54   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.11    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.24   10.30 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.16    0.00   10.30 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.52   10.82 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.82 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.46   11.28 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.28 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.28    0.34   11.62 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.28    0.00   11.62 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.49   12.11 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.35    0.00   12.11 v vref_z_n_o[9] (out)
                                 12.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                 27.64   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.11    0.00   10.06 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.22   10.28 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.13    0.00   10.28 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.50   10.78 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.27    0.00   10.78 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.44   11.22 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.16    0.00   11.22 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.38   11.60 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.33    0.00   11.60 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.51   12.11 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.35    0.00   12.11 v vref_z_n_o[1] (out)
                                 12.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                 27.64   slack (MET)


Startpoint: vin_n_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_n_sw_on (in)
                                         vin_n_sw_on (net)
                  0.12    0.00   10.06 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.33 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net18 (net)
                  0.19    0.00   10.33 v _244_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.03    0.24    0.45   10.78 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.78 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.19 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.19 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.44   11.63 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.63 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.46   12.09 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.35    0.00   12.09 ^ vcm_dummy_o (out)
                                 12.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.09   data arrival time
-----------------------------------------------------------------------------
                                 27.66   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.13    0.00   10.07 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.20    0.27   10.34 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.20    0.00   10.34 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.23    0.63   10.98 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.23    0.00   10.98 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.28    0.36   11.33 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.28    0.00   11.34 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   11.82 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00   11.82 v vref_z_n_o[10] (out)
                                 11.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 27.93   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.10    0.00   10.05 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.31    0.34   10.39 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.31    0.00   10.39 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.59    0.43   10.83 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.59    0.00   10.83 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.40    0.29   11.11 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.40    0.00   11.11 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.52   11.64 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.35    0.00   11.64 v vref_z_n_o[2] (out)
                                 11.64   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.64   data arrival time
-----------------------------------------------------------------------------
                                 28.11   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.10    0.00   10.05 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.23   10.28 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.15    0.00   10.28 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.68    0.48   10.76 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.68    0.00   10.76 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.34   11.10 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.45    0.00   11.10 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   11.63 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.34    0.00   11.63 v vref_z_n_o[6] (out)
                                 11.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.12    0.00   10.06 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.24   10.30 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.16    0.00   10.30 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.71    0.49   10.80 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.71    0.00   10.80 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.39    0.28   11.08 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.39    0.00   11.08 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.59 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00   11.59 v vref_z_n_o[0] (out)
                                 11.59   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.59   data arrival time
-----------------------------------------------------------------------------
                                 28.16   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.11    0.00   10.06 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.23   10.29 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.15    0.00   10.29 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.71    0.49   10.78 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.71    0.00   10.78 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.38    0.28   11.06 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.38    0.00   11.06 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.52   11.58 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.35    0.00   11.58 v vref_z_n_o[4] (out)
                                 11.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.58   data arrival time
-----------------------------------------------------------------------------
                                 28.17   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.11    0.00   10.05 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.23    0.30   10.35 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.23    0.00   10.35 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.60    0.43   10.77 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.60    0.00   10.77 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.39    0.27   11.04 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.39    0.00   11.04 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.55 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00   11.56 v vref_z_n_o[3] (out)
                                 11.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.56   data arrival time
-----------------------------------------------------------------------------
                                 28.19   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.07    0.00   10.03 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   10.25 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.14    0.00   10.25 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.68 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.60    0.00   10.68 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.46    0.31   10.99 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.46    0.00   10.99 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.54   11.53 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.35    0.00   11.53 v vref_z_n_o[5] (out)
                                 11.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.53   data arrival time
-----------------------------------------------------------------------------
                                 28.22   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.18    0.00   10.08 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.01    0.23    0.29   10.37 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.23    0.00   10.37 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.20    0.42   10.80 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.20    0.00   10.80 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.26   11.06 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.17    0.00   11.06 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44   11.50 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.35    0.00   11.51 ^ offset_cal_cycle (out)
                                 11.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.51   data arrival time
-----------------------------------------------------------------------------
                                 28.24   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.08   10.08 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.17    0.00   10.08 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.32 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.16    0.00   10.32 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.17   10.49 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.20    0.00   10.49 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.70    0.41   10.91 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.70    0.00   10.91 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.54   11.45 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.35    0.00   11.45 ^ sample_o (out)
                                 11.45   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.45   data arrival time
-----------------------------------------------------------------------------
                                 28.30   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.65 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.88    1.53 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.25    0.00    1.53 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.48    2.01 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.35    0.00    2.02 v _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.34    0.49    2.50 v _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.34    0.00    2.50 v _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.33    0.47    2.98 v _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.33    0.00    2.98 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.80    0.55    3.53 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.80    0.00    3.53 ^ output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.53    4.05 ^ output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.46    0.00    4.05 ^ data[5] (out)
                                  4.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                 35.70   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00    0.65 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.69    1.27    1.92 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.69    0.00    1.92 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.44    0.38    2.30 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.44    0.00    2.30 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.02    0.43    0.40    2.70 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.43    0.00    2.70 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.28    0.22    2.92 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.28    0.00    2.92 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.27    3.18 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.34    0.00    3.18 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.48    3.66 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    3.67 ^ en_vcm_sw_o (out)
                                  3.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                 36.08   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.56    1.23    1.88 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.56    0.00    1.88 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.37    0.33    2.21 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.37    0.00    2.21 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.03    0.39    0.33    2.54 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.39    0.00    2.54 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.18    2.72 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.21    0.00    2.72 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.32    0.38    3.10 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.32    0.00    3.10 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.49    3.59 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    3.59 v clk_data (out)
                                  3.59   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                 36.16   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    0.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.28    1.00    1.65 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.28    0.00    1.65 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.32    0.45    2.10 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.32    0.00    2.10 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.42    2.52 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.25    0.00    2.52 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.15    2.67 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.18    0.00    2.67 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.24    2.91 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.36    0.00    2.91 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.45    0.49    3.39 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.45    0.00    3.40 ^ data[0] (out)
                                  3.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                 36.35   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    0.65 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.59    1.21    1.86 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.59    0.00    1.86 ^ _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.44    0.39    2.25 v _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.44    0.00    2.25 v _232_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.26    2.50 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _035_ (net)
                  0.24    0.00    2.50 ^ _233_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.21    2.72 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.34    0.00    2.72 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.49    3.21 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    3.21 v data[3] (out)
                                  3.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 36.54   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    0.65 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.58    1.20    1.85 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.58    0.00    1.85 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.44    0.39    2.24 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.44    0.00    2.24 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.27    2.51 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.25    0.00    2.51 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.20    2.71 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.29    0.00    2.71 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.47    3.19 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    3.19 v data[2] (out)
                                  3.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                 36.56   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    0.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.28    1.00    1.65 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.28    0.00    1.65 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.32    0.45    2.10 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.32    0.00    2.10 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.42    2.52 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.25    0.00    2.52 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.18    2.69 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.30    0.00    2.69 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.48    3.18 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.30    0.00    3.18 v data[1] (out)
                                  3.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                 36.57   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    0.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.28    1.00    1.65 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.28    0.00    1.65 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.32    0.45    2.10 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.32    0.00    2.10 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.05    0.25    0.42    2.52 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.25    0.00    2.52 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.16    2.68 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.31    0.00    2.68 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.48    3.16 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    3.16 v data[4] (out)
                                  3.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 36.59   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.32    0.29   10.81 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.32    0.00   10.81 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.61    0.48   11.28 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.61    0.00   11.29 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.60 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00   11.60 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.21   11.82 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.13    0.00   11.82 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 38.22   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.32    0.29   10.81 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.32    0.00   10.81 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.61    0.48   11.28 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.61    0.00   11.28 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   11.60 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.60 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.81 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.12    0.00   11.81 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.81   data arrival time
-----------------------------------------------------------------------------
                                 38.22   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.32    0.29   10.81 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.32    0.00   10.81 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.61    0.48   11.28 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.61    0.00   11.29 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.60 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.10    0.00   11.60 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.81 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.12    0.00   11.81 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                -11.81   data arrival time
-----------------------------------------------------------------------------
                                 38.23   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.32    0.29   10.81 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.32    0.00   10.81 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.61    0.48   11.28 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.61    0.00   11.28 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.30    0.20   11.48 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.30    0.00   11.48 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.25   11.73 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.28    0.00   11.73 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.33   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                -11.73   data arrival time
-----------------------------------------------------------------------------
                                 38.27   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.24   10.75 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.36    0.00   10.75 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.57    0.31   11.06 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.57    0.00   11.06 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.38   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.06   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.32    0.29   10.81 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.32    0.00   10.81 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.27   11.08 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.30    0.00   11.08 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.34   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                -11.08   data arrival time
-----------------------------------------------------------------------------
                                 38.92   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.31   10.83 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.12    0.00   10.83 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   11.06 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.14    0.00   11.06 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.06   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.84 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00   10.84 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.22   11.06 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.13    0.00   11.06 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.06   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.32   10.84 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.13    0.00   10.84 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.22   11.05 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.12    0.00   11.05 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.31   10.83 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.11    0.00   10.83 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.21   11.05 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.13    0.00   11.05 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.83 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00   10.83 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.21   11.04 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.13    0.00   11.05 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.45    0.42   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.45    0.00   10.52 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.83 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.11    0.00   10.83 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.03 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.12    0.00   11.03 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.30   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                -11.03   data arrival time
-----------------------------------------------------------------------------
                                 39.00   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ start (in)
                                         start (net)
                  0.14    0.00   10.06 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.24   10.30 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.16    0.00   10.30 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.16   10.46 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.25    0.00   10.46 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.25   10.71 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.32    0.00   10.71 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.35   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                -10.71   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.15    0.06   10.06 ^ single_ended (in)
                                         single_ended (net)
                  0.15    0.00   10.06 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.25   10.32 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.17    0.00   10.32 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.14   10.46 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.23    0.00   10.46 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.24   10.69 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.29    0.00   10.69 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                         -0.34   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                -10.69   data arrival time
-----------------------------------------------------------------------------
                                 39.30   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.52    0.00   11.18 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.16   50.49   library recovery time
                                 50.49   data required time
-----------------------------------------------------------------------------
                                 50.49   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.16   50.49   library recovery time
                                 50.49   data required time
-----------------------------------------------------------------------------
                                 50.49   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.16   50.49   library recovery time
                                 50.49   data required time
-----------------------------------------------------------------------------
                                 50.49   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.16   50.49   library recovery time
                                 50.49   data required time
-----------------------------------------------------------------------------
                                 50.49   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.16   50.49   library recovery time
                                 50.49   data required time
-----------------------------------------------------------------------------
                                 50.49   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.34   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.55    0.50   11.15 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.55    0.00   11.16 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.41   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.41   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.18   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.41   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.07    0.43    0.46   11.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.43    0.00   11.11 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 39.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -10.66   data arrival time
-----------------------------------------------------------------------------
                                 39.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.18    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.16    0.00   10.33 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.03    0.31    0.33   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.31    0.00   10.66 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.00   50.34   clock reconvergence pessimism
                          0.20   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -10.66   data arrival time
-----------------------------------------------------------------------------
                                 39.88   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.35    0.26    3.92 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.35    0.00    3.92 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.21    0.20    4.12 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.21    0.00    4.12 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.06   50.40   clock reconvergence pessimism
                         -0.33   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.12   data arrival time
-----------------------------------------------------------------------------
                                 45.95   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.24    3.91 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.32    0.00    3.91 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.17    4.08 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.18    0.00    4.08 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.32   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -4.08   data arrival time
-----------------------------------------------------------------------------
                                 45.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.36    0.24    3.91 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.36    0.00    3.91 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.18    4.09 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.19    0.00    4.09 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.06   50.40   clock reconvergence pessimism
                         -0.32   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.09   data arrival time
-----------------------------------------------------------------------------
                                 45.99   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.14    3.80 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.26    0.00    3.80 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.23    4.03 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.24    0.00    4.03 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.32   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                 46.02   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.36    0.21    3.87 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.36    0.00    3.87 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.15    4.02 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.15    0.00    4.02 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.31   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                 46.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.29    0.21    3.88 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.29    0.00    3.88 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.14    0.13    4.01 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.14    0.00    4.01 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                 46.06   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.29    0.21    3.87 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.29    0.00    3.87 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.14    0.13    4.01 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.14    0.00    4.01 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                 46.06   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.16    3.82 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.26    0.00    3.82 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.18    4.00 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.18    0.00    4.00 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.06   50.40   clock reconvergence pessimism
                         -0.32   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.00   data arrival time
-----------------------------------------------------------------------------
                                 46.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.14    3.81 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.21    0.00    3.81 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.16    3.97 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.17    0.00    3.97 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.59 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.32   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                 46.09   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.50    3.66 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    3.66 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.29    0.16    3.82 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.29    0.00    3.82 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.16    0.15    3.97 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.16    0.00    3.97 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00   50.59 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.31   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                 46.09   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.46    3.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.63    0.00    3.16 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.45    0.36    3.51 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.45    0.00    3.52 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.17    0.16    3.68 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.17    0.00    3.68 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.06   50.40   clock reconvergence pessimism
                         -0.32   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                 46.40   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.26    0.65 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.65 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.40    1.12    1.76 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.40    0.00    1.76 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.50    2.26 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.35    0.00    2.26 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.19    2.45 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.22    0.00    2.45 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.20    2.65 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.25    0.00    2.65 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.32    0.21    2.86 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.32    0.00    2.86 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.58    0.42    3.28 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.58    0.00    3.28 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.39   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 46.71   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.31    0.51    2.70 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.31    0.00    2.70 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.29    2.98 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.32    0.00    2.98 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04    0.11    0.24   50.58 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.59 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.34   clock uncertainty
                          0.04   50.37   clock reconvergence pessimism
                         -0.35   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                 47.04   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.15    0.08    0.08 ^ clk (in)
                                         clk (net)
                  0.15    0.00    0.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30    0.38 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.26    0.65 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00    0.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.58    1.24    1.89 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.58    0.00    1.89 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.36    0.29    2.18 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.36    0.00    2.19 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.51    0.43    2.61 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.51    0.00    2.61 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.21    2.83 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.27    0.00    2.83 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.15    0.07   50.07 ^ clk (in)
                                         clk (net)
                  0.15    0.00   50.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.27   50.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.35 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.04    0.11    0.24   50.59 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.11    0.00   50.59 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.34   clock uncertainty
                          0.06   50.40   clock reconvergence pessimism
                         -0.18   50.22   library setup time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                 47.39   slack (MET)



worst slack corner Typical: 13.0093
