
module clock_divider(out,rst,clk);
input wire rst,clk;
output reg out;

reg [4:0]count=0;

always@(posedge clk)begin
if(rst)begin
out<=0;
count<=0;
end else begin
if(count == 4'b1111)begin
count <=0;
out <= ~out;
end else begin
count <= count + 1'b1;
end
 

end
 
end
endmodule
