{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2018.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.26"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "62", "@dc": "62", "@oc": "62", "@id": "40438896", "text": ":facetid:toc:db/conf/fpga/fpga2018.bht"}}, "hits": {"@total": "62", "@computed": "62", "@sent": "62", "@first": "0", "hit": [{"@score": "1", "@id": "2178352", "info": {"authors": {"author": [{"@pid": "186/8738", "text": "Mikhail Asiatici"}, {"@pid": "214/9825", "text": "Damian Maiorano"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort (pHS5)(Abstract Only).", "venue": "FPGA", "pages": "294", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AsiaticiMI18", "doi": "10.1145/3174243.3174993", "ee": "https://doi.org/10.1145/3174243.3174993", "url": "https://dblp.org/rec/conf/fpga/AsiaticiMI18"}, "url": "URL#2178352"}, {"@score": "1", "@id": "2178353", "info": {"authors": {"author": [{"@pid": "126/3467", "text": "Oluseyi A. Ayorinde"}, {"@pid": "72/8544", "text": "He Qi"}, {"@pid": "15/4871", "text": "Benton H. Calhoun"}]}, "title": "FGC: A Tool-flow for Generating and Configuring Custom FPGAs(Abstract Only).", "venue": "FPGA", "pages": "294", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AyorindeQC18", "doi": "10.1145/3174243.3174997", "ee": "https://doi.org/10.1145/3174243.3174997", "url": "https://dblp.org/rec/conf/fpga/AyorindeQC18"}, "url": "URL#2178353"}, {"@score": "1", "@id": "2178354", "info": {"authors": {"author": [{"@pid": "177/7787", "text": "Matej Bart\u00edk"}, {"@pid": "44/3044", "text": "Sven Ubik"}, {"@pid": "44/5996", "text": "Pavel Kubal\u00edk"}, {"@pid": "214/9805", "text": "Tom\u00e1s Benes"}]}, "title": "Performance Comparison of Multiple Approaches of Status Register for Medium Density Memory Suitable for Implementation of a Lossless Compression Dictionary: (Abstract Only).", "venue": "FPGA", "pages": "290", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BartikUKB18", "doi": "10.1145/3174243.3174976", "ee": "https://doi.org/10.1145/3174243.3174976", "url": "https://dblp.org/rec/conf/fpga/BartikUKB18"}, "url": "URL#2178354"}, {"@score": "1", "@id": "2178355", "info": {"authors": {"author": [{"@pid": "214/9809", "text": "Jakub Cabal"}, {"@pid": "141/9380", "text": "Pavel Ben\u00e1cek"}, {"@pid": "121/2762", "text": "Lukas Kekely"}, {"@pid": "206/8397", "text": "Michal Kekely"}, {"@pid": "38/6903", "text": "Viktor Pus"}, {"@pid": "19/640", "text": "Jan Korenek"}]}, "title": "Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput.", "venue": "FPGA", "pages": "249-258", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CabalBKKPK18", "doi": "10.1145/3174243.3174250", "ee": "https://doi.org/10.1145/3174243.3174250", "url": "https://dblp.org/rec/conf/fpga/CabalBKKPK18"}, "url": "URL#2178355"}, {"@score": "1", "@id": "2178356", "info": {"authors": {"author": [{"@pid": "06/4240", "text": "Zhe Chen"}, {"@pid": "214/9822", "text": "Andrew Howe"}, {"@pid": "49/5577", "text": "Hugh T. Blair"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "FPGA-based LSTM Acceleration for Real-Time EEG Signal Processing: (Abstract Only).", "venue": "FPGA", "pages": "288", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenHBC18", "doi": "10.1145/3174243.3174969", "ee": "https://doi.org/10.1145/3174243.3174969", "url": "https://dblp.org/rec/conf/fpga/ChenHBC18"}, "url": "URL#2178356"}, {"@score": "1", "@id": "2178357", "info": {"authors": {"author": [{"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "150/9436", "text": "Peipei Zhou 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "An Optimal Microarchitecture for Stencil Computation with Data Reuse and Fine-Grained Parallelism: (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChiZC18", "doi": "10.1145/3174243.3174964", "ee": "https://doi.org/10.1145/3174243.3174964", "url": "https://dblp.org/rec/conf/fpga/ChiZC18"}, "url": "URL#2178357"}, {"@score": "1", "@id": "2178358", "info": {"authors": {"author": [{"@pid": "214/9818", "text": "Shenghsun Cho"}, {"@pid": "129/2090", "text": "Mrunal Patel"}, {"@pid": "02/2724", "text": "Han Chen"}, {"@pid": "46/4377", "text": "Michael Ferdman"}, {"@pid": "92/1970", "text": "Peter A. Milder"}]}, "title": "A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs.", "venue": "FPGA", "pages": "87-96", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoPCFM18", "doi": "10.1145/3174243.3174269", "ee": "https://doi.org/10.1145/3174243.3174269", "url": "https://dblp.org/rec/conf/fpga/ChoPCFM18"}, "url": "URL#2178358"}, {"@score": "1", "@id": "2178359", "info": {"authors": {"author": [{"@pid": "163/1786", "text": "Philip Colangelo"}, {"@pid": "153/0610", "text": "Nasibeh Nasiri"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "59/823", "text": "Asit K. Mishra"}, {"@pid": "m/MartinMargala", "text": "Martin Margala"}, {"@pid": "202/5723", "text": "Kevin Nealis"}]}, "title": "Exploration of Low Numeric Precision Deep Learning Inference Using Intel\u00ae FPGAs: (Abstract Only).", "venue": "FPGA", "pages": "294", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ColangeloNNMMN18", "doi": "10.1145/3174243.3174999", "ee": "https://doi.org/10.1145/3174243.3174999", "url": "https://dblp.org/rec/conf/fpga/ColangeloNNMMN18"}, "url": "URL#2178359"}, {"@score": "1", "@id": "2178360", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "41/8206", "text": "Yao Hu"}, {"@pid": "52/328-10", "text": "Di Wu 0010"}]}, "title": "K-Flow: A Programming and Scheduling Framework to Optimize Dataflow Execution on CPU-FPGA Platforms: (Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongFH018", "doi": "10.1145/3174243.3174968", "ee": "https://doi.org/10.1145/3174243.3174968", "url": "https://dblp.org/rec/conf/fpga/CongFH018"}, "url": "URL#2178360"}, {"@score": "1", "@id": "2178361", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "76/6319", "text": "Michael Lo"}, {"@pid": "214/9819-2", "text": "Hanrui Wang 0002"}, {"@pid": "214/9814", "text": "Jingxian Xu"}, {"@pid": "214/9830", "text": "Shaochong Zhang"}]}, "title": "Understanding Performance Differences of FPGAs and GPUs: (Abtract Only).", "venue": "FPGA", "pages": "288", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongFLWXZ18", "doi": "10.1145/3174243.3174970", "ee": "https://doi.org/10.1145/3174243.3174970", "url": "https://dblp.org/rec/conf/fpga/CongFLWXZ18"}, "url": "URL#2178361"}, {"@score": "1", "@id": "2178362", "info": {"authors": {"author": [{"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "A Scalable Approach to Exact Resource-Constrained Scheduling Based on a Joint SDC and SAT Formulation.", "venue": "FPGA", "pages": "137-146", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiLZ18", "doi": "10.1145/3174243.3174268", "ee": "https://doi.org/10.1145/3174243.3174268", "url": "https://dblp.org/rec/conf/fpga/DaiLZ18"}, "url": "URL#2178362"}, {"@score": "1", "@id": "2178363", "info": {"authors": {"author": [{"@pid": "139/0071", "text": "Luka Daoud"}, {"@pid": "214/9826", "text": "Muhammad Kamran Latif"}, {"@pid": "158/8090", "text": "Nader Rafla 0001"}]}, "title": "SIFT Keypoint Descriptor Matching Algorithm: A Fully Pipelined Accelerator on FPGA(Abstract Only).", "venue": "FPGA", "pages": "294", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaoudLR18", "doi": "10.1145/3174243.3174994", "ee": "https://doi.org/10.1145/3174243.3174994", "url": "https://dblp.org/rec/conf/fpga/DaoudLR18"}, "url": "URL#2178363"}, {"@score": "1", "@id": "2178364", "info": {"authors": {"author": [{"@pid": "68/3975-1", "text": "Nan Ding 0001"}, {"@pid": "10/4661-199", "text": "Wei Zhang 0199"}, {"@pid": "10/6047", "text": "Yanhua Ma"}, {"@pid": "194/1465", "text": "Zhenguo Gao"}]}, "title": "Software/Hardware Co-design for Multichannel Scheduling in IEEE 802.11p MLME: (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DingZMG18", "doi": "10.1145/3174243.3174971", "ee": "https://doi.org/10.1145/3174243.3174971", "url": "https://dblp.org/rec/conf/fpga/DingZMG18"}, "url": "URL#2178364"}, {"@score": "1", "@id": "2178365", "info": {"authors": {"author": [{"@pid": "125/6273", "text": "Yankang Du"}, {"@pid": "36/10480", "text": "Qinrang Liu"}, {"@pid": "128/0611", "text": "Shuai Wei"}, {"@pid": "76/5013", "text": "Chen Gao"}]}, "title": "Software-Defined FPGA-Based Accelerator for Deep Convolutional Neural Networks: (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuLWG18", "doi": "10.1145/3174243.3174983", "ee": "https://doi.org/10.1145/3174243.3174983", "url": "https://dblp.org/rec/conf/fpga/DuLWG18"}, "url": "URL#2178365"}, {"@score": "1", "@id": "2178366", "info": {"authors": {"author": [{"@pid": "201/3966", "text": "Jan D\u00fcrre"}, {"@pid": "214/9806", "text": "Dario Paradzik"}, {"@pid": "71/5087", "text": "Holger Blume"}]}, "title": "A HOG-based Real-time and Multi-scale Pedestrian Detector Demonstration System on FPGA.", "venue": "FPGA", "pages": "163-172", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DurrePB18", "doi": "10.1145/3174243.3174249", "ee": "https://doi.org/10.1145/3174243.3174249", "url": "https://dblp.org/rec/conf/fpga/DurrePB18"}, "url": "URL#2178366"}, {"@score": "1", "@id": "2178367", "info": {"authors": {"author": [{"@pid": "195/4171", "text": "Juan Escobedo"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Graph-Theoretically Optimal Memory Banking for Stencil-Based Computing Kernels.", "venue": "FPGA", "pages": "199-208", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EscobedoL18", "doi": "10.1145/3174243.3174251", "ee": "https://doi.org/10.1145/3174243.3174251", "url": "https://dblp.org/rec/conf/fpga/EscobedoL18"}, "url": "URL#2178367"}, {"@score": "1", "@id": "2178368", "info": {"authors": {"author": [{"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "45/4481", "text": "Jonathan W. Greene"}, {"@pid": "50/976", "text": "Alan Mishchenko"}]}, "title": "Improving FPGA Performance with a S44 LUT Structure.", "venue": "FPGA", "pages": "61-66", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FengGM18", "doi": "10.1145/3174243.3174272", "ee": "https://doi.org/10.1145/3174243.3174272", "url": "https://dblp.org/rec/conf/fpga/FengGM18"}, "url": "URL#2178368"}, {"@score": "1", "@id": "2178369", "info": {"authors": {"author": [{"@pid": "31/4266", "text": "Sean Fox"}, {"@pid": "23/5076", "text": "David Boland"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}]}, "title": "FPGA Fastfood - A High Speed Systolic Implementation of a Large Scale Online Kernel Method.", "venue": "FPGA", "pages": "279-284", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FoxBL18", "doi": "10.1145/3174243.3174271", "ee": "https://doi.org/10.1145/3174243.3174271", "url": "https://dblp.org/rec/conf/fpga/FoxBL18"}, "url": "URL#2178369"}, {"@score": "1", "@id": "2178370", "info": {"authors": {"author": [{"@pid": "11/8376", "text": "Chang Gao"}, {"@pid": "154/6667", "text": "Daniel Neil"}, {"@pid": "201/7265", "text": "Enea Ceolini"}, {"@pid": "10/3688", "text": "Shih-Chii Liu"}, {"@pid": "d/TobiDelbruck", "text": "Tobi Delbr\u00fcck"}]}, "title": "DeltaRNN: A Power-efficient Recurrent Neural Network Accelerator.", "venue": "FPGA", "pages": "21-30", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoNCLD18", "doi": "10.1145/3174243.3174261", "ee": "https://doi.org/10.1145/3174243.3174261", "url": "https://dblp.org/rec/conf/fpga/GaoNCLD18"}, "url": "URL#2178370"}, {"@score": "1", "@id": "2178371", "info": {"authors": {"author": [{"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "214/9808", "text": "Sahand Kashani-Akhavan"}, {"@pid": "186/8738", "text": "Mikhail Asiatici"}, {"@pid": "214/9804", "text": "Pasquale Lombardi"}, {"@pid": "95/9428", "text": "Bilel Belhadj"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "LEOSoC: An Open-Source Cross-Platform Embedded Linux Library for Managing Hardware Accelerators in Heterogeneous System-on-Chips(Abstract Only).", "venue": "FPGA", "pages": "295", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuerrieriKALBI18", "doi": "10.1145/3174243.3175002", "ee": "https://doi.org/10.1145/3174243.3175002", "url": "https://dblp.org/rec/conf/fpga/GuerrieriKALBI18"}, "url": "URL#2178371"}, {"@score": "1", "@id": "2178372", "info": {"authors": {"author": [{"@pid": "121/1711", "text": "Chin Hau Hoo"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "ParaDRo: A Parallel Deterministic Router Based on Spatial Partitioning and Scheduling.", "venue": "FPGA", "pages": "67-76", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Hoo018", "doi": "10.1145/3174243.3174246", "ee": "https://doi.org/10.1145/3174243.3174246", "url": "https://dblp.org/rec/conf/fpga/Hoo018"}, "url": "URL#2178372"}, {"@score": "1", "@id": "2178373", "info": {"authors": {"author": [{"@pid": "214/9813", "text": "Fady Hussein"}, {"@pid": "139/0071", "text": "Luka Daoud"}, {"@pid": "158/8090", "text": "Nader Rafla 0001"}]}, "title": "HexCell: a Hexagonal Cell for Evolvable Systolic Arrays on FPGAs: (Abstract Only).", "venue": "FPGA", "pages": "293", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HusseinDR18", "doi": "10.1145/3174243.3174988", "ee": "https://doi.org/10.1145/3174243.3174988", "url": "https://dblp.org/rec/conf/fpga/HusseinDR18"}, "url": "URL#2178373"}, {"@score": "1", "@id": "2178374", "info": {"authors": {"author": [{"@pid": "140/2382", "text": "Al-Shahna Jamal"}, {"@pid": "65/10773", "text": "Jeffrey Goeders"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Architecture Exploration for HLS-Oriented FPGA Debug Overlays.", "venue": "FPGA", "pages": "209-218", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JamalGW18", "doi": "10.1145/3174243.3174254", "ee": "https://doi.org/10.1145/3174243.3174254", "url": "https://dblp.org/rec/conf/fpga/JamalGW18"}, "url": "URL#2178374"}, {"@score": "1", "@id": "2178375", "info": {"authors": {"author": [{"@pid": "124/9424", "text": "Zheming Jin"}, {"@pid": "121/2175", "text": "Hal Finkel"}]}, "title": "Evaluation of OpenCL Performance-oriented Optimizations for Streaming Kernels on the FPGA: (Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinF18", "doi": "10.1145/3174243.3174967", "ee": "https://doi.org/10.1145/3174243.3174967", "url": "https://dblp.org/rec/conf/fpga/JinF18"}, "url": "URL#2178375"}, {"@score": "1", "@id": "2178376", "info": {"authors": {"author": [{"@pid": "124/9424", "text": "Zheming Jin"}, {"@pid": "34/146", "text": "Kazutomo Yoshii"}]}, "title": "Optimizations of Sequence Alignment on FPGA: A Case Study of Extended Sequence Alignment (Abstact Only).", "venue": "FPGA", "pages": "285", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinY18", "doi": "10.1145/3174243.3174958", "ee": "https://doi.org/10.1145/3174243.3174958", "url": "https://dblp.org/rec/conf/fpga/JinY18"}, "url": "URL#2178376"}, {"@score": "1", "@id": "2178377", "info": {"authors": {"author": [{"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "214/9820", "text": "Radhika Ghosal"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Dynamically Scheduled High-level Synthesis.", "venue": "FPGA", "pages": "127-136", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JosipovicGI18", "doi": "10.1145/3174243.3174264", "ee": "https://doi.org/10.1145/3174243.3174264", "url": "https://dblp.org/rec/conf/fpga/JosipovicGI18"}, "url": "URL#2178377"}, {"@score": "1", "@id": "2178378", "info": {"authors": {"author": [{"@pid": "47/5106", "text": "Nachiket Kapre"}, {"@pid": "50/2421", "text": "Tushar Krishna"}]}, "title": "FastTrack: Exploiting Fast FPGA Wiring for Implementing NoC Shortcuts (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KapreK18", "doi": "10.1145/3174243.3174962", "ee": "https://doi.org/10.1145/3174243.3174962", "url": "https://dblp.org/rec/conf/fpga/KapreK18"}, "url": "URL#2178378"}, {"@score": "1", "@id": "2178379", "info": {"authors": {"author": [{"@pid": "194/3978", "text": "Soroosh Khoram"}, {"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "202/5700", "text": "Maxwell Strange"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Accelerating Graph Analytics by Co-Optimizing Storage and Access on an FPGA-HMC Platform.", "venue": "FPGA", "pages": "239-248", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KhoramZSL18", "doi": "10.1145/3174243.3174260", "ee": "https://doi.org/10.1145/3174243.3174260", "url": "https://dblp.org/rec/conf/fpga/KhoramZSL18"}, "url": "URL#2178379"}, {"@score": "1", "@id": "2178380", "info": {"authors": {"author": [{"@pid": "39/7942", "text": "Kenichi Koizumi"}, {"@pid": "04/4522", "text": "Kei Hiraki"}, {"@pid": "83/1237", "text": "Mary Inaba"}]}, "title": "Continuous Skyline Computation Accelerator with Parallelizing Dominance Relation Calculations: (Abstract Only).", "venue": "FPGA", "pages": "285", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KoizumiHI18", "doi": "10.1145/3174243.3174961", "ee": "https://doi.org/10.1145/3174243.3174961", "url": "https://dblp.org/rec/conf/fpga/KoizumiHI18"}, "url": "URL#2178380"}, {"@score": "1", "@id": "2178381", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}]}, "title": "High-Performance QR Decomposition for FPGAs.", "venue": "FPGA", "pages": "183-188", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerP18", "doi": "10.1145/3174243.3174273", "ee": "https://doi.org/10.1145/3174243.3174273", "url": "https://dblp.org/rec/conf/fpga/LanghammerP18"}, "url": "URL#2178381"}, {"@score": "1", "@id": "2178382", "info": {"authors": {"author": [{"@pid": "161/4657", "text": "Shuanglong Liu"}, {"@pid": "121/9821", "text": "Xinyu Niu"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "A Low-Power Deconvolutional Accelerator for Convolutional Neural Network Based Segmentation on FPGA: Abstract Only.", "venue": "FPGA", "pages": "293", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuNL18", "doi": "10.1145/3174243.3174991", "ee": "https://doi.org/10.1145/3174243.3174991", "url": "https://dblp.org/rec/conf/fpga/LiuNL18"}, "url": "URL#2178382"}, {"@score": "1", "@id": "2178383", "info": {"authors": {"author": [{"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "214/9817", "text": "Ecenur Ustun"}, {"@pid": "214/9811", "text": "Shaojie Xiang"}, {"@pid": "97/2966-5", "text": "Chang Xu 0005"}, {"@pid": "30/6124", "text": "Guojie Luo"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "DATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation: (Abstract Only).", "venue": "FPGA", "pages": "290", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuUXXLZ18", "doi": "10.1145/3174243.3174978", "ee": "https://doi.org/10.1145/3174243.3174978", "url": "https://dblp.org/rec/conf/fpga/LiuUXXLZ18"}, "url": "URL#2178383"}, {"@score": "1", "@id": "2178384", "info": {"authors": {"author": [{"@pid": "41/575", "text": "Ning Mao"}, {"@pid": "07/7663", "text": "Zhihong Huang"}, {"@pid": "14/4301", "text": "Xing Wei"}, {"@pid": "98/3487", "text": "He Zhao"}, {"@pid": "214/9823", "text": "Xinkai Di"}, {"@pid": "23/7122", "text": "Le Yu"}, {"@pid": "08/4681", "text": "Haigang Yang"}]}, "title": "A Self-adaptation Method of Fitting Convolutional Neural Network into FPGA: Abstract Only).", "venue": "FPGA", "pages": "295", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaoHWZDYY18", "doi": "10.1145/3174243.3175003", "ee": "https://doi.org/10.1145/3174243.3175003", "url": "https://dblp.org/rec/conf/fpga/MaoHWZDYY18"}, "url": "URL#2178384"}, {"@score": "1", "@id": "2178385", "info": {"authors": {"author": [{"@pid": "07/3394", "text": "Soheil Mohajer"}, {"@pid": "52/2567-2", "text": "Zhiheng Wang 0002"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Routing Magic: Performing Computations Using Routing Networks and Voting Logic on Unary Encoded Data.", "venue": "FPGA", "pages": "77-86", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Mohajer0B18", "doi": "10.1145/3174243.3174267", "ee": "https://doi.org/10.1145/3174243.3174267", "url": "https://dblp.org/rec/conf/fpga/Mohajer0B18"}, "url": "URL#2178385"}, {"@score": "1", "@id": "2178386", "info": {"authors": {"author": [{"@pid": "159/4508", "text": "Duncan J. M. Moss"}, {"@pid": "194/3977", "text": "Krishnan Srivatsan"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "06/8115", "text": "Piotr Ratuszniak"}, {"@pid": "57/1159", "text": "Chris Johnson"}, {"@pid": "25/10955", "text": "Jaewoong Sim"}, {"@pid": "59/823", "text": "Asit K. Mishra"}, {"@pid": "171/0681", "text": "Debbie Marr"}, {"@pid": "60/10774", "text": "Suchit Subhaschandra"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}]}, "title": "A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study.", "venue": "FPGA", "pages": "107-116", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MossSNRJSMMSL18", "doi": "10.1145/3174243.3174258", "ee": "https://doi.org/10.1145/3174243.3174258", "url": "https://dblp.org/rec/conf/fpga/MossSNRJSMMSL18"}, "url": "URL#2178386"}, {"@score": "1", "@id": "2178387", "info": {"authors": {"author": [{"@pid": "80/2794", "text": "Hiroki Nakahara"}, {"@pid": "194/3975", "text": "Haruyoshi Yonekawa"}, {"@pid": "197/9594", "text": "Tomoya Fujii"}, {"@pid": "78/7652", "text": "Shimpei Sato"}]}, "title": "A Lightweight YOLOv2: A Binarized CNN with A Parallel Support Vector Regression for an FPGA.", "venue": "FPGA", "pages": "31-40", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NakaharaYFS18", "doi": "10.1145/3174243.3174266", "ee": "https://doi.org/10.1145/3174243.3174266", "url": "https://dblp.org/rec/conf/fpga/NakaharaYFS18"}, "url": "URL#2178387"}, {"@score": "1", "@id": "2178388", "info": {"authors": {"author": [{"@pid": "140/2264", "text": "Ho-Cheung Ng"}, {"@pid": "161/4657", "text": "Shuanglong Liu"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "ADAM: Automated Design Analysis and Merging for Speeding up FPGA Development.", "venue": "FPGA", "pages": "189-198", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NgLL18", "doi": "10.1145/3174243.3174247", "ee": "https://doi.org/10.1145/3174243.3174247", "url": "https://dblp.org/rec/conf/fpga/NgLL18"}, "url": "URL#2178388"}, {"@score": "1", "@id": "2178389", "info": {"authors": {"author": [{"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "68/638", "text": "Jeffrey J. Cook"}, {"@pid": "59/823", "text": "Asit K. Mishra"}, {"@pid": "171/0681", "text": "Debbie Marr"}, {"@pid": "202/5723", "text": "Kevin Nealis"}, {"@pid": "163/1786", "text": "Philip Colangelo"}, {"@pid": "08/3801", "text": "Andrew C. Ling"}, {"@pid": "02/4191", "text": "Davor Capalija"}, {"@pid": "15/1174", "text": "Utku Aydonat"}, {"@pid": "42/5447", "text": "Sergey Y. Shumarayev"}, {"@pid": "86/4217", "text": "Aravind Dasu"}]}, "title": "In-Package Domain-Specific ASICs for Intel\u00ae Stratix\u00ae 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC(Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NurvitadhiCMMNC18", "doi": "10.1145/3174243.3174966", "ee": "https://doi.org/10.1145/3174243.3174966", "url": "https://dblp.org/rec/conf/fpga/NurvitadhiCMMNC18"}, "url": "URL#2178389"}, {"@score": "1", "@id": "2178390", "info": {"authors": {"author": [{"@pid": "214/9831", "text": "Weikang Qiao"}, {"@pid": "176/6295", "text": "Jieqiong Du"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "28/9132", "text": "Libo Wang"}, {"@pid": "76/6319", "text": "Michael Lo"}, {"@pid": "c/MCFrankChang", "text": "Mau-Chung Frank Chang"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms: (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QiaoDFWLCC18", "doi": "10.1145/3174243.3174987", "ee": "https://doi.org/10.1145/3174243.3174987", "url": "https://dblp.org/rec/conf/fpga/QiaoDFWLCC18"}, "url": "URL#2178390"}, {"@score": "1", "@id": "2178391", "info": {"authors": {"author": [{"@pid": "157/9224", "text": "Bita Darvish Rouhani"}, {"@pid": "67/4883-2", "text": "Mohammad Ghasemzadeh 0002"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "CausaLearn: Automated Framework for Scalable Streaming-based Causal Bayesian Learning using FPGAs.", "venue": "FPGA", "pages": "1-10", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RouhaniGK18", "doi": "10.1145/3174243.3174259", "ee": "https://doi.org/10.1145/3174243.3174259", "url": "https://dblp.org/rec/conf/fpga/RouhaniGK18"}, "url": "URL#2178391"}, {"@score": "1", "@id": "2178392", "info": {"authors": {"author": [{"@pid": "175/6203", "text": "Fran\u00e7ois Serre"}, {"@pid": "37/6355", "text": "Markus P\u00fcschel"}]}, "title": "Memory-Efficient Fast Fourier Transform on Streaming Data by Fusing Permutations.", "venue": "FPGA", "pages": "219-228", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SerreP18", "doi": "10.1145/3174243.3174263", "ee": "https://doi.org/10.1145/3174243.3174263", "url": "https://dblp.org/rec/conf/fpga/SerreP18"}, "url": "URL#2178392"}, {"@score": "1", "@id": "2178393", "info": {"authors": {"author": [{"@pid": "171/0935", "text": "Junzhong Shen"}, {"@pid": "214/9824", "text": "You Huang"}, {"@pid": "36/7666", "text": "Zelong Wang"}, {"@pid": "138/1838", "text": "Yuran Qiao"}, {"@pid": "91/6049", "text": "Mei Wen"}, {"@pid": "03/2728", "text": "Chunyuan Zhang"}]}, "title": "Towards a Uniform Template-based Architecture for Accelerating 2D and 3D CNNs on FPGA.", "venue": "FPGA", "pages": "97-106", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenHWQWZ18", "doi": "10.1145/3174243.3174257", "ee": "https://doi.org/10.1145/3174243.3174257", "url": "https://dblp.org/rec/conf/fpga/ShenHWQWZ18"}, "url": "URL#2178393"}, {"@score": "1", "@id": "2178394", "info": {"authors": {"author": [{"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "158/8157-1", "text": "Wentai Zhang 0001"}, {"@pid": "42/2525", "text": "Nong Xiao"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "Towards Serial-Equivalent Parallel Routing for FPGAs: (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenZXL18", "doi": "10.1145/3174243.3174974", "ee": "https://doi.org/10.1145/3174243.3174974", "url": "https://dblp.org/rec/conf/fpga/ShenZXL18"}, "url": "URL#2178394"}, {"@score": "1", "@id": "2178395", "info": {"authors": {"author": [{"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "152/2306", "text": "Jiaxi Zhang 0001"}, {"@pid": "42/2525", "text": "Nong Xiao"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "BoxPlacer: Force Directed-Based Timing-Driven Placement for Large-Scale FPGAs: (Abstract Only).", "venue": "FPGA", "pages": "290", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenZXL18a", "doi": "10.1145/3174243.3174977", "ee": "https://doi.org/10.1145/3174243.3174977", "url": "https://dblp.org/rec/conf/fpga/ShenZXL18a"}, "url": "URL#2178395"}, {"@score": "1", "@id": "2178396", "info": {"authors": {"author": [{"@pid": "190/7310", "text": "Jeferson Santiago da Silva"}, {"@pid": "62/5970", "text": "Fran\u00e7ois-Raymond Boyer"}, {"@pid": "93/6531", "text": "J. M. Pierre Langlois"}]}, "title": "P4-Compatible High-Level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs.", "venue": "FPGA", "pages": "147-152", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SilvaBL18", "doi": "10.1145/3174243.3174270", "ee": "https://doi.org/10.1145/3174243.3174270", "url": "https://dblp.org/rec/conf/fpga/SilvaBL18"}, "url": "URL#2178396"}, {"@score": "1", "@id": "2178397", "info": {"authors": {"author": [{"@pid": "155/0152", "text": "Haiyue Song"}, {"@pid": "71/6574", "text": "Xiang Song"}, {"@pid": "38/3553", "text": "Tianjian Li"}, {"@pid": "14/1525", "text": "Hao Dong"}, {"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}]}, "title": "A FPGA Friendly Approximate Computing Framework with Hybrid Neural Networks: (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SongSLDJLJ18", "doi": "10.1145/3174243.3174965", "ee": "https://doi.org/10.1145/3174243.3174965", "url": "https://dblp.org/rec/conf/fpga/SongSLDJLJ18"}, "url": "URL#2178397"}, {"@score": "1", "@id": "2178398", "info": {"authors": {"author": [{"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "08/4347", "text": "Abhay Gupta"}, {"@pid": "214/9829", "text": "Madison N. Emas"}, {"@pid": "23/794-4", "text": "David Wilson 0004"}, {"@pid": "214/9803", "text": "Austin Baylis"}]}, "title": "Scalable Window Generation for the Intel Broadwell+Arria 10 and High-Bandwidth FPGA Systems.", "venue": "FPGA", "pages": "173-182", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StittGEWB18", "doi": "10.1145/3174243.3174262", "ee": "https://doi.org/10.1145/3174243.3174262", "url": "https://dblp.org/rec/conf/fpga/StittGEWB18"}, "url": "URL#2178398"}, {"@score": "1", "@id": "2178399", "info": {"authors": {"author": [{"@pid": "124/7242", "text": "Juexiao Su"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Solving Satisfiability Problem on Quantum Annealer: A Lesson from FPGA CAD Tools: (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SuH18", "doi": "10.1145/3174243.3174972", "ee": "https://doi.org/10.1145/3174243.3174972", "url": "https://dblp.org/rec/conf/fpga/SuH18"}, "url": "URL#2178399"}, {"@score": "1", "@id": "2178400", "info": {"authors": {"author": [{"@pid": "48/6198", "text": "Daisuke Suzuki"}, {"@pid": "67/5488", "text": "Takahiro Hanyu"}]}, "title": "Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SuzukiH18", "doi": "10.1145/3174243.3174984", "ee": "https://doi.org/10.1145/3174243.3174984", "url": "https://dblp.org/rec/conf/fpga/SuzukiH18"}, "url": "URL#2178400"}, {"@score": "1", "@id": "2178401", "info": {"authors": {"author": [{"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "11/751-1", "text": "Zhe Li 0001"}, {"@pid": "175/2489", "text": "Caiwen Ding"}, {"@pid": "41/1662-1", "text": "Bo Yuan 0001"}, {"@pid": "64/1120", "text": "Qinru Qiu"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs.", "venue": "FPGA", "pages": "11-20", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wang0DYQW018", "doi": "10.1145/3174243.3174253", "ee": "https://doi.org/10.1145/3174243.3174253", "url": "https://dblp.org/rec/conf/fpga/Wang0DYQW018"}, "url": "URL#2178401"}, {"@score": "1", "@id": "2178402", "info": {"authors": {"author": [{"@pid": "59/2269", "text": "Stephen M. Williams"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Architecture and Circuit Design of an All-Spintronic FPGA.", "venue": "FPGA", "pages": "41-50", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WilliamsL18", "doi": "10.1145/3174243.3174256", "ee": "https://doi.org/10.1145/3174243.3174256", "url": "https://dblp.org/rec/conf/fpga/WilliamsL18"}, "url": "URL#2178402"}, {"@score": "1", "@id": "2178403", "info": {"authors": {"author": [{"@pid": "201/4891", "text": "Chongchong Xu"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "86/1695-1", "text": "Yiwei Zhang 0001"}, {"@pid": "01/805", "text": "Lei Gong"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "Domino: An Asynchronous and Energy-efficient Accelerator for Graph Processing: (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuWZGLZ18", "doi": "10.1145/3174243.3174973", "ee": "https://doi.org/10.1145/3174243.3174973", "url": "https://dblp.org/rec/conf/fpga/XuWZGLZ18"}, "url": "URL#2178403"}, {"@score": "1", "@id": "2178404", "info": {"authors": {"author": [{"@pid": "123/9177", "text": "Xiaoyu Yu"}, {"@pid": "21/2121-5", "text": "Dong Ye 0005"}]}, "title": "Performance Comparison of Multiples and Target Detection with Imager-driven Processing Mode for Ultrafast-Imager: (Abstract Only).", "venue": "FPGA", "pages": "293", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuY18", "doi": "10.1145/3174243.3174990", "ee": "https://doi.org/10.1145/3174243.3174990", "url": "https://dblp.org/rec/conf/fpga/YuY18"}, "url": "URL#2178404"}, {"@score": "1", "@id": "2178405", "info": {"authors": {"author": [{"@pid": "136/2474", "text": "Hanqing Zeng"}, {"@pid": "87/2517", "text": "Ren Chen"}, {"@pid": "91/195-22", "text": "Chi Zhang 0022"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "A Framework for Generating High Throughput CNN Implementations on FPGAs.", "venue": "FPGA", "pages": "117-126", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZengCZP18", "doi": "10.1145/3174243.3174265", "ee": "https://doi.org/10.1145/3174243.3174265", "url": "https://dblp.org/rec/conf/fpga/ZengCZP18"}, "url": "URL#2178405"}, {"@score": "1", "@id": "2178406", "info": {"authors": {"author": [{"@pid": "187/8249", "text": "Yue Zha"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Liquid Silicon: A Data-Centric Reconfigurable Architecture Enabled by RRAM Technology.", "venue": "FPGA", "pages": "51-60", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaL18", "doi": "10.1145/3174243.3174244", "ee": "https://doi.org/10.1145/3174243.3174244", "url": "https://dblp.org/rec/conf/fpga/ZhaL18"}, "url": "URL#2178406"}, {"@score": "1", "@id": "2178407", "info": {"authors": {"author": [{"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Degree-aware Hybrid Graph Traversal on FPGA-HMC Platform.", "venue": "FPGA", "pages": "229-238", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangL18", "doi": "10.1145/3174243.3174245", "ee": "https://doi.org/10.1145/3174243.3174245", "url": "https://dblp.org/rec/conf/fpga/ZhangL18"}, "url": "URL#2178407"}, {"@score": "1", "@id": "2178408", "info": {"authors": {"author": [{"@pid": "158/8157-1", "text": "Wentai Zhang 0001"}, {"@pid": "152/2306", "text": "Jiaxi Zhang 0001"}, {"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "42/2525", "text": "Nong Xiao"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "Mapping Large-Scale DNNs on Asymmetric FPGAs: (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangZSXL18", "doi": "10.1145/3174243.3174982", "ee": "https://doi.org/10.1145/3174243.3174982", "url": "https://dblp.org/rec/conf/fpga/ZhangZSXL18"}, "url": "URL#2178408"}, {"@score": "1", "@id": "2178409", "info": {"authors": {"author": [{"@pid": "130/9004", "text": "Ruizhe Zhao"}, {"@pid": "121/9821", "text": "Xinyu Niu"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Automatic Optimising CNN with Depthwise Separable Convolution on FPGA: (Abstact Only).", "venue": "FPGA", "pages": "285", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaoNL18", "doi": "10.1145/3174243.3174959", "ee": "https://doi.org/10.1145/3174243.3174959", "url": "https://dblp.org/rec/conf/fpga/ZhaoNL18"}, "url": "URL#2178409"}, {"@score": "1", "@id": "2178410", "info": {"authors": {"author": [{"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "163/3629", "text": "Ritchie Zhao"}, {"@pid": "139/9764", "text": "Nitish Kumar Srivastava"}, {"@pid": "214/9815", "text": "Hanchen Jin"}, {"@pid": "214/9828", "text": "Joseph Featherston"}, {"@pid": "145/9456", "text": "Yi-Hsiang Lai"}, {"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "214/9816", "text": "Gustavo Angarita Velasquez"}, {"@pid": "49/4096", "text": "Wenping Wang"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs.", "venue": "FPGA", "pages": "269-278", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouGDZSJFLLVWZ18", "doi": "10.1145/3174243.3174255", "ee": "https://doi.org/10.1145/3174243.3174255", "url": "https://dblp.org/rec/conf/fpga/ZhouGDZSJFLLVWZ18"}, "url": "URL#2178410"}, {"@score": "1", "@id": "2178411", "info": {"authors": {"author": [{"@pid": "06/3625-1", "text": "Shijie Zhou 0001"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "29/4548", "text": "Yu Min"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "FASTCF: FPGA-based Accelerator for STochastic-Gradient-Descent-based Collaborative Filtering.", "venue": "FPGA", "pages": "259-268", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouKMP18", "doi": "10.1145/3174243.3174252", "ee": "https://doi.org/10.1145/3174243.3174252", "url": "https://dblp.org/rec/conf/fpga/ZhouKMP18"}, "url": "URL#2178411"}, {"@score": "1", "@id": "2178412", "info": {"authors": {"author": [{"@pid": "189/1266", "text": "Hamid Reza Zohouri"}, {"@pid": "125/8687", "text": "Artur Podobas"}, {"@pid": "57/4464", "text": "Satoshi Matsuoka"}]}, "title": "Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL.", "venue": "FPGA", "pages": "153-162", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZohouriPM18", "doi": "10.1145/3174243.3174248", "ee": "https://doi.org/10.1145/3174243.3174248", "url": "https://dblp.org/rec/conf/fpga/ZohouriPM18"}, "url": "URL#2178412"}, {"@score": "1", "@id": "2298811", "info": {"authors": {"author": [{"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2018, Monterey, CA, USA, February 25-27, 2018", "venue": "FPGA", "publisher": "ACM", "year": "2018", "type": "Editorship", "key": "conf/fpga/2018", "doi": "10.1145/3174243", "ee": "https://doi.org/10.1145/3174243", "url": "https://dblp.org/rec/conf/fpga/2018"}, "url": "URL#2298811"}]}}}