/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              example_sram
 *       Words:                      4096
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  Off
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Thu Aug 31 11:22:49 2023
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(example_sram_nldm_tt_1p00v_1p00v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Thu Aug 31 11:22:49 2023";
  comment             : "Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25.000;
  nom_voltage         : 1.000;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1);
  voltage_map (VDDPE, 1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p00v_1p00v_25c) {
    process      : 1;
    temperature  : 25.000;
    voltage      : 1.000;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p00v_1p00v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(example_sram_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (example_sram_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(example_sram) {
    area : 116470.377450;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    bus(Q) {
      bus_type : example_sram_DATA;
      memory_read() {
        address : A;
      }
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.806445, 0.812293, 0.821650, 0.839195, 0.878183, 0.948361, 1.096515", \
             "0.807289, 0.813137, 0.822494, 0.840038, 0.879026, 0.949205, 1.097359", \
             "0.808229, 0.814078, 0.823435, 0.840979, 0.879967, 0.950145, 1.098299", \
             "0.810143, 0.815991, 0.825349, 0.842893, 0.881881, 0.952059, 1.100213", \
             "0.815788, 0.821636, 0.830993, 0.848538, 0.887526, 0.957704, 1.105858", \
             "0.825195, 0.831044, 0.840401, 0.857945, 0.896933, 0.967111, 1.115265", \
             "0.837555, 0.843403, 0.852760, 0.870305, 0.909293, 0.979471, 1.127625" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.816975, 0.820702, 0.826665, 0.837846, 0.862693, 0.907418, 1.001836", \
             "0.817818, 0.821545, 0.827509, 0.838690, 0.863537, 0.908261, 1.002679", \
             "0.818759, 0.822486, 0.828449, 0.839630, 0.864477, 0.909202, 1.003620", \
             "0.820673, 0.824400, 0.830363, 0.841544, 0.866391, 0.911116, 1.005534", \
             "0.826318, 0.830045, 0.836008, 0.847189, 0.872036, 0.916760, 1.011179", \
             "0.835725, 0.839452, 0.845415, 0.856597, 0.881443, 0.926168, 1.020586", \
             "0.848085, 0.851812, 0.857775, 0.868956, 0.893803, 0.938527, 1.032946" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.863642, 0.869491, 0.878848, 0.896392, 0.935380, 1.005558, 1.153712", \
             "0.864486, 0.870334, 0.879691, 0.897236, 0.936224, 1.006402, 1.154556", \
             "0.865427, 0.871275, 0.880632, 0.898176, 0.937164, 1.007343, 1.155497", \
             "0.867341, 0.873189, 0.882546, 0.900090, 0.939078, 1.009257, 1.157411", \
             "0.872985, 0.878833, 0.888190, 0.905735, 0.944723, 1.014901, 1.163055", \
             "0.882393, 0.888241, 0.897598, 0.915143, 0.954130, 1.024309, 1.172463", \
             "0.894752, 0.900601, 0.909958, 0.927502, 0.966490, 1.036668, 1.184822" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.874172, 0.877899, 0.883862, 0.895043, 0.919890, 0.964615, 1.059033", \
             "0.875016, 0.878743, 0.884706, 0.895887, 0.920734, 0.965458, 1.059877", \
             "0.875956, 0.879683, 0.885647, 0.896828, 0.921675, 0.966399, 1.060817", \
             "0.877870, 0.881597, 0.887561, 0.898742, 0.923589, 0.968313, 1.062731", \
             "0.883515, 0.887242, 0.893205, 0.904386, 0.929233, 0.973958, 1.068376", \
             "0.892922, 0.896649, 0.902613, 0.913794, 0.938641, 0.983365, 1.077783", \
             "0.905282, 0.909009, 0.914972, 0.926153, 0.951000, 0.995725, 1.090143" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.944992, 0.950840, 0.960197, 0.977742, 1.016730, 1.086908, 1.235062", \
             "0.945835, 0.951684, 0.961041, 0.978585, 1.017573, 1.087751, 1.235905", \
             "0.946776, 0.952624, 0.961981, 0.979526, 1.018514, 1.088692, 1.236846", \
             "0.948690, 0.954538, 0.963895, 0.981440, 1.020428, 1.090606, 1.238760", \
             "0.954335, 0.960183, 0.969540, 0.987085, 1.026072, 1.096251, 1.244405", \
             "0.963742, 0.969590, 0.978948, 0.996492, 1.035480, 1.105658, 1.253812", \
             "0.976102, 0.981950, 0.991307, 1.008852, 1.047840, 1.118018, 1.266172" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.955522, 0.959249, 0.965212, 0.976393, 1.001240, 1.045964, 1.140383", \
             "0.956365, 0.960092, 0.966055, 0.977236, 1.002083, 1.046808, 1.141226", \
             "0.957306, 0.961033, 0.966996, 0.978177, 1.003024, 1.047749, 1.142167", \
             "0.959220, 0.962947, 0.968910, 0.980091, 1.004938, 1.049663, 1.144081", \
             "0.964864, 0.968591, 0.974555, 0.985736, 1.010583, 1.055307, 1.149725", \
             "0.974272, 0.977999, 0.983962, 0.995143, 1.019990, 1.064715, 1.159133", \
             "0.986632, 0.990359, 0.996322, 1.007503, 1.032350, 1.077074, 1.171493" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.970811, 0.976659, 0.986016, 1.003561, 1.042549, 1.112727, 1.260881", \
             "0.971655, 0.977503, 0.986860, 1.004404, 1.043392, 1.113570, 1.261724", \
             "0.972595, 0.978443, 0.987801, 1.005345, 1.044333, 1.114511, 1.262665", \
             "0.974509, 0.980357, 0.989715, 1.007259, 1.046247, 1.116425, 1.264579", \
             "0.980154, 0.986002, 0.995359, 1.012904, 1.051892, 1.122070, 1.270224", \
             "0.989561, 0.995410, 1.004767, 1.022311, 1.061299, 1.131477, 1.279631", \
             "1.001921, 1.007769, 1.017126, 1.034671, 1.073659, 1.143837, 1.291991" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.981341, 0.985068, 0.991031, 1.002212, 1.027059, 1.071783, 1.166202", \
             "0.982184, 0.985911, 0.991874, 1.003056, 1.027903, 1.072627, 1.167045", \
             "0.983125, 0.986852, 0.992815, 1.003996, 1.028843, 1.073568, 1.167986", \
             "0.985039, 0.988766, 0.994729, 1.005910, 1.030757, 1.075482, 1.169900", \
             "0.990683, 0.994411, 1.000374, 1.011555, 1.036402, 1.081126, 1.175544", \
             "1.000091, 1.003818, 1.009781, 1.020962, 1.045809, 1.090534, 1.184952", \
             "1.012451, 1.016178, 1.022141, 1.033322, 1.058169, 1.102893, 1.197312" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(example_sram_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.290594, 0.297268, 0.307945, 0.327966, 0.372457, 0.452540, 0.621605", \
              "0.293160, 0.299834, 0.310512, 0.330532, 0.375023, 0.455107, 0.624171", \
              "0.296022, 0.302696, 0.313374, 0.333395, 0.377885, 0.457969, 0.627034", \
              "0.301846, 0.308519, 0.319197, 0.339218, 0.383709, 0.463792, 0.632857", \
              "0.319020, 0.325693, 0.336371, 0.356392, 0.400883, 0.480966, 0.650031", \
              "0.347643, 0.354316, 0.364994, 0.385015, 0.429506, 0.509589, 0.678654", \
              "0.385247, 0.391921, 0.402599, 0.422619, 0.467110, 0.547194, 0.716259" \
            );
          }
          fall_transition(example_sram_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.029638, 0.038520, 0.050495, 0.069832, 0.113781, 0.198004, 0.381191", \
              "0.029656, 0.038307, 0.050353, 0.069467, 0.114295, 0.197752, 0.380617", \
              "0.029801, 0.038596, 0.050783, 0.069881, 0.114205, 0.198004, 0.380568", \
              "0.029460, 0.038284, 0.050665, 0.070289, 0.114349, 0.198009, 0.381269", \
              "0.029378, 0.038765, 0.050547, 0.070192, 0.114007, 0.198206, 0.379261", \
              "0.029614, 0.038492, 0.050933, 0.069905, 0.114034, 0.198142, 0.381282", \
              "0.029324, 0.038289, 0.050453, 0.069802, 0.113963, 0.198040, 0.381210" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.029435, 0.046969, 0.075024, 0.127627, 0.244523, 0.454934, 0.899136");
        }
        fall_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.044388, 0.044388, 0.044388, 0.044388, 0.044388, 0.044388, 0.044388");
        }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.030904;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.030;
      min_pulse_width_low : 0.066;
      min_period : 1.214;
      minimum_period() {
        constraint : 1.050;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.107;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.189;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.214;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.754718, 16.754718, 16.754718, 16.754718, 16.754718, 16.754718, 16.754718");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.392627, 17.392627, 17.392627, 17.392627, 17.392627, 17.392627, 17.392627");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.217642, 18.217642, 18.217642, 18.217642, 18.217642, 18.217642, 18.217642");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.474821, 18.474821, 18.474821, 18.474821, 18.474821, 18.474821, 18.474821");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.329512, 19.329512, 19.329512, 19.329512, 19.329512, 19.329512, 19.329512");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088433, 0.088433, 0.088433, 0.088433, 0.088433, 0.088433, 0.088433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.531050, 19.531050, 19.531050, 19.531050, 19.531050, 19.531050, 19.531050");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088524, 0.088524, 0.088524, 0.088524, 0.088524, 0.088524, 0.088524");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.646898, 19.646898, 19.646898, 19.646898, 19.646898, 19.646898, 19.646898");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088513, 0.088513, 0.088513, 0.088513, 0.088513, 0.088513, 0.088513");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.717725, 19.717725, 19.717725, 19.717725, 19.717725, 19.717725, 19.717725");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088018, 0.088018, 0.088018, 0.088018, 0.088018, 0.088018, 0.088018");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("24.505991, 24.505991, 24.505991, 24.505991, 24.505991, 24.505991, 24.505991");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("25.049672, 25.049672, 25.049672, 25.049672, 25.049672, 25.049672, 25.049672");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("26.243672, 26.243672, 26.243672, 26.243672, 26.243672, 26.243672, 26.243672");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("26.369806, 26.369806, 26.369806, 26.369806, 26.369806, 26.369806, 26.369806");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.458245, 27.458245, 27.458245, 27.458245, 27.458245, 27.458245, 27.458245");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088548, 0.088548, 0.088548, 0.088548, 0.088548, 0.088548, 0.088548");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.724104, 27.724104, 27.724104, 27.724104, 27.724104, 27.724104, 27.724104");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089771, 0.089771, 0.089771, 0.089771, 0.089771, 0.089771, 0.089771");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.848960, 27.848960, 27.848960, 27.848960, 27.848960, 27.848960, 27.848960");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088869, 0.088869, 0.088869, 0.088869, 0.088869, 0.088869, 0.088869");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.179291, 28.179291, 28.179291, 28.179291, 28.179291, 28.179291, 28.179291");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088892, 0.088892, 0.088892, 0.088892, 0.088892, 0.088892, 0.088892");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & (CEN)";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.006034, 0.006034, 0.006034, 0.006034, 0.006034, 0.006034, 0.006034");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.071372, 0.071372, 0.071372, 0.071372, 0.071372, 0.071372, 0.071372");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001737;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120883, 0.121684, 0.122576, 0.124393, 0.129749, 0.138677, 0.150406", \
          "0.122073, 0.122892, 0.123805, 0.125663, 0.131143, 0.140275, 0.152274", \
          "0.123400, 0.124240, 0.125176, 0.127080, 0.132697, 0.142058, 0.154357", \
          "0.126101, 0.126981, 0.127964, 0.129963, 0.135859, 0.145685, 0.158595", \
          "0.134064, 0.135068, 0.136188, 0.138466, 0.145185, 0.156383, 0.171095", \
          "0.147336, 0.148545, 0.149893, 0.152637, 0.160727, 0.174211, 0.191927", \
          "0.164773, 0.166251, 0.167900, 0.171255, 0.181147, 0.197635, 0.219296" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.139796, 0.143227, 0.147053, 0.154838, 0.177798, 0.216063, 0.266336", \
          "0.140986, 0.144435, 0.148282, 0.156109, 0.179191, 0.217662, 0.268204", \
          "0.142313, 0.145783, 0.149653, 0.157526, 0.180745, 0.219445, 0.270287", \
          "0.145013, 0.148525, 0.152441, 0.160409, 0.183908, 0.223072, 0.274525", \
          "0.152977, 0.156611, 0.160665, 0.168912, 0.193233, 0.233769, 0.287025", \
          "0.166249, 0.170088, 0.174371, 0.183083, 0.208776, 0.251598, 0.307857", \
          "0.183686, 0.187795, 0.192377, 0.201700, 0.229196, 0.275021, 0.335226" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.099895, 0.096464, 0.092638, 0.084853, 0.061894, 0.023628, 0.000000", \
          "0.100739, 0.097308, 0.093481, 0.085696, 0.062737, 0.024472, 0.000000", \
          "0.101679, 0.098249, 0.094422, 0.086637, 0.063678, 0.025412, 0.000000", \
          "0.103593, 0.100163, 0.096336, 0.088551, 0.065592, 0.027326, 0.000000", \
          "0.109238, 0.105807, 0.101981, 0.094196, 0.071236, 0.032971, 0.000000", \
          "0.118646, 0.115215, 0.111388, 0.103603, 0.080644, 0.042378, 0.000000", \
          "0.131005, 0.127574, 0.123748, 0.115963, 0.093004, 0.054738, 0.004465" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.118808, 0.118008, 0.117115, 0.115299, 0.109942, 0.101014, 0.089285", \
          "0.119652, 0.118851, 0.117958, 0.116142, 0.110786, 0.101858, 0.090129", \
          "0.120592, 0.119792, 0.118899, 0.117083, 0.111726, 0.102799, 0.091070", \
          "0.122506, 0.121706, 0.120813, 0.118997, 0.113640, 0.104713, 0.092983", \
          "0.128151, 0.127350, 0.126458, 0.124641, 0.119285, 0.110357, 0.098628", \
          "0.137558, 0.136758, 0.135865, 0.134049, 0.128692, 0.119765, 0.108036", \
          "0.149918, 0.149118, 0.148225, 0.146409, 0.141052, 0.132124, 0.120395" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740", \
          "0.270340, 0.272602, 0.275124, 0.280254, 0.295386, 0.320606, 0.353740" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027509, 0.027557, 0.027610, 0.027719, 0.028040, 0.028574, 0.029276");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.019359, 0.019392, 0.019430, 0.019506, 0.019731, 0.020106, 0.020598");
        }
      }
    }
    bus(WEN) {
      bus_type : example_sram_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034216;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.090125, 0.090287, 0.090467, 0.090834, 0.091917, 0.093720, 0.096090", \
          "0.089282, 0.089444, 0.089624, 0.089991, 0.091073, 0.092877, 0.095247", \
          "0.088341, 0.088503, 0.088683, 0.089050, 0.090132, 0.091936, 0.094306", \
          "0.086427, 0.086589, 0.086769, 0.087136, 0.088219, 0.090022, 0.092392", \
          "0.080783, 0.080944, 0.081125, 0.081492, 0.082574, 0.084378, 0.086748", \
          "0.071375, 0.071537, 0.071717, 0.072084, 0.073166, 0.074970, 0.077340", \
          "0.059015, 0.059177, 0.059357, 0.059724, 0.060807, 0.062611, 0.064980" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.060874, 0.063155, 0.065698, 0.070872, 0.086132, 0.111565, 0.144979", \
          "0.060031, 0.062311, 0.064854, 0.070029, 0.085289, 0.110722, 0.144135", \
          "0.059090, 0.061370, 0.063914, 0.069088, 0.084348, 0.109781, 0.143195", \
          "0.057176, 0.059456, 0.062000, 0.067174, 0.082434, 0.107867, 0.141281", \
          "0.051532, 0.053812, 0.056355, 0.061529, 0.076789, 0.102222, 0.135636", \
          "0.042124, 0.044404, 0.046948, 0.052122, 0.067382, 0.092815, 0.126228", \
          "0.029764, 0.032045, 0.034588, 0.039762, 0.055022, 0.080455, 0.113869" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.134764, 0.134603, 0.134422, 0.134055, 0.132973, 0.131169, 0.128799", \
          "0.136285, 0.136105, 0.135905, 0.135496, 0.134291, 0.132282, 0.129643", \
          "0.137982, 0.137782, 0.137558, 0.137103, 0.135760, 0.133523, 0.130583", \
          "0.141434, 0.141192, 0.140922, 0.140372, 0.138750, 0.136048, 0.132497", \
          "0.151615, 0.151250, 0.150842, 0.150013, 0.147569, 0.143495, 0.138142", \
          "0.168582, 0.168012, 0.167376, 0.166082, 0.162266, 0.155906, 0.147550", \
          "0.190874, 0.190035, 0.189098, 0.187193, 0.181575, 0.172211, 0.159909" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.153091, 0.150810, 0.148267, 0.143093, 0.127833, 0.102400, 0.068986", \
          "0.154612, 0.152313, 0.149749, 0.144533, 0.129151, 0.103513, 0.069830", \
          "0.156309, 0.153989, 0.151403, 0.146140, 0.130620, 0.104754, 0.070770", \
          "0.159761, 0.157400, 0.154767, 0.149409, 0.133610, 0.107279, 0.072684", \
          "0.169941, 0.167457, 0.164687, 0.159051, 0.142429, 0.114725, 0.078329", \
          "0.186909, 0.184220, 0.181221, 0.175120, 0.157126, 0.127137, 0.087737", \
          "0.209201, 0.206243, 0.202943, 0.196231, 0.176435, 0.143442, 0.100096" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.987982, 0.988177, 0.988394, 0.988836, 0.990138, 0.992310, 0.995162");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.985499, 0.985199, 0.984866, 0.984187, 0.982185, 0.978849, 0.974466");
        }
      }
    }
    bus(A) {
      bus_type : example_sram_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005546;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.207392, 0.208358, 0.209436, 0.211628, 0.218094, 0.228871, 0.243028", \
          "0.206549, 0.207515, 0.208592, 0.210785, 0.217251, 0.228027, 0.242185", \
          "0.205608, 0.206574, 0.207652, 0.209844, 0.216310, 0.227086, 0.241244", \
          "0.203694, 0.204660, 0.205738, 0.207930, 0.214396, 0.225172, 0.239330", \
          "0.198049, 0.199015, 0.200093, 0.202286, 0.208751, 0.219528, 0.233686", \
          "0.188642, 0.189608, 0.190686, 0.192878, 0.199344, 0.210120, 0.224278", \
          "0.176282, 0.177248, 0.178326, 0.180518, 0.186984, 0.197761, 0.211919" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.226842, 0.228850, 0.231090, 0.235647, 0.249085, 0.271481, 0.300906", \
          "0.225999, 0.228007, 0.230247, 0.234803, 0.248241, 0.270638, 0.300062", \
          "0.225058, 0.227066, 0.229306, 0.233862, 0.247300, 0.269697, 0.299122", \
          "0.223144, 0.225152, 0.227392, 0.231948, 0.245386, 0.267783, 0.297208", \
          "0.217500, 0.219508, 0.221747, 0.226304, 0.239742, 0.262139, 0.291563", \
          "0.208092, 0.210100, 0.212340, 0.216896, 0.230334, 0.252731, 0.282156", \
          "0.195732, 0.197740, 0.199980, 0.204537, 0.217975, 0.240371, 0.269796" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.103265, 0.102299, 0.101221, 0.099029, 0.092563, 0.081786, 0.067628", \
          "0.104786, 0.103820, 0.102742, 0.100550, 0.094084, 0.083308, 0.069150", \
          "0.106483, 0.105517, 0.104439, 0.102247, 0.095781, 0.085004, 0.070846", \
          "0.109935, 0.108969, 0.107891, 0.105699, 0.099233, 0.088456, 0.074298", \
          "0.120115, 0.119149, 0.118072, 0.115879, 0.109413, 0.098637, 0.084479", \
          "0.137083, 0.136117, 0.135039, 0.132847, 0.126381, 0.115605, 0.101447", \
          "0.159375, 0.158409, 0.157331, 0.155139, 0.148673, 0.137896, 0.123738" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.137978, 0.135970, 0.133730, 0.129173, 0.115735, 0.093339, 0.063914", \
          "0.139499, 0.137491, 0.135251, 0.130695, 0.117257, 0.094860, 0.065435", \
          "0.141196, 0.139188, 0.136948, 0.132391, 0.118953, 0.096557, 0.067132", \
          "0.144648, 0.142640, 0.140400, 0.135843, 0.122405, 0.100009, 0.070584", \
          "0.154828, 0.152820, 0.150580, 0.146024, 0.132586, 0.110189, 0.080765", \
          "0.171796, 0.169788, 0.167548, 0.162991, 0.149553, 0.127157, 0.097732", \
          "0.194088, 0.192080, 0.189840, 0.185283, 0.171845, 0.149449, 0.120024" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.429600, 0.429973, 0.430389, 0.431235, 0.433731, 0.437890, 0.443355");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.453187, 0.453984, 0.454874, 0.456684, 0.462022, 0.470918, 0.482605");
        }
      }
    }
    bus(D) {
      bus_type : example_sram_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.001537;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084510, 0.086123, 0.087923, 0.091583, 0.102380, 0.120375, 0.144016", \
          "0.083666, 0.085280, 0.087079, 0.090740, 0.101537, 0.119531, 0.143172", \
          "0.082726, 0.084339, 0.086138, 0.089799, 0.100596, 0.118590, 0.142232", \
          "0.080812, 0.082425, 0.084224, 0.087885, 0.098682, 0.116677, 0.140318", \
          "0.075167, 0.076780, 0.078580, 0.082241, 0.093037, 0.111032, 0.134673", \
          "0.065759, 0.067373, 0.069172, 0.072833, 0.083630, 0.101624, 0.125265", \
          "0.053400, 0.055013, 0.056813, 0.060474, 0.071270, 0.089265, 0.112906" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.090227, 0.093788, 0.097760, 0.105840, 0.129669, 0.169384, 0.221562", \
          "0.089384, 0.092945, 0.096916, 0.104996, 0.128825, 0.168541, 0.220719", \
          "0.088443, 0.092004, 0.095975, 0.104055, 0.127885, 0.167600, 0.219778", \
          "0.086529, 0.090090, 0.094061, 0.102141, 0.125971, 0.165686, 0.217864", \
          "0.080885, 0.084445, 0.088417, 0.096497, 0.120326, 0.160042, 0.212220", \
          "0.071477, 0.075038, 0.079009, 0.087089, 0.110919, 0.150634, 0.202812", \
          "0.059117, 0.062678, 0.066650, 0.074730, 0.098559, 0.138274, 0.190452" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.142141, 0.140528, 0.138729, 0.135068, 0.124271, 0.106276, 0.082635", \
          "0.143663, 0.142031, 0.140211, 0.136508, 0.125589, 0.107389, 0.083479", \
          "0.145359, 0.143707, 0.141864, 0.138115, 0.127058, 0.108630, 0.084420", \
          "0.148811, 0.147117, 0.145228, 0.141384, 0.130048, 0.111155, 0.086334", \
          "0.158992, 0.157175, 0.155149, 0.151026, 0.138867, 0.118602, 0.091978", \
          "0.175959, 0.173938, 0.171682, 0.167095, 0.153564, 0.131013, 0.101386", \
          "0.198251, 0.195960, 0.193405, 0.188206, 0.172873, 0.147319, 0.113745" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.109708, 0.106148, 0.102176, 0.094096, 0.070267, 0.030551, 0.000000", \
          "0.111229, 0.107650, 0.103658, 0.095537, 0.071584, 0.031664, 0.000000", \
          "0.112926, 0.109327, 0.105312, 0.097143, 0.073054, 0.032905, 0.000000", \
          "0.116378, 0.112737, 0.108676, 0.100413, 0.076044, 0.035430, 0.000000", \
          "0.126559, 0.122795, 0.118596, 0.110054, 0.084862, 0.042877, 0.000000", \
          "0.143526, 0.139557, 0.135130, 0.126123, 0.099560, 0.055288, 0.000000", \
          "0.165818, 0.161580, 0.156852, 0.147234, 0.118869, 0.071593, 0.009483" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (! \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153375, 0.153419, 0.153467, 0.153564, 0.153853, 0.154334, 0.154965");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.147247, 0.147375, 0.147519, 0.147810, 0.148669, 0.150101, 0.151983");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ( \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.026147, 0.026190, 0.026238, 0.026336, 0.026624, 0.027105, 0.027737");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.030274, 0.030402, 0.030546, 0.030837, 0.031696, 0.033128, 0.035010");
        }
      }
    }
    bus(EMA) {
      bus_type : example_sram_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003545;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.068671, 1.120849", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.067827, 1.120005", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.066886, 1.119064", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.064972, 1.117150", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.059328, 1.111506", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.102098", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.089739" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.068671, 1.120849", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.067827, 1.120005", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.066886, 1.119064", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.064972, 1.117150", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.059328, 1.111506", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.102098", \
          "1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.050091, 1.089739" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.233037, 1.285215", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.232193, 1.284371", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.231252, 1.283430", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.229338, 1.281516", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.223694, 1.275872", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.266464", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.254105" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.233037, 1.285215", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.232193, 1.284371", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.231252, 1.283430", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.229338, 1.281516", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.223694, 1.275872", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.266464", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.254105" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006155;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.110116, 0.109725, 0.109290, 0.108404, 0.105790, 0.101434, 0.095712", \
          "0.109272, 0.108882, 0.108446, 0.107560, 0.104947, 0.100591, 0.094868", \
          "0.108332, 0.107941, 0.107506, 0.106619, 0.104006, 0.099650, 0.093927", \
          "0.106418, 0.106027, 0.105592, 0.104705, 0.102092, 0.097736, 0.092014", \
          "0.100773, 0.100383, 0.099947, 0.099061, 0.096447, 0.092092, 0.086369", \
          "0.091366, 0.090975, 0.090539, 0.089653, 0.087040, 0.082684, 0.076961", \
          "0.079006, 0.078615, 0.078180, 0.077294, 0.074680, 0.070324, 0.064602" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.115565, 0.117835, 0.120368, 0.125521, 0.140717, 0.166044, 0.199319", \
          "0.114721, 0.116992, 0.119525, 0.124678, 0.139874, 0.165201, 0.198476", \
          "0.113781, 0.116051, 0.118584, 0.123737, 0.138933, 0.164260, 0.197535", \
          "0.111867, 0.114137, 0.116670, 0.121823, 0.137019, 0.162346, 0.195621", \
          "0.106222, 0.108493, 0.111025, 0.116178, 0.131375, 0.156702, 0.189976", \
          "0.096814, 0.099085, 0.101618, 0.106771, 0.121967, 0.147294, 0.180569", \
          "0.084455, 0.086726, 0.089258, 0.094411, 0.109607, 0.134934, 0.168209" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.144130, 0.143164, 0.142088, 0.139898, 0.133440, 0.122676, 0.108534", \
          "0.145651, 0.144686, 0.143609, 0.141419, 0.134961, 0.124197, 0.110055", \
          "0.147347, 0.146382, 0.145306, 0.143116, 0.136658, 0.125893, 0.111752", \
          "0.150800, 0.149834, 0.148758, 0.146568, 0.140110, 0.129346, 0.115204", \
          "0.160980, 0.160015, 0.158939, 0.156749, 0.150290, 0.139526, 0.125384", \
          "0.177948, 0.176983, 0.175906, 0.173716, 0.167258, 0.156494, 0.142352", \
          "0.200239, 0.199274, 0.198198, 0.196008, 0.189550, 0.178785, 0.164644" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164351, 0.160724, 0.156680, 0.148451, 0.124183, 0.083736, 0.030596", \
          "0.165872, 0.162246, 0.158201, 0.149972, 0.125704, 0.085257, 0.032118", \
          "0.167569, 0.163942, 0.159898, 0.151669, 0.127401, 0.086953, 0.033814", \
          "0.171021, 0.167394, 0.163350, 0.155121, 0.130853, 0.090406, 0.037266", \
          "0.181201, 0.177575, 0.173530, 0.165301, 0.141033, 0.100586, 0.047447", \
          "0.198169, 0.194543, 0.190498, 0.182269, 0.158001, 0.117554, 0.064415", \
          "0.220461, 0.216834, 0.212790, 0.204561, 0.180293, 0.139845, 0.086706" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.166326, 4.166705, 4.167128, 4.167989, 4.170527, 4.174756, 4.180313");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.959063, 3.959609, 3.960218, 3.961457, 3.965109, 3.971198, 3.979196");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.003620;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116055, 0.119917, 0.124225, 0.132988, 0.158833, 0.201909, 0.258500", \
          "0.117245, 0.121126, 0.125454, 0.134259, 0.160227, 0.203507, 0.260368", \
          "0.118573, 0.122473, 0.126824, 0.135676, 0.161781, 0.205290, 0.262451", \
          "0.121273, 0.125215, 0.129613, 0.138559, 0.164943, 0.208917, 0.266690", \
          "0.129236, 0.133302, 0.137836, 0.147062, 0.174269, 0.219614, 0.279189", \
          "0.142508, 0.146779, 0.151542, 0.161233, 0.189812, 0.237443, 0.300021", \
          "0.159945, 0.164485, 0.169549, 0.179850, 0.210231, 0.260866, 0.327390" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.135749, 0.141746, 0.148435, 0.162043, 0.202177, 0.269065, 0.356943", \
          "0.136939, 0.142955, 0.149664, 0.163314, 0.203570, 0.270664, 0.358810", \
          "0.138267, 0.144302, 0.151035, 0.164731, 0.205124, 0.272446, 0.360894", \
          "0.140967, 0.147044, 0.153823, 0.167614, 0.208286, 0.276074, 0.365132", \
          "0.148930, 0.155131, 0.162046, 0.176117, 0.217612, 0.286771, 0.377631", \
          "0.162202, 0.168608, 0.175752, 0.190288, 0.233155, 0.304600, 0.398464", \
          "0.179639, 0.186314, 0.193759, 0.208905, 0.253574, 0.328023, 0.425833" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095067, 0.094698, 0.094286, 0.093449, 0.090978, 0.086860, 0.108094", \
          "0.095911, 0.095542, 0.095130, 0.094292, 0.091821, 0.087703, 0.108094", \
          "0.096852, 0.096482, 0.096071, 0.095233, 0.092762, 0.088644, 0.108094", \
          "0.098766, 0.098396, 0.097985, 0.097147, 0.094676, 0.090558, 0.108094", \
          "0.104410, 0.104041, 0.103629, 0.102791, 0.100321, 0.096203, 0.108094", \
          "0.113818, 0.113449, 0.113037, 0.112199, 0.109728, 0.105610, 0.108094", \
          "0.126177, 0.125808, 0.125396, 0.124559, 0.122088, 0.117970, 0.112560" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.114761, 0.116527, 0.118497, 0.122504, 0.134321, 0.154016, 0.179892", \
          "0.115605, 0.117371, 0.119340, 0.123347, 0.135164, 0.154860, 0.180735", \
          "0.116546, 0.118311, 0.120281, 0.124288, 0.136105, 0.155801, 0.181676", \
          "0.118460, 0.120225, 0.122195, 0.126202, 0.138019, 0.157714, 0.183590", \
          "0.124104, 0.125870, 0.127839, 0.131846, 0.143664, 0.163359, 0.189235", \
          "0.133512, 0.135278, 0.137247, 0.141254, 0.153071, 0.172767, 0.198642", \
          "0.145871, 0.147637, 0.149607, 0.153614, 0.165431, 0.185126, 0.211002" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.233037, 1.285215", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.232193, 1.284371", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.231252, 1.283430", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.229338, 1.281516", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.223694, 1.275872", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.266464", \
          "1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.214457, 1.254105" \
        );
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.353754;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.162543;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.348989;
    }
  }
}
