============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  06:20:48 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)       launch                                          0 R 
in_reg_reg[3][0]/CP                                        0             0 R 
in_reg_reg[3][0]/Q       HS65_LS_DFPRQX27      32 125.1  152  +269     269 F 
S0[5].U0/e0[0] 
  g18437/A0                                                     +0     269   
  g18437/CO              HS65_LS_HA1X4          1   6.6   52  +148     417 F 
  g18399/A0                                                     +0     417   
  g18399/CO              HS65_LS_FA1X4          1   6.6   66  +161     578 F 
  g18343/A0                                                     +0     579   
  g18343/CO              HS65_LS_FA1X4          1   6.6   65  +168     747 F 
  g18304/A0                                                     +0     747   
  g18304/CO              HS65_LS_FA1X4          1   6.6   66  +168     915 F 
  g18255/A0                                                     +0     915   
  g18255/CO              HS65_LS_FA1X4          1   6.6   63  +168    1083 F 
  g18210/A0                                                     +0    1083   
  g18210/CO              HS65_LS_FA1X4          1   6.6   63  +167    1250 F 
  g18172/A0                                                     +0    1250   
  g18172/CO              HS65_LS_FA1X4          1   6.6   63  +167    1417 F 
  g18140/A0                                                     +0    1417   
  g18140/CO              HS65_LS_FA1X4          1   6.6   66  +167    1584 F 
  g18113/A0                                                     +0    1584   
  g18113/S0              HS65_LS_FA1X4          1   4.2   51  +224    1808 R 
  g18085/A0                                                     +0    1808   
  g18085/S0              HS65_LS_HA1X4          9  40.8  274  +276    2084 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                     +0    2084   
    g827/S0              HS65_LS_FA1X4          1   6.6   68  +316    2400 R 
    g813/A0                                                     +0    2400   
    g813/S0              HS65_LS_FA1X4          1   6.4   64  +233    2633 R 
    g302/B0                                                     +0    2633   
    g302/S0              HS65_LS_FA1X4          1   5.4   57  +231    2864 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                    +0    2864   
    g1018/S0             HS65_LS_FA1X4          1   6.6   67  +229    3093 R 
    g1002/A0                                                    +0    3093   
    g1002/S0             HS65_LS_FA1X4          1   6.4   61  +210    3303 F 
    g282/B0                                                     +0    3303   
    g282/CO              HS65_LS_FA1X4          1   6.6   64  +167    3470 F 
    g281/A0                                                     +0    3470   
    g281/CO              HS65_LS_FA1X4          1   6.6   64  +167    3637 F 
    g280/A0                                                     +0    3637   
    g280/CO              HS65_LS_FA1X4          1   6.6   64  +167    3804 F 
    g279/A0                                                     +0    3805   
    g279/CO              HS65_LS_FA1X4          1   6.6   64  +167    3972 F 
    g278/A0                                                     +0    3972   
    g278/CO              HS65_LS_FA1X4          1   6.6   64  +167    4139 F 
    g277/A0                                                     +0    4139   
    g277/CO              HS65_LS_FA1X4          1   6.6   64  +167    4306 F 
    g276/A0                                                     +0    4306   
    g276/CO              HS65_LS_FA1X4          1   6.3   62  +166    4472 F 
    g275/A                                                      +0    4472   
    g275/Z               HS65_LSS_XOR3X2        1   3.6   92  +155    4627 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[5].U0/f7[10] 
reg_f7_reg[5][9]/D  <<<  HS65_LS_DFPHQX9                        +0    4627   
reg_f7_reg[5][9]/CP      setup                             0  +185    4812 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)       capture                                     12104 R 
                         adjustments                          -100   12004   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    7192ps 
Start-point  : in_reg_reg[3][0]/CP
End-point    : reg_f7_reg[5][9]/D
