set_max_delay 4.0 -rise -fall -through and1 -fall_through adder1 -to [get_ports clk*] -ignore_clock_latency -probe -reset_path
