# do run_amber_uvm.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:43:35 on Mar 28,2020
# vlog "+incdir+format" amber_pkg.sv 
# -- Compiling package amber_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) amber_pkg.sv(3): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: GUVM_sequence.sv(22): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(23): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(24): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(25): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# 
# Top level modules:
# 	--none--
# End time: 08:43:35 on Mar 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:43:35 on Mar 28,2020
# vlog -f file.f 
# -- Compiling module a25_alu
# -- Compiling module a25_barrel_shift
# -- Compiling module a25_coprocessor
# -- Compiling module a25_core
# -- Compiling module a25_dcache
# -- Compiling module a25_decode
# -- Compiling module a25_execute
# -- Compiling module a25_fetch
# -- Compiling module a25_icache
# -- Compiling module a25_mem
# -- Compiling module a25_multiply
# -- Compiling module a25_register_bank
# -- Compiling module a25_shifter
# -- Compiling module a25_wishbone
# -- Compiling module a25_wishbone_buf
# -- Compiling module a25_write_back
# -- Compiling module generic_sram_line_en
# -- Compiling module generic_sram_byte_en
# -- Compiling module boot_mem32
# -- Compiling module boot_mem128
# 
# Top level modules:
# 	a25_core
# 	boot_mem32
# 	boot_mem128
# End time: 08:43:36 on Mar 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:43:36 on Mar 28,2020
# vlog GUVM_interface.sv 
# -- Compiling interface GUVM_interface
# 
# Top level modules:
# 	--none--
# End time: 08:43:36 on Mar 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:43:36 on Mar 28,2020
# vlog top.sv 
# -- Compiling module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package amber_package
# ** Note: (vlog-2286) top.sv(6): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	top
# End time: 08:43:37 on Mar 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 1
# vsim top 
# Start time: 08:43:37 on Mar 28,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: GUVM_sequence.sv(22): (vopt-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(23): (vopt-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(24): (vopt-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: GUVM_sequence.sv(25): (vopt-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# ** Warning: amber_seq_item.sv(41): (vopt-2250) Function "setup" has no return value assignment.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.GUVM_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.amber_package(fast)
# Loading work.top(fast)
# Loading work.a25_core(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test GUVM_test...
# UVM_INFO GUVM_env.sv(20) @ 0: uvm_test_top.env_h [] Called env::connect_phase
# test have started 
# monitor starts
# result: 00000000000000000000000000000000
# MONITOR OUTPUT IS: 00000000000000000000000000000000
# driver starts
# driver is fetching
# driver is fetshing the first load
# inst = xxxx xxxxxxxx xxxx 0101 xxxxxxxxxxxx 
# rs1 address = 5 and data = 2985317987
# driver is fetshing the second load
# inst = xxxx xxxxxxxx xxxx 0100 xxxxxxxxxxxx 
# rs2 address = 4 and data = 1189058957
# drive is fetching the instruction
# inst is xxxx xx x xxxx x xxxx xxxx xxxxxxxx x
# rs1 address = x and rs2 address = x and rd address = x
# Instruction with x's =xxxx4xxx
# Instruction with x's =xxxx4xxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# Instruction with x's =xxxxXxxx
# driver is fetshing the result
# inst = xxxx xxxxxxxx xxxx 0011 xxxxxxxxxxxx 
# rd address = 3
# result: 00000000000000000000000000000000
# command sequence : inst =xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 64  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 08:43:41 on Mar 28,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
