<?xml version='1.0' encoding='UTF-8'?>
<!DOCTYPE bookmap PUBLIC "-//OASIS//DTD DITA BookMap//EN" "bookmap.dtd" []>
<bookmap id="Intel_P1278_3_LDK_User_Guide_CDNS_r0_9GA">
  <booktitle>
    <mainbooktitle>P12<keyword keyref="process"/>.<keyword keyref="dotprocess"/>
      <keyword keyref="brand"/> PDK <keyword keyref="releasenum"/> Library Development Kit<ph
        audience="CDNS_only"> for Cadence Tools</ph><ph audience="Internal">
      — INTERNAL ONLY</ph></mainbooktitle>
  </booktitle>
  <bookmeta>
    <author>Intel Corporation</author>
    <critdates>
      <revised modified="August 2024"/>
    </critdates>

    <othermeta name="Document Category" content="User Guide"/>
    <othermeta name="Legal Classification" audience="confidential" content="Intel Confidential"/>
    <othermeta name="Legal Classification" audience="top-secret" content="Intel Top Secret"/>
    <bookchangehistory>
      <approved>
        <revisionid>1.0</revisionid>
      </approved>
    </bookchangehistory>
  </bookmeta>

  <frontmatter>
    <keydef keys="process">
      <topicmeta>
        <keywords>
          <keyword>78</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="dotprocess">
      <topicmeta>
        <keywords>
          <keyword>3</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="dotNumber">
      <topicmeta>
        <keywords>
          <keyword>Three</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="releasenum">
      <topicmeta>
        <keywords>
          <keyword>0.9GA</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="kitname">
      <topicmeta>
        <keywords>
          <keyword>pdk783_r0.9GA</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="brand">
      <topicmeta>
        <keywords>
          <keyword>(Intel 18A)</keyword>
        </keywords>
      </topicmeta>
    </keydef>
    <keydef keys="SurveyLink" href="https://intel.az1.qualtrics.com/jfe/form/SV_397NeIs86Tj9RwG"
      format="html" scope="external"/>
    <notices href="../frontmatter/terms-and-conditions.dita" toc="no"/>
    <notices href="../frontmatter/revhistory.dita" toc="no"/>
    <booklists>
      <toc/>
      <tablelist/>
      <figurelist/>
    </booklists>
    <mapref href="../frontmatter/common_scheme.ditamap"/>
  </frontmatter>

  <chapter>
    <topicref href="../chapters/introduction/topics/introduction.dita">
      <topicref href="../chapters/introduction/topics/terminology.dita"/>
      <topicref href="../chapters/introduction/topics/ldk_directory_structure.dita"/>
      <topicref href="../chapters/introduction/topics/setting_up_the_library_development_kit.dita">
        <topicref href="../chapters/introduction/topics/setting_up_the_pdk.dita"/>
        <topicref href="../chapters/introduction/topics/cad_tools.dita"/>
        <topicref href="../chapters/introduction/topics/environment_pre-setup_for_administrator.dita">
          <topicref href="../chapters/introduction/topics/creating_the_demonstration_library.dita"/>
          <topicref href="../chapters/introduction/topics/environment_variables_for_ldk_setup.dita"/>
        </topicref>
        <topicref href="../chapters/introduction/topics/environment_setup_for_lab_user.dita"/>
        <topicref href="../chapters/introduction/topics/reset_ldk_work_area_procedure.dita"/>
      </topicref>
      <topicref href="../chapters/introduction/topics/compute_resources.dita"/>
    </topicref>
    <topicref href="../chapters/netlists_and_physical_views/topics/netlists_and_physical_views.dita">
      <topicref href="../chapters/netlists_and_physical_views/topics/stream_file_gdsii.dita"/>
      <topicref href="../chapters/netlists_and_physical_views/topics/oasis_design_file_oasis.dita"/>
      <topicref
        href="../chapters/netlists_and_physical_views/topics/circuit_description_language.dita"/>
      <topicref href="../chapters/netlists_and_physical_views/topics/container_cell_generation.dita"/>
      <topicref href="../chapters/netlists_and_physical_views/topics/lvs.dita"/>
      <topicref
        href="../chapters/netlists_and_physical_views/topics/parasitic_extraction_and_spef_generation.dita"/>
      <topicref href="../chapters/netlists_and_physical_views/topics/user_actions3.dita">
        <topicref href="../chapters/netlists_and_physical_views/topics/getting_started.dita"/>
        <topicref
          href="../chapters/netlists_and_physical_views/topics/auto_lib_view_generation_form.dita">
          <topicref
            href="../chapters/netlists_and_physical_views/topics/mode_gdscdl_generation.dita"/>
          <topicref href="../chapters/netlists_and_physical_views/topics/mode_spef_generation.dita"
          />
        </topicref>
      </topicref>
    </topicref>
    <topicref href="../chapters/layout_abstracts_and_lef_files/topics/layout_abstracts_and_lef_files.dita">
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/layout_abstracts.dita"/>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/library_exchange_format.dita"/>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/user_actions2.dita"/>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/options_file.dita"/>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/pins_step.dita">
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/overview1.dita"/>
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/demonstration.dita"/>
      </topicref>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/extract_step.dita">
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/overview3.dita"/>
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/demonstration2.dita"/>
      </topicref>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/abstract_step.dita">
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/overview2.dita"/>
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/demonstration1.dita"/>
      </topicref>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/customization_of_the_abstract_generation_flow.dita"/>
      <topicref href="../chapters/layout_abstracts_and_lef_files/topics/exporting_lef.dita">
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/overview1.dita"/>
        <topicref href="../chapters/layout_abstracts_and_lef_files/topics/demonstration3.dita"/>
      </topicref>
    </topicref>
    <topicref href="../chapters/power_grid_library/topics/power_grid_library.dita">
      <topicref href="../chapters/power_grid_library/topics/types_of_power_grid_views.dita"/>
      <topicref href="../chapters/power_grid_library/topics/required_collateral.dita"/>
      <topicref href="../chapters/power_grid_library/topics/user_actions.dita"/>
      <topicref href="../chapters/power_grid_library/topics/warning_explanations.dita"/>
    </topicref>
    <topicref href="../chapters/timing_liberty_and_verilog/topics/timing_liberty_and_verilog.dita">
      <topicref href="../chapters/timing_liberty_and_verilog/topics/timing_liberty.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/setup_environment_and_run_directory2.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/generate_template.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/run_characterization_library_base_ulvt.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/generate_verilog_model_library_base_ulvt.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/run_characterization_library_seq_ulvt.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/generate_verilog_model_library_seq_ulvt.dita"/>
      <topicref href="../chapters/timing_liberty_and_verilog/topics/library_characterization_kit_lck.dita">
        <topicref href="../chapters/timing_liberty_and_verilog/topics/overview4.dita"/>
        <topicref href="../chapters/timing_liberty_and_verilog/topics/liberate_shell_environment_variable_setup.dita"/>
        <topicref href="../chapters/timing_liberty_and_verilog/topics/template_creation_gentemp.dita"/>
        <topicref href="../chapters/timing_liberty_and_verilog/topics/characterization_unified,_mpvt.dita"/>
        <topicref href="../chapters/timing_liberty_and_verilog/topics/monte_carlo_flow.dita"/>
        <topicref href="../chapters/timing_liberty_and_verilog/topics/distributed_processing_setup_netbatch_distribution.dita"/>
      </topicref>
    </topicref>
    <topicref href="../chapters/quality_assurance/topics/quality_assurance_qa.dita">
      <topicref href="../chapters/quality_assurance/topics/timing_liberty_qa.dita">
        <topicref href="../chapters/quality_assurance/topics/setup_environment_and_run_directory1.dita"/>
        <topicref href="../chapters/quality_assurance/topics/pre-requisite.dita"/>
        <topicref href="../chapters/quality_assurance/topics/qa_liberty.dita"/>
      </topicref>
      <topicref href="../chapters/quality_assurance/topics/power_grid_views_qa.dita"/>
      <topicref href="../chapters/quality_assurance/topics/layout_versus_schematic_gds_versus_cdl.dita"/>
      <topicref href="../chapters/quality_assurance/topics/cadence_pegasus_fastxor.dita"/>
      <topicref href="../chapters/quality_assurance/topics/layout_summary_report_comparison_optional.dita"/>
      <topicref href="../chapters/quality_assurance/topics/schematic_versus_cdl.dita">
        <topicref href="../chapters/quality_assurance/topics/setup_environment_and_run_directory.dita"/>
        <topicref href="../chapters/quality_assurance/topics/user_actions1.dita"/>
      </topicref>
      <topicref href="../chapters/quality_assurance/topics/flow_testing_standard_cells.dita"/>
      <topicref href="../chapters/quality_assurance/topics/cross_view_check.dita">
        <topicref href="../chapters/quality_assurance/topics/view_check_command_reference.dita"/>
      </topicref>
    </topicref>
  </chapter>
</bookmap>
