<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1254
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3642.17 --||-- Mem Ch  0: Reads (MB/s):  2384.03 --|
|--            Writes(MB/s):  3060.04 --||--            Writes(MB/s):  2059.86 --|
|-- Mem Ch  1: Reads (MB/s):  3660.00 --||-- Mem Ch  1: Reads (MB/s):  2412.88 --|
|--            Writes(MB/s):  3069.33 --||--            Writes(MB/s):  2074.35 --|
|-- Mem Ch  2: Reads (MB/s):  3653.52 --||-- Mem Ch  2: Reads (MB/s):  2413.73 --|
|--            Writes(MB/s):  3061.83 --||--            Writes(MB/s):  2063.78 --|
|-- Mem Ch  3: Reads (MB/s):  3662.74 --||-- Mem Ch  3: Reads (MB/s):  2402.40 --|
|--            Writes(MB/s):  3066.04 --||--            Writes(MB/s):  2073.30 --|
|-- NODE 0 Mem Read (MB/s) : 14618.44 --||-- NODE 1 Mem Read (MB/s) :  9613.03 --|
|-- NODE 0 Mem Write(MB/s) : 12257.24 --||-- NODE 1 Mem Write(MB/s) :  8271.29 --|
|-- NODE 0 P. Write (T/s):     162921 --||-- NODE 1 P. Write (T/s):     145025 --|
|-- NODE 0 Memory (MB/s):    26875.68 --||-- NODE 1 Memory (MB/s):    17884.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24231.47                --|
            |--                System Write Throughput(MB/s):      20528.53                --|
            |--               System Memory Throughput(MB/s):      44760.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1342
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9156          24      20 M   219 M     24       0     787 K
 1     197 M       823 K    33 M   258 M    212 M     0     536 K
-----------------------------------------------------------------------
 *     197 M       823 K    54 M   478 M    212 M     0    1324 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.73        Core1: 29.99        
Core2: 39.27        Core3: 19.74        
Core4: 16.80        Core5: 27.99        
Core6: 40.85        Core7: 19.49        
Core8: 36.85        Core9: 40.00        
Core10: 40.74        Core11: 32.72        
Core12: 35.98        Core13: 41.27        
Core14: 33.42        Core15: 31.26        
Core16: 35.22        Core17: 19.12        
Core18: 14.27        Core19: 29.21        
Core20: 14.15        Core21: 18.47        
Core22: 34.28        Core23: 30.41        
Core24: 37.42        Core25: 14.09        
Core26: 38.33        Core27: 42.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.57
DDR read Latency(ns)
Socket0: 699.97
Socket1: 1179.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 30.27        
Core2: 39.96        Core3: 20.27        
Core4: 16.93        Core5: 27.27        
Core6: 40.77        Core7: 19.49        
Core8: 50.42        Core9: 39.85        
Core10: 40.94        Core11: 33.02        
Core12: 35.66        Core13: 39.73        
Core14: 33.29        Core15: 30.83        
Core16: 35.07        Core17: 19.00        
Core18: 14.34        Core19: 28.69        
Core20: 14.16        Core21: 18.87        
Core22: 33.66        Core23: 30.89        
Core24: 35.84        Core25: 14.08        
Core26: 35.12        Core27: 43.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.44
Socket1: 27.53
DDR read Latency(ns)
Socket0: 701.36
Socket1: 1146.55
irq_total: 309283.283473093
cpu_total: 28.50
cpu_0: 43.22
cpu_1: 12.83
cpu_2: 11.30
cpu_3: 36.90
cpu_4: 38.56
cpu_5: 9.77
cpu_6: 9.57
cpu_7: 36.70
cpu_8: 0.07
cpu_9: 12.10
cpu_10: 49.40
cpu_11: 20.08
cpu_12: 8.24
cpu_13: 64.30
cpu_14: 9.91
cpu_15: 1.46
cpu_16: 45.68
cpu_17: 40.16
cpu_18: 42.62
cpu_19: 26.66
cpu_20: 37.43
cpu_21: 64.89
cpu_22: 49.53
cpu_23: 32.11
cpu_24: 1.33
cpu_25: 41.02
cpu_26: 8.91
cpu_27: 43.48
enp130s0f0_tx_bytes_phy: 6186496219
enp130s0f1_tx_bytes_phy: 6205861344
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12392357563
enp130s0f0_rx_bytes: 6666568265
enp130s0f1_rx_bytes: 6650303971
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13316872236
enp130s0f0_tx_bytes: 6179836281
enp130s0f1_tx_bytes: 6199107977
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12378944258
enp130s0f0_rx_packets_phy: 873086
enp130s0f1_rx_packets_phy: 839571
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1712657
enp130s0f0_rx_bytes_phy: 6711506230
enp130s0f1_rx_bytes_phy: 6694356063
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13405862293
enp130s0f0_tx_packets_phy: 759867
enp130s0f1_tx_packets_phy: 789703
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1549570
enp130s0f0_rx_packets: 873088
enp130s0f1_rx_packets: 839561
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1712649
enp130s0f0_tx_packets: 699174
enp130s0f1_tx_packets: 729814
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1428988


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.47        Core1: 28.91        
Core2: 38.21        Core3: 20.23        
Core4: 17.37        Core5: 26.29        
Core6: 36.58        Core7: 19.09        
Core8: 44.27        Core9: 40.09        
Core10: 40.79        Core11: 33.24        
Core12: 35.62        Core13: 41.12        
Core14: 31.89        Core15: 31.87        
Core16: 35.20        Core17: 19.06        
Core18: 14.27        Core19: 28.75        
Core20: 14.16        Core21: 19.34        
Core22: 34.03        Core23: 31.20        
Core24: 36.66        Core25: 14.14        
Core26: 37.35        Core27: 45.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 27.88
DDR read Latency(ns)
Socket0: 694.79
Socket1: 1163.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 30.42        
Core2: 39.70        Core3: 19.52        
Core4: 16.80        Core5: 27.54        
Core6: 39.61        Core7: 19.80        
Core8: 45.30        Core9: 39.99        
Core10: 41.02        Core11: 33.26        
Core12: 35.52        Core13: 40.87        
Core14: 32.83        Core15: 32.64        
Core16: 35.17        Core17: 19.14        
Core18: 14.09        Core19: 29.64        
Core20: 14.10        Core21: 19.42        
Core22: 33.39        Core23: 33.52        
Core24: 36.81        Core25: 14.16        
Core26: 35.76        Core27: 36.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 26.99
DDR read Latency(ns)
Socket0: 711.75
Socket1: 1121.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.18        Core1: 29.02        
Core2: 38.52        Core3: 16.71        
Core4: 16.36        Core5: 26.81        
Core6: 39.06        Core7: 18.48        
Core8: 40.81        Core9: 38.89        
Core10: 40.65        Core11: 31.91        
Core12: 35.30        Core13: 39.91        
Core14: 32.38        Core15: 40.98        
Core16: 34.73        Core17: 17.99        
Core18: 13.55        Core19: 27.65        
Core20: 14.06        Core21: 17.91        
Core22: 33.71        Core23: 29.69        
Core24: 35.08        Core25: 13.70        
Core26: 33.64        Core27: 9.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 21.31
DDR read Latency(ns)
Socket0: 808.27
Socket1: 1266.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.17        Core1: 28.85        
Core2: 37.22        Core3: 16.99        
Core4: 16.38        Core5: 27.01        
Core6: 37.30        Core7: 18.13        
Core8: 42.23        Core9: 39.13        
Core10: 40.65        Core11: 32.26        
Core12: 35.00        Core13: 40.05        
Core14: 31.56        Core15: 38.99        
Core16: 34.75        Core17: 17.84        
Core18: 13.49        Core19: 27.58        
Core20: 14.14        Core21: 18.22        
Core22: 34.12        Core23: 30.56        
Core24: 35.95        Core25: 13.68        
Core26: 32.82        Core27: 9.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.83
Socket1: 21.42
DDR read Latency(ns)
Socket0: 805.99
Socket1: 1271.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5352
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413101194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413104362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206647386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206647386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206634321; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206634321; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206635164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206635164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206642480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206642480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005526697; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5598869; Consumed Joules: 341.73; Watts: 56.90; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4699584; Consumed DRAM Joules: 71.90; DRAM Watts: 11.97
S1P0; QPIClocks: 14413118286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413122074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206655927; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206655927; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206656309; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206656309; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206657685; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206657685; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206658711; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206658711; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005587391; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5912940; Consumed Joules: 360.90; Watts: 60.09; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4205836; Consumed DRAM Joules: 64.35; DRAM Watts: 10.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15bb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.38   0.44    0.92      32 M     44 M    0.27    0.47    0.02    0.03     3864     2925      157     64
   1    1     0.09   0.83   0.10    0.60    5673 K   7738 K    0.27    0.27    0.01    0.01      168      496       37     61
   2    0     0.08   0.65   0.12    0.60    6271 K   6397 K    0.02    0.20    0.01    0.01       56      129      163     63
   3    1     0.06   0.24   0.26    0.70      43 M     53 M    0.18    0.38    0.07    0.09     3864     3603       22     60
   4    0     0.12   0.34   0.35    0.82      27 M     40 M    0.31    0.49    0.02    0.03     3528     3214       48     64
   5    1     0.07   0.95   0.07    0.60    2829 K   4988 K    0.43    0.21    0.00    0.01      112       79       10     61
   6    0     0.07   0.67   0.10    0.60    4707 K   5193 K    0.09    0.20    0.01    0.01      224      114       23     64
   7    1     0.06   0.22   0.28    0.73      40 M     50 M    0.21    0.40    0.07    0.08     3808     3806       15     60
   8    0     0.00   0.28   0.00    0.60      42 K     59 K    0.29    0.07    0.02    0.03      168        9        1     64
   9    1     0.08   0.77   0.10    0.60    7582 K   8805 K    0.14    0.19    0.01    0.01       56       29      173     60
  10    0     0.05   0.12   0.43    0.91     127 M    140 M    0.09    0.13    0.25    0.27     5040      166     9826     62
  11    1     0.13   0.90   0.14    0.60    9957 K     13 M    0.24    0.26    0.01    0.01      280       46      203     58
  12    0     0.06   0.79   0.08    0.60    3669 K   4236 K    0.13    0.30    0.01    0.01      336      446       26     63
  13    1     0.17   0.21   0.81    1.20     136 M    159 M    0.15    0.17    0.08    0.09     5376      173    10192     58
  14    0     0.08   0.70   0.11    0.60    3707 K   4257 K    0.13    0.27    0.00    0.01      280      270       36     64
  15    1     0.01   0.37   0.03    0.60     680 K   1326 K    0.49    0.07    0.01    0.01       56       16       23     58
  16    0     0.09   0.19   0.47    0.95     148 M    162 M    0.09    0.13    0.16    0.17     5768    12330       21     63
  17    1     0.10   0.31   0.34    0.81      44 M     55 M    0.19    0.39    0.04    0.05     3304     3822      172     59
  18    0     0.11   0.33   0.32    0.78      21 M     31 M    0.32    0.60    0.02    0.03     4480     3392        4     64
  19    1     0.20   0.92   0.21    0.63      10 M     13 M    0.25    0.40    0.01    0.01      168      278      127     60
  20    0     0.06   0.22   0.28    0.74      17 M     27 M    0.35    0.64    0.03    0.04     5488     3537       10     64
  21    1     0.16   0.20   0.80    1.20      84 M    115 M    0.27    0.35    0.05    0.07     6104     8094       50     60
  22    0     0.17   0.25   0.67    1.19     143 M    161 M    0.11    0.15    0.08    0.09     5096    12191      158     64
  23    1     0.06   0.25   0.23    0.65      44 M     53 M    0.17    0.34    0.08    0.10     1344        5     2478     61
  24    0     0.01   0.35   0.03    0.60     638 K   1239 K    0.48    0.04    0.01    0.01       56        7        7     64
  25    1     0.07   0.20   0.35    0.82      26 M     39 M    0.31    0.54    0.04    0.06     4032     4323        5     60
  26    0     0.06   0.67   0.10    0.60    3953 K   4407 K    0.10    0.27    0.01    0.01       56       57      141     65
  27    1     0.03   0.08   0.38    0.85     112 M    122 M    0.09    0.13    0.35    0.38     3528       15     8229     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.32   0.25    0.85     542 M    633 M    0.14    0.29    0.05    0.06    34440    38787    10621     56
 SKT    1     0.09   0.31   0.29    0.85     570 M    700 M    0.19    0.30    0.04    0.05    32200    24785    21736     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.27    0.85    1112 M   1334 M    0.17    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.87 %

 C1 core residency: 49.32 %; C3 core residency: 8.45 %; C6 core residency: 10.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       47 G     47 G   |   48%    48%   
 SKT    1       53 G     53 G   |   55%    55%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  200 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    82.33    63.54     288.43      61.40         125.11
 SKT   1    49.58    42.00     301.25      54.28         137.64
---------------------------------------------------------------------------------------------------------------
       *    131.91    105.53     589.68     115.69         131.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 169e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3150.19 --||-- Mem Ch  0: Reads (MB/s):  1673.60 --|
|--            Writes(MB/s):  2123.86 --||--            Writes(MB/s):  1805.04 --|
|-- Mem Ch  1: Reads (MB/s):  3153.23 --||-- Mem Ch  1: Reads (MB/s):  1664.67 --|
|--            Writes(MB/s):  2122.58 --||--            Writes(MB/s):  1808.24 --|
|-- Mem Ch  2: Reads (MB/s):  3152.78 --||-- Mem Ch  2: Reads (MB/s):  1684.95 --|
|--            Writes(MB/s):  2117.91 --||--            Writes(MB/s):  1801.82 --|
|-- Mem Ch  3: Reads (MB/s):  3167.17 --||-- Mem Ch  3: Reads (MB/s):  1705.77 --|
|--            Writes(MB/s):  2128.10 --||--            Writes(MB/s):  1813.05 --|
|-- NODE 0 Mem Read (MB/s) : 12623.36 --||-- NODE 1 Mem Read (MB/s) :  6728.99 --|
|-- NODE 0 Mem Write(MB/s) :  8492.44 --||-- NODE 1 Mem Write(MB/s) :  7228.14 --|
|-- NODE 0 P. Write (T/s):     155735 --||-- NODE 1 P. Write (T/s):     139000 --|
|-- NODE 0 Memory (MB/s):    21115.81 --||-- NODE 1 Memory (MB/s):    13957.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19352.36                --|
            |--                System Write Throughput(MB/s):      15720.59                --|
            |--               System Memory Throughput(MB/s):      35072.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1773
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8340           0      22 M   236 M    516       0    1001 K
 1     199 M       764 K    38 M   265 M    209 M     0    1099 K
-----------------------------------------------------------------------
 *     199 M       764 K    61 M   501 M    209 M     0    2100 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 25.72        
Core2: 26.46        Core3: 18.10        
Core4: 16.59        Core5: 39.28        
Core6: 27.77        Core7: 17.83        
Core8: 34.57        Core9: 34.65        
Core10: 28.12        Core11: 47.90        
Core12: 24.32        Core13: 12.39        
Core14: 33.44        Core15: 29.71        
Core16: 32.46        Core17: 16.82        
Core18: 12.67        Core19: 32.87        
Core20: 15.60        Core21: 18.93        
Core22: 35.71        Core23: 13.01        
Core24: 37.67        Core25: 14.09        
Core26: 32.71        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 18.05
DDR read Latency(ns)
Socket0: 838.60
Socket1: 1564.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.17        Core1: 25.46        
Core2: 26.45        Core3: 17.97        
Core4: 16.41        Core5: 37.75        
Core6: 27.83        Core7: 17.60        
Core8: 35.99        Core9: 34.45        
Core10: 28.48        Core11: 48.73        
Core12: 24.13        Core13: 12.44        
Core14: 25.46        Core15: 29.77        
Core16: 32.48        Core17: 16.21        
Core18: 12.29        Core19: 30.55        
Core20: 16.07        Core21: 18.42        
Core22: 35.24        Core23: 13.03        
Core24: 38.16        Core25: 13.87        
Core26: 31.55        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 17.80
DDR read Latency(ns)
Socket0: 853.22
Socket1: 1554.86
irq_total: 376440.91521099
cpu_total: 28.30
cpu_0: 39.89
cpu_1: 5.85
cpu_2: 23.47
cpu_3: 32.71
cpu_4: 41.02
cpu_5: 0.27
cpu_6: 16.82
cpu_7: 38.56
cpu_8: 0.27
cpu_9: 5.25
cpu_10: 49.34
cpu_11: 11.77
cpu_12: 3.86
cpu_13: 60.84
cpu_14: 6.25
cpu_15: 10.77
cpu_16: 73.20
cpu_17: 35.04
cpu_18: 49.34
cpu_19: 8.05
cpu_20: 37.70
cpu_21: 62.50
cpu_22: 39.63
cpu_23: 43.22
cpu_24: 10.70
cpu_25: 40.16
cpu_26: 14.43
cpu_27: 31.65
enp130s0f0_rx_bytes: 6804133846
enp130s0f1_rx_bytes: 6181731982
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12985865828
enp130s0f0_rx_bytes_phy: 6822037585
enp130s0f1_rx_bytes_phy: 6221929796
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13043967381
enp130s0f0_rx_packets: 831226
enp130s0f1_rx_packets: 795919
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1627145
enp130s0f0_rx_packets_phy: 831217
enp130s0f1_rx_packets_phy: 795908
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1627125
enp130s0f0_tx_packets: 744249
enp130s0f1_tx_packets: 750876
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1495125
enp130s0f0_tx_packets_phy: 807417
enp130s0f1_tx_packets_phy: 810999
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1618416
enp130s0f0_tx_bytes_phy: 6231414562
enp130s0f1_tx_bytes_phy: 6243194654
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12474609216
enp130s0f0_tx_bytes: 6224406623
enp130s0f1_tx_bytes: 6236368592
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12460775215


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.53        Core1: 22.91        
Core2: 26.47        Core3: 18.18        
Core4: 16.49        Core5: 28.91        
Core6: 27.83        Core7: 17.28        
Core8: 33.60        Core9: 33.91        
Core10: 28.43        Core11: 48.43        
Core12: 24.15        Core13: 12.44        
Core14: 25.84        Core15: 30.01        
Core16: 32.48        Core17: 16.54        
Core18: 12.13        Core19: 30.83        
Core20: 16.61        Core21: 17.93        
Core22: 34.36        Core23: 12.73        
Core24: 38.12        Core25: 13.73        
Core26: 31.59        Core27: 41.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 17.51
DDR read Latency(ns)
Socket0: 845.37
Socket1: 1596.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.25        Core1: 24.69        
Core2: 26.34        Core3: 16.45        
Core4: 17.27        Core5: 39.65        
Core6: 27.80        Core7: 17.31        
Core8: 34.64        Core9: 34.07        
Core10: 28.44        Core11: 48.41        
Core12: 24.22        Core13: 12.52        
Core14: 30.05        Core15: 30.18        
Core16: 32.44        Core17: 16.64        
Core18: 12.49        Core19: 30.90        
Core20: 15.91        Core21: 18.10        
Core22: 34.40        Core23: 12.71        
Core24: 38.13        Core25: 13.93        
Core26: 31.13        Core27: 40.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.46
Socket1: 17.43
DDR read Latency(ns)
Socket0: 852.80
Socket1: 1585.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.25        Core1: 24.32        
Core2: 25.74        Core3: 17.97        
Core4: 16.36        Core5: 37.38        
Core6: 27.47        Core7: 17.38        
Core8: 36.10        Core9: 34.17        
Core10: 28.48        Core11: 48.58        
Core12: 24.15        Core13: 12.50        
Core14: 26.04        Core15: 29.43        
Core16: 32.44        Core17: 16.66        
Core18: 12.22        Core19: 29.93        
Core20: 16.47        Core21: 18.56        
Core22: 35.59        Core23: 12.57        
Core24: 38.09        Core25: 13.66        
Core26: 31.18        Core27: 41.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 17.64
DDR read Latency(ns)
Socket0: 852.74
Socket1: 1577.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.81        Core1: 24.75        
Core2: 26.07        Core3: 17.55        
Core4: 16.99        Core5: 36.77        
Core6: 26.62        Core7: 17.34        
Core8: 36.31        Core9: 34.14        
Core10: 28.51        Core11: 48.51        
Core12: 24.14        Core13: 12.45        
Core14: 26.36        Core15: 29.33        
Core16: 32.43        Core17: 16.38        
Core18: 12.51        Core19: 31.20        
Core20: 15.82        Core21: 18.32        
Core22: 35.78        Core23: 12.61        
Core24: 37.94        Core25: 13.95        
Core26: 32.31        Core27: 40.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 17.56
DDR read Latency(ns)
Socket0: 863.76
Socket1: 1551.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6421
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411775110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411779310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205952338; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205952338; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205952939; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205952939; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205953922; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205953922; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205955048; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205955048; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004978246; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5681470; Consumed Joules: 346.77; Watts: 57.76; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4281392; Consumed DRAM Joules: 65.51; DRAM Watts: 10.91
S1P0; QPIClocks: 14411735646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411738414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205978899; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205978899; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205978880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205978880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205979882; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205979882; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205971265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205971265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005011548; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5712228; Consumed Joules: 348.65; Watts: 58.07; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3952470; Consumed DRAM Joules: 60.47; DRAM Watts: 10.07
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19e8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.34   0.40    0.87      28 M     40 M    0.29    0.50    0.02    0.03     3864      855       74     64
   1    1     0.05   0.60   0.08    0.60    1623 K   3383 K    0.52    0.14    0.00    0.01      168      152       40     61
   2    0     0.16   0.76   0.21    0.62    9816 K     11 M    0.17    0.40    0.01    0.01      112       15      314     63
   3    1     0.06   0.25   0.22    0.65      24 M     33 M    0.27    0.53    0.04    0.06     3920     1216        2     61
   4    0     0.16   0.40   0.40    0.87      29 M     42 M    0.29    0.49    0.02    0.03     3472      732      320     63
   5    1     0.00   0.49   0.00    0.60      78 K    115 K    0.32    0.08    0.01    0.02      168       11        1     61
   6    0     0.12   0.75   0.16    0.60    5730 K   6667 K    0.14    0.44    0.00    0.01      112       71       74     64
   7    1     0.12   0.40   0.30    0.76      26 M     36 M    0.27    0.51    0.02    0.03     3864     1269       93     60
   8    0     0.00   0.30   0.00    0.60     109 K    205 K    0.47    0.09    0.02    0.03        0       12        2     64
   9    1     0.08   0.55   0.15    0.61    6239 K   6679 K    0.07    0.07    0.01    0.01       56       20        0     60
  10    0     0.26   0.32   0.80    1.20     156 M    169 M    0.08    0.28    0.06    0.07     7896       36    21954     62
  11    1     0.13   0.69   0.20    0.60      12 M     13 M    0.08    0.13    0.01    0.01       56      636        1     59
  12    0     0.04   0.66   0.06    0.60    1399 K   2115 K    0.34    0.09    0.00    0.01       56        0       15     63
  13    1     0.28   0.37   0.77    1.20      35 M     77 M    0.54    0.48    0.01    0.03       56       97        7     59
  14    0     0.05   0.67   0.07    0.60    3345 K   3802 K    0.12    0.30    0.01    0.01      168      145       14     63
  15    1     0.10   0.69   0.14    0.60    7031 K   8661 K    0.19    0.26    0.01    0.01      168       75       53     59
  16    0     0.50   0.57   0.87    1.20     161 M    185 M    0.13    0.14    0.03    0.04      112       89       10     62
  17    1     0.08   0.32   0.26    0.70      23 M     34 M    0.32    0.53    0.03    0.04     2856     1203       27     59
  18    0     0.21   0.38   0.54    1.07      27 M     45 M    0.40    0.56    0.01    0.02     6104     1170      324     63
  19    1     0.07   0.75   0.09    0.60    3454 K   3963 K    0.13    0.23    0.01    0.01       56      222        2     59
  20    0     0.16   0.38   0.42    0.94      24 M     41 M    0.42    0.52    0.01    0.03     4088      773      184     64
  21    1     0.24   0.30   0.80    1.20      53 M     82 M    0.36    0.47    0.02    0.03     5320     1415      982     59
  22    0     0.12   0.25   0.49    1.02     123 M    137 M    0.10    0.23    0.10    0.11     5152    14235        0     64
  23    1     0.20   0.42   0.47    0.94      17 M     41 M    0.57    0.65    0.01    0.02     2296      321      109     60
  24    0     0.07   0.56   0.13    0.60    5531 K   5630 K    0.02    0.11    0.01    0.01       56       20       28     64
  25    1     0.07   0.22   0.33    0.80      23 M     34 M    0.32    0.60    0.03    0.05     3976     1427       11     60
  26    0     0.10   0.75   0.13    0.61    6233 K   6547 K    0.05    0.36    0.01    0.01      280       22      257     64
  27    1     0.04   0.18   0.21    0.62      60 M     66 M    0.10    0.20    0.17    0.18     4704       27     2920     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.15   0.44   0.33    0.94     583 M    698 M    0.17    0.33    0.03    0.03    31472    18175    23570     56
 SKT    1     0.11   0.38   0.29    0.85     295 M    443 M    0.33    0.48    0.02    0.03    27664     8091     4248     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.41   0.31    0.89     878 M   1142 M    0.23    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:   87 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.77 %

 C1 core residency: 51.92 %; C3 core residency: 2.68 %; C6 core residency: 10.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       42 G     42 G   |   44%    44%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  171 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    67.31    45.34     294.93      55.05         115.96
 SKT   1    35.39    38.59     293.19      50.78         132.83
---------------------------------------------------------------------------------------------------------------
       *    102.70    83.93     588.11     105.83         121.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_CTYPE = "en_US.UTF-8",
 ($Format:%ci ID=%h$)	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1acc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2791.40 --||-- Mem Ch  0: Reads (MB/s):  3482.99 --|
|--            Writes(MB/s):  2080.94 --||--            Writes(MB/s):  3166.09 --|
|-- Mem Ch  1: Reads (MB/s):  2807.57 --||-- Mem Ch  1: Reads (MB/s):  3505.01 --|
|--            Writes(MB/s):  2083.62 --||--            Writes(MB/s):  3175.71 --|
|-- Mem Ch  2: Reads (MB/s):  2808.19 --||-- Mem Ch  2: Reads (MB/s):  3522.40 --|
|--            Writes(MB/s):  2083.12 --||--            Writes(MB/s):  3173.33 --|
|-- Mem Ch  3: Reads (MB/s):  2815.77 --||-- Mem Ch  3: Reads (MB/s):  3504.26 --|
|--            Writes(MB/s):  2085.44 --||--            Writes(MB/s):  3174.74 --|
|-- NODE 0 Mem Read (MB/s) : 11222.93 --||-- NODE 1 Mem Read (MB/s) : 14014.66 --|
|-- NODE 0 Mem Write(MB/s) :  8333.13 --||-- NODE 1 Mem Write(MB/s) : 12689.88 --|
|-- NODE 0 P. Write (T/s):     147313 --||-- NODE 1 P. Write (T/s):     162571 --|
|-- NODE 0 Memory (MB/s):    19556.06 --||-- NODE 1 Memory (MB/s):    26704.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25237.59                --|
            |--                System Write Throughput(MB/s):      21023.01                --|
            |--               System Memory Throughput(MB/s):      46260.60                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ba3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9144          84      22 M   220 M    528      36     877 K
 1     198 M      1073 K    28 M   263 M    212 M     0     630 K
-----------------------------------------------------------------------
 *     198 M      1073 K    51 M   484 M    212 M    36    1507 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 36.32        
Core2: 32.53        Core3: 18.84        
Core4: 16.12        Core5: 37.91        
Core6: 27.52        Core7: 18.72        
Core8: 39.79        Core9: 39.20        
Core10: 42.91        Core11: 41.82        
Core12: 36.13        Core13: 39.64        
Core14: 33.30        Core15: 36.40        
Core16: 40.57        Core17: 19.20        
Core18: 13.74        Core19: 31.16        
Core20: 13.28        Core21: 27.69        
Core22: 44.87        Core23: 35.93        
Core24: 35.59        Core25: 15.35        
Core26: 35.64        Core27: 14.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 25.93
DDR read Latency(ns)
Socket0: 1011.34
Socket1: 794.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 36.20        
Core2: 32.57        Core3: 18.58        
Core4: 16.50        Core5: 39.35        
Core6: 25.25        Core7: 18.51        
Core8: 48.52        Core9: 39.31        
Core10: 42.89        Core11: 42.11        
Core12: 36.24        Core13: 39.66        
Core14: 33.55        Core15: 36.55        
Core16: 40.13        Core17: 19.63        
Core18: 13.82        Core19: 31.15        
Core20: 13.21        Core21: 27.63        
Core22: 44.83        Core23: 36.00        
Core24: 35.51        Core25: 15.31        
Core26: 33.95        Core27: 14.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 25.90
DDR read Latency(ns)
Socket0: 1017.87
Socket1: 795.95
irq_total: 317369.574187512
cpu_total: 28.54
cpu_0: 39.30
cpu_1: 2.33
cpu_2: 10.70
cpu_3: 41.89
cpu_4: 36.57
cpu_5: 0.20
cpu_6: 7.98
cpu_7: 44.28
cpu_8: 0.13
cpu_9: 18.09
cpu_10: 49.07
cpu_11: 4.12
cpu_12: 14.23
cpu_13: 59.18
cpu_14: 24.47
cpu_15: 13.90
cpu_16: 56.25
cpu_17: 35.51
cpu_18: 43.68
cpu_19: 8.18
cpu_20: 42.02
cpu_21: 75.33
cpu_22: 47.21
cpu_23: 37.17
cpu_24: 2.39
cpu_25: 39.30
cpu_26: 8.51
cpu_27: 37.43
enp130s0f0_tx_packets: 719270
enp130s0f1_tx_packets: 739059
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1458329
enp130s0f0_tx_packets_phy: 781411
enp130s0f1_tx_packets_phy: 799214
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1580625
enp130s0f0_rx_packets: 824120
enp130s0f1_rx_packets: 787271
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1611391
enp130s0f0_tx_bytes_phy: 6249026036
enp130s0f1_tx_bytes_phy: 6268414150
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12517440186
enp130s0f0_rx_bytes_phy: 6870304276
enp130s0f1_rx_bytes_phy: 6593531603
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13463835879
enp130s0f0_tx_bytes: 6242195391
enp130s0f1_tx_bytes: 6261611535
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12503806926
enp130s0f0_rx_bytes: 6824220840
enp130s0f1_rx_bytes: 6551002696
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13375223536
enp130s0f0_rx_packets_phy: 824138
enp130s0f1_rx_packets_phy: 787299
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1611437


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 34.74        
Core2: 32.42        Core3: 18.60        
Core4: 16.06        Core5: 28.75        
Core6: 27.72        Core7: 18.44        
Core8: 38.64        Core9: 38.77        
Core10: 42.00        Core11: 43.06        
Core12: 36.20        Core13: 38.69        
Core14: 32.70        Core15: 36.57        
Core16: 40.71        Core17: 19.56        
Core18: 13.82        Core19: 30.94        
Core20: 13.18        Core21: 27.61        
Core22: 44.90        Core23: 35.85        
Core24: 36.41        Core25: 15.30        
Core26: 33.80        Core27: 14.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 25.64
DDR read Latency(ns)
Socket0: 1023.11
Socket1: 795.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.82        Core1: 34.46        
Core2: 32.30        Core3: 17.28        
Core4: 16.57        Core5: 43.23        
Core6: 25.45        Core7: 17.92        
Core8: 45.44        Core9: 37.92        
Core10: 37.81        Core11: 41.42        
Core12: 36.30        Core13: 26.21        
Core14: 32.62        Core15: 36.11        
Core16: 40.43        Core17: 18.02        
Core18: 13.81        Core19: 30.56        
Core20: 12.58        Core21: 26.95        
Core22: 44.78        Core23: 35.74        
Core24: 38.35        Core25: 14.81        
Core26: 34.77        Core27: 14.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1112.96
Socket1: 835.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.98        Core1: 36.34        
Core2: 31.12        Core3: 18.41        
Core4: 16.52        Core5: 42.14        
Core6: 25.39        Core7: 18.70        
Core8: 45.09        Core9: 38.71        
Core10: 40.53        Core11: 41.92        
Core12: 36.05        Core13: 39.32        
Core14: 32.81        Core15: 36.59        
Core16: 39.98        Core17: 18.80        
Core18: 13.79        Core19: 30.42        
Core20: 13.24        Core21: 27.64        
Core22: 45.07        Core23: 36.02        
Core24: 38.54        Core25: 15.18        
Core26: 34.46        Core27: 14.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.14
Socket1: 25.69
DDR read Latency(ns)
Socket0: 1020.48
Socket1: 799.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.86        Core1: 36.77        
Core2: 32.45        Core3: 18.78        
Core4: 15.98        Core5: 39.70        
Core6: 27.53        Core7: 18.74        
Core8: 42.01        Core9: 38.96        
Core10: 43.11        Core11: 41.84        
Core12: 36.29        Core13: 36.74        
Core14: 32.32        Core15: 36.56        
Core16: 40.08        Core17: 18.98        
Core18: 13.77        Core19: 30.54        
Core20: 13.12        Core21: 27.52        
Core22: 44.85        Core23: 35.83        
Core24: 36.56        Core25: 15.21        
Core26: 34.68        Core27: 14.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 25.40
DDR read Latency(ns)
Socket0: 1028.26
Socket1: 807.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7491
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413823474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413828370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206979861; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206979861; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206981405; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206981405; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206983592; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206983592; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206985335; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206985335; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005837976; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5536825; Consumed Joules: 337.94; Watts: 56.27; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4120511; Consumed DRAM Joules: 63.04; DRAM Watts: 10.50
S1P0; QPIClocks: 14413932570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413937690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207044890; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207044890; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207046098; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207046098; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207052480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207052480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207063371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207063371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005899063; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6013905; Consumed Joules: 367.06; Watts: 61.12; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4910793; Consumed DRAM Joules: 75.14; DRAM Watts: 12.51
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e14
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.33   0.37    0.84      29 M     40 M    0.27    0.49    0.02    0.03     3416     2133      153     64
   1    1     0.02   0.50   0.03    0.63     919 K   1534 K    0.40    0.10    0.01    0.01      168      246       13     60
   2    0     0.08   0.65   0.12    0.61    4442 K   4732 K    0.06    0.27    0.01    0.01      448      109      175     63
   3    1     0.14   0.34   0.41    0.91      41 M     53 M    0.22    0.40    0.03    0.04     3808     7466      109     60
   4    0     0.11   0.34   0.31    0.77      25 M     36 M    0.31    0.51    0.02    0.03     3808     2327       20     64
   5    1     0.00   0.27   0.00    0.60      44 K     60 K    0.27    0.06    0.02    0.03       56       10        3     61
   6    0     0.07   0.76   0.09    0.60    2150 K   2814 K    0.24    0.28    0.00    0.00        0       44       22     64
   7    1     0.14   0.34   0.41    0.90      44 M     57 M    0.22    0.38    0.03    0.04     3696     8089      110     59
   8    0     0.00   0.31   0.00    0.60      81 K    103 K    0.22    0.07    0.03    0.04        0       14        0     64
   9    1     0.12   0.86   0.13    0.61      10 M     12 M    0.15    0.13    0.01    0.01      224       67       39     59
  10    0     0.08   0.15   0.52    1.01     135 M    149 M    0.09    0.16    0.18    0.20     3696       18    10390     62
  11    1     0.03   0.56   0.05    0.60    2262 K   2497 K    0.09    0.06    0.01    0.01       56        9        0     58
  12    0     0.09   0.84   0.10    0.60    7625 K   9604 K    0.21    0.14    0.01    0.01      224       17      199     64
  13    1     0.15   0.19   0.75    1.20     127 M    148 M    0.14    0.21    0.09    0.10     2968       99     8859     58
  14    0     0.15   0.70   0.21    0.61      11 M     12 M    0.09    0.37    0.01    0.01       56      173       81     63
  15    1     0.09   0.88   0.11    0.60    7111 K   8241 K    0.14    0.26    0.01    0.01      112      152      174     58
  16    0     0.15   0.21   0.68    1.20     126 M    145 M    0.13    0.14    0.09    0.10     6328       57    10783     62
  17    1     0.05   0.19   0.26    0.71      40 M     47 M    0.16    0.42    0.08    0.10     3192     7799       16     59
  18    0     0.15   0.38   0.40    0.87      21 M     35 M    0.39    0.59    0.01    0.02     4536     2358      240     63
  19    1     0.07   0.73   0.09    0.61    2763 K   3351 K    0.18    0.24    0.00    0.01      112      283        2     60
  20    0     0.13   0.32   0.39    0.88      20 M     33 M    0.38    0.60    0.02    0.03     5376     2790      166     64
  21    1     0.15   0.16   0.92    1.20     116 M    145 M    0.20    0.29    0.08    0.10     8400     9336     7256     59
  22    0     0.10   0.21   0.47    0.96     105 M    118 M    0.11    0.14    0.11    0.12     4480       72     8433     64
  23    1     0.03   0.11   0.29    0.73     110 M    118 M    0.07    0.15    0.35    0.37     2352     8155        4     60
  24    0     0.02   0.48   0.04    0.61    1442 K   1752 K    0.18    0.05    0.01    0.01      112       19        6     65
  25    1     0.06   0.19   0.32    0.77      28 M     38 M    0.25    0.53    0.05    0.06     4984     7815        7     60
  26    0     0.07   0.71   0.09    0.61    3668 K   3912 K    0.06    0.23    0.01    0.01       56       15      142     64
  27    1     0.16   0.44   0.37    0.83      17 M     28 M    0.39    0.71    0.01    0.02      504       71      434     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.34   0.27    0.86     495 M    595 M    0.17    0.31    0.04    0.05    32536    10146    30810     57
 SKT    1     0.09   0.29   0.30    0.90     551 M    666 M    0.17    0.34    0.05    0.06    30632    49597    17026     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.31   0.28    0.88    1046 M   1261 M    0.17    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.04 %

 C1 core residency: 52.39 %; C3 core residency: 4.32 %; C6 core residency: 11.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   48%    48%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  194 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    55.22    41.88     283.42      52.43         144.21
 SKT   1    69.02    62.93     307.32      62.68         131.07
---------------------------------------------------------------------------------------------------------------
       *    124.24    104.81     590.74     115.11         137.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ef7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3597.56 --||-- Mem Ch  0: Reads (MB/s):  1501.98 --|
|--            Writes(MB/s):  3282.60 --||--            Writes(MB/s):  1546.60 --|
|-- Mem Ch  1: Reads (MB/s):  3603.21 --||-- Mem Ch  1: Reads (MB/s):  1501.84 --|
|--            Writes(MB/s):  3284.77 --||--            Writes(MB/s):  1549.37 --|
|-- Mem Ch  2: Reads (MB/s):  3603.07 --||-- Mem Ch  2: Reads (MB/s):  1518.83 --|
|--            Writes(MB/s):  3276.80 --||--            Writes(MB/s):  1544.85 --|
|-- Mem Ch  3: Reads (MB/s):  3618.75 --||-- Mem Ch  3: Reads (MB/s):  1522.82 --|
|--            Writes(MB/s):  3286.83 --||--            Writes(MB/s):  1551.89 --|
|-- NODE 0 Mem Read (MB/s) : 14422.59 --||-- NODE 1 Mem Read (MB/s) :  6045.46 --|
|-- NODE 0 Mem Write(MB/s) : 13131.00 --||-- NODE 1 Mem Write(MB/s) :  6192.71 --|
|-- NODE 0 P. Write (T/s):     162813 --||-- NODE 1 P. Write (T/s):     134746 --|
|-- NODE 0 Memory (MB/s):    27553.59 --||-- NODE 1 Memory (MB/s):    12238.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20468.05                --|
            |--                System Write Throughput(MB/s):      19323.72                --|
            |--               System Memory Throughput(MB/s):      39791.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fcc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        48      21 M   230 M      0       0     879 K
 1     197 M       598 K    31 M   252 M    211 M     0     682 K
-----------------------------------------------------------------------
 *     197 M       598 K    53 M   482 M    211 M     0    1562 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.74        Core1: 28.80        
Core2: 24.19        Core3: 17.39        
Core4: 16.14        Core5: 35.28        
Core6: 33.10        Core7: 17.01        
Core8: 41.00        Core9: 35.84        
Core10: 32.50        Core11: 36.20        
Core12: 25.84        Core13: 12.40        
Core14: 25.22        Core15: 32.14        
Core16: 34.62        Core17: 16.98        
Core18: 13.47        Core19: 33.25        
Core20: 13.92        Core21: 22.54        
Core22: 33.24        Core23: 29.57        
Core24: 37.56        Core25: 14.06        
Core26: 40.66        Core27: 23.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 18.84
DDR read Latency(ns)
Socket0: 788.46
Socket1: 1807.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.95        Core1: 27.75        
Core2: 23.83        Core3: 17.66        
Core4: 16.15        Core5: 35.77        
Core6: 31.66        Core7: 16.60        
Core8: 41.65        Core9: 35.71        
Core10: 32.22        Core11: 35.97        
Core12: 25.63        Core13: 12.48        
Core14: 24.82        Core15: 31.41        
Core16: 34.35        Core17: 16.87        
Core18: 13.56        Core19: 30.72        
Core20: 14.00        Core21: 21.92        
Core22: 33.25        Core23: 20.41        
Core24: 37.48        Core25: 13.67        
Core26: 39.97        Core27: 23.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.16
Socket1: 17.93
DDR read Latency(ns)
Socket0: 800.38
Socket1: 1879.63
irq_total: 361739.644822105
cpu_total: 27.35
cpu_0: 38.03
cpu_1: 3.32
cpu_2: 23.80
cpu_3: 33.31
cpu_4: 38.43
cpu_5: 1.46
cpu_6: 24.47
cpu_7: 35.57
cpu_8: 0.07
cpu_9: 13.63
cpu_10: 51.80
cpu_11: 1.33
cpu_12: 3.59
cpu_13: 53.26
cpu_14: 20.68
cpu_15: 11.37
cpu_16: 43.09
cpu_17: 32.65
cpu_18: 47.41
cpu_19: 8.05
cpu_20: 37.30
cpu_21: 66.36
cpu_22: 49.00
cpu_23: 29.39
cpu_24: 14.10
cpu_25: 43.95
cpu_26: 8.91
cpu_27: 31.58
enp130s0f0_rx_packets_phy: 850076
enp130s0f1_rx_packets_phy: 806666
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1656742
enp130s0f0_rx_bytes_phy: 7106491423
enp130s0f1_rx_bytes_phy: 6307087287
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13413578710
enp130s0f0_tx_packets_phy: 824851
enp130s0f1_tx_packets_phy: 786343
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1611194
enp130s0f0_rx_bytes: 7059587813
enp130s0f1_rx_bytes: 6266406664
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13325994477
enp130s0f0_tx_bytes: 6207161252
enp130s0f1_tx_bytes: 6234697291
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12441858543
enp130s0f0_tx_bytes_phy: 6214275186
enp130s0f1_tx_bytes_phy: 6241457314
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12455732500
enp130s0f0_tx_packets: 761264
enp130s0f1_tx_packets: 726191
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1487455
enp130s0f0_rx_packets: 850070
enp130s0f1_rx_packets: 806652
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1656722


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.87        Core1: 29.31        
Core2: 24.60        Core3: 17.34        
Core4: 16.86        Core5: 36.60        
Core6: 31.20        Core7: 16.03        
Core8: 42.66        Core9: 35.60        
Core10: 32.47        Core11: 32.48        
Core12: 21.93        Core13: 12.45        
Core14: 18.20        Core15: 31.83        
Core16: 27.16        Core17: 16.93        
Core18: 13.68        Core19: 30.70        
Core20: 14.02        Core21: 22.43        
Core22: 33.03        Core23: 29.11        
Core24: 37.55        Core25: 14.02        
Core26: 38.72        Core27: 23.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 18.83
DDR read Latency(ns)
Socket0: 770.64
Socket1: 1888.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 26.19        
Core2: 24.69        Core3: 15.83        
Core4: 16.62        Core5: 36.11        
Core6: 31.93        Core7: 16.05        
Core8: 36.54        Core9: 35.53        
Core10: 32.44        Core11: 35.61        
Core12: 21.38        Core13: 12.51        
Core14: 18.05        Core15: 31.58        
Core16: 26.98        Core17: 16.83        
Core18: 13.75        Core19: 32.79        
Core20: 14.02        Core21: 21.06        
Core22: 34.17        Core23: 16.50        
Core24: 37.52        Core25: 13.92        
Core26: 38.97        Core27: 15.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.13
Socket1: 16.47
DDR read Latency(ns)
Socket0: 801.49
Socket1: 2113.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 29.00        
Core2: 24.13        Core3: 16.83        
Core4: 16.29        Core5: 34.34        
Core6: 32.65        Core7: 16.29        
Core8: 42.91        Core9: 35.57        
Core10: 32.49        Core11: 34.70        
Core12: 23.09        Core13: 12.38        
Core14: 20.70        Core15: 33.10        
Core16: 30.35        Core17: 16.61        
Core18: 13.57        Core19: 31.58        
Core20: 13.87        Core21: 20.62        
Core22: 33.93        Core23: 27.35        
Core24: 37.58        Core25: 13.60        
Core26: 39.58        Core27: 23.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 18.02
DDR read Latency(ns)
Socket0: 806.52
Socket1: 1918.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.44        Core1: 28.72        
Core2: 24.22        Core3: 17.66        
Core4: 16.41        Core5: 35.32        
Core6: 31.43        Core7: 16.49        
Core8: 41.06        Core9: 35.88        
Core10: 32.52        Core11: 35.61        
Core12: 26.18        Core13: 12.51        
Core14: 25.20        Core15: 32.72        
Core16: 34.45        Core17: 17.16        
Core18: 13.50        Core19: 30.70        
Core20: 13.90        Core21: 20.97        
Core22: 33.84        Core23: 29.34        
Core24: 37.56        Core25: 13.82        
Core26: 38.66        Core27: 23.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 18.45
DDR read Latency(ns)
Socket0: 794.41
Socket1: 1869.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8556
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411119442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411124226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205644900; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205644900; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205646419; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205646419; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205647639; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205647639; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205653644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205653644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004717185; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5664659; Consumed Joules: 345.74; Watts: 57.59; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4699787; Consumed DRAM Joules: 71.91; DRAM Watts: 11.98
S1P0; QPIClocks: 14411146314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411149966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205674729; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205674729; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205675074; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205675074; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205669151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205669151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205669655; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205669655; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004732465; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5645677; Consumed Joules: 344.58; Watts: 57.39; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3737127; Consumed DRAM Joules: 57.18; DRAM Watts: 9.52
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 223d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.34   0.35    0.81      29 M     40 M    0.28    0.50    0.03    0.03     3808     3027      151     64
   1    1     0.02   0.46   0.05    0.61     917 K   2415 K    0.62    0.09    0.00    0.01       56      145       36     61
   2    0     0.18   0.94   0.19    0.61    6721 K   9981 K    0.33    0.37    0.00    0.01      224       42      151     63
   3    1     0.07   0.28   0.25    0.69      28 M     37 M    0.24    0.50    0.04    0.05     3920     4066        6     61
   4    0     0.14   0.41   0.34    0.80      25 M     38 M    0.34    0.51    0.02    0.03     4648     3143       26     63
   5    1     0.01   0.26   0.03    0.61     584 K   1199 K    0.51    0.07    0.01    0.02      112        9        3     61
   6    0     0.16   0.82   0.19    0.60      11 M     12 M    0.09    0.37    0.01    0.01        0     1779       33     64
   7    1     0.08   0.28   0.30    0.76      26 M     36 M    0.28    0.51    0.03    0.04     3976     4172      697     60
   8    0     0.00   0.28   0.00    0.60      59 K     82 K    0.27    0.07    0.02    0.03        0       15        1     63
   9    1     0.09   0.74   0.12    0.60    8446 K   9015 K    0.06    0.24    0.01    0.01      224      191      224     60
  10    0     0.15   0.25   0.59    1.12     136 M    154 M    0.12    0.15    0.09    0.10     4928    11270      590     62
  11    1     0.01   0.30   0.02    0.60     633 K   1116 K    0.43    0.06    0.01    0.02       56        4       65     59
  12    0     0.02   0.50   0.04    0.63     619 K   1235 K    0.50    0.10    0.00    0.01      224        7       10     63
  13    1     0.23   0.31   0.75    1.20      30 M     66 M    0.54    0.57    0.01    0.03     1344      134     1763     58
  14    0     0.13   0.81   0.17    0.61    4974 K   6753 K    0.26    0.43    0.00    0.00      448      478       32     63
  15    1     0.08   0.81   0.10    0.60    5580 K   7001 K    0.20    0.26    0.01    0.01      112      126      139     59
  16    0     0.05   0.14   0.33    0.80     128 M    139 M    0.08    0.14    0.27    0.29     4200    11571        0     63
  17    1     0.05   0.21   0.22    0.64      25 M     32 M    0.22    0.54    0.05    0.07     4032     3982       51     60
  18    0     0.21   0.45   0.46    0.95      24 M     39 M    0.37    0.56    0.01    0.02     5544     3564      301     63
  19    1     0.07   0.75   0.09    0.60    3125 K   3625 K    0.14    0.23    0.00    0.01      224      298        2     60
  20    0     0.06   0.22   0.29    0.74      16 M     27 M    0.38    0.65    0.03    0.04     4704     3587        7     63
  21    1     0.15   0.18   0.82    1.20     114 M    144 M    0.20    0.31    0.08    0.09     8400    11649       28     60
  22    0     0.12   0.21   0.56    1.13     142 M    159 M    0.10    0.13    0.12    0.13     5600    11687      146     63
  23    1     0.05   0.27   0.20    0.62      37 M     45 M    0.17    0.37    0.07    0.09     1008      130     1844     61
  24    0     0.09   0.63   0.14    0.60    9039 K   9334 K    0.03    0.19    0.01    0.01       56       14      280     65
  25    1     0.16   0.39   0.42    0.91      25 M     39 M    0.35    0.55    0.02    0.02     4704     4157       15     61
  26    0     0.07   0.65   0.11    0.64    4656 K   4738 K    0.02    0.20    0.01    0.01       56       24      138     64
  27    1     0.10   0.45   0.22    0.64      33 M     43 M    0.23    0.42    0.03    0.04     1512     1730        6     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.40   0.27    0.83     541 M    642 M    0.16    0.30    0.04    0.04    34440    50208     1866     56
 SKT    1     0.08   0.33   0.25    0.85     342 M    471 M    0.27    0.45    0.03    0.04    29680    30793     4879     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.36   0.26    0.84     883 M   1113 M    0.21    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.10 %

 C1 core residency: 55.39 %; C3 core residency: 4.22 %; C6 core residency: 9.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    36%   
 SKT    1       47 G     47 G   |   48%    48%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  164 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    71.39    65.47     287.46      59.91         114.41
 SKT   1    31.17    31.74     291.62      48.20         122.06
---------------------------------------------------------------------------------------------------------------
       *    102.56    97.21     579.08     108.11         117.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2320
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3065.75 --||-- Mem Ch  0: Reads (MB/s):  3039.57 --|
|--            Writes(MB/s):  2385.87 --||--            Writes(MB/s):  2765.33 --|
|-- Mem Ch  1: Reads (MB/s):  3063.66 --||-- Mem Ch  1: Reads (MB/s):  3071.71 --|
|--            Writes(MB/s):  2389.00 --||--            Writes(MB/s):  2778.74 --|
|-- Mem Ch  2: Reads (MB/s):  3074.58 --||-- Mem Ch  2: Reads (MB/s):  3084.05 --|
|--            Writes(MB/s):  2383.52 --||--            Writes(MB/s):  2770.00 --|
|-- Mem Ch  3: Reads (MB/s):  3070.95 --||-- Mem Ch  3: Reads (MB/s):  3055.65 --|
|--            Writes(MB/s):  2388.71 --||--            Writes(MB/s):  2773.33 --|
|-- NODE 0 Mem Read (MB/s) : 12274.94 --||-- NODE 1 Mem Read (MB/s) : 12250.98 --|
|-- NODE 0 Mem Write(MB/s) :  9547.10 --||-- NODE 1 Mem Write(MB/s) : 11087.40 --|
|-- NODE 0 P. Write (T/s):     151964 --||-- NODE 1 P. Write (T/s):     153918 --|
|-- NODE 0 Memory (MB/s):    21822.04 --||-- NODE 1 Memory (MB/s):    23338.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24525.92                --|
            |--                System Write Throughput(MB/s):      20634.51                --|
            |--               System Memory Throughput(MB/s):      45160.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23f5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124         204      22 M   228 M     24       0     853 K
 1     195 M       658 K    32 M   251 M    212 M     0     672 K
-----------------------------------------------------------------------
 *     195 M       659 K    55 M   480 M    212 M     0    1525 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.27        Core1: 26.69        
Core2: 35.88        Core3: 19.48        
Core4: 16.90        Core5: 39.86        
Core6: 34.64        Core7: 18.90        
Core8: 29.34        Core9: 35.22        
Core10: 39.36        Core11: 33.82        
Core12: 25.84        Core13: 34.32        
Core14: 23.16        Core15: 25.33        
Core16: 40.89        Core17: 18.41        
Core18: 13.79        Core19: 27.42        
Core20: 14.02        Core21: 20.05        
Core22: 46.70        Core23: 42.43        
Core24: 37.80        Core25: 13.89        
Core26: 39.27        Core27: 44.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 27.14
DDR read Latency(ns)
Socket0: 886.32
Socket1: 896.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.00        Core1: 29.92        
Core2: 35.39        Core3: 19.65        
Core4: 16.76        Core5: 39.38        
Core6: 34.66        Core7: 19.13        
Core8: 29.68        Core9: 35.53        
Core10: 39.78        Core11: 34.19        
Core12: 25.45        Core13: 34.77        
Core14: 23.44        Core15: 25.52        
Core16: 41.18        Core17: 18.56        
Core18: 13.78        Core19: 27.61        
Core20: 14.16        Core21: 20.65        
Core22: 47.03        Core23: 43.45        
Core24: 41.88        Core25: 14.15        
Core26: 38.91        Core27: 45.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 27.61
DDR read Latency(ns)
Socket0: 883.55
Socket1: 900.07
irq_total: 339654.035188522
cpu_total: 28.96
cpu_0: 40.82
cpu_1: 3.66
cpu_2: 20.35
cpu_3: 34.57
cpu_4: 36.77
cpu_5: 8.91
cpu_6: 8.51
cpu_7: 34.71
cpu_8: 22.87
cpu_9: 2.19
cpu_10: 51.20
cpu_11: 16.62
cpu_12: 1.33
cpu_13: 51.06
cpu_14: 9.91
cpu_15: 10.97
cpu_16: 57.98
cpu_17: 43.82
cpu_18: 41.56
cpu_19: 7.38
cpu_20: 37.17
cpu_21: 69.35
cpu_22: 46.21
cpu_23: 46.54
cpu_24: 8.58
cpu_25: 44.61
cpu_26: 16.62
cpu_27: 36.57
enp130s0f0_tx_packets: 707364
enp130s0f1_tx_packets: 738266
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1445630
enp130s0f0_tx_bytes_phy: 6170793146
enp130s0f1_tx_bytes_phy: 6186846851
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12357639997
enp130s0f0_tx_packets_phy: 768248
enp130s0f1_tx_packets_phy: 798557
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1566805
enp130s0f0_rx_packets_phy: 844962
enp130s0f1_rx_packets_phy: 802029
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1646991
enp130s0f0_rx_packets: 844977
enp130s0f1_rx_packets: 802018
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1646995
enp130s0f0_rx_bytes: 7111970448
enp130s0f1_rx_bytes: 6231676083
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13343646531
enp130s0f0_rx_bytes_phy: 7159891807
enp130s0f1_rx_bytes_phy: 6271828884
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13431720691
enp130s0f0_tx_bytes: 6164068896
enp130s0f1_tx_bytes: 6180021690
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12344090586


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 29.55        
Core2: 35.49        Core3: 20.13        
Core4: 16.52        Core5: 36.84        
Core6: 32.57        Core7: 18.77        
Core8: 29.49        Core9: 35.59        
Core10: 39.71        Core11: 34.05        
Core12: 24.62        Core13: 34.67        
Core14: 23.87        Core15: 25.56        
Core16: 41.26        Core17: 18.76        
Core18: 13.80        Core19: 25.08        
Core20: 14.03        Core21: 20.79        
Core22: 46.85        Core23: 43.56        
Core24: 41.51        Core25: 14.09        
Core26: 38.54        Core27: 45.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 27.67
DDR read Latency(ns)
Socket0: 878.51
Socket1: 897.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.76        Core1: 30.49        
Core2: 35.29        Core3: 20.05        
Core4: 16.61        Core5: 39.96        
Core6: 32.93        Core7: 18.83        
Core8: 29.55        Core9: 35.76        
Core10: 39.52        Core11: 34.11        
Core12: 25.31        Core13: 35.09        
Core14: 27.62        Core15: 25.63        
Core16: 41.29        Core17: 18.69        
Core18: 13.81        Core19: 25.52        
Core20: 14.14        Core21: 20.28        
Core22: 46.83        Core23: 43.61        
Core24: 41.28        Core25: 14.39        
Core26: 38.67        Core27: 44.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 27.66
DDR read Latency(ns)
Socket0: 878.16
Socket1: 904.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.64        Core1: 29.51        
Core2: 36.33        Core3: 19.30        
Core4: 17.15        Core5: 39.68        
Core6: 32.04        Core7: 18.84        
Core8: 29.54        Core9: 34.41        
Core10: 39.64        Core11: 33.54        
Core12: 26.46        Core13: 34.38        
Core14: 27.65        Core15: 25.49        
Core16: 41.95        Core17: 18.36        
Core18: 13.78        Core19: 27.15        
Core20: 14.10        Core21: 19.68        
Core22: 45.66        Core23: 42.48        
Core24: 40.61        Core25: 14.04        
Core26: 39.12        Core27: 43.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 26.97
DDR read Latency(ns)
Socket0: 899.18
Socket1: 905.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.06        Core1: 29.52        
Core2: 39.69        Core3: 18.77        
Core4: 16.99        Core5: 39.01        
Core6: 33.52        Core7: 18.23        
Core8: 29.56        Core9: 34.72        
Core10: 39.84        Core11: 32.55        
Core12: 26.05        Core13: 34.34        
Core14: 26.58        Core15: 24.93        
Core16: 41.86        Core17: 17.37        
Core18: 14.00        Core19: 25.10        
Core20: 14.14        Core21: 14.88        
Core22: 44.37        Core23: 38.00        
Core24: 38.96        Core25: 12.94        
Core26: 37.74        Core27: 29.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 24.02
DDR read Latency(ns)
Socket0: 970.96
Socket1: 906.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9620
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411348762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411354462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205747509; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205747509; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205750165; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205750165; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205752792; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205752792; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205762108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205762108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004819047; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5618717; Consumed Joules: 342.94; Watts: 57.11; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4250288; Consumed DRAM Joules: 65.03; DRAM Watts: 10.83
S1P0; QPIClocks: 14411418146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411421918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205806663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205806663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205809369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205809369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205812944; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205812944; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205811817; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205811817; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004850073; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5992220; Consumed Joules: 365.74; Watts: 60.91; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4674865; Consumed DRAM Joules: 71.53; DRAM Watts: 11.91
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2665
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.32   0.39    0.87      33 M     44 M    0.26    0.47    0.03    0.04     3584     3146       69     64
   1    1     0.02   0.58   0.04    0.60    1197 K   2111 K    0.43    0.13    0.00    0.01      280      233       36     61
   2    0     0.12   0.71   0.17    0.60    9149 K   9450 K    0.03    0.36    0.01    0.01      112       93      193     63
   3    1     0.06   0.22   0.26    0.70      37 M     47 M    0.21    0.42    0.06    0.08     3752     6612       17     60
   4    0     0.10   0.33   0.31    0.77      28 M     39 M    0.28    0.49    0.03    0.04     4928     3198       24     63
   5    1     0.05   0.66   0.08    0.60    5759 K   6433 K    0.10    0.23    0.01    0.01      112       22      130     61
   6    0     0.07   0.73   0.09    0.60    3231 K   3679 K    0.12    0.26    0.00    0.01        0       70       22     63
   7    1     0.05   0.20   0.25    0.69      36 M     44 M    0.20    0.43    0.07    0.09     4760     6620       30     60
   8    0     0.15   0.97   0.15    0.60    7483 K     11 M    0.33    0.23    0.01    0.01      336      405        4     63
   9    1     0.02   0.46   0.03    0.60    1243 K   1742 K    0.29    0.05    0.01    0.01      112        4        3     60
  10    0     0.11   0.18   0.61    1.18     128 M    146 M    0.12    0.13    0.12    0.13     5096      222    12325     62
  11    1     0.12   0.95   0.13    0.60    7902 K     10 M    0.23    0.22    0.01    0.01       56      143       80     58
  12    0     0.01   0.50   0.02    0.60     469 K   1026 K    0.54    0.08    0.00    0.01        0        1        5     63
  13    1     0.12   0.19   0.64    1.18     101 M    119 M    0.15    0.22    0.08    0.10      896       44     7404     58
  14    0     0.08   0.67   0.12    0.62    2355 K   3152 K    0.25    0.36    0.00    0.00      224      237       22     64
  15    1     0.04   0.66   0.06    0.60    1945 K   4609 K    0.58    0.25    0.00    0.01      112      120        6     58
  16    0     0.06   0.09   0.71    1.20     161 M    179 M    0.10    0.13    0.25    0.28     7448       34    13080     62
  17    1     0.13   0.36   0.36    0.83      40 M     52 M    0.22    0.41    0.03    0.04     5040     6761      177     59
  18    0     0.11   0.32   0.36    0.83      22 M     35 M    0.36    0.58    0.02    0.03     5600     3668        7     63
  19    1     0.07   0.76   0.09    0.60    2176 K   2846 K    0.24    0.28    0.00    0.00      336      302        1     60
  20    0     0.06   0.20   0.28    0.73      17 M     28 M    0.36    0.63    0.03    0.05     4200     3414        5     64
  21    1     0.23   0.25   0.93    1.20      74 M    105 M    0.30    0.43    0.03    0.05     6776     6642     3086     59
  22    0     0.03   0.09   0.32    0.78     102 M    111 M    0.08    0.13    0.34    0.37     3696       17     8373     64
  23    1     0.06   0.15   0.43    0.92     107 M    120 M    0.11    0.16    0.17    0.19     3024       15     7684     60
  24    0     0.06   0.77   0.07    0.60    4085 K   4747 K    0.14    0.17    0.01    0.01      112       86        8     65
  25    1     0.13   0.31   0.43    0.94      30 M     44 M    0.31    0.51    0.02    0.03     4928     6826       76     60
  26    0     0.10   0.69   0.14    0.60    8366 K   8666 K    0.03    0.29    0.01    0.01      168       30      301     64
  27    1     0.11   0.31   0.34    0.81      75 M     85 M    0.11    0.19    0.07    0.08     3024      242     5561     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.31   0.27    0.84     530 M    628 M    0.16    0.29    0.04    0.05    35504    14621    34438     57
 SKT    1     0.09   0.30   0.29    0.90     524 M    648 M    0.19    0.33    0.04    0.05    33208    34586    24291     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.31   0.28    0.87    1054 M   1276 M    0.17    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   78 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.19 %

 C1 core residency: 54.94 %; C3 core residency: 5.72 %; C6 core residency: 7.14 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       54 G     54 G   |   56%    56%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  209 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    62.70    48.16     285.76      54.89         142.97
 SKT   1    62.09    55.34     306.46      59.57         141.30
---------------------------------------------------------------------------------------------------------------
       *    124.79    103.50     592.22     114.46         142.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2749
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3571.30 --||-- Mem Ch  0: Reads (MB/s):  1757.93 --|
|--            Writes(MB/s):  2387.58 --||--            Writes(MB/s):  2426.49 --|
|-- Mem Ch  1: Reads (MB/s):  3584.91 --||-- Mem Ch  1: Reads (MB/s):  1766.67 --|
|--            Writes(MB/s):  2391.09 --||--            Writes(MB/s):  2434.01 --|
|-- Mem Ch  2: Reads (MB/s):  3591.12 --||-- Mem Ch  2: Reads (MB/s):  1785.85 --|
|--            Writes(MB/s):  2383.99 --||--            Writes(MB/s):  2428.94 --|
|-- Mem Ch  3: Reads (MB/s):  3590.48 --||-- Mem Ch  3: Reads (MB/s):  1788.94 --|
|--            Writes(MB/s):  2391.64 --||--            Writes(MB/s):  2435.11 --|
|-- NODE 0 Mem Read (MB/s) : 14337.81 --||-- NODE 1 Mem Read (MB/s) :  7099.39 --|
|-- NODE 0 Mem Write(MB/s) :  9554.30 --||-- NODE 1 Mem Write(MB/s) :  9724.56 --|
|-- NODE 0 P. Write (T/s):     156829 --||-- NODE 1 P. Write (T/s):     137254 --|
|-- NODE 0 Memory (MB/s):    23892.11 --||-- NODE 1 Memory (MB/s):    16823.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21437.20                --|
            |--                System Write Throughput(MB/s):      19278.86                --|
            |--               System Memory Throughput(MB/s):      40716.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 281e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          72      34 M   239 M    276      36    1014 K
 1     197 M       937 K    37 M   255 M    211 M     0     884 K
-----------------------------------------------------------------------
 *     197 M       937 K    71 M   495 M    211 M    36    1899 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.70        Core1: 28.24        
Core2: 30.55        Core3: 17.10        
Core4: 16.65        Core5: 36.67        
Core6: 24.84        Core7: 16.33        
Core8: 41.36        Core9: 35.92        
Core10: 31.95        Core11: 27.66        
Core12: 22.26        Core13: 12.51        
Core14: 22.72        Core15: 36.60        
Core16: 29.55        Core17: 16.39        
Core18: 13.88        Core19: 31.00        
Core20: 14.30        Core21: 26.57        
Core22: 29.78        Core23: 18.17        
Core24: 41.51        Core25: 13.66        
Core26: 35.51        Core27: 44.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.02
Socket1: 21.41
DDR read Latency(ns)
Socket0: 786.84
Socket1: 1596.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.51        Core1: 28.06        
Core2: 30.90        Core3: 17.05        
Core4: 16.42        Core5: 36.67        
Core6: 24.80        Core7: 16.45        
Core8: 37.96        Core9: 35.86        
Core10: 32.03        Core11: 27.71        
Core12: 22.39        Core13: 12.50        
Core14: 22.64        Core15: 36.69        
Core16: 29.59        Core17: 16.55        
Core18: 13.82        Core19: 30.66        
Core20: 14.45        Core21: 26.57        
Core22: 29.48        Core23: 17.96        
Core24: 42.08        Core25: 13.68        
Core26: 35.23        Core27: 44.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 21.44
DDR read Latency(ns)
Socket0: 794.36
Socket1: 1574.93
irq_total: 381858.739206078
cpu_total: 29.21
cpu_0: 47.34
cpu_1: 4.39
cpu_2: 10.64
cpu_3: 32.05
cpu_4: 36.17
cpu_5: 8.31
cpu_6: 31.85
cpu_7: 34.24
cpu_8: 0.13
cpu_9: 16.69
cpu_10: 68.88
cpu_11: 13.63
cpu_12: 4.92
cpu_13: 46.28
cpu_14: 24.87
cpu_15: 4.39
cpu_16: 47.14
cpu_17: 32.31
cpu_18: 39.49
cpu_19: 20.55
cpu_20: 40.16
cpu_21: 77.53
cpu_22: 42.22
cpu_23: 35.37
cpu_24: 9.91
cpu_25: 39.69
cpu_26: 8.71
cpu_27: 39.76
enp130s0f0_tx_packets: 790037
enp130s0f1_tx_packets: 743979
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1534016
enp130s0f0_rx_packets: 837179
enp130s0f1_rx_packets: 782494
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1619673
enp130s0f0_rx_packets_phy: 837180
enp130s0f1_rx_packets_phy: 782516
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1619696
enp130s0f0_rx_bytes: 7029405054
enp130s0f1_rx_bytes: 6304790285
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13334195339
enp130s0f0_tx_packets_phy: 853141
enp130s0f1_tx_packets_phy: 805034
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1658175
enp130s0f0_rx_bytes_phy: 7076466661
enp130s0f1_rx_bytes_phy: 6346412722
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13422879383
enp130s0f0_tx_bytes_phy: 6198855354
enp130s0f1_tx_bytes_phy: 6229229308
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12428084662
enp130s0f0_tx_bytes: 6191634384
enp130s0f1_tx_bytes: 6222328589
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12413962973


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.77        Core1: 28.32        
Core2: 29.61        Core3: 16.71        
Core4: 16.13        Core5: 36.67        
Core6: 24.97        Core7: 16.01        
Core8: 38.63        Core9: 35.90        
Core10: 32.45        Core11: 27.68        
Core12: 23.06        Core13: 12.53        
Core14: 22.30        Core15: 36.42        
Core16: 29.90        Core17: 16.78        
Core18: 13.82        Core19: 29.23        
Core20: 14.51        Core21: 26.62        
Core22: 29.57        Core23: 17.92        
Core24: 32.39        Core25: 13.74        
Core26: 34.16        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 21.44
DDR read Latency(ns)
Socket0: 799.14
Socket1: 1542.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.58        Core1: 27.71        
Core2: 29.54        Core3: 17.36        
Core4: 15.89        Core5: 36.61        
Core6: 25.03        Core7: 15.99        
Core8: 39.24        Core9: 36.20        
Core10: 32.29        Core11: 27.43        
Core12: 22.82        Core13: 12.54        
Core14: 22.24        Core15: 36.92        
Core16: 29.90        Core17: 16.86        
Core18: 13.67        Core19: 29.26        
Core20: 14.92        Core21: 26.48        
Core22: 30.04        Core23: 17.40        
Core24: 42.86        Core25: 13.67        
Core26: 34.05        Core27: 44.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.20
Socket1: 21.38
DDR read Latency(ns)
Socket0: 798.45
Socket1: 1560.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.63        Core1: 28.40        
Core2: 28.67        Core3: 17.03        
Core4: 16.36        Core5: 36.84        
Core6: 24.85        Core7: 16.23        
Core8: 40.32        Core9: 35.97        
Core10: 31.89        Core11: 26.77        
Core12: 22.48        Core13: 12.60        
Core14: 22.03        Core15: 36.94        
Core16: 29.70        Core17: 16.33        
Core18: 13.58        Core19: 30.97        
Core20: 14.71        Core21: 26.40        
Core22: 29.98        Core23: 17.39        
Core24: 42.81        Core25: 14.00        
Core26: 35.13        Core27: 44.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 21.32
DDR read Latency(ns)
Socket0: 791.86
Socket1: 1592.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.67        Core1: 27.13        
Core2: 29.57        Core3: 16.93        
Core4: 16.55        Core5: 36.84        
Core6: 24.71        Core7: 16.28        
Core8: 42.93        Core9: 35.79        
Core10: 31.95        Core11: 27.80        
Core12: 22.21        Core13: 12.52        
Core14: 22.23        Core15: 36.50        
Core16: 29.49        Core17: 16.48        
Core18: 13.86        Core19: 29.64        
Core20: 14.38        Core21: 26.62        
Core22: 29.82        Core23: 18.04        
Core24: 42.64        Core25: 13.75        
Core26: 35.11        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.01
Socket1: 21.43
DDR read Latency(ns)
Socket0: 788.61
Socket1: 1589.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10685
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413623526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413628914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206884612; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206884612; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206884009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206884009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206883329; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206883329; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206882900; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206882900; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005749897; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5729796; Consumed Joules: 349.72; Watts: 58.24; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4418289; Consumed DRAM Joules: 67.60; DRAM Watts: 11.26
S1P0; QPIClocks: 14413638014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413643554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206922658; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206922658; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206916461; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206916461; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206917168; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206917168; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206922833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206922833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005778534; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5806828; Consumed Joules: 354.42; Watts: 59.02; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4209850; Consumed DRAM Joules: 64.41; DRAM Watts: 10.73
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a8f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.34   0.62    1.19      37 M     54 M    0.30    0.44    0.02    0.03     3528     3715      178     63
   1    1     0.03   0.60   0.06    0.60    1289 K   2370 K    0.46    0.12    0.00    0.01      112      203       14     61
   2    0     0.08   0.70   0.11    0.60    5151 K   5455 K    0.06    0.26    0.01    0.01      112      151      185     62
   3    1     0.05   0.23   0.22    0.63      22 M     30 M    0.26    0.55    0.04    0.06     4760     3260       21     61
   4    0     0.10   0.34   0.31    0.77      27 M     39 M    0.29    0.49    0.03    0.04     4480     3984       23     64
   5    1     0.04   0.58   0.07    0.60    4979 K   7058 K    0.29    0.16    0.01    0.02       56        5      142     61
   6    0     0.22   0.84   0.27    0.71      12 M     18 M    0.31    0.40    0.01    0.01      336      271      309     64
   7    1     0.08   0.28   0.27    0.72      22 M     32 M    0.29    0.54    0.03    0.04     3472     3603      100     60
   8    0     0.00   0.30   0.00    0.60      95 K    128 K    0.26    0.11    0.03    0.04      280       19        1     64
   9    1     0.11   0.69   0.16    0.62      10 M     10 M    0.06    0.21    0.01    0.01        0      130      105     59
  10    0     0.22   0.25   0.88    1.20     182 M    207 M    0.12    0.17    0.08    0.09     6888      150    36746     61
  11    1     0.10   0.81   0.12    0.61    3319 K   6300 K    0.47    0.41    0.00    0.01       56       69      360     59
  12    0     0.05   0.65   0.07    0.60    1219 K   2163 K    0.44    0.10    0.00    0.00        0        0       16     62
  13    1     0.23   0.37   0.63    1.19      27 M     56 M    0.51    0.55    0.01    0.02      448      909      211     58
  14    0     0.16   0.80   0.20    0.61    5534 K     11 M    0.50    0.51    0.00    0.01      168      495      109     63
  15    1     0.03   0.58   0.06    0.60    2935 K   3113 K    0.06    0.10    0.01    0.01      168      138       19     58
  16    0     0.13   0.23   0.55    1.09     140 M    160 M    0.12    0.20    0.11    0.12     4648    19129        0     62
  17    1     0.05   0.21   0.21    0.64      22 M     29 M    0.24    0.56    0.05    0.06     4200     3626       28     59
  18    0     0.08   0.24   0.32    0.77      18 M     31 M    0.42    0.61    0.02    0.04     5208     4566        1     63
  19    1     0.14   0.86   0.17    0.60    7746 K   9187 K    0.16    0.40    0.01    0.01      168      235        3     59
  20    0     0.10   0.30   0.34    0.80      22 M     35 M    0.37    0.58    0.02    0.03     5096     4113      354     63
  21    1     0.22   0.23   0.95    1.20     103 M    139 M    0.26    0.32    0.05    0.06     7504     3954     7789     59
  22    0     0.13   0.31   0.44    0.91     112 M    126 M    0.11    0.24    0.08    0.09     3584    17471        1     64
  23    1     0.09   0.33   0.29    0.74      27 M     43 M    0.36    0.53    0.03    0.05     1064     1873        5     60
  24    0     0.07   0.73   0.09    0.60    6321 K   6595 K    0.04    0.10    0.01    0.01      224       97       12     64
  25    1     0.10   0.31   0.33    0.80      18 M     31 M    0.42    0.61    0.02    0.03     4704     3948       22     59
  26    0     0.07   0.71   0.09    0.60    3788 K   4058 K    0.07    0.23    0.01    0.01      280       25      126     64
  27    1     0.06   0.18   0.34    0.81      94 M    103 M    0.09    0.14    0.16    0.17     3416       98     7356     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.38   0.31    0.89     576 M    703 M    0.18    0.32    0.04    0.04    34832    54186    38061     56
 SKT    1     0.10   0.35   0.28    0.84     370 M    506 M    0.27    0.43    0.03    0.04    30128    22051    16175     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.36   0.29    0.87     946 M   1210 M    0.22    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.66 %

 C1 core residency: 56.75 %; C3 core residency: 2.31 %; C6 core residency: 7.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       47 G     47 G   |   48%    48%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  183 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    72.23    48.09     294.31      56.64         115.81
 SKT   1    36.19    49.33     298.30      53.96         136.75
---------------------------------------------------------------------------------------------------------------
       *    108.42    97.41     592.61     110.60         123.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b72
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2824.07 --||-- Mem Ch  0: Reads (MB/s):  1844.54 --|
|--            Writes(MB/s):  2137.99 --||--            Writes(MB/s):  1891.32 --|
|-- Mem Ch  1: Reads (MB/s):  2824.96 --||-- Mem Ch  1: Reads (MB/s):  1814.82 --|
|--            Writes(MB/s):  2137.77 --||--            Writes(MB/s):  1891.08 --|
|-- Mem Ch  2: Reads (MB/s):  2830.46 --||-- Mem Ch  2: Reads (MB/s):  1847.37 --|
|--            Writes(MB/s):  2130.36 --||--            Writes(MB/s):  1890.66 --|
|-- Mem Ch  3: Reads (MB/s):  2839.56 --||-- Mem Ch  3: Reads (MB/s):  1865.28 --|
|--            Writes(MB/s):  2137.19 --||--            Writes(MB/s):  1905.90 --|
|-- NODE 0 Mem Read (MB/s) : 11319.05 --||-- NODE 1 Mem Read (MB/s) :  7372.01 --|
|-- NODE 0 Mem Write(MB/s) :  8543.31 --||-- NODE 1 Mem Write(MB/s) :  7578.96 --|
|-- NODE 0 P. Write (T/s):     152316 --||-- NODE 1 P. Write (T/s):     141283 --|
|-- NODE 0 Memory (MB/s):    19862.36 --||-- NODE 1 Memory (MB/s):    14950.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18691.07                --|
            |--                System Write Throughput(MB/s):      16122.27                --|
            |--               System Memory Throughput(MB/s):      34813.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c47
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120         120      24 M   213 M     12       0    1005 K
 1     200 M       721 K    39 M   282 M    206 M     0     715 K
-----------------------------------------------------------------------
 *     200 M       722 K    63 M   495 M    206 M     0    1721 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.54        Core1: 25.63        
Core2: 29.90        Core3: 16.65        
Core4: 14.93        Core5: 33.93        
Core6: 31.13        Core7: 17.41        
Core8: 40.35        Core9: 34.66        
Core10: 32.83        Core11: 31.39        
Core12: 23.49        Core13: 12.83        
Core14: 28.46        Core15: 32.72        
Core16: 38.31        Core17: 17.71        
Core18: 14.71        Core19: 23.66        
Core20: 14.30        Core21: 14.29        
Core22: 34.75        Core23: 13.42        
Core24: 37.59        Core25: 13.71        
Core26: 38.70        Core27: 23.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 15.59
DDR read Latency(ns)
Socket0: 997.85
Socket1: 1572.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.11        Core1: 25.08        
Core2: 30.57        Core3: 16.71        
Core4: 14.96        Core5: 30.45        
Core6: 28.73        Core7: 17.45        
Core8: 36.53        Core9: 34.70        
Core10: 32.72        Core11: 30.94        
Core12: 23.55        Core13: 14.09        
Core14: 27.83        Core15: 31.53        
Core16: 38.32        Core17: 17.81        
Core18: 15.36        Core19: 23.57        
Core20: 15.04        Core21: 13.80        
Core22: 34.67        Core23: 12.95        
Core24: 37.27        Core25: 13.20        
Core26: 38.07        Core27: 22.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 15.52
DDR read Latency(ns)
Socket0: 1022.09
Socket1: 1582.11
irq_total: 357314.430324174
cpu_total: 27.13
cpu_0: 46.48
cpu_1: 6.05
cpu_2: 23.07
cpu_3: 38.56
cpu_4: 36.84
cpu_5: 0.20
cpu_6: 8.38
cpu_7: 36.04
cpu_8: 0.13
cpu_9: 5.32
cpu_10: 48.47
cpu_11: 13.63
cpu_12: 2.06
cpu_13: 46.28
cpu_14: 18.62
cpu_15: 1.00
cpu_16: 67.49
cpu_17: 32.85
cpu_18: 36.84
cpu_19: 9.24
cpu_20: 39.03
cpu_21: 70.21
cpu_22: 39.30
cpu_23: 40.62
cpu_24: 5.39
cpu_25: 46.74
cpu_26: 8.98
cpu_27: 31.65
enp130s0f0_rx_packets_phy: 815896
enp130s0f1_rx_packets_phy: 781477
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1597373
enp130s0f0_rx_bytes: 6744655659
enp130s0f1_rx_bytes: 6195727900
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12940383559
enp130s0f0_tx_packets_phy: 812706
enp130s0f1_tx_packets_phy: 819589
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1632295
enp130s0f0_tx_packets: 749200
enp130s0f1_tx_packets: 760079
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1509279
enp130s0f0_rx_bytes_phy: 6761774658
enp130s0f1_rx_bytes_phy: 6236795643
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12998570301
enp130s0f0_tx_bytes_phy: 6313531854
enp130s0f1_tx_bytes_phy: 6328133645
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12641665499
enp130s0f0_rx_packets: 815910
enp130s0f1_rx_packets: 781474
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1597384
enp130s0f0_tx_bytes: 6306492887
enp130s0f1_tx_bytes: 6321283106
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12627775993


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.23        Core1: 23.17        
Core2: 30.31        Core3: 16.91        
Core4: 14.87        Core5: 25.85        
Core6: 28.41        Core7: 17.05        
Core8: 32.16        Core9: 34.65        
Core10: 32.79        Core11: 31.05        
Core12: 23.93        Core13: 13.74        
Core14: 27.85        Core15: 31.39        
Core16: 38.31        Core17: 18.01        
Core18: 15.38        Core19: 21.83        
Core20: 14.93        Core21: 14.13        
Core22: 34.67        Core23: 12.86        
Core24: 33.95        Core25: 13.12        
Core26: 36.56        Core27: 23.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 15.55
DDR read Latency(ns)
Socket0: 1018.73
Socket1: 1561.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.19        Core1: 24.23        
Core2: 29.82        Core3: 17.04        
Core4: 14.58        Core5: 32.97        
Core6: 31.03        Core7: 17.29        
Core8: 40.99        Core9: 34.70        
Core10: 32.78        Core11: 31.71        
Core12: 23.62        Core13: 14.07        
Core14: 27.86        Core15: 31.39        
Core16: 38.32        Core17: 18.10        
Core18: 15.19        Core19: 21.99        
Core20: 14.73        Core21: 14.01        
Core22: 34.69        Core23: 12.88        
Core24: 37.46        Core25: 13.30        
Core26: 37.59        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 15.66
DDR read Latency(ns)
Socket0: 1011.14
Socket1: 1579.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.78        Core1: 25.00        
Core2: 29.31        Core3: 16.64        
Core4: 14.87        Core5: 33.17        
Core6: 30.23        Core7: 17.43        
Core8: 37.79        Core9: 34.81        
Core10: 32.79        Core11: 31.11        
Core12: 23.34        Core13: 13.80        
Core14: 27.89        Core15: 31.44        
Core16: 38.32        Core17: 17.61        
Core18: 14.54        Core19: 23.73        
Core20: 14.08        Core21: 14.13        
Core22: 34.71        Core23: 12.96        
Core24: 37.24        Core25: 14.21        
Core26: 38.41        Core27: 23.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.78
Socket1: 15.73
DDR read Latency(ns)
Socket0: 1002.81
Socket1: 1566.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.30        Core1: 25.22        
Core2: 29.70        Core3: 16.78        
Core4: 14.99        Core5: 34.59        
Core6: 28.63        Core7: 17.54        
Core8: 33.96        Core9: 34.70        
Core10: 32.76        Core11: 31.12        
Core12: 23.65        Core13: 13.52        
Core14: 27.95        Core15: 31.43        
Core16: 38.35        Core17: 17.67        
Core18: 14.88        Core19: 22.81        
Core20: 14.46        Core21: 14.22        
Core22: 34.70        Core23: 13.17        
Core24: 37.43        Core25: 13.81        
Core26: 38.19        Core27: 23.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 15.73
DDR read Latency(ns)
Socket0: 1010.95
Socket1: 1546.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11752
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412493162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412496834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206311192; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206311192; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206310852; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206310852; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206318618; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206318618; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206318753; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206318753; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005267406; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5540412; Consumed Joules: 338.16; Watts: 56.31; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4079738; Consumed DRAM Joules: 62.42; DRAM Watts: 10.39
S1P0; QPIClocks: 14412563846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412568418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206359602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206359602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206364172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206364172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206369887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206369887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206374994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206374994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005332796; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5663725; Consumed Joules: 345.69; Watts: 57.57; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3941775; Consumed DRAM Joules: 60.31; DRAM Watts: 10.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2eb9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.20   0.35   0.56    1.11      31 M     46 M    0.32    0.49    0.02    0.02     4368     1996       65     63
   1    1     0.05   0.58   0.08    0.61    1610 K   3148 K    0.49    0.16    0.00    0.01      168      254       29     61
   2    0     0.15   0.73   0.21    0.62      10 M     11 M    0.10    0.37    0.01    0.01      392      104      532     63
   3    1     0.13   0.41   0.33    0.80      27 M     41 M    0.35    0.49    0.02    0.03     4704     2946        7     61
   4    0     0.13   0.38   0.35    0.82      19 M     32 M    0.39    0.55    0.01    0.02     3080     1942       35     64
   5    1     0.00   0.51   0.00    0.60      89 K    133 K    0.33    0.11    0.01    0.02      112       10        5     61
   6    0     0.07   0.76   0.09    0.60    2649 K   3174 K    0.17    0.29    0.00    0.00      168       44       19     64
   7    1     0.09   0.31   0.28    0.72      28 M     39 M    0.29    0.50    0.03    0.05     4592     3256      134     60
   8    0     0.00   0.34   0.00    0.60      67 K     98 K    0.32    0.08    0.02    0.03       56       12        0     64
   9    1     0.04   0.57   0.07    0.60    3704 K   3918 K    0.05    0.06    0.01    0.01      112      746        1     60
  10    0     0.10   0.17   0.59    1.20     157 M    179 M    0.12    0.13    0.16    0.18      336       48     1528     62
  11    1     0.08   0.85   0.10    0.60    6182 K   8810 K    0.30    0.22    0.01    0.01      112       49      105     59
  12    0     0.02   0.46   0.04    0.60     565 K   1684 K    0.66    0.07    0.00    0.01       56        1       53     63
  13    1     0.15   0.29   0.52    1.06      34 M     66 M    0.48    0.47    0.02    0.04      336     2230       87     58
  14    0     0.13   0.74   0.17    0.60    8045 K   9169 K    0.12    0.40    0.01    0.01      168      432      311     63
  15    1     0.00   0.25   0.02    0.60     383 K    929 K    0.59    0.07    0.01    0.02        0        1        2     59
  16    0     0.43   0.53   0.82    1.20     130 M    150 M    0.13    0.13    0.03    0.03     9184      298    14390     62
  17    1     0.05   0.22   0.22    0.64      27 M     34 M    0.21    0.52    0.06    0.07     4704     3326       13     60
  18    0     0.10   0.34   0.29    0.74      19 M     31 M    0.37    0.58    0.02    0.03     5824     1980        4     63
  19    1     0.08   0.74   0.11    0.60    1691 K   2761 K    0.39    0.38    0.00    0.00      112      244        1     60
  20    0     0.13   0.38   0.35    0.84      22 M     36 M    0.37    0.56    0.02    0.03     5320     1851      124     63
  21    1     0.25   0.29   0.87    1.20      52 M     91 M    0.42    0.48    0.02    0.04     6328     4264      284     59
  22    0     0.08   0.23   0.32    0.78     110 M    122 M    0.09    0.14    0.14    0.16     4256     8612        7     64
  23    1     0.18   0.42   0.43    0.90      18 M     31 M    0.41    0.72    0.01    0.02     1736        0      194     60
  24    0     0.04   0.57   0.07    0.60    3697 K   3779 K    0.02    0.06    0.01    0.01      336       61       13     65
  25    1     0.18   0.38   0.47    0.98      28 M     44 M    0.37    0.55    0.02    0.02     3864     3838       11     60
  26    0     0.07   0.69   0.10    0.62    4655 K   4753 K    0.02    0.21    0.01    0.01       56       16      141     64
  27    1     0.09   0.40   0.22    0.65      36 M     46 M    0.21    0.40    0.04    0.05     1960     1724        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.41   0.28    0.89     523 M    632 M    0.17    0.29    0.03    0.04    33600    17397    17222     57
 SKT    1     0.10   0.37   0.27    0.87     267 M    416 M    0.36    0.51    0.02    0.03    28840    22888      879     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.39   0.27    0.88     790 M   1048 M    0.25    0.40    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.15 %

 C1 core residency: 53.98 %; C3 core residency: 4.59 %; C6 core residency: 10.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    56.61    42.52     284.75      52.41         118.99
 SKT   1    37.34    38.10     291.16      50.73         120.98
---------------------------------------------------------------------------------------------------------------
       *    93.95    80.62     575.90     103.15         119.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fa2
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2622.02 --||-- Mem Ch  0: Reads (MB/s):  2956.41 --|
|--            Writes(MB/s):  1752.23 --||--            Writes(MB/s):  2874.38 --|
|-- Mem Ch  1: Reads (MB/s):  2614.22 --||-- Mem Ch  1: Reads (MB/s):  2954.86 --|
|--            Writes(MB/s):  1752.33 --||--            Writes(MB/s):  2878.42 --|
|-- Mem Ch  2: Reads (MB/s):  2621.33 --||-- Mem Ch  2: Reads (MB/s):  2971.52 --|
|--            Writes(MB/s):  1749.27 --||--            Writes(MB/s):  2871.31 --|
|-- Mem Ch  3: Reads (MB/s):  2639.97 --||-- Mem Ch  3: Reads (MB/s):  2964.10 --|
|--            Writes(MB/s):  1757.86 --||--            Writes(MB/s):  2877.43 --|
|-- NODE 0 Mem Read (MB/s) : 10497.55 --||-- NODE 1 Mem Read (MB/s) : 11846.89 --|
|-- NODE 0 Mem Write(MB/s) :  7011.69 --||-- NODE 1 Mem Write(MB/s) : 11501.55 --|
|-- NODE 0 P. Write (T/s):     142611 --||-- NODE 1 P. Write (T/s):     156558 --|
|-- NODE 0 Memory (MB/s):    17509.24 --||-- NODE 1 Memory (MB/s):    23348.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22344.45                --|
            |--                System Write Throughput(MB/s):      18513.23                --|
            |--               System Memory Throughput(MB/s):      40857.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3077
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          48      24 M   209 M     12       0     975 K
 1     200 M       594 K    33 M   286 M    212 M   372     708 K
-----------------------------------------------------------------------
 *     200 M       594 K    57 M   496 M    212 M   372    1683 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.90        Core1: 24.56        
Core2: 26.87        Core3: 17.60        
Core4: 16.29        Core5: 22.79        
Core6: 22.13        Core7: 18.56        
Core8: 32.74        Core9: 38.71        
Core10: 30.85        Core11: 39.46        
Core12: 24.80        Core13: 30.19        
Core14: 17.97        Core15: 41.26        
Core16: 33.93        Core17: 17.93        
Core18: 13.57        Core19: 30.69        
Core20: 12.86        Core21: 16.86        
Core22: 44.99        Core23: 20.37        
Core24: 38.87        Core25: 15.66        
Core26: 31.99        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 22.23
DDR read Latency(ns)
Socket0: 1039.02
Socket1: 898.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.49        Core1: 25.05        
Core2: 26.84        Core3: 17.89        
Core4: 16.45        Core5: 22.89        
Core6: 22.30        Core7: 18.36        
Core8: 38.59        Core9: 38.63        
Core10: 30.82        Core11: 39.30        
Core12: 24.18        Core13: 36.69        
Core14: 18.14        Core15: 41.62        
Core16: 33.91        Core17: 17.69        
Core18: 13.53        Core19: 29.47        
Core20: 13.15        Core21: 17.22        
Core22: 44.99        Core23: 20.75        
Core24: 37.69        Core25: 16.03        
Core26: 33.89        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 23.49
DDR read Latency(ns)
Socket0: 1006.79
Socket1: 876.02
irq_total: 356184.810955338
cpu_total: 28.75
cpu_0: 38.76
cpu_1: 6.32
cpu_2: 18.15
cpu_3: 39.16
cpu_4: 35.51
cpu_5: 41.56
cpu_6: 16.76
cpu_7: 34.84
cpu_8: 0.13
cpu_9: 4.32
cpu_10: 54.06
cpu_11: 0.00
cpu_12: 1.80
cpu_13: 62.17
cpu_14: 18.09
cpu_15: 1.33
cpu_16: 39.30
cpu_17: 44.75
cpu_18: 36.64
cpu_19: 19.61
cpu_20: 45.28
cpu_21: 76.13
cpu_22: 42.09
cpu_23: 39.10
cpu_24: 2.93
cpu_25: 40.89
cpu_26: 9.18
cpu_27: 36.17
enp130s0f0_rx_packets: 852046
enp130s0f1_rx_packets: 818519
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1670565
enp130s0f0_rx_bytes_phy: 6718005271
enp130s0f1_rx_bytes_phy: 6660028636
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13378033907
enp130s0f0_tx_bytes: 6278415317
enp130s0f1_tx_bytes: 6301230111
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12579645428
enp130s0f0_rx_packets_phy: 852053
enp130s0f1_rx_packets_phy: 818580
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1670633
enp130s0f0_rx_bytes: 6672710723
enp130s0f1_rx_bytes: 6635609442
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13308320165
enp130s0f0_tx_packets_phy: 815085
enp130s0f1_tx_packets_phy: 815791
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1630876
enp130s0f0_tx_bytes_phy: 6285383266
enp130s0f1_tx_bytes_phy: 6307915934
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12593299200
enp130s0f0_tx_packets: 753450
enp130s0f1_tx_packets: 758662
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1512112


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.46        Core1: 25.15        
Core2: 26.66        Core3: 18.38        
Core4: 15.53        Core5: 22.56        
Core6: 22.33        Core7: 18.44        
Core8: 37.46        Core9: 38.47        
Core10: 31.63        Core11: 50.68        
Core12: 24.84        Core13: 36.38        
Core14: 18.09        Core15: 44.30        
Core16: 33.87        Core17: 17.91        
Core18: 13.47        Core19: 29.27        
Core20: 13.04        Core21: 17.04        
Core22: 45.04        Core23: 20.76        
Core24: 36.43        Core25: 15.78        
Core26: 34.28        Core27: 35.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 23.46
DDR read Latency(ns)
Socket0: 1002.95
Socket1: 887.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.44        Core1: 25.00        
Core2: 26.64        Core3: 18.01        
Core4: 15.58        Core5: 22.57        
Core6: 22.52        Core7: 18.32        
Core8: 34.72        Core9: 37.99        
Core10: 31.31        Core11: 41.24        
Core12: 24.55        Core13: 25.32        
Core14: 17.97        Core15: 42.39        
Core16: 33.93        Core17: 17.51        
Core18: 13.94        Core19: 28.99        
Core20: 12.49        Core21: 16.64        
Core22: 44.86        Core23: 20.29        
Core24: 36.72        Core25: 15.60        
Core26: 35.22        Core27: 35.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 21.21
DDR read Latency(ns)
Socket0: 1085.35
Socket1: 926.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.55        Core1: 25.17        
Core2: 25.22        Core3: 16.82        
Core4: 15.61        Core5: 21.80        
Core6: 22.22        Core7: 17.43        
Core8: 37.81        Core9: 37.44        
Core10: 30.13        Core11: 35.62        
Core12: 24.66        Core13: 11.09        
Core14: 17.20        Core15: 39.35        
Core16: 33.52        Core17: 17.22        
Core18: 13.70        Core19: 28.48        
Core20: 12.36        Core21: 16.03        
Core22: 44.13        Core23: 19.75        
Core24: 36.50        Core25: 15.40        
Core26: 32.45        Core27: 34.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 17.64
DDR read Latency(ns)
Socket0: 1270.84
Socket1: 1006.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 24.96        
Core2: 27.41        Core3: 17.00        
Core4: 15.91        Core5: 22.88        
Core6: 22.50        Core7: 18.66        
Core8: 40.49        Core9: 38.15        
Core10: 31.20        Core11: 41.19        
Core12: 24.53        Core13: 36.51        
Core14: 18.07        Core15: 38.43        
Core16: 33.97        Core17: 18.41        
Core18: 13.60        Core19: 31.26        
Core20: 13.10        Core21: 17.04        
Core22: 44.55        Core23: 20.51        
Core24: 41.58        Core25: 15.78        
Core26: 33.76        Core27: 35.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 23.29
DDR read Latency(ns)
Socket0: 1004.51
Socket1: 878.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12822
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413900462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413918126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207026977; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207026977; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207029043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207029043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207043836; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207043836; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207045189; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207045189; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005885666; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5382821; Consumed Joules: 328.54; Watts: 54.71; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 3940824; Consumed DRAM Joules: 60.29; DRAM Watts: 10.04
S1P0; QPIClocks: 14413969142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413972234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207086724; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207086724; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207086901; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207086901; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207082556; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207082556; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207082536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207082536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005601873; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5992327; Consumed Joules: 365.74; Watts: 60.91; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4716051; Consumed DRAM Joules: 72.16; DRAM Watts: 12.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32e7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.33   0.37    0.84      28 M     40 M    0.29    0.51    0.02    0.03     3192     2698      140     64
   1    1     0.05   0.60   0.08    0.60    1864 K   3418 K    0.45    0.15    0.00    0.01      168      175       24     61
   2    0     0.13   0.78   0.16    0.60    6643 K   7993 K    0.17    0.39    0.01    0.01      224       64      180     63
   3    1     0.13   0.39   0.33    0.80      33 M     45 M    0.26    0.45    0.03    0.04     4480     3181       27     60
   4    0     0.11   0.36   0.30    0.75      22 M     34 M    0.33    0.54    0.02    0.03     2968     2747       88     64
   5    1     0.44   1.23   0.36    0.84      10 M     22 M    0.54    0.31    0.00    0.00      168      182       42     60
   6    0     0.12   0.85   0.15    0.60    5576 K   7951 K    0.30    0.37    0.00    0.01      224      205       36     64
   7    1     0.06   0.23   0.24    0.68      32 M     40 M    0.21    0.47    0.06    0.07     4424     3392       11     59
   8    0     0.00   0.30   0.00    0.60      44 K     67 K    0.34    0.08    0.02    0.03       56       11        1     64
   9    1     0.03   0.54   0.06    0.62    2986 K   3186 K    0.06    0.05    0.01    0.01      280       15      497     60
  10    0     0.23   0.32   0.72    1.20     131 M    151 M    0.13    0.22    0.06    0.06     8456      382    26800     62
  11    1     0.00   0.36   0.00    0.60      33 K     49 K    0.32    0.10    0.02    0.03        0        0        1     58
  12    0     0.02   0.49   0.03    0.61     497 K   1202 K    0.59    0.09    0.00    0.01        0        5        8     63
  13    1     0.21   0.26   0.80    1.20     102 M    125 M    0.19    0.35    0.05    0.06     5040       25     5858     58
  14    0     0.15   0.77   0.20    0.64    3812 K   6432 K    0.41    0.52    0.00    0.00       56      242       36     64
  15    1     0.01   0.54   0.02    0.60     931 K   1012 K    0.08    0.10    0.01    0.01       56      128        1     58
  16    0     0.05   0.15   0.32    0.78     128 M    139 M    0.08    0.14    0.27    0.29     5096    12074        1     63
  17    1     0.16   0.40   0.41    0.90      41 M     53 M    0.22    0.40    0.03    0.03     4032     3801       95     59
  18    0     0.06   0.21   0.27    0.72      14 M     24 M    0.40    0.67    0.03    0.04     4536     3271        1     64
  19    1     0.13   0.81   0.16    0.60    6991 K   8560 K    0.18    0.42    0.01    0.01      224      252        3     59
  20    0     0.18   0.36   0.50    1.00      22 M     38 M    0.42    0.59    0.01    0.02     4984     2999      443     64
  21    1     0.25   0.27   0.93    1.20      82 M    124 M    0.34    0.39    0.03    0.05     4480     3770      267     58
  22    0     0.04   0.12   0.36    0.83     107 M    116 M    0.08    0.13    0.24    0.26     3304       31     8360     65
  23    1     0.11   0.33   0.32    0.79      52 M     75 M    0.31    0.36    0.05    0.07      224       59        5     60
  24    0     0.02   0.51   0.04    0.60    1782 K   2009 K    0.11    0.05    0.01    0.01        0       24        7     65
  25    1     0.10   0.28   0.35    0.81      30 M     42 M    0.29    0.51    0.03    0.04     4536     3543        8     60
  26    0     0.07   0.69   0.10    0.60    3833 K   4235 K    0.10    0.24    0.01    0.01      168       18      152     64
  27    1     0.07   0.23   0.30    0.75      93 M    103 M    0.10    0.18    0.14    0.15     3192     6688        4     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.37   0.25    0.82     478 M    575 M    0.17    0.33    0.04    0.04    33264    24771    36253     57
 SKT    1     0.12   0.40   0.31    0.90     491 M    651 M    0.25    0.37    0.03    0.04    31304    25211     6843     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.39   0.28    0.86     969 M   1226 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.65 %

 C1 core residency: 52.60 %; C3 core residency: 3.48 %; C6 core residency: 11.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       42 G     42 G   |   43%    43%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  164 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    53.61    34.96     277.02      50.91         125.37
 SKT   1    60.02    58.36     309.47      60.47         121.70
---------------------------------------------------------------------------------------------------------------
       *    113.63    93.32     586.49     111.38         123.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33ca
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2570.61 --||-- Mem Ch  0: Reads (MB/s):  2131.23 --|
|--            Writes(MB/s):  2344.41 --||--            Writes(MB/s):  2302.45 --|
|-- Mem Ch  1: Reads (MB/s):  2560.69 --||-- Mem Ch  1: Reads (MB/s):  2125.65 --|
|--            Writes(MB/s):  2345.09 --||--            Writes(MB/s):  2310.01 --|
|-- Mem Ch  2: Reads (MB/s):  2578.64 --||-- Mem Ch  2: Reads (MB/s):  2141.00 --|
|--            Writes(MB/s):  2339.53 --||--            Writes(MB/s):  2299.93 --|
|-- Mem Ch  3: Reads (MB/s):  2580.18 --||-- Mem Ch  3: Reads (MB/s):  2138.96 --|
|--            Writes(MB/s):  2342.99 --||--            Writes(MB/s):  2306.18 --|
|-- NODE 0 Mem Read (MB/s) : 10290.12 --||-- NODE 1 Mem Read (MB/s) :  8536.84 --|
|-- NODE 0 Mem Write(MB/s) :  9372.02 --||-- NODE 1 Mem Write(MB/s) :  9218.58 --|
|-- NODE 0 P. Write (T/s):     143865 --||-- NODE 1 P. Write (T/s):     142925 --|
|-- NODE 0 Memory (MB/s):    19662.14 --||-- NODE 1 Memory (MB/s):    17755.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18826.97                --|
            |--                System Write Throughput(MB/s):      18590.60                --|
            |--               System Memory Throughput(MB/s):      37417.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 349f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8400          12      25 M   225 M      0       0    1149 K
 1     197 M      1013 K    32 M   266 M    210 M     0    1004 K
-----------------------------------------------------------------------
 *     197 M      1013 K    57 M   491 M    210 M     0    2154 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.96        Core1: 24.80        
Core2: 37.30        Core3: 16.22        
Core4: 16.46        Core5: 36.93        
Core6: 33.07        Core7: 16.63        
Core8: 37.47        Core9: 34.32        
Core10: 39.35        Core11: 51.63        
Core12: 21.59        Core13: 37.88        
Core14: 27.58        Core15: 29.23        
Core16: 28.52        Core17: 16.16        
Core18: 14.02        Core19: 21.20        
Core20: 14.06        Core21: 12.99        
Core22: 29.31        Core23: 23.73        
Core24: 35.84        Core25: 13.77        
Core26: 39.56        Core27: 13.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 19.61
DDR read Latency(ns)
Socket0: 937.62
Socket1: 1265.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.86        Core1: 24.56        
Core2: 34.83        Core3: 15.73        
Core4: 16.33        Core5: 35.58        
Core6: 32.68        Core7: 16.20        
Core8: 41.66        Core9: 31.61        
Core10: 39.39        Core11: 49.25        
Core12: 21.38        Core13: 16.26        
Core14: 26.84        Core15: 27.67        
Core16: 26.90        Core17: 15.78        
Core18: 13.99        Core19: 20.62        
Core20: 13.95        Core21: 12.94        
Core22: 32.49        Core23: 24.20        
Core24: 34.32        Core25: 13.61        
Core26: 38.04        Core27: 13.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 16.02
DDR read Latency(ns)
Socket0: 1063.85
Socket1: 1409.52
irq_total: 444254.905955095
cpu_total: 29.52
cpu_0: 49.34
cpu_1: 12.10
cpu_2: 26.93
cpu_3: 34.04
cpu_4: 34.38
cpu_5: 6.18
cpu_6: 8.98
cpu_7: 38.56
cpu_8: 14.83
cpu_9: 16.09
cpu_10: 50.53
cpu_11: 11.24
cpu_12: 6.85
cpu_13: 53.79
cpu_14: 27.79
cpu_15: 12.03
cpu_16: 57.71
cpu_17: 34.24
cpu_18: 38.90
cpu_19: 15.89
cpu_20: 37.23
cpu_21: 53.12
cpu_22: 45.74
cpu_23: 33.51
cpu_24: 16.69
cpu_25: 39.03
cpu_26: 9.77
cpu_27: 41.09
enp130s0f0_rx_bytes_phy: 6889965252
enp130s0f1_rx_bytes_phy: 6440568875
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13330534127
enp130s0f0_rx_bytes: 6844014482
enp130s0f1_rx_bytes: 6398283284
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13242297766
enp130s0f0_rx_packets: 846550
enp130s0f1_rx_packets: 798803
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1645353
enp130s0f0_tx_packets: 763398
enp130s0f1_tx_packets: 769114
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1532512
enp130s0f0_rx_packets_phy: 846577
enp130s0f1_rx_packets_phy: 798825
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1645402
enp130s0f0_tx_bytes_phy: 6238804131
enp130s0f1_tx_bytes_phy: 6256645551
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12495449682
enp130s0f0_tx_bytes: 6231668623
enp130s0f1_tx_bytes: 6249992827
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12481661450
enp130s0f0_tx_packets_phy: 826063
enp130s0f1_tx_packets_phy: 824603
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1650666


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.08        Core1: 25.29        
Core2: 35.28        Core3: 16.82        
Core4: 16.80        Core5: 35.52        
Core6: 30.12        Core7: 16.69        
Core8: 38.11        Core9: 33.85        
Core10: 39.89        Core11: 36.79        
Core12: 22.06        Core13: 34.21        
Core14: 27.37        Core15: 28.58        
Core16: 28.72        Core17: 17.05        
Core18: 14.55        Core19: 20.58        
Core20: 13.77        Core21: 13.41        
Core22: 33.53        Core23: 24.63        
Core24: 34.95        Core25: 13.62        
Core26: 36.49        Core27: 13.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 19.34
DDR read Latency(ns)
Socket0: 969.21
Socket1: 1222.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.42        Core1: 25.10        
Core2: 34.81        Core3: 16.50        
Core4: 16.75        Core5: 36.82        
Core6: 30.24        Core7: 16.49        
Core8: 38.84        Core9: 34.88        
Core10: 39.67        Core11: 36.50        
Core12: 21.27        Core13: 39.70        
Core14: 27.19        Core15: 29.06        
Core16: 28.20        Core17: 16.42        
Core18: 14.36        Core19: 20.41        
Core20: 13.84        Core21: 12.89        
Core22: 29.47        Core23: 23.63        
Core24: 35.01        Core25: 13.97        
Core26: 36.29        Core27: 13.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 19.93
DDR read Latency(ns)
Socket0: 925.89
Socket1: 1248.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.59        Core1: 24.88        
Core2: 34.74        Core3: 16.36        
Core4: 16.54        Core5: 38.22        
Core6: 33.10        Core7: 16.75        
Core8: 39.23        Core9: 35.13        
Core10: 39.79        Core11: 52.16        
Core12: 20.86        Core13: 39.79        
Core14: 26.83        Core15: 29.05        
Core16: 28.21        Core17: 16.33        
Core18: 13.86        Core19: 20.74        
Core20: 13.98        Core21: 13.20        
Core22: 29.50        Core23: 23.82        
Core24: 35.28        Core25: 14.09        
Core26: 38.24        Core27: 13.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.28
Socket1: 20.14
DDR read Latency(ns)
Socket0: 929.93
Socket1: 1228.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.63        Core1: 25.35        
Core2: 35.35        Core3: 16.78        
Core4: 16.30        Core5: 36.94        
Core6: 31.26        Core7: 16.67        
Core8: 39.12        Core9: 35.04        
Core10: 39.76        Core11: 52.17        
Core12: 20.01        Core13: 39.34        
Core14: 26.89        Core15: 29.20        
Core16: 28.26        Core17: 16.14        
Core18: 14.09        Core19: 20.64        
Core20: 14.00        Core21: 13.07        
Core22: 29.53        Core23: 24.24        
Core24: 35.41        Core25: 13.68        
Core26: 38.12        Core27: 13.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 20.04
DDR read Latency(ns)
Socket0: 931.50
Socket1: 1237.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13887
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414977910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414999590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207593259; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207593259; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207601786; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207601786; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207600108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207600108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207572402; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207572402; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006315940; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5738394; Consumed Joules: 350.24; Watts: 58.32; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4264736; Consumed DRAM Joules: 65.25; DRAM Watts: 10.86
S1P0; QPIClocks: 14415001738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415005978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207605315; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207605315; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207600386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207600386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207601169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207601169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207601878; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207601878; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006358860; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5851196; Consumed Joules: 357.13; Watts: 59.46; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4327967; Consumed DRAM Joules: 66.22; DRAM Watts: 11.03
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3711
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.24   0.39   0.63    1.13      34 M     54 M    0.37    0.46    0.01    0.02     4256     2733      207     64
   1    1     0.08   0.80   0.09    0.60    2522 K   5199 K    0.51    0.36    0.00    0.01      224      363       37     61
   2    0     0.16   0.68   0.23    0.65      12 M     13 M    0.07    0.35    0.01    0.01      168      193      268     63
   3    1     0.08   0.29   0.29    0.74      27 M     38 M    0.29    0.50    0.03    0.05     4256     3242        7     60
   4    0     0.10   0.33   0.29    0.76      28 M     39 M    0.27    0.48    0.03    0.04     4480     3338       41     64
   5    1     0.04   0.56   0.08    0.60    3213 K   3624 K    0.11    0.09    0.01    0.01      504      169       16     60
   6    0     0.07   0.75   0.09    0.60    3192 K   3667 K    0.13    0.28    0.00    0.01        0       49       30     63
   7    1     0.11   0.34   0.34    0.80      31 M     43 M    0.26    0.47    0.03    0.04     3528     3531      239     60
   8    0     0.05   0.70   0.07    0.60    4879 K   6047 K    0.19    0.14    0.01    0.01       56      203       46     64
   9    1     0.12   0.77   0.15    0.61    8748 K     10 M    0.14    0.17    0.01    0.01      112       27        2     60
  10    0     0.07   0.12   0.62    1.16     149 M    165 M    0.10    0.15    0.21    0.23     4648       20    14014     62
  11    1     0.05   0.84   0.06    0.60    3288 K   4559 K    0.28    0.13    0.01    0.01      112       49       15     59
  12    0     0.05   0.60   0.09    0.60    1246 K   2586 K    0.52    0.17    0.00    0.00       56        2       23     63
  13    1     0.11   0.17   0.67    1.20     122 M    139 M    0.12    0.15    0.11    0.12     4984       56     8577     58
  14    0     0.19   0.78   0.24    0.67      12 M     15 M    0.19    0.39    0.01    0.01      112      294       97     63
  15    1     0.06   0.74   0.08    0.60    4381 K   6816 K    0.36    0.23    0.01    0.01      168      140       49     59
  16    0     0.23   0.33   0.70    1.13     145 M    168 M    0.14    0.23    0.06    0.07     5712    19255        9     62
  17    1     0.05   0.22   0.25    0.69      28 M     36 M    0.22    0.51    0.05    0.07     4536     3800       30     59
  18    0     0.08   0.26   0.32    0.79      19 M     33 M    0.41    0.60    0.02    0.04     5488     3820        8     64
  19    1     0.12   0.84   0.14    0.60    2693 K   5042 K    0.47    0.53    0.00    0.00      224      291        5     60
  20    0     0.06   0.22   0.29    0.74      18 M     28 M    0.35    0.63    0.03    0.05     5096     3528      107     64
  21    1     0.17   0.24   0.70    1.20      49 M     78 M    0.38    0.47    0.03    0.05     5320     4759       50     59
  22    0     0.05   0.11   0.40    0.88     118 M    129 M    0.09    0.14    0.26    0.29     4144       19    11469     64
  23    1     0.09   0.36   0.26    0.70      47 M     58 M    0.19    0.32    0.05    0.06     1232     2446      126     60
  24    0     0.08   0.82   0.09    0.60    4924 K   6600 K    0.25    0.22    0.01    0.01       56       70       89     64
  25    1     0.10   0.29   0.34    0.81      20 M     35 M    0.40    0.57    0.02    0.04     4592     3671      100     59
  26    0     0.07   0.69   0.10    0.60    3965 K   4372 K    0.09    0.20    0.01    0.01      112       30      189     65
  27    1     0.17   0.38   0.44    0.91      19 M     36 M    0.48    0.68    0.01    0.02      448       22      500     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.36   0.30    0.87     557 M    671 M    0.17    0.31    0.04    0.05    34384    33554    26597     56
 SKT    1     0.10   0.35   0.28    0.85     371 M    502 M    0.26    0.43    0.03    0.04    30240    22566     9753     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.29    0.86     929 M   1174 M    0.21    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.50 %

 C1 core residency: 55.76 %; C3 core residency: 4.52 %; C6 core residency: 6.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       40 G     40 G   |   42%    42%   
 SKT    1       47 G     47 G   |   49%    48%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  175 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.41    46.95     287.63      54.18         128.26
 SKT   1    50.19    52.57     301.34      56.94         129.82
---------------------------------------------------------------------------------------------------------------
       *    109.59    99.52     588.96     111.12         128.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37f8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2816.26 --||-- Mem Ch  0: Reads (MB/s):  2820.01 --|
|--            Writes(MB/s):  2144.89 --||--            Writes(MB/s):  2814.33 --|
|-- Mem Ch  1: Reads (MB/s):  2802.96 --||-- Mem Ch  1: Reads (MB/s):  2823.50 --|
|--            Writes(MB/s):  2144.42 --||--            Writes(MB/s):  2818.79 --|
|-- Mem Ch  2: Reads (MB/s):  2804.93 --||-- Mem Ch  2: Reads (MB/s):  2852.39 --|
|--            Writes(MB/s):  2138.99 --||--            Writes(MB/s):  2812.26 --|
|-- Mem Ch  3: Reads (MB/s):  2827.63 --||-- Mem Ch  3: Reads (MB/s):  2839.24 --|
|--            Writes(MB/s):  2145.94 --||--            Writes(MB/s):  2815.59 --|
|-- NODE 0 Mem Read (MB/s) : 11251.78 --||-- NODE 1 Mem Read (MB/s) : 11335.14 --|
|-- NODE 0 Mem Write(MB/s) :  8574.25 --||-- NODE 1 Mem Write(MB/s) : 11260.98 --|
|-- NODE 0 P. Write (T/s):     144424 --||-- NODE 1 P. Write (T/s):     151573 --|
|-- NODE 0 Memory (MB/s):    19826.02 --||-- NODE 1 Memory (MB/s):    22596.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22586.92                --|
            |--                System Write Throughput(MB/s):      19835.23                --|
            |--               System Memory Throughput(MB/s):      42422.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38d2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9972         132      26 M   223 M    504       0    1023 K
 1     198 M       859 K    31 M   260 M    211 M     0     759 K
-----------------------------------------------------------------------
 *     199 M       859 K    58 M   484 M    211 M     0    1782 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.30        Core1: 25.80        
Core2: 27.91        Core3: 18.39        
Core4: 16.20        Core5: 26.13        
Core6: 22.22        Core7: 18.14        
Core8: 33.84        Core9: 38.47        
Core10: 29.24        Core11: 35.48        
Core12: 37.16        Core13: 30.22        
Core14: 30.05        Core15: 35.49        
Core16: 42.51        Core17: 18.12        
Core18: 14.10        Core19: 34.42        
Core20: 13.95        Core21: 20.03        
Core22: 44.52        Core23: 31.22        
Core24: 38.30        Core25: 14.49        
Core26: 37.19        Core27: 26.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 22.92
DDR read Latency(ns)
Socket0: 973.69
Socket1: 929.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.97        Core1: 26.46        
Core2: 28.22        Core3: 18.53        
Core4: 16.38        Core5: 28.11        
Core6: 22.45        Core7: 18.11        
Core8: 34.22        Core9: 38.51        
Core10: 29.26        Core11: 35.17        
Core12: 37.24        Core13: 31.01        
Core14: 30.69        Core15: 35.74        
Core16: 42.76        Core17: 18.43        
Core18: 14.31        Core19: 33.03        
Core20: 13.70        Core21: 17.98        
Core22: 45.05        Core23: 36.83        
Core24: 37.14        Core25: 14.90        
Core26: 36.39        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 23.38
DDR read Latency(ns)
Socket0: 968.80
Socket1: 916.04
irq_total: 387890.092664607
cpu_total: 29.20
cpu_0: 45.94
cpu_1: 9.57
cpu_2: 10.24
cpu_3: 47.47
cpu_4: 37.03
cpu_5: 7.45
cpu_6: 28.72
cpu_7: 36.70
cpu_8: 7.71
cpu_9: 12.23
cpu_10: 49.93
cpu_11: 8.64
cpu_12: 19.15
cpu_13: 49.60
cpu_14: 19.68
cpu_15: 21.08
cpu_16: 52.93
cpu_17: 34.04
cpu_18: 37.97
cpu_19: 8.44
cpu_20: 38.56
cpu_21: 80.52
cpu_22: 42.22
cpu_23: 29.92
cpu_24: 1.66
cpu_25: 39.16
cpu_26: 8.98
cpu_27: 32.18
enp130s0f0_rx_bytes: 6836336107
enp130s0f1_rx_bytes: 6468045534
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13304381641
enp130s0f0_tx_packets: 746205
enp130s0f1_tx_packets: 744367
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1490572
enp130s0f0_rx_packets: 856223
enp130s0f1_rx_packets: 827365
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1683588
enp130s0f0_tx_bytes: 6243700830
enp130s0f1_tx_bytes: 6267299607
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12511000437
enp130s0f0_rx_packets_phy: 856213
enp130s0f1_rx_packets_phy: 827371
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1683584
enp130s0f0_tx_packets_phy: 807438
enp130s0f1_tx_packets_phy: 804758
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1612196
enp130s0f0_rx_bytes_phy: 6882262988
enp130s0f1_rx_bytes_phy: 6511018108
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13393281096
enp130s0f0_tx_bytes_phy: 6250578959
enp130s0f1_tx_bytes_phy: 6274163569
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12524742528


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 25.92        
Core2: 28.62        Core3: 17.75        
Core4: 16.39        Core5: 25.89        
Core6: 21.99        Core7: 17.62        
Core8: 33.67        Core9: 34.73        
Core10: 29.27        Core11: 34.94        
Core12: 37.35        Core13: 30.44        
Core14: 32.46        Core15: 35.75        
Core16: 42.40        Core17: 18.35        
Core18: 14.39        Core19: 33.20        
Core20: 13.76        Core21: 18.45        
Core22: 44.62        Core23: 30.12        
Core24: 38.56        Core25: 14.23        
Core26: 35.33        Core27: 24.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 22.01
DDR read Latency(ns)
Socket0: 990.68
Socket1: 965.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.63        Core1: 26.37        
Core2: 28.48        Core3: 17.94        
Core4: 16.52        Core5: 27.97        
Core6: 22.06        Core7: 17.99        
Core8: 34.17        Core9: 38.35        
Core10: 29.36        Core11: 35.35        
Core12: 37.02        Core13: 31.58        
Core14: 32.40        Core15: 35.43        
Core16: 42.67        Core17: 18.67        
Core18: 14.26        Core19: 32.72        
Core20: 14.06        Core21: 22.60        
Core22: 43.99        Core23: 31.46        
Core24: 39.44        Core25: 14.76        
Core26: 35.61        Core27: 25.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.48
Socket1: 23.81
DDR read Latency(ns)
Socket0: 952.95
Socket1: 903.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.15        Core1: 26.04        
Core2: 28.14        Core3: 18.38        
Core4: 16.10        Core5: 28.23        
Core6: 22.39        Core7: 18.39        
Core8: 33.72        Core9: 38.04        
Core10: 29.38        Core11: 36.07        
Core12: 37.25        Core13: 31.70        
Core14: 30.65        Core15: 35.37        
Core16: 42.71        Core17: 18.26        
Core18: 14.18        Core19: 34.31        
Core20: 14.11        Core21: 22.18        
Core22: 43.20        Core23: 33.39        
Core24: 39.45        Core25: 14.66        
Core26: 36.54        Core27: 25.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 23.96
DDR read Latency(ns)
Socket0: 948.00
Socket1: 903.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.58        Core1: 25.74        
Core2: 27.82        Core3: 17.65        
Core4: 16.16        Core5: 28.41        
Core6: 22.11        Core7: 17.61        
Core8: 33.47        Core9: 37.96        
Core10: 29.31        Core11: 35.96        
Core12: 37.12        Core13: 31.59        
Core14: 29.84        Core15: 35.23        
Core16: 42.49        Core17: 18.49        
Core18: 14.43        Core19: 33.86        
Core20: 13.81        Core21: 18.94        
Core22: 44.68        Core23: 30.01        
Core24: 40.82        Core25: 14.40        
Core26: 35.61        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 22.37
DDR read Latency(ns)
Socket0: 985.80
Socket1: 943.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14964
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414065718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414068498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207115821; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207115821; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207111477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207111477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207107463; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207107463; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207104004; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207104004; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005913018; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5560695; Consumed Joules: 339.40; Watts: 56.52; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4182718; Consumed DRAM Joules: 64.00; DRAM Watts: 10.66
S1P0; QPIClocks: 14414079618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414083378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207132325; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207132325; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207135192; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207135192; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207138202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207138202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207135943; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207135943; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005870135; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5905470; Consumed Joules: 360.44; Watts: 60.02; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4672627; Consumed DRAM Joules: 71.49; DRAM Watts: 11.91
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b47
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.18   0.36   0.51    1.02      34 M     47 M    0.28    0.48    0.02    0.03     4704     2357      449     64
   1    1     0.06   0.75   0.08    0.60    2851 K   4970 K    0.43    0.33    0.00    0.01      168      245       21     60
   2    0     0.08   0.69   0.11    0.61    4899 K   5213 K    0.06    0.30    0.01    0.01      224      162      203     63
   3    1     0.19   0.40   0.46    0.96      43 M     55 M    0.22    0.40    0.02    0.03     3472     3321      365     60
   4    0     0.11   0.35   0.32    0.79      25 M     37 M    0.30    0.52    0.02    0.03     3920     2667       65     63
   5    1     0.05   0.88   0.06    0.60    2062 K   4418 K    0.53    0.18    0.00    0.01      224       14       11     60
   6    0     0.20   0.85   0.24    0.67    8508 K     13 M    0.37    0.48    0.00    0.01      168      155       47     63
   7    1     0.08   0.26   0.31    0.77      34 M     45 M    0.23    0.44    0.04    0.05     2912     3758       51     59
   8    0     0.04   0.60   0.07    0.60    3493 K   5927 K    0.41    0.17    0.01    0.01      168       63      115     63
   9    1     0.10   0.77   0.12    0.60    6655 K   7038 K    0.05    0.13    0.01    0.01        0       39        2     60
  10    0     0.13   0.19   0.66    1.20     162 M    185 M    0.12    0.18    0.13    0.14     7056    22478        2     61
  11    1     0.05   0.63   0.08    0.60    5253 K   7244 K    0.27    0.18    0.01    0.01      112      170      121     58
  12    0     0.12   0.72   0.16    0.60    7467 K   8246 K    0.09    0.20    0.01    0.01      224      146       35     63
  13    1     0.12   0.19   0.63    1.20     140 M    160 M    0.12    0.15    0.12    0.13     3528     9914      150     58
  14    0     0.14   0.77   0.18    0.62    9462 K     10 M    0.11    0.33    0.01    0.01      560      540      130     63
  15    1     0.14   0.96   0.15    0.60      10 M     12 M    0.15    0.24    0.01    0.01      448       42      361     58
  16    0     0.11   0.21   0.51    1.01     117 M    131 M    0.10    0.13    0.11    0.12     2184       22     7463     63
  17    1     0.05   0.20   0.24    0.68      35 M     42 M    0.18    0.45    0.07    0.09     4032     3795        9     59
  18    0     0.06   0.22   0.29    0.75      19 M     29 M    0.34    0.63    0.03    0.05     4312     2987       10     64
  19    1     0.07   0.72   0.09    0.60    3199 K   3796 K    0.16    0.22    0.00    0.01      168      235       66     60
  20    0     0.07   0.24   0.31    0.76      17 M     28 M    0.41    0.64    0.02    0.04     4424     2867       35     64
  21    1     0.22   0.22   1.00    1.20      92 M    127 M    0.27    0.43    0.04    0.06     5488     3879     4186     59
  22    0     0.03   0.09   0.36    0.83     111 M    121 M    0.08    0.13    0.33    0.36     5040       32     8679     64
  23    1     0.05   0.21   0.22    0.65      52 M     60 M    0.13    0.29    0.12    0.13     2464        0     3111     61
  24    0     0.01   0.45   0.02    0.60     770 K    962 K    0.20    0.05    0.01    0.01       56        5      131     65
  25    1     0.07   0.21   0.32    0.79      26 M     36 M    0.28    0.56    0.04    0.05     4200     3899        5     60
  26    0     0.07   0.68   0.10    0.61    3609 K   3904 K    0.08    0.23    0.01    0.01       56       18      158     64
  27    1     0.09   0.38   0.24    0.68      49 M     59 M    0.17    0.33    0.05    0.07     3752     2874       43     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.35   0.27    0.83     526 M    629 M    0.16    0.31    0.04    0.05    33096    34499    17522     56
 SKT    1     0.09   0.33   0.29    0.86     507 M    629 M    0.19    0.35    0.04    0.05    30968    32185     8502     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.34   0.28    0.85    1034 M   1259 M    0.18    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.13 %

 C1 core residency: 54.25 %; C3 core residency: 5.59 %; C6 core residency: 7.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   39%    39%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  165 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.30    43.63     286.00      53.74         129.37
 SKT   1    62.11    58.55     304.92      60.49         123.76
---------------------------------------------------------------------------------------------------------------
       *    121.41    102.18     590.92     114.24         126.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
