<?xml version="1.0"?>
<top type="jericho">
    <registers>
        <reg name="CMIC_MMU_COSLC_COUNT_ADDR" no_read="1"/>
        <reg name="CMIC_MMU_COSLC_COUNT_DATA" no_read="1"/>
        <reg name="CMIC_CMC0_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC0_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_CMC1_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC1_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_CMC2_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC2_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_TS_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TS_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_BROADSYNC_REF_CLK_GEN_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_CAPTURE_STATUS_1" no_read="1"/>
        <reg name="CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_STATUS" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_CLR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TM" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_COUNTER_CONFIG_SELECT" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_COUNTER_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_COUNTER_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TIME_CAPTURE_MODE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_FIFO_STATUS" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TIME_CAPTURE_CONTROL" no_read="1"/>
        <reg name="CMICTXCOSMASK" no_read="1"/>
        <reg name="CMIC_BS_CLK_CTRL" no_read="1"/>
        <reg name="CMIC_BS_CONFIG" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_CTRL" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_DOWN_DURATION" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_UP_DURATION" no_read="1"/>
        <reg name="CMIC_BS_INITIAL_CRC" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS_OFFSET_ADJUST_0" no_read="1"/>
        <reg name="CMIC_BS_OFFSET_ADJUST_1" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS_REF_CLK_GEN_CTRL" no_read="1"/>
        <reg name="CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS" no_read="1"/>
        <reg name="CMIC_TS_CAPTURE_STATUS" no_read="1"/>
        <reg name="CMIC_TS_CAPTURE_STATUS_CLR" no_read="1"/>
        <reg name="CMIC_TS_FIFO_STATUS" no_read="1"/>
        <reg name="CMIC_TS_INPUT_TIME_FIFO_ID" no_read="1"/>
        <reg name="CMIC_TS_INPUT_TIME_FIFO_TS" no_read="1"/>
        <reg name="CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_LCPLL_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_TIME_CAPTURE_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_DEBUG_CTRL" no_read="1"/>  
        <reg name="CMIC_TIMESYNC_FIFO_ECC_CONFIG" no_read="1"/>
        <reg name="CMIC_TIMESYNC_FIFO_ECC_STATUS" no_read="1"/>
        <reg name="CMIC_BS0_INITIAL_CRC" no_read="1"/>
        <reg name="CMIC_BS1_INITIAL_CRC" no_read="1"/>
        <reg name="CMIC_BS0_OUTPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS0_OUTPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS0_OUTPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS1_OUTPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS1_OUTPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS1_OUTPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS0_INPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS0_INPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS0_INPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS1_INPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS1_INPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS1_INPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS0_HEARTBEAT_UP_DURATION" no_read="1"/>
        <reg name="CMIC_BS1_HEARTBEAT_UP_DURATION" no_read="1"/>
        <reg name="CMIC_BS0_HEARTBEAT_CTRL" no_read="1"/>
        <reg name="CMIC_BS1_HEARTBEAT_CTRL" no_read="1"/>
        <reg name="CMIC_BS0_HEARTBEAT_DOWN_DURATION" no_read="1"/>
        <reg name="CMIC_BS1_HEARTBEAT_DOWN_DURATION" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_1_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_2_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_3_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_4_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_5_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_6_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_7_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_8_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_9_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_10_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_11_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_12_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_13_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_14_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_15_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_16_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_17_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_18_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_19_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_20_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_21_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_22_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_23_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_24_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_25_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_26_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_27_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_28_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_29_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_30_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_31_SHADOW" no_read="1"/>
        <reg name="CMIC_SEMAPHORE_32_SHADOW" no_read="1"/>
        <reg name="FDR_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="FMAC_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="NBIH_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="NBIL_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="FDR_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="FMAC_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="NBIH_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="NBIL_INDIRECT_FORCE_BUBBLE" no_read="1"/>
<!-- Unknown errors -->
        <reg name="CLPORT_SGNDET_EARLYCRS" no_read="1"/>
        <reg name="EDB_PAR_ERR_INITIATE" no_read="1"/>
        <reg name="MACSEC_PROG_TX_CRC" no_read="1"/>
        <reg name="MAC_PFC_CTRL" no_read="1"/>
        <reg name="MAC_PFC_REFRESH_CTRL" no_read="1"/>
        <reg name="SFD_OFFSET" no_read="1"/>
<!-- additional regs r/w test at tr 3 failed on emulation -->
        <reg name="IHB_INTERRUPT_MASK_REGISTER" no_read="1"/>
        <reg name="IHP_VTT_PROGRAM_ENCOUNTERED" no_read="1"/>
        <reg name="ILKN_PMH_ECC_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_WR_DATA" no_read="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND" no_read="1"/>
        <reg name="ILKN_PMH_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PML_ECC_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_WR_DATA" no_read="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND" no_read="1"/>
        <reg name="ILKN_PML_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_SLE_RX_CFG" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_LANE" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_ERR_HIGH" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_ERR_LOW" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_PARITY" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_PKT_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_CFG" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_LANE" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_ERR_HIGH" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_ERR_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_PARITY" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_PKT_LOW" no_read="1"/>
        <reg name="ILKN_SLE_RX_AFIFO_WM" no_read="1"/>
        <reg name="ILKN_SLE_RX_BURST" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_ACC" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_INBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_INBAND" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_OUTBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_OUTBAND" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_WT" no_read="1"/>
        <reg name="ILKN_SLE_RX_CTL" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT_DY" no_read="1"/>
        <reg name="ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_LANE_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_METAFRAME" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_14_10" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_19_15" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_24_20" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_29_25" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_34_30" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_39_35" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_44_40" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_47_45" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_4_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_9_5" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_RX_SEGMENT_ENABLE" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_CNTL" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNA" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNB" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNC" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_ACC" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_BYTE_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_AFIFO_WM" no_read="1"/>
        <reg name="ILKN_SLE_TX_BURST" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_ACC" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_INBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_INBAND" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_OUTBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_OUTBAND" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_WT" no_read="1"/>
        <reg name="ILKN_SLE_TX_CTL" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT_DY" no_read="1"/>
        <reg name="ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT" no_read="1"/>
        <reg name="ILKN_SLE_TX_FIFO_CFG" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_TX_LANE_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_METAFRAME" no_read="1"/>
        <reg name="ILKN_SLE_TX_RATE_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_14_10" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_19_15" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_24_20" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_29_25" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_34_30" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_39_35" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_44_40" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_47_45" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_4_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_9_5" no_read="1"/>
        <reg name="ILKN_SLE_TX_RETRANSMIT_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_TX_SEGMENT_ENABLE" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_AFIFO_STALL_SEL" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_CNTL" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNA" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNB" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNC" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_ACC" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_BYTE_LOW" no_read="1"/>
<!-- tr3 emulation reg=CFC_INTERRUPT_MASK_REGISTERr,value=0x55501,expected0x55555 -->
        <reg name="CFC_INTERRUPT_MASK_REGISTER" no_read="1"/>
        <reg name="CGM_REG_0519" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_1B_INITIATE" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_1B_MONITOR_MEM_MASK" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_2B_INITIATE" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_2B_MONITOR_MEM_MASK" no_read="1"/>
        <reg name="MESH_TOPOLOGY_GLOBAL_MEM_OPTIONS" no_read="1"/>
        <reg name="MESH_TOPOLOGY_RESERVED_MTCP" no_read="1"/>
        <reg name="CFC_CMIC_RX_FC_STATUS" no_wb="1"/>
        <reg name="CFC_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="CFC_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="CFC_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="CFC_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="CFC_SPI_OOB_RX_0_GEN_PFC_STATUS" no_wb="1"/>
        <reg name="CFC_SPI_OOB_RX_1_GEN_PFC_STATUS" no_wb="1"/>
        <reg name="CFC_SPI_OOB_RX_GEN_PFC_STATUS" no_wb="1"/>
        <reg name="CLPORT_TSC_PLL_LOCK_STATUS" no_wb="1"/>
        <reg name="CMIC_BS0_CLK_CTRL" no_read="1" no_wb="1"/>
        <reg name="CMIC_BS0_CONFIG" no_read="1" no_wb="1"/>
        <reg name="CMIC_BS1_CLK_CTRL" no_read="1" no_wb="1"/>
        <reg name="CMIC_BS1_CONFIG" no_read="1" no_wb="1"/>
        <reg name="CMIC_CMC0_CH1_DMA_CURR_DESC" no_wb="1"/>
        <reg name="CMIC_CMC0_DMA_DESC1" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_MIIM_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_MIIM_READ_DATA" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK0" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_OPCODE" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SCHAN_MESSAGE0" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM100" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM101" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM103" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM105" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM106" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM107" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM108" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM114" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM117" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM119" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM123" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM127" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM128" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM161" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM165" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM173" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM224" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM50" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM51" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM52" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM55" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM56" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM62" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM65" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM66" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM68" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM69" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM72" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM76" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM78" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM79" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM80" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM81" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM84" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM89" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM90" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM93" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM102" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM104" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM105" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM108" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM109" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM111" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM113" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM116" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM119" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM123" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM125" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM128" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM161" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM224" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM30" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM33" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM36" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM38" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM45" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM48" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM49" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM52" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM53" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM64" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM76" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM78" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM79" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM93" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM103" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM105" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM110" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM111" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM112" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM116" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM120" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM123" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM126" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM128" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM189" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM197" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM209" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM217" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM224" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM40" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM44" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM47" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM53" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM57" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM60" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM62" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM64" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM71" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM72" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM73" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM77" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM79" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM81" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM88" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM94" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE0" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE1" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE10" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE11" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE12" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE13" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE14" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE15" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE16" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE17" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE18" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE19" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE2" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE20" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE21" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE3" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE4" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE5" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE6" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE7" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE8" no_wb="1"/>
        <reg name="CMIC_SCHAN_RCPU_RPIO_MESSAGE9" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_1" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_10" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_11" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_12" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_13" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_14" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_15" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_16" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_17" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_18" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_19" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_2" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_20" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_21" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_22" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_23" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_24" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_25" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_26" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_27" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_28" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_29" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_3" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_30" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_31" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_32" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_4" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_5" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_6" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_7" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_8" no_wb="1"/>
        <reg name="CMIC_SEMAPHORE_9" no_wb="1"/>
        <reg name="CRPS_CRPS_PIPE_COUNTERS" no_wb="1"/>
        <reg name="CRPS_CRPS_PIPE_COUNTERS_2" no_wb="1"/>
        <reg name="DRCA_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCA_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCA_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCA_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCB_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCB_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCB_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCC_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCC_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCC_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCC_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCC_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCD_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCD_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCD_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCE_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCE_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCE_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCF_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCF_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCF_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCG_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCG_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCG_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="DRCH_BIST_PRBS_DATA_SEED_LSB" no_wb="1"/>
        <reg name="DRCH_GDDR_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCH_GDDR_BIST_LAST_READ_DATA_MSB" no_wb="1"/>
        <reg name="ECI_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="ECI_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="ECI_PVT_MON_A_THERMAL_DATA" no_wb="1"/>
        <reg name="ECI_PVT_MON_B_THERMAL_DATA" no_wb="1"/>
        <reg name="ECI_PVT_MON_C_THERMAL_DATA" no_wb="1"/>
        <reg name="ECI_PVT_MON_D_THERMAL_DATA" no_wb="1"/>
        <reg name="ECI_SW_VERSION" no_wb="1"/>
        <reg name="ECI_TAP_CPU_INTERFACE_DATA_OUT" no_wb="1"/>
        <reg name="ECI_UPI_RES_RO" no_wb="1"/>
        <reg name="EGQ_DBG_DATA" no_wb="1"/>
        <reg name="EPNI_DBG_DATA" no_wb="1"/>
        <reg name="EPNI_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FCR_EFMS_COUNTERS" no_wb="1"/>
        <reg name="FCR_REACHABILITY_CELLS_COUNTER" no_wb="1"/>
        <reg name="FCR_REG_0197" no_wb="1"/>
        <reg name="FCR_TOTAL_CELLS_COUNTER" no_wb="1"/>
        <reg name="FCT_REG_0124" no_wb="1"/>
        <reg name="FCT_TRANSMITTED_CONTROL_CELLS_COUNTER" no_wb="1"/>
        <reg name="FCT_TRANSMITTED_RTP_CELLS_COUNTER" no_wb="1"/>
        <reg name="FDA_REG_0101" no_wb="1"/>
        <reg name="FDA_REG_0102" no_wb="1"/>
        <reg name="FDA_REG_0103" no_wb="1"/>
        <reg name="FDA_REG_0104" no_wb="1"/>
        <reg name="FDR_INBAND_HEADER" no_wb="1"/>
        <reg name="FDR_INBAND_PAYLOAD_LSB" no_wb="1"/>
        <reg name="FDR_INBAND_PAYLOAD_MSB" no_wb="1"/>
        <reg name="FDR_P_1_CPU_DATA_CELL_A" no_wb="1"/>
        <reg name="FDR_P_1_CPU_DATA_CELL_B" no_wb="1"/>
        <reg name="FDR_P_1_CPU_DATA_CELL_C" no_wb="1"/>
        <reg name="FDR_P_1_CPU_DATA_CELL_D" no_wb="1"/>
        <reg name="FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA" no_wb="1"/>
        <reg name="FDR_P_1_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B" no_wb="1"/>
        <reg name="FDR_REG_016B" no_wb="1"/>
        <reg name="FDR_REG_017E" no_wb="1"/>
        <reg name="FDR_REG_0191" no_wb="1"/>
        <reg name="FDR_REG_01A4" no_wb="1"/>
        <reg name="FDR_REG_01B7" no_wb="1"/>
        <reg name="FDR_REG_01CA" no_wb="1"/>
        <reg name="FDR_REG_01DD" no_wb="1"/>
        <reg name="FDR_REG_01F0" no_wb="1"/>
        <reg name="FDR_REG_0224" no_wb="1"/>
        <reg name="FDR_REG_0226" no_wb="1"/>
        <reg name="FDR_REG_0244" no_wb="1"/>
        <reg name="FDR_REG_0256" no_wb="1"/>
        <reg name="FDT_LOAD_BALANCING_SWITCH_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="FMAC_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="FMAC_FMAL_STATISTICS_OUTPUT" no_wb="1"/>
        <reg name="FMAC_FMAL_STATISTICS_OUTPUT_CONTROL" no_wb="1"/>
        <reg name="FMAC_KPCS_RX_STATUS" no_wb="1"/>
        <reg name="FMAC_LEAKY_BUCKET" no_wb="1"/>
        <reg name="FMAC_RSF_STATUS" no_wb="1"/>
        <reg name="FSRD_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="FSRD_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="IDR_IQM_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IDR_MMU_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IHB_DBG_LAST_KEY_A" no_wb="1"/>
        <reg name="IHB_DBG_LAST_KEY_B" no_wb="1"/>
        <reg name="IHB_DBG_LAST_KEY_C" no_wb="1"/>
        <reg name="IHB_DBG_LAST_KEY_D" no_wb="1"/>
        <reg name="IHB_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS_LOOKUP_RESULT" no_wb="1"/>
        <reg name="IHB_LOOKUP_REPLY" no_wb="1"/>
        <reg name="IHB_REG_00FF" no_wb="1"/>
        <reg name="IHP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IHP_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IHP_LINK_LAYER_LOOKUP_CFG" no_wb="1"/>
        <reg name="IHP_LL_MIRROR_VID_01" no_wb="1"/>
        <reg name="IHP_LL_MIRROR_VID_23" no_wb="1"/>
        <reg name="IHP_LL_MIRROR_VID_45" no_wb="1"/>
        <reg name="IHP_LLR_FIFO_P_14_PIPE_FIXED_DELAY" no_wb="1"/>
        <reg name="IHP_LLR_FIFO_P_14_PIPE_SKIP_ENTRY" no_wb="1"/>
        <reg name="IHP_LSR_ACTION_PROFILE" no_wb="1"/>
        <reg name="IHP_LSR_ELSP_RANGE" no_wb="1"/>
        <reg name="IHP_LSR_P2P_SERVICE_CFG" no_wb="1"/>
        <reg name="IHP_MAC_LAYER_TRAP_ARP" no_wb="1"/>
        <reg name="IHP_MAC_LAYER_TRAP_DHCP" no_wb="1"/>
        <reg name="IHP_MAC_LAYER_TRAP_ICMP" no_wb="1"/>
        <reg name="IHP_MAC_LAYER_TRAP_IGMP" no_wb="1"/>
        <reg name="IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODE" no_wb="1"/>
        <reg name="IHP_MAP_VRID_TO_IP_VERSION" no_wb="1"/>
        <reg name="IHP_MEF_L_2_CP_DROP_BITMAP" no_wb="1"/>
        <reg name="IHP_MEF_L_2_CP_PEER_BITMAP" no_wb="1"/>
        <reg name="IHP_MEF_L_2_CP_TRANSPARENT_BITMAP" no_wb="1"/>
        <reg name="IHP_METER_TRAFFIC_CLASS_BITMAP" no_wb="1"/>
        <reg name="IHP_MPLS_ACTION_PROFILES" no_wb="1"/>
        <reg name="IHP_MPLS_EXP_MAP" no_wb="1"/>
        <reg name="IHP_MPLS_LABEL_PROCEDURE_CONFIG" no_wb="1"/>
        <reg name="IHP_MPLS_LABEL_RANGE_BASE_LIF" no_wb="1"/>
        <reg name="IHP_MPLS_LABEL_RANGE_HIGH" no_wb="1"/>
        <reg name="IHP_MPLS_LABEL_RANGE_LOW" no_wb="1"/>
        <reg name="IHP_MPLS_LABEL_TERMINATION_ERROR_DATA" no_wb="1"/>
        <reg name="IHP_MPLS_SPECIAL_LABEL_PROFILE_TABLE" no_wb="1"/>
        <reg name="IHP_MPLS_SPECIAL_LABELS_TO_TERMINATE" no_wb="1"/>
        <reg name="IHP_MY_ARP_IP_1" no_wb="1"/>
        <reg name="IHP_MY_ARP_IP_2" no_wb="1"/>
        <reg name="IHP_MY_B_MAC_LSB_BITMAP" no_wb="1"/>
        <reg name="IHP_MY_B_MAC_MC" no_wb="1"/>
        <reg name="IHP_MY_B_MAC_MSB" no_wb="1"/>
        <reg name="IHP_MY_MAC" no_wb="1"/>
        <reg name="IHP_MY_TRILL_NICKNAME" no_wb="1"/>
        <reg name="IHP_OAM_BFD_MISCONFIG" no_wb="1"/>
        <reg name="IHP_OAM_BFD_OVER_IP_CFG" no_wb="1"/>
        <reg name="IHP_OAM_BFD_YOUR_DISCR_TO_LIF_CFG" no_wb="1"/>
        <reg name="IHP_OAM_COUNTER_DISABLE_MAP" no_wb="1"/>
        <reg name="IHP_OAM_COUNTER_INCREMENT_BITMAP" no_wb="1"/>
        <reg name="IHP_OAM_COUNTER_IN_RANGE_CFG" no_wb="1"/>
        <reg name="IHP_OAM_COUNTER_NOT_IN_RANGE_CFG" no_wb="1"/>
        <reg name="IHP_OAM_COUNTER_RANGE" no_wb="1"/>
        <reg name="IHP_OAM_DEFAULT_ACC_MEP_PROFILES" no_wb="1"/>
        <reg name="IHP_OAM_DEFAULT_COUNTERS" no_wb="1"/>
        <reg name="IHP_OAM_DEFAULT_MP_TYPE_VECTOR" no_wb="1"/>
        <reg name="IHP_OAM_ETHERNET_CFG" no_wb="1"/>
        <reg name="IHP_OAM_IDENTIFICATION_ENABLE" no_wb="1"/>
        <reg name="IHP_OAM_IN_LIF_PROFILE_MAP" no_wb="1"/>
        <reg name="IHP_OAM_MP_TYPE_MAP" no_wb="1"/>
        <reg name="IHP_OAM_PACKET_INJECTED_BITMAP" no_wb="1"/>
        <reg name="IHP_OAM_PDU_DS_TO_PCP_0" no_wb="1"/>
        <reg name="IHP_OAM_PDU_DS_TO_PCP_1" no_wb="1"/>
        <reg name="IHP_OAM_PDU_DS_TO_PCP_2" no_wb="1"/>
        <reg name="IHP_OEMA_LKP_DISABLE" no_wb="1"/>
        <reg name="IHP_OEMB_LKP_DISABLE" no_wb="1"/>
        <reg name="IHP_PAR_ERR_INITIATE" no_wb="1"/>
        <reg name="IHP_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="IHP_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="IHP_PBP_ACTION_PROFILES" no_wb="1"/>
        <reg name="IHP_PBP_TE_BVID_RANGE" no_wb="1"/>
        <reg name="IHP_PCP_DECODING_TABLE" no_wb="1"/>
        <reg name="IHP_PFC_IS_ETHERNET" no_wb="1"/>
        <reg name="IHP_PFC_IS_IPV4" no_wb="1"/>
        <reg name="IHP_PFC_IS_IPV6" no_wb="1"/>
        <reg name="IHP_PFC_IS_MPLS" no_wb="1"/>
        <reg name="IHP_PFC_IS_TRILL" no_wb="1"/>
        <reg name="IHP_PFC_IS_UD" no_wb="1"/>
        <reg name="IHP_PROGRAM_ILLEGEL_ADDRESS" no_wb="1"/>
        <reg name="IHP_PROTOCOL_TRAPS_PROGRAM_SELECT" no_wb="1"/>
        <reg name="IHP_RCVD_PACKET_COUNTER" no_wb="1"/>
        <reg name="IHP_REG_00A3" no_wb="1"/>
        <reg name="IHP_REG_010C" no_wb="1"/>
        <reg name="IHP_REG_010D" no_wb="1"/>
        <reg name="IHP_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="IHP_RESERVED_MTCD" no_wb="1"/>
        <reg name="IHP_RESERVED_MTCP" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_0" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_0_S" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_0_T" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_1" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_1_S" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_1_T" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_2" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_2_S" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_2_T" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_3" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_3_S" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_3_T" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_4" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_4_S" no_wb="1"/>
        <reg name="IHP_RESERVED_PCMI_4_T" no_wb="1"/>
        <reg name="IHP_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="IHP_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="IHP_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="IHP_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="IHP_RFC_6374_FLAGS" no_wb="1"/>
        <reg name="IHP_RPF_CFG" no_wb="1"/>
        <reg name="IHP_SA_LOOKUP_RESULT_MAPPING" no_wb="1"/>
        <reg name="IHP_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IHP_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IHP_SERVICE_TYPE_VALUES" no_wb="1"/>
        <reg name="IHP_SHARED_BFID" no_wb="1"/>
        <reg name="IHP_SYNC_COUNTER" no_wb="1"/>
        <reg name="IHP_TCP_ACTION_PROFILES" no_wb="1"/>
        <reg name="IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING" no_wb="1"/>
        <reg name="IHP_TPID_ADDITIONAL_VALUES" no_wb="1"/>
        <reg name="IHP_TRAFFIC_CLASS_L_4_RANGE" no_wb="1"/>
        <reg name="IHP_TRAFFIC_CLASS_L_4_RANGE_CFG" no_wb="1"/>
        <reg name="IHP_TRAFFIC_CLASS_TO_USER_PRIORITY" no_wb="1"/>
        <reg name="IHP_TRILL_DEFAULT_VSI" no_wb="1"/>
        <reg name="IHP_TT_LIF_BANK_CONTETION_STATUS" no_wb="1"/>
        <reg name="IHP_UDP_ACTION_PROFILES" no_wb="1"/>
        <reg name="IHP_UNDEF_PROGRAM_DATA" no_wb="1"/>
        <reg name="IHP_VSI_MASK_PROFILE_MAP" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_BASE" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_KEY_A" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_KEY_B" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_KEY_C" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_RESULT_A" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_RESULT_B" no_wb="1"/>
        <reg name="IHP_VSI_MASKS_RESULT_C" no_wb="1"/>
        <reg name="IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLE" no_wb="1"/>
        <reg name="IHP_VSI_PROFILE_TO_VSI_TABLE" no_wb="1"/>
        <reg name="IHP_VT_LIF_BANK_CONTETION_STATUS" no_wb="1"/>
        <reg name="IHP_VTT_FEC_POINTER_PREFIX" no_wb="1"/>
        <reg name="IHP_VTT_FIFOS_SKIP_ENTRY" no_wb="1"/>
        <reg name="IHP_VTT_FLOW_ID_PREFIX" no_wb="1"/>
        <reg name="IHP_VTT_GENERAL_CONFIGS_0" no_wb="1"/>
        <reg name="IHP_VTT_GENERAL_CONFIGS_1" no_wb="1"/>
        <reg name="IHP_VTT_INNER_ETHERNET_TERMINATION_ACTION" no_wb="1"/>
        <reg name="IHP_VTT_MAP_0_DSCP_EXP_INDEX" no_wb="1"/>
        <reg name="IHP_VTT_MAP_1_DSCP_EXP_INDEX" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_DUMMY_LIF" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_ENH_DUMMY_LIF_TERMINATION_PROFILE" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_ENH_EXCLUDE_SPECIAL_LABEL_BIT_MAP" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_ILLEGAL_LABEL_TRAP" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_ILLEGAL_RSRVD_LABEL_TRAP" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_LABEL_RANGE_PROFILE" no_wb="1"/>
        <reg name="IHP_VTT_MPLS_TERMINATE_FIRST_LABEL_BIT_MAP" no_wb="1"/>
        <reg name="IHP_VTT_TRAPS_ENCOUNTERED" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_0" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_1" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_10" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_2" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_3" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_4" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_5" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_6" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_8" no_wb="1"/>
        <reg name="IHP_VTT_TRAP_STRENGTHS_9" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_ERR_1B_INITIATE" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_ERR_2B_INITIATE" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PMH_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="ILKN_PMH_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="ILKN_PMH_ENABLE_INTERLAKEN" no_wb="1"/>
        <reg name="ILKN_PMH_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="ILKN_PMH_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="ILKN_PMH_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="ILKN_PMH_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_FC_OOB_CONF" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_GEN_CREDITS_BURST_FROM_SERDES" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_INVERT_POLARITY_SIGNALS" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_OVER_FABRIC" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RESET" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_REVERT_SERDES_DATA_ORDER" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_0_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_1_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_RETRANS_FSM_CLKS_IN_STATE_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_RETRANS_FSM_ENTER_STATE_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_RETRANS_FSM_STATE_TO_MONITOR" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_RX_RETRANSMIT_DEBUG_INFORMATION" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_TX_0_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_TX_1_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PMH_ILKN_TX_CONF" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="ILKN_PMH_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="ILKN_PMH_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="ILKN_PMH_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PMH_PAR_ERR_INITIATE" no_wb="1"/>
        <reg name="ILKN_PMH_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PMH_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_MTCD" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_MTCP" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_0" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_0_S" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_0_T" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_1" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_1_S" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_1_T" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_2" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_2_S" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_2_T" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_3" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_3_S" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_3_T" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_4" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_4_S" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_PCMI_4_T" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="ILKN_PMH_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="ILKN_PMH_RESET_WRAP_WITHOUT_ILKN_PORTS" no_wb="1"/>
        <reg name="ILKN_PMH_RX_BYTES_COUNTER" no_wb="1"/>
        <reg name="ILKN_PMH_RX_ERR_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PMH_RX_FRAMELOCK" no_wb="1"/>
        <reg name="ILKN_PMH_RX_ILKN_STATUS" no_wb="1"/>
        <reg name="ILKN_PMH_RX_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PMH_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="ILKN_PMH_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="ILKN_PMH_TRANSMIT_RETRANSMIT_DEBUG" no_wb="1"/>
        <reg name="ILKN_PMH_TX_BYTES_COUNTER" no_wb="1"/>
        <reg name="ILKN_PMH_TX_ERR_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PMH_TX_ILKN_0_FLUSHED_PACKETS_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_TX_ILKN_1_FLUSHED_PACKETS_CNT" no_wb="1"/>
        <reg name="ILKN_PMH_TX_ILKN_CONTROL" no_wb="1"/>
        <reg name="ILKN_PMH_TX_ILKN_STATUS" no_wb="1"/>
        <reg name="ILKN_PMH_TX_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PML_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PML_ECC_ERR_1B_INITIATE" no_wb="1"/>
        <reg name="ILKN_PML_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PML_ECC_ERR_2B_INITIATE" no_wb="1"/>
        <reg name="ILKN_PML_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PML_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PML_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="ILKN_PML_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="ILKN_PML_ENABLE_INTERLAKEN" no_wb="1"/>
        <reg name="ILKN_PML_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="ILKN_PML_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="ILKN_PML_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="ILKN_PML_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_FC_OOB_CONF" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_GEN_CREDITS_BURST_FROM_SERDES" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_INVERT_POLARITY_SIGNALS" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_OVER_FABRIC" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RESET" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_REVERT_SERDES_DATA_ORDER" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_0_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_1_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_RETRANS_FSM_CLKS_IN_STATE_CNT" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_RETRANS_FSM_ENTER_STATE_CNT" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_RETRANS_FSM_STATE_TO_MONITOR" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_RX_RETRANSMIT_DEBUG_INFORMATION" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_TX_0_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_TX_1_DEBUG_BUS" no_wb="1"/>
        <reg name="ILKN_PML_ILKN_TX_CONF" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="ILKN_PML_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="ILKN_PML_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="ILKN_PML_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PML_PAR_ERR_INITIATE" no_wb="1"/>
        <reg name="ILKN_PML_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="ILKN_PML_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_MTCD" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_MTCP" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_0" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_0_S" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_0_T" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_1" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_1_S" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_1_T" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_2" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_2_S" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_2_T" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_3" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_3_S" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_3_T" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_4" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_4_S" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_PCMI_4_T" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="ILKN_PML_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="ILKN_PML_RESET_WRAP_WITHOUT_ILKN_PORTS" no_wb="1"/>
        <reg name="ILKN_PML_RX_BYTES_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_RX_ERR_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_RX_FRAMELOCK" no_wb="1"/>
        <reg name="ILKN_PML_RX_ILKN_STATUS" no_wb="1"/>
        <reg name="ILKN_PML_RX_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="ILKN_PML_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="ILKN_PML_TRANSMIT_RETRANSMIT_DEBUG" no_wb="1"/>
        <reg name="ILKN_PML_TX_BYTES_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_TX_ERR_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_PML_TX_ILKN_0_FLUSHED_PACKETS_CNT" no_wb="1"/>
        <reg name="ILKN_PML_TX_ILKN_1_FLUSHED_PACKETS_CNT" no_wb="1"/>
        <reg name="ILKN_PML_TX_ILKN_CONTROL" no_wb="1"/>
        <reg name="ILKN_PML_TX_ILKN_STATUS" no_wb="1"/>
        <reg name="ILKN_PML_TX_PKT_COUNTER" no_wb="1"/>
        <reg name="ILKN_SLE_RX_ALIGN" no_wb="1"/>
        <reg name="ILKN_SLE_RX_BADCTL_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_BADCTL_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CAL_RD" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CDR_CNT_FILL" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CDR_CNT_FILL_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CDR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CDR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CRC_32_CNT_FILL" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CRC_32_CNT_FILL_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CRC_32_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_CRC_32_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_CORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_CORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_OFLW_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_OFLW_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_UNCORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DAT_AFIFO_UNCORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_OBS_0" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_OBS_1" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_OBS_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_OBS_3" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DSKW_FIFO_CORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DSKW_FIFO_CORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DSKW_FIFO_UNCORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_DSKW_FIFO_UNCORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT" no_wb="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_2_ND" no_wb="1"/>
        <reg name="ILKN_SLE_RX_INFO" no_wb="1"/>
        <reg name="ILKN_SLE_RX_INFO_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_INFO_3" no_wb="1"/>
        <reg name="ILKN_SLE_RX_INT" no_wb="1"/>
        <reg name="ILKN_SLE_RX_INT_2_ND" no_wb="1"/>
        <reg name="ILKN_SLE_RX_MF_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_MF_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_PIPE_ENABLE" no_wb="1"/>
        <reg name="ILKN_SLE_RX_SCRAM_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_RX_SCRAM_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_FILL" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_PARITY" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_BYTE_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_BYTE_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_ERR_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_ERR_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_FLAG" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_PARITY" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_PKT_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_RD_PKT_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_BYTE_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_PKT_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATUS_MSG" no_wb="1"/>
        <reg name="ILKN_SLE_RX_STATUS_MSG_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC_CHG" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC_CHG_2" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC_CNT_FILL" no_wb="1"/>
        <reg name="ILKN_SLE_RX_WRD_SYNC_CNT_FILL_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_CAL_RD" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_CORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_CORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_OFLW_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_OFLW_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_UFLW_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_UFLW_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_UNCORR_ERR" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DAT_AFIFO_UNCORR_ERR_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_OBS_0" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_OBS_1" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_OBS_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_OBS_3" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INFO" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INFO_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INFO_3" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INT" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INT_2_ND" no_wb="1"/>
        <reg name="ILKN_SLE_TX_MSG" no_wb="1"/>
        <reg name="ILKN_SLE_TX_MSG_2" no_wb="1"/>
        <reg name="ILKN_SLE_TX_PIPE_ENABLE" no_wb="1"/>
        <reg name="ILKN_SLE_TX_RATE_0" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_FILL" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_PARITY" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_BYTE_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_BYTE_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_ERR_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_ERR_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_FLAG" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_PARITY" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_PKT_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_RD_PKT_LOW" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_BYTE_HIGH" no_wb="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_PKT_HIGH" no_wb="1"/>
        <reg name="IPS_ACTIVE_PUSH_QUEUE_ID" no_wb="1"/>
        <reg name="IPS_ACTIVE_QUEUE_COUNT" no_wb="1"/>
        <reg name="IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUE" no_wb="1"/>
        <reg name="IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUE" no_wb="1"/>
        <reg name="IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_BFMC_CLASS_CONFIG" no_wb="1"/>
        <reg name="IPS_BFMC_SHAPER_CONFIG" no_wb="1"/>
        <reg name="IPS_CAPTURE_QUEUE_DESCRIPTOR" no_wb="1"/>
        <reg name="IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG" no_wb="1"/>
        <reg name="IPS_CREDIT_BALANCE_RESOLUTION_REGISTER" no_wb="1"/>
        <reg name="IPS_CREDIT_CONFIG" no_wb="1"/>
        <reg name="IPS_CREDIT_FABRIC_LATENCY_COUNTER" no_wb="1"/>
        <reg name="IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIG" no_wb="1"/>
        <reg name="IPS_CREDIT_OVERFLOW_QUEUE_NUM" no_wb="1"/>
        <reg name="IPS_CREDIT_VALUE_SELECT_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_CREDIT_WATCHDOG_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_CREDIT_WATCHDOG_CURRENT_TIME" no_wb="1"/>
        <reg name="IPS_CR_FLW_ID_VERIFY_1" no_wb="1"/>
        <reg name="IPS_CR_FLW_ID_VERIFY_2" no_wb="1"/>
        <reg name="IPS_CR_FLW_ID_VERIFY_3" no_wb="1"/>
        <reg name="IPS_CR_WD_BOTTOM_Q" no_wb="1"/>
        <reg name="IPS_CRWD_EVENT_COUNTER" no_wb="1"/>
        <reg name="IPS_CR_WD_TOP_Q" no_wb="1"/>
        <reg name="IPS_DELETED_CREDIT_COUNTER" no_wb="1"/>
        <reg name="IPS_DEL_QUEUE_NUMBER" no_wb="1"/>
        <reg name="IPS_DEQ_CMD_BYTE_COUNTER" no_wb="1"/>
        <reg name="IPS_DEQ_CMD_COUNTER" no_wb="1"/>
        <reg name="IPS_DEQ_CMD_TIMEOUT_QUEUE_NUM" no_wb="1"/>
        <reg name="IPS_DEQ_COMMAND_CREDIT_ADJUST" no_wb="1"/>
        <reg name="IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_0" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_1" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_2" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_3" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_4" no_wb="1"/>
        <reg name="IPS_DQCQ_BYTES_CNT_5" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_0" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_1" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_2" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_3" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_4" no_wb="1"/>
        <reg name="IPS_DQCQ_DEPTH_CONFIG_5" no_wb="1"/>
        <reg name="IPS_DQCQ_EIR_FC_STATUS" no_wb="1"/>
        <reg name="IPS_DQCQ_ID_FILTER" no_wb="1"/>
        <reg name="IPS_DQCQ_MAX_OCCUPANCY_HP" no_wb="1"/>
        <reg name="IPS_DQCQ_MAX_OCCUPANCY_LP" no_wb="1"/>
        <reg name="IPS_DQCQ_QUEUE_COUNT" no_wb="1"/>
        <reg name="IPS_DQCQ_SCHEDULING_CONFIG_1" no_wb="1"/>
        <reg name="IPS_DQCQ_SCHEDULING_CONFIG_2" no_wb="1"/>
        <reg name="IPS_DQCQ_SCHEDULING_CONFIG_3" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_0" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_1" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_2" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_3" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_4" no_wb="1"/>
        <reg name="IPS_DQCQ_STATUS_5" no_wb="1"/>
        <reg name="IPS_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="IPS_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="IPS_ECC_ERR_1B_INITIATE" no_wb="1"/>
        <reg name="IPS_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPS_ECC_ERR_2B_INITIATE" no_wb="1"/>
        <reg name="IPS_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPS_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPS_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="IPS_EIR_BYTE_FLOW_CONTROL_TH_0" no_wb="1"/>
        <reg name="IPS_EIR_BYTE_FLOW_CONTROL_TH_1" no_wb="1"/>
        <reg name="IPS_EIR_BYTE_FLOW_CONTROL_TH_2" no_wb="1"/>
        <reg name="IPS_EIR_BYTE_FLOW_CONTROL_TH_3" no_wb="1"/>
        <reg name="IPS_EIR_BYTE_FLOW_CONTROL_TH_SEL" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_CONFIG" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_TH_0" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_TH_1" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_TH_2" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_TH_3" no_wb="1"/>
        <reg name="IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_TH_SEL" no_wb="1"/>
        <reg name="IPS_EIR_REJ_STATUS" no_wb="1"/>
        <reg name="IPS_EMPTY_DQCQ_ID" no_wb="1"/>
        <reg name="IPS_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IPS_ENQ_BLOCK_OVERFLOW_QNUM" no_wb="1"/>
        <reg name="IPS_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="IPS_FCR_CREDIT_COUNTER" no_wb="1"/>
        <reg name="IPS_FLOW_CONTROL_COUNTER" no_wb="1"/>
        <reg name="IPS_FLOW_CONTROL_COUNT_SELECT" no_wb="1"/>
        <reg name="IPS_FLOW_CONTROL_INDICATION_1" no_wb="1"/>
        <reg name="IPS_FLOW_CONTROL_INDICATION_2" no_wb="1"/>
        <reg name="IPS_FLOW_STATUS_FILTER" no_wb="1"/>
        <reg name="IPS_FLOW_STATUS_FILTER_MASK" no_wb="1"/>
        <reg name="IPS_FMC_CLASS_MAPPING" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_CNT_0" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_CNT_2" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_CNT_3" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_COUNTER_1" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLD_1" no_wb="1"/>
        <reg name="IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLD_2" no_wb="1"/>
        <reg name="IPS_FMC_DQCQ_FLOW_CONTROL_CONFIG" no_wb="1"/>
        <reg name="IPS_FMC_RETURN_CREDIT_BFMC" no_wb="1"/>
        <reg name="IPS_FMC_RETURN_CREDIT_GFMC" no_wb="1"/>
        <reg name="IPS_FMC_SHAPER_CONFIG" no_wb="1"/>
        <reg name="IPS_FMC_TOP_MAX_BURST_CONFIG" no_wb="1"/>
        <reg name="IPS_FMS_DELAY_COUNTER" no_wb="1"/>
        <reg name="IPS_FMS_DELAY_COUNTER_CONFIGS" no_wb="1"/>
        <reg name="IPS_FMS_FLOW_STATUS_COUNTER" no_wb="1"/>
        <reg name="IPS_FMS_FSM_STAMP_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_FMS_MAX_OCCUPANCY" no_wb="1"/>
        <reg name="IPS_FMS_PARAMETERS" no_wb="1"/>
        <reg name="IPS_FSM_ARBITER_SN" no_wb="1"/>
        <reg name="IPS_FSM_ON_MESSAGE_SHAPER" no_wb="1"/>
        <reg name="IPS_FSMRQ_DELAY_COUNTER" no_wb="1"/>
        <reg name="IPS_FSMRQ_DELAY_COUNTER_CONFIGS" no_wb="1"/>
        <reg name="IPS_FSMRQ_FLOW_STATUS_COUNTER" no_wb="1"/>
        <reg name="IPS_FSMRQ_MAX_OCCUPANCY" no_wb="1"/>
        <reg name="IPS_FSMRQ_REQ_QUEUES" no_wb="1"/>
        <reg name="IPS_FSMRQ_STATUS" no_wb="1"/>
        <reg name="IPS_GFMC_SHAPER_CONFIG" no_wb="1"/>
        <reg name="IPS_GLOBAL_CREDIT_COUNTER" no_wb="1"/>
        <reg name="IPS_GLOBAL_DQCQ_MAP_CFG_1" no_wb="1"/>
        <reg name="IPS_GLOBAL_DQCQ_MAP_CFG_2" no_wb="1"/>
        <reg name="IPS_GLOBAL_FLOW_STATUS_COUNTER" no_wb="1"/>
        <reg name="IPS_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="IPS_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="IPS_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="IPS_GLOBAL_IQM_REPORT_COUNTER" no_wb="1"/>
        <reg name="IPS_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="IPS_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="IPS_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IPS_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IPS_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="IPS_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="IPS_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="IPS_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IPS_INGRESS_SHAPE_DEQ_CONFIG" no_wb="1"/>
        <reg name="IPS_INGRESS_SHAPE_SCHEDULER_CONFIG" no_wb="1"/>
        <reg name="IPS_INS_CREDIT_FABRIC_LATENCY_COUNTER" no_wb="1"/>
        <reg name="IPS_INS_FMS_DELAY_COUNTER" no_wb="1"/>
        <reg name="IPS_INS_FSMRQ_DELAY_COUNTER" no_wb="1"/>
        <reg name="IPS_INTERDIGITATED_MODE" no_wb="1"/>
        <reg name="IPS_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="IPS_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPS_INT_LP_DQCQ_FC_CONFIG" no_wb="1"/>
        <reg name="IPS_INT_LP_DQCQ_FC_STATUS" no_wb="1"/>
        <reg name="IPS_IPS_CREDIT_CONFIG" no_wb="1"/>
        <reg name="IPS_IPS_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="IPS_IPS_REG_0" no_wb="1"/>
        <reg name="IPS_IPS_REG_1" no_wb="1"/>
        <reg name="IPS_IPS_REG_2" no_wb="1"/>
        <reg name="IPS_IPS_REG_3" no_wb="1"/>
        <reg name="IPS_IPT_FLOW_CONTROL_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_IQM_NRDY_CNT" no_wb="1"/>
        <reg name="IPS_IQM_REPORT_FILTER" no_wb="1"/>
        <reg name="IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLD" no_wb="1"/>
        <reg name="IPS_LOST_CREDIT_COUNTER" no_wb="1"/>
        <reg name="IPS_LOST_CREDIT_QUEUE_NUMBER" no_wb="1"/>
        <reg name="IPS_MANUAL_QUEUE_OPERATION" no_wb="1"/>
        <reg name="IPS_MANUAL_QUEUE_OPERATION_QUEUE_ID" no_wb="1"/>
        <reg name="IPS_MASKED_IQM_EVENT_COUNTER" no_wb="1"/>
        <reg name="IPS_MAX_ACTIVE_QUEUE_COUNT" no_wb="1"/>
        <reg name="IPS_MAX_CR_BAL" no_wb="1"/>
        <reg name="IPS_MAX_CR_BAL_QUEUE" no_wb="1"/>
        <reg name="IPS_MAX_DEQ_COMMAND_CREDIT_CONFIG" no_wb="1"/>
        <reg name="IPS_MAX_DEQ_COMMAND_CREDIT_CONFIG_2" no_wb="1"/>
        <reg name="IPS_MAX_DEQ_COMMAND_CREDIT_SELECTION" no_wb="1"/>
        <reg name="IPS_MAX_DEQ_COMMAND_DQCQ_BASED_THRESHOLDS" no_wb="1"/>
        <reg name="IPS_MAX_DQCQ_QUEUE_COUNT" no_wb="1"/>
        <reg name="IPS_MAX_FSMRQ_REQ_QUEUES" no_wb="1"/>
        <reg name="IPS_MAX_PORT_QUEUE_SIZE" no_wb="1"/>
        <reg name="IPS_MIN_CR_BAL" no_wb="1"/>
        <reg name="IPS_MIN_CR_BAL_QUEUE" no_wb="1"/>
        <reg name="IPS_ONE_PACKET_DEQ_LIMIT_COUNTERS" no_wb="1"/>
        <reg name="IPS_ONE_PKT_DEQ_DISABLE" no_wb="1"/>
        <reg name="IPS_ONE_PKT_DEQ_LIMIT_CONFIG_1" no_wb="1"/>
        <reg name="IPS_ONE_PKT_DEQ_LIMIT_CONFIG_2" no_wb="1"/>
        <reg name="IPS_ONE_PKT_DEQ_LIMIT_QUEUE_TYPE" no_wb="1"/>
        <reg name="IPS_OPDL_HP_MAP" no_wb="1"/>
        <reg name="IPS_OPDL_LP_MAP" no_wb="1"/>
        <reg name="IPS_OPDL_REJ_COUNTER" no_wb="1"/>
        <reg name="IPS_OVERFLOW_DQCQ_ID" no_wb="1"/>
        <reg name="IPS_PROGRAMMABLE_IQM_REPORT_COUNTER" no_wb="1"/>
        <reg name="IPS_PUSH_QUEUE_TYPES_CONFIG" no_wb="1"/>
        <reg name="IPS_QTYPE_FILTER" no_wb="1"/>
        <reg name="IPS_QUEUE_NUM_FILTER" no_wb="1"/>
        <reg name="IPS_QUEUE_NUM_FILTER_MASK" no_wb="1"/>
        <reg name="IPS_REJ_CREDITS_COUNTER" no_wb="1"/>
        <reg name="IPS_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="IPS_RESERVED_MTCD" no_wb="1"/>
        <reg name="IPS_RESERVED_MTCP" no_wb="1"/>
        <reg name="IPS_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="IPS_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="IPS_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="IPS_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="IPS_RETURNED_CREDIT_COUNTER" no_wb="1"/>
        <reg name="IPS_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IPS_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IPS_STORED_CREDITS_USAGE_CONFIGURATION" no_wb="1"/>
        <reg name="IPS_SYSTEM_RED_AGING_CONFIGURATION" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_CONFIG" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_DEBUG" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_DROPS_CNT" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_EIR_REJECT" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_IPS_0_CNT" no_wb="1"/>
        <reg name="IPST_CREDIT_ARBITER_IPS_1_CNT" no_wb="1"/>
        <reg name="IPST_CREDIT_CONFIG_1" no_wb="1"/>
        <reg name="IPST_CREDIT_MSG_ERROR" no_wb="1"/>
        <reg name="IPST_DBG_1_AVERAGE" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_BIN_0" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_BIN_1" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_BIN_2" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_BIN_3" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_BIN_4" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_THRESHOLDS" no_wb="1"/>
        <reg name="IPST_DBG_1_HIST_VALID" no_wb="1"/>
        <reg name="IPST_DBG_1_MIN_MAX" no_wb="1"/>
        <reg name="IPST_DBG_2_AVERAGE" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_BIN_0" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_BIN_1" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_BIN_2" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_BIN_3" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_BIN_4" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_THRESHOLDS" no_wb="1"/>
        <reg name="IPST_DBG_2_HIST_VALID" no_wb="1"/>
        <reg name="IPST_DBG_2_MIN_MAX" no_wb="1"/>
        <reg name="IPST_DBG_CONFIG_1" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_CFG" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_FSM_CFG_1" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_FSM_CFG_2" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_FSM_CFG_3" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_STATUS_1" no_wb="1"/>
        <reg name="IPST_DBG_LATENCY_STATUS_2" no_wb="1"/>
        <reg name="IPST_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="IPST_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="IPST_ECC_ERR_1B_INITIATE" no_wb="1"/>
        <reg name="IPST_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPST_ECC_ERR_2B_INITIATE" no_wb="1"/>
        <reg name="IPST_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPST_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPST_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="IPST_EIR_CREDIT_ARBITER_DROPS_CNT" no_wb="1"/>
        <reg name="IPST_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IPST_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="IPST_FCT_NRDY_CNT" no_wb="1"/>
        <reg name="IPST_FMC_IPS_WFQ_CONFIG" no_wb="1"/>
        <reg name="IPST_FMC_TOP_SHAPER_CONFIG" no_wb="1"/>
        <reg name="IPST_FSM_ARBITER_CONFIG" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CNT" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_1" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_2" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_3" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_4" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_5" no_wb="1"/>
        <reg name="IPST_FSM_GEN_CONFIG_6" no_wb="1"/>
        <reg name="IPST_FSM_IPS_0_CNT" no_wb="1"/>
        <reg name="IPST_FSM_IPS_1_CNT" no_wb="1"/>
        <reg name="IPST_GLOBAL_FMC_0" no_wb="1"/>
        <reg name="IPST_GLOBAL_FMC_1" no_wb="1"/>
        <reg name="IPST_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="IPST_GLOBAL_ISP_0" no_wb="1"/>
        <reg name="IPST_GLOBAL_ISP_1" no_wb="1"/>
        <reg name="IPST_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="IPST_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="IPST_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="IPS_TIME_IN_NORM" no_wb="1"/>
        <reg name="IPS_TIME_IN_SLOW" no_wb="1"/>
        <reg name="IPST_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IPST_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IPST_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="IPST_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="IPST_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="IPST_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IPST_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="IPST_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPST_IRR_FLOW_CONTROL_CONFIG" no_wb="1"/>
        <reg name="IPST_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="IPST_RESERVED_MTCD" no_wb="1"/>
        <reg name="IPST_RESERVED_MTCP" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_0" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_0_S" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_0_T" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_1" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_1_S" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_1_T" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_2" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_2_S" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_2_T" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_3" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_3_S" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_3_T" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_4" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_4_S" no_wb="1"/>
        <reg name="IPST_RESERVED_PCMI_4_T" no_wb="1"/>
        <reg name="IPST_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="IPST_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="IPST_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="IPST_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="IPST_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IPST_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IPT_ARAD_PACKETS_FORMAT" no_wb="1"/>
        <reg name="IPT_BIG_LAT_PKTS_CNTR" no_wb="1"/>
        <reg name="IPT_CFG_BYTE_CNT" no_wb="1"/>
        <reg name="IPT_CFG_BYTE_CNT_SRC_SEL" no_wb="1"/>
        <reg name="IPT_CFG_EVENT_CNT" no_wb="1"/>
        <reg name="IPT_CFG_EVENT_CNT_SEL" no_wb="1"/>
        <reg name="IPT_CLOS_COMMON_SHAPERS_FC_MASK" no_wb="1"/>
        <reg name="IPT_CNM_CONTORL" no_wb="1"/>
        <reg name="IPT_CNM_ETHER_TYPE" no_wb="1"/>
        <reg name="IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZE" no_wb="1"/>
        <reg name="IPT_CNM_FTMH" no_wb="1"/>
        <reg name="IPT_CNM_FTMH_2" no_wb="1"/>
        <reg name="IPT_CNM_FTMH_3" no_wb="1"/>
        <reg name="IPT_CNM_FTMH_DSP_EXT" no_wb="1"/>
        <reg name="IPT_CNM_FTMH_LB_EXT" no_wb="1"/>
        <reg name="IPT_CNM_FTMH_STACK_EXT" no_wb="1"/>
        <reg name="IPT_CNM_GENERATED_PACKET_ACTUAL_SIZE" no_wb="1"/>
        <reg name="IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP" no_wb="1"/>
        <reg name="IPT_CNM_MAC_SA" no_wb="1"/>
        <reg name="IPT_CNM_PDU" no_wb="1"/>
        <reg name="IPT_CNM_PDU_CN_TAG" no_wb="1"/>
        <reg name="IPT_CNM_PDU_CPID_MSB" no_wb="1"/>
        <reg name="IPT_CNM_PPH" no_wb="1"/>
        <reg name="IPT_CNM_PPHFHEI" no_wb="1"/>
        <reg name="IPT_CNM_PPH_INLIF" no_wb="1"/>
        <reg name="IPT_CNM_PPH_VSI" no_wb="1"/>
        <reg name="IPT_COMMON_SHAPERS_CAL" no_wb="1"/>
        <reg name="IPT_COMMON_SHAPERS_DCR_FACTOR" no_wb="1"/>
        <reg name="IPT_COMMON_SHAPERS_DECIDE_ON_EOBST" no_wb="1"/>
        <reg name="IPT_COMMON_SHAPERS_DELAY" no_wb="1"/>
        <reg name="IPT_COMMON_SHAPERS_MAX_CREDIT" no_wb="1"/>
        <reg name="IPT_COMMON_SH_DELAY_JITTER" no_wb="1"/>
        <reg name="IPT_CPU_D_BUFF_DELETE_CONTROL" no_wb="1"/>
        <reg name="IPT_CPU_D_BUFF_RELEASE_CONTROL" no_wb="1"/>
        <reg name="IPT_CPU_DEL_BUFF_CNT" no_wb="1"/>
        <reg name="IPT_CPU_REL_BUFF_CNT" no_wb="1"/>
        <reg name="IPT_CRC_ERR_BUFF_FIFO_FULL_CNT" no_wb="1"/>
        <reg name="IPT_CRC_ERR_DEL_BUFF_CNT" no_wb="1"/>
        <reg name="IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEAD" no_wb="1"/>
        <reg name="IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUS" no_wb="1"/>
        <reg name="IPT_CRC_ERROR_COUNTER" no_wb="1"/>
        <reg name="IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGS" no_wb="1"/>
        <reg name="IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0" no_wb="1"/>
        <reg name="IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1" no_wb="1"/>
        <reg name="IPT_CRC_ERR_RATE_WEIGHT_DEBUG" no_wb="1"/>
        <reg name="IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0" no_wb="1"/>
        <reg name="IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1" no_wb="1"/>
        <reg name="IPT_CRPS_LATENCY_PTR_CFG" no_wb="1"/>
        <reg name="IPT_DATA_QUEUE_EGQ_THRESHOLD" no_wb="1"/>
        <reg name="IPT_DEBUG_CONTROLS" no_wb="1"/>
        <reg name="IPT_DELETED_CNM_PKTS_CNT" no_wb="1"/>
        <reg name="IPT_DELETED_LAT_PKTS_CNT" no_wb="1"/>
        <reg name="IPT_DESTINATION_ID_FORMAT_TO_FABRIC" no_wb="1"/>
        <reg name="IPT_DQCF_0_DQCQ_TH" no_wb="1"/>
        <reg name="IPT_DQCF_0_EIR_CRDT_TH" no_wb="1"/>
        <reg name="IPT_DQCF_0_MAX_SIZE" no_wb="1"/>
        <reg name="IPT_DQCF_0_MC_TH" no_wb="1"/>
        <reg name="IPT_DQCF_0_START" no_wb="1"/>
        <reg name="IPT_DQCF_1_DQCQ_TH" no_wb="1"/>
        <reg name="IPT_DQCF_1_EIR_CRDT_TH" no_wb="1"/>
        <reg name="IPT_DQCF_1_MAX_SIZE" no_wb="1"/>
        <reg name="IPT_DQCF_1_MC_TH" no_wb="1"/>
        <reg name="IPT_DQCF_1_START" no_wb="1"/>
        <reg name="IPT_DTQ_0_DQCF_CTRL" no_wb="1"/>
        <reg name="IPT_DTQ_1_DQCF_CTRL" no_wb="1"/>
        <reg name="IPT_DTQ_DQCF_TH" no_wb="1"/>
        <reg name="IPT_DTQ_MAX_SIZE" no_wb="1"/>
        <reg name="IPT_DTQ_START" no_wb="1"/>
        <reg name="IPT_DTQ_TH" no_wb="1"/>
        <reg name="IPT_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="IPT_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="IPT_ECC_ERR_1B_INITIATE" no_wb="1"/>
        <reg name="IPT_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPT_ECC_ERR_2B_INITIATE" no_wb="1"/>
        <reg name="IPT_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IPT_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPT_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="IPT_EGQ_0_PKT_CNT" no_wb="1"/>
        <reg name="IPT_EGQ_0_TXQ_RD_ADDR" no_wb="1"/>
        <reg name="IPT_EGQ_0_TXQ_WR_ADDR" no_wb="1"/>
        <reg name="IPT_EGQ_1_PKT_CNT" no_wb="1"/>
        <reg name="IPT_EGQ_1_TXQ_RD_ADDR" no_wb="1"/>
        <reg name="IPT_EGQ_1_TXQ_WR_ADDR" no_wb="1"/>
        <reg name="IPT_EGQ_2_DQCF_FC_MAP" no_wb="1"/>
        <reg name="IPT_EGQ_SKIP_ADDRESS_CFG" no_wb="1"/>
        <reg name="IPT_EGQ_TX_IRDY_CNT" no_wb="1"/>
        <reg name="IPT_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IPT_ENQ_0_PKT_CNT" no_wb="1"/>
        <reg name="IPT_ENQ_1_PKT_CNT" no_wb="1"/>
        <reg name="IPT_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="IPT_FDT_0_PKT_CNT" no_wb="1"/>
        <reg name="IPT_FDT_1_PKT_CNT" no_wb="1"/>
        <reg name="IPT_FDT_CTRL_IRDY_CNT" no_wb="1"/>
        <reg name="IPT_FDT_NUM_LINKS_STATUS" no_wb="1"/>
        <reg name="IPT_FDT_NUM_LINKS_STATUS_MAX_VAL" no_wb="1"/>
        <reg name="IPT_FDT_NUM_LINKS_STATUS_MIN_VAL" no_wb="1"/>
        <reg name="IPT_FDT_QNUM_CNT_SEL" no_wb="1"/>
        <reg name="IPT_FDT_SKIP_ADDRESS_CFG" no_wb="1"/>
        <reg name="IPT_FDT_TXQ_RD_ADDR" no_wb="1"/>
        <reg name="IPT_FDT_TXQ_WR_ADDR" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_0" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_1" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_2" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_3" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_4" no_wb="1"/>
        <reg name="IPT_FIFOS_MAX_OCC_5" no_wb="1"/>
        <reg name="IPT_FIFOS_STATE" no_wb="1"/>
        <reg name="IPT_FIFOS_STATE_STICKY" no_wb="1"/>
        <reg name="IPT_FLIPPED_LAT_PKTS_CNT" no_wb="1"/>
        <reg name="IPT_FMC_FC_STATUS_VEC" no_wb="1"/>
        <reg name="IPT_GCI_BACKOFF_CS_WEIGHTS" no_wb="1"/>
        <reg name="IPT_GCI_BACKOFF_MASK_LUT_1" no_wb="1"/>
        <reg name="IPT_GCI_BACKOFF_MASK_LUT_2" no_wb="1"/>
        <reg name="IPT_GCI_BACKOFF_MASK_LUT_3" no_wb="1"/>
        <reg name="IPT_GCI_BACKOFF_RANGE_THRESHOLDS" no_wb="1"/>
        <reg name="IPT_GCI_BKFF_LEVEL" no_wb="1"/>
        <reg name="IPT_GCI_CNT" no_wb="1"/>
        <reg name="IPT_GCI_FLOW_CONTROL_TO_DTQ_MASK" no_wb="1"/>
        <reg name="IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0" no_wb="1"/>
        <reg name="IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1" no_wb="1"/>
        <reg name="IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2" no_wb="1"/>
        <reg name="IPT_GCI_LKY_MAX_OC_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_DQCQ_MAP_CFG_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_DQCQ_MAP_CFG_2" no_wb="1"/>
        <reg name="IPT_GLOBAL_FULL_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IPT_GLOBAL_FULL_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="IPT_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IPT_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="IPT_GLOBAL_MINI_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IPT_GLOBAL_MINI_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_OCB_BUF_RANGE_0" no_wb="1"/>
        <reg name="IPT_GLOBAL_OCB_BUF_RANGE_1" no_wb="1"/>
        <reg name="IPT_GLOBAL_SYS_HEADER_CFG" no_wb="1"/>
        <reg name="IPT_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="IPT_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="IPT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IPT_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IPT_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="IPT_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="IPT_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="IPT_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IPT_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="IPT_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPT_IPT_2_IPS_FC_STATUS_VEC" no_wb="1"/>
        <reg name="IPT_IPT_2_IPS_FC_STATUS_VEC_2" no_wb="1"/>
        <reg name="IPT_IPT_ENABLES" no_wb="1"/>
        <reg name="IPT_IPT_EOB_FDT_CNT" no_wb="1"/>
        <reg name="IPT_IPT_FC_CNT" no_wb="1"/>
        <reg name="IPT_IPT_FC_CNT_SEL" no_wb="1"/>
        <reg name="IPT_IPT_FMC_IPS_FC_MAP_1" no_wb="1"/>
        <reg name="IPT_IPT_FMC_IPS_FC_MAP_2" no_wb="1"/>
        <reg name="IPT_IPT_INTRNL_FMC_FC_MAP" no_wb="1"/>
        <reg name="IPT_IQM_0_DTQ_WRAP_BURST_COUNTERS" no_wb="1"/>
        <reg name="IPT_IQM_1_DTQ_WRAP_BURST_COUNTERS" no_wb="1"/>
        <reg name="IPT_IQM_CLOS_SHAPERS_FC_MASK" no_wb="1"/>
        <reg name="IPT_IQM_DQCF_STOP_ONLY_AT_EOB" no_wb="1"/>
        <reg name="IPT_IQM_DTQ_2_DQCF_FC_MAP" no_wb="1"/>
        <reg name="IPT_IQM_LAST_SCH_BUFFER" no_wb="1"/>
        <reg name="IPT_IQM_MC_TRAFFIC_JITTER_SHAPER_10" no_wb="1"/>
        <reg name="IPT_IQM_MC_TRAFFIC_JITTER_SHAPER_4" no_wb="1"/>
        <reg name="IPT_IQM_MC_TRAFFIC_JITTER_SHAPER_9" no_wb="1"/>
        <reg name="IPT_IQM_MESH_SHAPERS_FC_MASK" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_10_SLOW_START_CAL" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_10_SLOW_START_DELAY" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_4_SLOW_START_CAL" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_4_SLOW_START_DELAY" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_9_SLOW_START_CAL" no_wb="1"/>
        <reg name="IPT_IQM_SHAPER_9_SLOW_START_DELAY" no_wb="1"/>
        <reg name="IPT_IQM_SHAPERS_CAL" no_wb="1"/>
        <reg name="IPT_IQM_SHAPERS_DCR_FACTOR" no_wb="1"/>
        <reg name="IPT_IQM_SHAPERS_DECIDE_ON_EOBST" no_wb="1"/>
        <reg name="IPT_IQM_SHAPERS_DELAY" no_wb="1"/>
        <reg name="IPT_IQM_SHAPERS_MAX_CREDIT" no_wb="1"/>
        <reg name="IPT_IQM_SLOW_START_CFG_TIMER_PERIOD" no_wb="1"/>
        <reg name="IPT_IQM_TX_IRDY_CNT" no_wb="1"/>
        <reg name="IPT_IQM_TX_NIRDY_CNT" no_wb="1"/>
        <reg name="IPT_IQM_WFQ_DEFAULT_PKT_SIZE" no_wb="1"/>
        <reg name="IPT_IQM_WFQ_MASK_RD_SIZE" no_wb="1"/>
        <reg name="IPT_IQM_WFQ_WEIGHTS" no_wb="1"/>
        <reg name="IPT_IS_FULL_PKT_SNOOP_MIRROR" no_wb="1"/>
        <reg name="IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKET" no_wb="1"/>
        <reg name="IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKET" no_wb="1"/>
        <reg name="IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKET" no_wb="1"/>
        <reg name="IPT_MAX_LATENCY_1588_PKT" no_wb="1"/>
        <reg name="IPT_MAX_LATENCY_CRPS_FIFOS" no_wb="1"/>
        <reg name="IPT_MESH_COMMON_SHAPERS_FC_MASK" no_wb="1"/>
        <reg name="IPT_MIX_MOP_DESC_CNTXTS_SIZE" no_wb="1"/>
        <reg name="IPT_MIX_MOP_DESC_CNTXTS_START" no_wb="1"/>
        <reg name="IPT_MIX_MOP_TH" no_wb="1"/>
        <reg name="IPT_MIX_OCB_REQ_CNTXTS_SIZE" no_wb="1"/>
        <reg name="IPT_MIX_OCB_REQ_CNTXTS_START" no_wb="1"/>
        <reg name="IPT_MIX_OCB_RET_DATA_CNTXTS_SIZE" no_wb="1"/>
        <reg name="IPT_MIX_OCB_RET_DATA_CNTXTS_START" no_wb="1"/>
        <reg name="IPT_MMU_TXI_IRDY_CNT" no_wb="1"/>
        <reg name="IPT_OCB_MOP_TH" no_wb="1"/>
        <reg name="IPT_OCB_TXI_IRDY_CNT" no_wb="1"/>
        <reg name="IPT_ONE_PLUS_ONE_PORT_PROTECTION" no_wb="1"/>
        <reg name="IPT_PACKET_LATENCY_FORMAT" no_wb="1"/>
        <reg name="IPT_PACKET_LATENCY_MEASURE_CFG" no_wb="1"/>
        <reg name="IPT_PAR_ERR_INITIATE" no_wb="1"/>
        <reg name="IPT_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="IPT_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="IPT_PKT_LST_RD_DBUFF" no_wb="1"/>
        <reg name="IPT_PRIORITIZER_WFQ_CFGS" no_wb="1"/>
        <reg name="IPT_QNUM_CNT_SEL" no_wb="1"/>
        <reg name="IPT_RESERVED_MIRROR_ADDR" no_wb="1"/>
        <reg name="IPT_RESERVED_MTCD" no_wb="1"/>
        <reg name="IPT_RESERVED_MTCP" no_wb="1"/>
        <reg name="IPT_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="IPT_RESERVED_SPARE_1" no_wb="1"/>
        <reg name="IPT_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="IPT_RESERVED_SPARE_3" no_wb="1"/>
        <reg name="IPT_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IPT_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IPT_SCHEDULING_GENERAL_CONFIGS" no_wb="1"/>
        <reg name="IPT_STAMPING_FABRIC_HEADER_ENABLE" no_wb="1"/>
        <reg name="IPT_STAMPING_FTMH_OUTLIF_ENABLE" no_wb="1"/>
        <reg name="IPT_STAMPING_USR_DEF_OUTLIF_ENABLE" no_wb="1"/>
        <reg name="IQM_BDB_DYN_SIZE_RJCT_TH_CFG" no_wb="1"/>
        <reg name="IQM_BURST_SETTINGS" no_wb="1"/>
        <reg name="IQM_CNI_PACKET_COUNTERS" no_wb="1"/>
        <reg name="IQM_CNM_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_CP_CONFIGURATION" no_wb="1"/>
        <reg name="IQM_CP_QUEUES_RANGE" no_wb="1"/>
        <reg name="IQM_DEQ_INTERNAL_SETTING" no_wb="1"/>
        <reg name="IQM_DEQUEUE_BYTE_COUNTER" no_wb="1"/>
        <reg name="IQM_DEQUEUE_DELETED_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_DEQUEUE_ISP_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_DEQUEUE_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFG" no_wb="1"/>
        <reg name="IQM_DRAM_DYN_SIZE_RJCT_TH_CFG" no_wb="1"/>
        <reg name="IQM_DRAM_ELIGIBLE_RJCT_MASK" no_wb="1"/>
        <reg name="IQM_DRAM_REJECT_STATE" no_wb="1"/>
        <reg name="IQM_DYNAMIC_BDBS_COUNTER" no_wb="1"/>
        <reg name="IQM_DYNAMIC_BUFFER_BDS_COUNTER" no_wb="1"/>
        <reg name="IQM_DYNAMIC_BYTE_COUNTER" no_wb="1"/>
        <reg name="IQM_DYNAMIC_OCB_BUFFER_COUNTER" no_wb="1"/>
        <reg name="IQM_DYN_REJECT_PACKET_COUNTERS" no_wb="1"/>
        <reg name="IQM_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="IQM_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="IQM_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IQM_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IQM_ECC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IQM_ECC_INTERRUPT_REGISTER_MASK" no_wb="1"/>
        <reg name="IQM_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IQM_ENQUEUE_BYTE_COUNTER" no_wb="1"/>
        <reg name="IQM_ENQUEUE_DISCARDED_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_ENQUEUE_PACKET_COUNTER" no_wb="1"/>
        <reg name="IQM_ERROR_INITIATION_DATA" no_wb="1"/>
        <reg name="IQM_FLOW_CONTROL_CONFIGURATION_FULL_MC_D_BS" no_wb="1"/>
        <reg name="IQM_FLOW_CONTROL_CONFIGURATION_MINI_MC_D_BS" no_wb="1"/>
        <reg name="IQM_FREE_BDB_MINIMUM_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FREE_BDB_RANGE_VALUES" no_wb="1"/>
        <reg name="IQM_FREE_BDB_THRESHOLD" no_wb="1"/>
        <reg name="IQM_FREE_BD_COUNTER" no_wb="1"/>
        <reg name="IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUES" no_wb="1"/>
        <reg name="IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTER" no_wb="1"/>
        <reg name="IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD" no_wb="1"/>
        <reg name="IQM_FREE_MNMC_DBUFF_RANGE_VALUES" no_wb="1"/>
        <reg name="IQM_FREE_MNMC_DBUFFS_MINIMUM_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FREE_OCB_COUNTER" no_wb="1"/>
        <reg name="IQM_FREE_OCB_MINIMUM_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FREE_OCB_RANGE_VALUES" no_wb="1"/>
        <reg name="IQM_FREE_OCB_THRESHOLD" no_wb="1"/>
        <reg name="IQM_FREE_U_MNMC_DBUFFS_COUNTER" no_wb="1"/>
        <reg name="IQM_FREE_VOQ_DRAM_DYNAMIC_MINIMAL_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FREE_VOQ_OCB_DYNAMIC_MINIMAL_OCCUPANCY" no_wb="1"/>
        <reg name="IQM_FR_OCB_PRM_SEL_TH" no_wb="1"/>
        <reg name="IQM_FR_RSRC_DYN_TH_SETTINGS" no_wb="1"/>
        <reg name="IQM_FULL_USER_COUNT_START_INDEX" no_wb="1"/>
        <reg name="IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB" no_wb="1"/>
        <reg name="IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_OCB" no_wb="1"/>
        <reg name="IQM_GENERAL_REJECT_CONFIGURATION_BD_BS" no_wb="1"/>
        <reg name="IQM_GENERAL_REJECT_CONFIGURATION_B_DS" no_wb="1"/>
        <reg name="IQM_GLBL_MIX_MAX_TH" no_wb="1"/>
        <reg name="IQM_GLOBAL_FLOW_CONTROL_STATE" no_wb="1"/>
        <reg name="IQM_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IQM_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="IQM_GLOBAL_MEM_OPTIONS" no_wb="1"/>
        <reg name="IQM_GLOBAL_REJECT_STATE" no_wb="1"/>
        <reg name="IQM_GLOBAL_RESOURCE_COUNTERS" no_wb="1"/>
        <reg name="IQM_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="IQM_GTIMER_TRIGGER" no_wb="1"/>
        <reg name="IQM_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IQM_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IQM_INDIRECT_COMMAND_DATA_INCREMENT" no_wb="1"/>
        <reg name="IQM_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="IQM_INDIRECT_COMMAND_WIDE_MEM" no_wb="1"/>
        <reg name="IQM_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IQM_INTERLOCK_CONFIG" no_wb="1"/>
        <reg name="IQM_INTERLOCK_FMQ_TC_0_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_FMQ_TC_1_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_FMQ_TC_2_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_FMQ_TC_3_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_VOQ_TC_0_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_VOQ_TC_1_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_VOQ_TC_2_T_HS" no_wb="1"/>
        <reg name="IQM_INTERLOCK_VOQ_TC_3_T_HS" no_wb="1"/>
        <reg name="IQM_INTERNAL_FIFOS_THRESHOLDS" no_wb="1"/>
        <reg name="IQM_INTERRUPT_MASK_REGISTER" no_wb="1"/>
        <reg name="IQM_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IQM_IQM_CNT_CMD_CONFIG_A" no_wb="1"/>
        <reg name="IQM_IQM_CNT_CMD_CONFIG_B" no_wb="1"/>
        <reg name="IQM_IQM_ENABLERS" no_wb="1"/>
        <reg name="IQM_IQM_INIT" no_wb="1"/>
        <reg name="IQM_IRPP_CNT_CMD_CONFIG_A" no_wb="1"/>
        <reg name="IQM_IRPP_CNT_CMD_CONFIG_B" no_wb="1"/>
        <reg name="IQM_LST_PDM_READ_ADDR" no_wb="1"/>
        <reg name="IQM_MIX_SHRD_POOL_0_RSRC_FC_TH" no_wb="1"/>
        <reg name="IQM_MIX_SHRD_POOL_0_RSRC_RJCT_TH" no_wb="1"/>
        <reg name="IQM_MIX_SHRD_POOL_1_RSRC_FC_TH" no_wb="1"/>
        <reg name="IQM_MIX_SHRD_POOL_1_RSRC_RJCT_TH" no_wb="1"/>
        <reg name="IQM_OCB_DYN_SIZE_RJCT_TH_CFG" no_wb="1"/>
        <reg name="IQM_OCB_SHRD_POOL_0_RSRC_FC_TH" no_wb="1"/>
        <reg name="IQM_OCB_SHRD_POOL_0_RSRC_RJCT_TH" no_wb="1"/>
        <reg name="IQM_OCB_SHRD_POOL_1_RSRC_FC_TH" no_wb="1"/>
        <reg name="IQM_OCB_SHRD_POOL_1_RSRC_RJCT_TH" no_wb="1"/>
        <reg name="IQM_OCCUPIED_BDB_COUNTER" no_wb="1"/>
        <reg name="IQM_OCCUPIED_BD_COUNTER" no_wb="1"/>
        <reg name="IQM_OCCUPIED_MNMC_DBUFFS_COUNTER" no_wb="1"/>
        <reg name="IQM_PACKET_QUEUES_CATEGORIES" no_wb="1"/>
        <reg name="IQM_QDC_TAG_CTRL_DBG" no_wb="1"/>
        <reg name="IRE_FDT_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IRE_IDR_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IRE_IHP_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IRE_OAMP_TX_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IRR_IQM_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IRR_IS_IQM_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_MESH_STATUSES" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A4" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A5" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A6" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A7" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A8" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01A9" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01AA" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01AB" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01B4" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01C0" no_wb="1"/>
        <reg name="MMU_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="NBIH_ILKN_TX_GEN_LLFC_CNT" no_wb="1"/>
        <reg name="NBIH_TXI_PIPE_0_NOT_READY" no_wb="1"/>
        <reg name="NBIH_TXI_PIPE_1_NOT_READY" no_wb="1"/>
        <reg name="NBIH_TXI_TDM_NOT_READY" no_wb="1"/>
        <reg name="OCB_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="OCB_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="OCB_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="OCB_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="OCB_LAST_RD_ADDR" no_wb="1"/>
        <reg name="OCB_LAST_RD_BANK" no_wb="1"/>
        <reg name="OCB_LAST_RD_DBUFF_POINTER" no_wb="1"/>
        <reg name="OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK" no_wb="1"/>
        <reg name="PPDB_B_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="PPDB_B_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_INTERRUPT_REGISTER_TWO" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_MASTER_JR_TO_AR_TRANSLATION_ERR_EVENT_COUNTER" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_SLAVE_JR_TO_AR_TRANSLATION_ERR_EVENT_COUNTER" no_wb="1"/>
        <reg name="RTP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="RTP_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="SCH_ATTEMPT_TO_ACTIVATE_BAD_FLOW_PARAMS" no_wb="1"/>
        <reg name="SCH_DBG_DVS_RCI_COUNTER" no_wb="1"/>
        <reg name="SCH_DBG_SMP_MESSAGE_COUNTER" no_wb="1"/>
        <reg name="SCH_INCORRECT_STATUS_MESSAGE" no_wb="1"/>
        <reg name="SCH_LAST_FLOW_RESTART_EVENT" no_wb="1"/>
        <reg name="TERR" no_wb="1"/>
        <reg name="BRDC_FMAC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="BRDC_FSRD_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="CFC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="CGM_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="CMIC_I2CM_SMBUS_CONFIG" no_wb="1"/>
        <reg name="CRPS_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DMU_PCU_IPROC_CONTROL" no_wb="1"/>
        <reg name="DRCA_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCBROADCAST_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCB_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCD_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCE_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCF_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCG_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="DRCH_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ECI_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="EDB_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="EGQ_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="EPNI_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FCR_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FCT_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FDA_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FDR_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FDT_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FMAC_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="FSRD_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="GRFCS" no_wb="1"/>
        <reg name="IDR_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IHB_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IHP_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PMH_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_PML_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="ILKN_SLE_TX_INFO" no_wb="1"/>
        <reg name="IPST_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPS_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IPT_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IQMT_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IQM_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IRE_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="IRR_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="KAPS_REVISION" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_MESH_INTERRUPTS" no_wb="1"/>
        <reg name="MMU_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="MRPS_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="MTRPS_EM_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="NBIH_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="NBIL_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="OAMP_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="OCB_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="OLP_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="PPDB_A_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="PPDB_B_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="R64" no_wb="1"/>
        <reg name="RTP_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="SCH_INTERRUPT_REGISTER" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CRPS_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="CRPS_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="EDB_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="EDB_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EGQ_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="EGQ_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EPNI_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FDA_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FDA_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FDT_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FDT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FSRD_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FSRD_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IDR_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IDR_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IDR_IRR_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS" no_wb="1"/>
        <reg name="IQMT_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IQMT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IRE_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IRR_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IRR_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MMU_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MMU_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MRPS_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MRPS_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MTRPS_EM_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MTRPS_EM_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="NBIH_FC_ILKN" no_wb="1"/>
        <reg name="OAMP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="OAMP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="OLP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="OLP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="SCH_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="SCH_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="ECI_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="DRCA_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCA_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCB_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCB_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCC_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCC_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCD_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCD_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCE_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCE_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCF_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCF_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCG_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCG_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCH_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCH_BIST_STATUSES" no_wb="1"/>
        <reg name="EDB_ESEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="EDB_GLEM_MANAGEMENT_UNIT_FAILURE" no_wb="1"/>
        <reg name="EDB_GLEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="EGQ_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EPNI_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FCR_CONTROL_CELL_FIFO_BUFFER" no_wb="1"/>
        <reg name="FDT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IDR_OCB_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IHB_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS_READ_RESULT" no_wb="1"/>
        <reg name="IHB_ISEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="IHP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IRR_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="IRR_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="MRPS_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="NBIH_FC_ILKN" no_wb="1"/>
        <reg name="OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="OLP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="PPDB_A_OEMA_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="PPDB_A_OEMB_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="SCH_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="SCH_REG_0169" no_wb="1"/>
        <reg name="SCH_SCL_SMP_MESSAGES" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS" no_wb="1"/>
        <reg name="CFC_CFC_ENABLERS" no_wb="1"/>
        <reg name="CFC_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="CFC_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="CFC_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="CFC_ILKN_0_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_1_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_2_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_3_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_4_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_5_MUB_TX_CAL" no_wb="1"/>
        <reg name="CFC_ILKN_TX_CONFIGURATION" no_wb="1"/>
        <reg name="CFC_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="CFC_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="CFC_NIF_AF_FC_STATUS" no_wb="1"/>
        <reg name="CFC_NIF_MUB_STATUS" no_wb="1"/>
        <reg name="CFC_OOB_RX_ERR" no_wb="1"/>
        <reg name="CFC_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="CFC_RESERVED_MTCD" no_wb="1"/>
        <reg name="CGM_CGM_DYN_TH_DEBUG" no_wb="1"/>
        <reg name="CGM_CGM_MAP_TC_TO_SP" no_wb="1"/>
        <reg name="CGM_CGM_MC_PD_TC_FC_TH" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDS" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDS" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDS" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDS" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSL" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASS" no_wb="1"/>
        <reg name="CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDS" no_wb="1"/>
        <reg name="CGM_RESERVED_MTCD" no_wb="1"/>
        <reg name="CGM_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="CGM_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="CGM_SERVICE_POOL_0_RESERVED_DATA_BUFFERS" no_wb="1"/>
        <reg name="CGM_SERVICE_POOL_0_RESERVED_PACKET_DESCRIPTORS" no_wb="1"/>
        <reg name="CGM_SERVICE_POOL_1_RESERVED_DATA_BUFFERS" no_wb="1"/>
        <reg name="CGM_SERVICE_POOL_1_RESERVED_PACKET_DESCRIPTORS" no_wb="1"/>
        <reg name="CLMAC_CTRL" no_wb="1"/>
        <reg name="CLMAC_E2ECC_DATA_HDR_0" no_wb="1"/>
        <reg name="CLMAC_E2ECC_DATA_HDR_1" no_wb="1"/>
        <reg name="CLMAC_E2ECC_MODULE_HDR_0" no_wb="1"/>
        <reg name="CLMAC_E2ECC_MODULE_HDR_1" no_wb="1"/>
        <reg name="CLMAC_E2E_CTRL" no_wb="1"/>
        <reg name="CLMAC_E2EFC_DATA_HDR_0" no_wb="1"/>
        <reg name="CLMAC_E2EFC_DATA_HDR_1" no_wb="1"/>
        <reg name="CLMAC_E2EFC_MODULE_HDR_0" no_wb="1"/>
        <reg name="CLMAC_E2EFC_MODULE_HDR_1" no_wb="1"/>
        <reg name="CLMAC_ECC_CTRL" no_wb="1"/>
        <reg name="CLMAC_ECC_FORCE_DOUBLE_BIT_ERR" no_wb="1"/>
        <reg name="CLMAC_MEM_CTRL" no_wb="1"/>
        <reg name="CLMAC_PAUSE_CTRL" no_wb="1"/>
        <reg name="CLMAC_PFC_CTRL" no_wb="1"/>
        <reg name="CLMAC_RX_LSS_STATUS" no_wb="1"/>
        <reg name="CLMAC_RX_MAX_SIZE" no_wb="1"/>
        <reg name="CLMAC_TX_CRC_CORRUPT_CTRL" no_wb="1"/>
        <reg name="CLMAC_TX_CTRL" no_wb="1"/>
        <reg name="CLMAC_TXFIFO_CELL_CNT" no_wb="1"/>
        <reg name="CLMAC_VERSION_ID" no_wb="1"/>
        <reg name="CLPORT_EEE_DURATION_TIMER_PULSE" no_wb="1"/>
        <reg name="CLPORT_ENABLE_REG" no_wb="1"/>
        <reg name="CLPORT_FAULT_LINK_STATUS" no_wb="1"/>
        <reg name="CLPORT_MAC_CONTROL" no_wb="1"/>
        <reg name="CLPORT_MAC_RSV_MASK" no_wb="1"/>
        <reg name="CLPORT_MODE_REG" no_wb="1"/>
        <reg name="CLPORT_SBUS_CONTROL" no_wb="1"/>
        <reg name="CLPORT_XGXS0_CTRL_REG" no_wb="1"/>
        <reg name="CLPORT_XGXS_COUNTER_MODE" no_wb="1"/>
        <reg name="CLP_REG_2022300" no_wb="1"/>
        <reg name="CMIC_CMC0_CH0_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC0_CH1_COS_CTRL_RX_0" no_wb="1"/>
        <reg name="CMIC_CMC0_CH1_COS_CTRL_RX_1" no_wb="1"/>
        <reg name="CMIC_CMC0_CH1_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC0_CH2_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC0_CH3_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC0_DMA_STAT" no_wb="1"/>
        <reg name="CMIC_CMC0_DMA_STAT_CLR" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH0_RD_DMA_STAT" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH1_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH2_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC0_FIFO_CH3_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC0_HOSTMEM_ADDR_REMAP_0" no_wb="1"/>
        <reg name="CMIC_CMC0_HOSTMEM_ADDR_REMAP_1" no_wb="1"/>
        <reg name="CMIC_CMC0_HOSTMEM_ADDR_REMAP_2" no_wb="1"/>
        <reg name="CMIC_CMC0_HOSTMEM_ADDR_REMAP_3" no_wb="1"/>
        <reg name="CMIC_CMC0_IRQ_STAT0" no_wb="1"/>
        <reg name="CMIC_CMC0_IRQ_STAT2" no_wb="1"/>
        <reg name="CMIC_CMC0_MIIM_PARAM" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK2" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK3" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK4" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK5" no_wb="1"/>
        <reg name="CMIC_CMC0_PCIE_IRQ_MASK6" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH0_STATUS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_OPCODE" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH1_STATUS" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH2_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SBUSDMA_CH2_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC0_SCHAN_MESSAGE7" no_wb="1"/>
        <reg name="CMIC_CMC0_SCHAN_MESSAGE8" no_wb="1"/>
        <reg name="CMIC_CMC1_CH0_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC1_CH1_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC1_CH2_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC1_CH3_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC1_FIFO_CH0_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC1_FIFO_CH1_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC1_FIFO_CH2_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC1_FIFO_CH3_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC1_IRQ_STAT2" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH0_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH0_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH1_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH1_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH2_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC1_SBUSDMA_CH2_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_CH0_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC2_CH1_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC2_CH2_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC2_CH3_DMA_CTRL" no_wb="1"/>
        <reg name="CMIC_CMC2_FIFO_CH0_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC2_FIFO_CH1_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC2_FIFO_CH2_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC2_FIFO_CH3_RD_DMA_CFG" no_wb="1"/>
        <reg name="CMIC_CMC2_IRQ_STAT2" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH0_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH0_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH1_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH1_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH2_CONTROL" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST" no_wb="1"/>
        <reg name="CMIC_CMC2_SBUSDMA_CH2_REQUEST" no_wb="1"/>
        <reg name="CMIC_COMMON_STRAP_STATUS_0" no_wb="1"/>
        <reg name="CMIC_DEV_REV_ID" no_wb="1"/>
        <reg name="CMIC_GP_DATA_IN" no_wb="1"/>
        <reg name="CMIC_GP_INIT_VAL" no_wb="1"/>
        <reg name="CMIC_LEDUP0_CLK_DIV" no_wb="1"/>
        <reg name="CMIC_LEDUP0_CLK_PARAMS" no_wb="1"/>
        <reg name="CMIC_LEDUP0_CTRL" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM30" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM31" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM33" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM34" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM35" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM36" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM37" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM38" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM40" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM41" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM42" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM43" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM44" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM45" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM46" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM47" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM48" no_wb="1"/>
        <reg name="CMIC_LEDUP0_DATA_RAM49" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_0_3" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_12_15" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_16_19" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_20_23" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_4_7" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PORT_ORDER_REMAP_8_11" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM13" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM14" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM15" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM16" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM17" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM18" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM19" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM20" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM21" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM23" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM24" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM25" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM26" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM27" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM28" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM29" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM31" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM33" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM34" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM35" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM36" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM37" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM38" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM40" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM41" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM42" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM43" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM44" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM45" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM46" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM47" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM48" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM49" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM50" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM51" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM52" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM53" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM54" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM55" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM57" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM58" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM59" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM60" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM62" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM63" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM64" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM65" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP0_PROGRAM_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP0_STATUS" no_wb="1"/>
        <reg name="CMIC_LEDUP1_CLK_DIV" no_wb="1"/>
        <reg name="CMIC_LEDUP1_CLK_PARAMS" no_wb="1"/>
        <reg name="CMIC_LEDUP1_CTRL" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM80" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM81" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM82" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM83" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM84" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM85" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM86" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM87" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM88" no_wb="1"/>
        <reg name="CMIC_LEDUP1_DATA_RAM89" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_0_3" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_12_15" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_16_19" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_20_23" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_4_7" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PORT_ORDER_REMAP_8_11" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM13" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM14" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM15" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM16" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM17" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM18" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM19" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM20" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM21" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM23" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM24" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM25" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM26" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM27" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM28" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM29" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM31" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM33" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM34" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM35" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM36" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM37" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM38" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM40" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM41" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM42" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM43" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM44" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM45" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM46" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM47" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM48" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM49" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM50" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM51" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM52" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM53" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM54" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM55" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM57" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM58" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM59" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM60" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM62" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM63" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM64" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM65" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP1_PROGRAM_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP1_STATUS" no_wb="1"/>
        <reg name="CMIC_LEDUP2_CLK_DIV" no_wb="1"/>
        <reg name="CMIC_LEDUP2_CLK_PARAMS" no_wb="1"/>
        <reg name="CMIC_LEDUP2_CTRL" no_wb="1"/>
        <reg name="CMIC_LEDUP2_DATA_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_0_3" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_12_15" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_16_19" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_20_23" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_4_7" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PORT_ORDER_REMAP_8_11" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM0" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM1" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM10" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM11" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM12" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM13" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM14" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM15" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM16" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM17" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM18" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM19" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM2" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM20" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM21" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM22" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM23" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM24" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM25" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM26" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM27" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM28" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM29" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM3" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM31" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM32" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM33" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM34" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM35" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM36" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM37" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM38" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM39" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM4" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM40" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM41" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM42" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM43" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM44" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM45" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM46" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM47" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM48" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM49" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM5" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM50" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM51" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM52" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM53" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM54" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM55" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM57" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM58" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM59" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM6" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM60" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM61" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM62" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM63" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM64" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM65" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM7" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM8" no_wb="1"/>
        <reg name="CMIC_LEDUP2_PROGRAM_RAM9" no_wb="1"/>
        <reg name="CMIC_LEDUP2_STATUS" no_wb="1"/>
        <reg name="CMIC_MIIM_CLR_SCAN_STATUS" no_wb="1"/>
        <reg name="CMIC_MIIM_CONFIG" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_0" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_1" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_2" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_3" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_4" no_wb="1"/>
        <reg name="CMIC_MIIM_INT_SEL_MAP_5" no_wb="1"/>
        <reg name="CMIC_MIIM_SCAN_CTRL" no_wb="1"/>
        <reg name="CMIC_MISC_STATUS" no_wb="1"/>
        <reg name="CMIC_PCIE_USERIF_PURGE_CONTROL" no_wb="1"/>
        <reg name="CMIC_RATE_ADJUST_EXT_MDIO" no_wb="1"/>
        <reg name="CMIC_RATE_ADJUST_INT_MDIO" no_wb="1"/>
        <reg name="CMIC_RPE_IRQ_STAT2" no_wb="1"/>
        <reg name="CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_0_7" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_104_111" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_112_119" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_120_127" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_16_23" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_24_31" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_32_39" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_40_47" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_48_55" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_56_63" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_64_71" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_72_79" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_80_87" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_8_15" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_88_95" no_wb="1"/>
        <reg name="CMIC_SBUS_RING_MAP_96_103" no_wb="1"/>
        <reg name="CMIC_SBUS_TIMEOUT" no_wb="1"/>
        <reg name="CRPS_CRPS_CNT_SRC_CFG" no_wb="1"/>
        <reg name="CRPS_CRPS_CNT_SRC_GROUP_SIZES" no_wb="1"/>
        <reg name="CRPS_CRPS_DO_NOT_COUNT_FILTER" no_wb="1"/>
        <reg name="CRPS_CRPS_GENERAL_CFG" no_wb="1"/>
        <reg name="CRPS_CRPS_INIT_ON" no_wb="1"/>
        <reg name="CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFG" no_wb="1"/>
        <reg name="CRPS_CRPS_PREFETCH_TIMERS_CFG" no_wb="1"/>
        <reg name="CRPS_CRPS_THRESHOLDS_CFG" no_wb="1"/>
        <reg name="CRPS_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="CRPS_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="CRPS_EGQ_0_OFFSET_BMAP_A" no_wb="1"/>
        <reg name="CRPS_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="CRPS_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="CRPS_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="CRPS_IQM_0_OFFSET_BMAP_A" no_wb="1"/>
        <reg name="CRPS_IRPP_0_OFFSET_BMAP_A" no_wb="1"/>
        <reg name="CRPS_IRPP_0_OFFSET_BMAP_B" no_wb="1"/>
        <reg name="CRPS_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCA_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCA_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCA_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCA_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCA_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCA_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCA_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCA_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCA_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCA_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCA_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCA_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCA_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCA_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCA_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCA_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCA_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCA_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCA_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCA_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCA_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCA_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCA_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCA_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCA_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCA_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCA_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCA_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCA_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCA_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCA_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCA_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCA_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCA_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCA_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCA_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCA_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCA_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCA_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCA_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCA_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCB_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCB_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCB_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCB_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCB_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCB_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCB_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCB_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCB_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCB_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCB_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCB_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCB_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCB_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCB_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCB_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCB_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCB_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCB_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCB_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCB_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCB_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCB_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCB_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCB_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCB_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCB_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCB_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCB_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCB_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCB_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCB_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCB_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCB_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCB_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCB_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCB_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCB_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCB_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCB_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCB_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCB_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCC_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCC_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCC_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCC_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCC_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCC_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCC_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCC_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCC_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCC_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCC_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCC_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCC_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCC_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCC_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCC_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCC_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCC_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCC_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCC_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCC_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCC_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCC_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCC_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCC_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCC_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCC_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCC_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCC_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCC_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCC_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCC_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCC_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCC_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCC_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCC_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCC_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCC_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCC_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCC_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCD_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCD_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCD_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCD_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCD_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCD_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCD_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCD_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCD_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCD_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCD_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCD_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCD_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCD_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCD_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCD_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCD_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCD_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCD_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCD_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCD_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCD_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCD_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCD_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCD_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCD_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCD_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCD_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCD_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCD_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCD_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCD_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCD_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCD_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCD_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCD_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCD_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCD_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCD_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCD_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCD_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCD_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCE_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCE_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCE_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCE_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCE_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCE_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCE_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCE_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCE_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCE_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCE_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCE_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCE_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCE_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCE_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCE_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCE_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCE_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCE_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCE_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCE_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCE_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCE_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCE_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCE_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCE_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCE_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCE_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCE_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCE_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCE_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCE_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCE_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCE_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCE_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCE_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCE_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCE_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCE_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCE_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCE_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCE_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCF_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCF_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCF_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCF_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCF_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCF_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCF_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCF_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCF_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCF_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCF_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCF_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCF_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCF_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCF_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCF_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCF_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCF_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCF_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCF_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCF_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCF_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCF_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCF_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCF_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCF_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCF_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCF_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCF_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCF_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCF_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCF_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCF_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCF_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCF_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCF_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCF_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCF_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCF_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCF_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCF_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCF_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCG_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCG_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCG_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCG_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCG_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCG_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCG_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCG_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCG_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCG_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCG_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCG_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCG_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCG_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCG_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCG_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCG_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCG_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCG_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCG_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCG_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCG_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCG_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCG_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCG_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCG_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCG_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCG_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCG_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCG_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCG_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCG_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCG_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCG_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCG_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCG_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCG_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCG_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCG_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCG_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCG_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCG_WRITE_READ_RATES" no_wb="1"/>
        <reg name="DRCH_AC_OPERATING_CONDITIONS_1" no_wb="1"/>
        <reg name="DRCH_AC_OPERATING_CONDITIONS_2" no_wb="1"/>
        <reg name="DRCH_AC_OPERATING_CONDITIONS_3" no_wb="1"/>
        <reg name="DRCH_AC_OPERATING_CONDITIONS_4" no_wb="1"/>
        <reg name="DRCH_AC_OPERATING_CONDITIONS_5" no_wb="1"/>
        <reg name="DRCH_ADDR_BANK_MAP" no_wb="1"/>
        <reg name="DRCH_ADDR_WITH_RD_CRC" no_wb="1"/>
        <reg name="DRCH_ADDR_WITH_WR_CRC" no_wb="1"/>
        <reg name="DRCH_BIST_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCH_BIST_END_ADDRESS" no_wb="1"/>
        <reg name="DRCH_BIST_LAST_ADDR_ERR" no_wb="1"/>
        <reg name="DRCH_BIST_LAST_READ_DATA_LSB" no_wb="1"/>
        <reg name="DRCH_BIST_NUMBER_OF_ACTIONS" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_0" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_1" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_2" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_3" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_4" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_5" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_6" no_wb="1"/>
        <reg name="DRCH_BIST_PATTERN_WORD_7" no_wb="1"/>
        <reg name="DRCH_BIST_PRBS_DATA_SEED_MSB" no_wb="1"/>
        <reg name="DRCH_BIST_STATUSES" no_wb="1"/>
        <reg name="DRCH_CPU_COMMANDS" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_PLL_CTRL" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_PLL_FREQ_CTRL" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_PLL_RC" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_PLL_RESET" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_PLL_STATUS" no_wb="1"/>
        <reg name="DRCH_DDR_PHY_UPDATE_ENABLE" no_wb="1"/>
        <reg name="DRCH_DPRC_ENABLERS" no_wb="1"/>
        <reg name="DRCH_DQ_BYTE_0_MAP" no_wb="1"/>
        <reg name="DRCH_DQ_BYTE_1_MAP" no_wb="1"/>
        <reg name="DRCH_DQ_BYTE_2_MAP" no_wb="1"/>
        <reg name="DRCH_DQ_BYTE_3_MAP" no_wb="1"/>
        <reg name="DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="DRCH_DRAM_INIT_FINISHED" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_0" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_1" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_2" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_3" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_5" no_wb="1"/>
        <reg name="DRCH_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCH_DRAM_SPECIAL_FEATURES" no_wb="1"/>
        <reg name="DRCH_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCH_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAP" no_wb="1"/>
        <reg name="DRCH_GDDR_5_SPECIAL_CMD_TIMING" no_wb="1"/>
        <reg name="DRCH_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="DRCH_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="DRCH_INITIALIZATION_CONTROLL" no_wb="1"/>
        <reg name="DRCH_INIT_SEQUENCE_REGISTER" no_wb="1"/>
        <reg name="DRCH_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="DRCH_PERIODIC_DRAM_TEMP_SENS_STATUS" no_wb="1"/>
        <reg name="DRCH_PERIODIC_PHY_CDR_MONITOR_STATUS" no_wb="1"/>
        <reg name="DRCH_REG_0087" no_wb="1"/>
        <reg name="DRCH_REGISTER_CONTROL" no_wb="1"/>
        <reg name="DRCH_REGISTER_CONTROL_WDATA" no_wb="1"/>
        <reg name="DRCH_RESERVED_MTCD" no_wb="1"/>
        <reg name="DRCH_SHADOW_DRAM_MR_6" no_wb="1"/>
        <reg name="DRCH_TRAIN_INIT_TRIGERS" no_wb="1"/>
        <reg name="DRCH_WRITE_READ_RATES" no_wb="1"/>
        <reg name="ECI_BLOCKS_SBUS_RESET" no_wb="1"/>
        <reg name="ECI_BLOCKS_SOFT_RESET" no_wb="1"/>
        <reg name="ECI_CM_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_CORE_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ECI_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="ECI_ECIC_BLOCKS_RESET" no_wb="1"/>
        <reg name="ECI_FAB_0_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_FAB_0_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_FAB_1_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_FAB_1_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_FIFO_DMA_SEL" no_wb="1"/>
        <reg name="ECI_GLOBAL_ADDR_TRANS_CFG" no_wb="1"/>
        <reg name="ECI_GLOBAL_DQCQ_MAP_CFG_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_DRAM_NUMBER_SWAPPING" no_wb="1"/>
        <reg name="ECI_GLOBAL_FULL_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="ECI_GLOBAL_FULL_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="ECI_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="ECI_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="ECI_GLOBAL_MINI_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="ECI_GLOBAL_MINI_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_OCB_BANK_RANGE" no_wb="1"/>
        <reg name="ECI_GLOBAL_OCB_BUF_RANGE_0" no_wb="1"/>
        <reg name="ECI_GLOBAL_OCB_BUF_RANGE_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_PP_1" no_wb="1"/>
        <reg name="ECI_GLOBAL_PP_2" no_wb="1"/>
        <reg name="ECI_GLOBAL_PP_5" no_wb="1"/>
        <reg name="ECI_GLOBAL_PP_6" no_wb="1"/>
        <reg name="ECI_GLOBAL_PP_8" no_wb="1"/>
        <reg name="ECI_GP_STATUS_5" no_wb="1"/>
        <reg name="ECI_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="ECI_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="ECI_NIF_PMH_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_NIF_PML_0_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_NIF_PML_1_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_OGER_1001" no_wb="1"/>
        <reg name="ECI_OGER_1002" no_wb="1"/>
        <reg name="ECI_OGER_1004" no_wb="1"/>
        <reg name="ECI_OGER_1006" no_wb="1"/>
        <reg name="ECI_OGER_1007" no_wb="1"/>
        <reg name="ECI_PMH_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_PML_0_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_PML_1_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_POWERUP_CONFIG" no_wb="1"/>
        <reg name="ECI_PVT_MON_A_CONTROL_REG" no_wb="1"/>
        <reg name="ECI_PVT_MON_B_CONTROL_REG" no_wb="1"/>
        <reg name="ECI_PVT_MON_C_CONTROL_REG" no_wb="1"/>
        <reg name="ECI_PVT_MON_D_CONTROL_REG" no_wb="1"/>
        <reg name="ECI_REG_01AE" no_wb="1"/>
        <reg name="ECI_RESERVED_MTCD" no_wb="1"/>
        <reg name="ECI_ROV_STATUS" no_wb="1"/>
        <reg name="ECI_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS" no_wb="1"/>
        <reg name="ECI_SYNCE_MASTER_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_SYNCE_SLAVE_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_TEST_REGISTER" no_wb="1"/>
        <reg name="ECI_UC_PLL_CONFIG" no_wb="1"/>
        <reg name="ECI_UC_PLL_STATUS" no_wb="1"/>
        <reg name="ECI_VERSION_REGISTER" no_wb="1"/>
        <reg name="EDB_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EDB_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EDB_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="EDB_ESEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="EDB_ESEM_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="EDB_GLEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="EDB_GLEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="EDB_GLEM_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="EDB_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="EDB_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EDB_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="EDB_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="EDB_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="EDB_RESERVED_MTCD" no_wb="1"/>
        <reg name="EDB_XOR_INIT_DONE" no_wb="1"/>
        <reg name="EGQ_ACCEPTABLE_FRAME_TYPE_TABLE" no_wb="1"/>
        <reg name="EGQ_ACTION_PROFILE_1" no_wb="1"/>
        <reg name="EGQ_ACTION_PROFILE_2" no_wb="1"/>
        <reg name="EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1" no_wb="1"/>
        <reg name="EGQ_CONTEXT_FIFO_THRESHOLD_VALUES" no_wb="1"/>
        <reg name="EGQ_DBG_COMMAND" no_wb="1"/>
        <reg name="EGQ_DELETE_FIFO_CONFIGURATION" no_wb="1"/>
        <reg name="EGQ_DELETE_FIFO_STATUS" no_wb="1"/>
        <reg name="EGQ_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EGQ_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EGQ_EGQ_BLOCK_INIT_STATUS" no_wb="1"/>
        <reg name="EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION" no_wb="1"/>
        <reg name="EGQ_EGRESS_QUEUES_EMPTY" no_wb="1"/>
        <reg name="EGQ_EGRESS_REPLICATION_GENERAL_CONFIG" no_wb="1"/>
        <reg name="EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH" no_wb="1"/>
        <reg name="EGQ_EGRESS_SHAPER_ENABLE_SETTINGS" no_wb="1"/>
        <reg name="EGQ_ETHERNET_TYPES" no_wb="1"/>
        <reg name="EGQ_FQP_2_PQP_RDY" no_wb="1"/>
        <reg name="EGQ_GENERAL_RQP_CONFIG" no_wb="1"/>
        <reg name="EGQ_GENERAL_RQP_DEBUG_CONFIG" no_wb="1"/>
        <reg name="EGQ_GLOBAL_CONFIG" no_wb="1"/>
        <reg name="EGQ_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="EGQ_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="EGQ_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="EGQ_GLOBAL_PP_2" no_wb="1"/>
        <reg name="EGQ_GLOBAL_PP_5" no_wb="1"/>
        <reg name="EGQ_GLOBAL_PP_8" no_wb="1"/>
        <reg name="EGQ_IFC_IS_CHANNELIZED" no_wb="1"/>
        <reg name="EGQ_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EGQ_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="EGQ_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="EGQ_KEYA_DATA_BASE_PROFILE" no_wb="1"/>
        <reg name="EGQ_KEYB_DATA_BASE_PROFILE" no_wb="1"/>
        <reg name="EGQ_LAG_FILTER_ENABLE" no_wb="1"/>
        <reg name="EGQ_MC_PRIORITY_LOOKUP_TABLE" no_wb="1"/>
        <reg name="EGQ_MULTICAST_OFFSET_ADDRESS" no_wb="1"/>
        <reg name="EGQ_NIF_FLOW_CONTROL" no_wb="1"/>
        <reg name="EGQ_NRDY_TH_0_2" no_wb="1"/>
        <reg name="EGQ_NRDY_TH_3_5" no_wb="1"/>
        <reg name="EGQ_OUTRIF_MAX_VALUE" no_wb="1"/>
        <reg name="EGQ_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="EGQ_PP_CONFIG" no_wb="1"/>
        <reg name="EGQ_PQP_AND_FQP_CALENDER_SETTING" no_wb="1"/>
        <reg name="EGQ_PRIVATE_VLAN_FILTER" no_wb="1"/>
        <reg name="EGQ_PS_MODE" no_wb="1"/>
        <reg name="EGQ_RESERVED_MTCD" no_wb="1"/>
        <reg name="EGQ_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="EGQ_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="EGQ_SYSTEM_HEADERS_FORMAT_CODE" no_wb="1"/>
        <reg name="EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A" no_wb="1"/>
        <reg name="EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B" no_wb="1"/>
        <reg name="EPNI_CFG_ACC_FRAME_TYPE_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1" no_wb="1"/>
        <reg name="EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2" no_wb="1"/>
        <reg name="EPNI_CFG_DC_OVERLAY" no_wb="1"/>
        <reg name="EPNI_CFG_EEI_MAPPING_IS_REQUIRED" no_wb="1"/>
        <reg name="EPNI_CFG_EES_ACTION_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE" no_wb="1"/>
        <reg name="EPNI_CFG_GLEM_LKUP_CONFIG" no_wb="1"/>
        <reg name="EPNI_CFG_GLEM_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_LINK_FIFOS_FIXED_LATENCY_SETTING" no_wb="1"/>
        <reg name="EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATION" no_wb="1"/>
        <reg name="EPNI_CFG_MTU_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_OUTLIF_MAPPING_IS_REQUIRED" no_wb="1"/>
        <reg name="EPNI_CFG_PROTECTION_PATH_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_PROTECTION_PTR_MODE" no_wb="1"/>
        <reg name="EPNI_CFG_SPLIT_HORIZON_FILTER" no_wb="1"/>
        <reg name="EPNI_CFG_SPLIT_HORIZON_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_STP_STATE_TRAP" no_wb="1"/>
        <reg name="EPNI_CFG_VSI_MEMBERSHIP_FILTER" no_wb="1"/>
        <reg name="EPNI_COUNTER_OUT_LIF_RANGE_0" no_wb="1"/>
        <reg name="EPNI_COUNTER_OUT_LIF_RANGE_1" no_wb="1"/>
        <reg name="EPNI_DBG_COMMAND" no_wb="1"/>
        <reg name="EPNI_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EPNI_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="EPNI_ECN_IP_MAP" no_wb="1"/>
        <reg name="EPNI_ECN_MPLS_MAP" no_wb="1"/>
        <reg name="EPNI_EEDB_OUTLIF_ACCESS" no_wb="1"/>
        <reg name="EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION" no_wb="1"/>
        <reg name="EPNI_ETPP_PIPE_LENGTH" no_wb="1"/>
        <reg name="EPNI_FHEI_MPLS_COMMAND" no_wb="1"/>
        <reg name="EPNI_GLOBAL_CONFIG" no_wb="1"/>
        <reg name="EPNI_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="EPNI_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="EPNI_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="EPNI_GLOBAL_PP_2" no_wb="1"/>
        <reg name="EPNI_GLOBAL_PP_5" no_wb="1"/>
        <reg name="EPNI_GLOBAL_PP_6" no_wb="1"/>
        <reg name="EPNI_GLOBAL_PP_8" no_wb="1"/>
        <reg name="EPNI_HEADER_EDITING_SIZE" no_wb="1"/>
        <reg name="EPNI_IEEE_1588" no_wb="1"/>
        <reg name="EPNI_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="EPNI_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="EPNI_IPV4_EXP_TO_TOS_MAP" no_wb="1"/>
        <reg name="EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG" no_wb="1"/>
        <reg name="EPNI_IPV6_EXP_TO_TC_MAP" no_wb="1"/>
        <reg name="EPNI_LINK_FILTER_ENABLE" no_wb="1"/>
        <reg name="EPNI_MAPPING_RECYCLE_TRAFFICTO_INGRESS_PIPE" no_wb="1"/>
        <reg name="EPNI_MIRR_AND_TRAP_FIFO_CONFIGURATION" no_wb="1"/>
        <reg name="EPNI_OUTRIF_MAX_VALUE" no_wb="1"/>
        <reg name="EPNI_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="EPNI_PMC_PARITY_EN" no_wb="1"/>
        <reg name="EPNI_PP_CONFIG" no_wb="1"/>
        <reg name="EPNI_REMARK_PROFILE_CONFIGURATION" no_wb="1"/>
        <reg name="EPNI_RESERVED_MTCD" no_wb="1"/>
        <reg name="EPNI_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="EPNI_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="EPNI_TTL_DECREMENT_ENABLE" no_wb="1"/>
        <reg name="FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS" no_wb="1"/>
        <reg name="FCR_CONNECTIVITY_MAP_REGISTERS" no_wb="1"/>
        <reg name="FCR_CRMA_WATERMARKS" no_wb="1"/>
        <reg name="FCR_CRMB_WATERMARKS" no_wb="1"/>
        <reg name="FCR_EFMS_CONFIGURATION" no_wb="1"/>
        <reg name="FCR_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="FCR_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FCR_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FCR_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="FCR_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="FCR_REG_01B8" no_wb="1"/>
        <reg name="FCR_RESERVED_MTCD" no_wb="1"/>
        <reg name="FCT_FCT_ENABLER_REGISTER" no_wb="1"/>
        <reg name="FCT_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="FCT_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="FCT_RESERVED_MTCD" no_wb="1"/>
        <reg name="FDA_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="FDA_FDA_EGQ_FABRIC_RCI" no_wb="1"/>
        <reg name="FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING" no_wb="1"/>
        <reg name="FDA_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="FDA_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="FDA_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FDA_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FDA_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="FDA_REG_0153" no_wb="1"/>
        <reg name="FDA_RESERVED_MTCD" no_wb="1"/>
        <reg name="FDR_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="FDR_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="FDR_FDR_ENABLERS_REGISTER_1" no_wb="1"/>
        <reg name="FDR_FDR_ENABLERS_REGISTER_3" no_wb="1"/>
        <reg name="FDR_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="FDR_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="FDR_LINK_LEVEL_FLOW_CONTROL" no_wb="1"/>
        <reg name="FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY" no_wb="1"/>
        <reg name="FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY" no_wb="1"/>
        <reg name="FDR_P_1_FDR_DISCARD_COUNTER_A" no_wb="1"/>
        <reg name="FDR_P_1_FDR_DISCARD_COUNTER_B" no_wb="1"/>
        <reg name="FDR_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="FDR_REG_011E" no_wb="1"/>
        <reg name="FDR_REG_024A" no_wb="1"/>
        <reg name="FDR_REG_0250" no_wb="1"/>
        <reg name="FDR_REG_025C" no_wb="1"/>
        <reg name="FDR_REG_0262" no_wb="1"/>
        <reg name="FDR_RESERVED_MTCD" no_wb="1"/>
        <reg name="FDT_FDT_CONTEXTS_FABRIC_MAPPING" no_wb="1"/>
        <reg name="FDT_FDT_CONTEXTS_INTERLEAVING" no_wb="1"/>
        <reg name="FDT_FDT_ENABLER_REGISTER" no_wb="1"/>
        <reg name="FDT_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="FDT_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="FDT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FDT_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FDT_LINK_BITMAP_CONFIGURATION" no_wb="1"/>
        <reg name="FDT_LOAD_BALANCING_CONFIGURATION" no_wb="1"/>
        <reg name="FDT_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="FDT_RESERVED_MTCD" no_wb="1"/>
        <reg name="FMAC_ASYNC_FIFO_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_FMAL_GENERAL_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_FMAL_RX_GENERAL_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_FPS_CONFIGURATION_RX_SYNC" no_wb="1"/>
        <reg name="FMAC_GENERAL_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="FMAC_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="FMAC_LEAKY_BUCKET_CONTROL_REGISTER" no_wb="1"/>
        <reg name="FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER" no_wb="1"/>
        <reg name="FMAC_LINK_TOPO_MODE_REG_0" no_wb="1"/>
        <reg name="FMAC_LINK_TOPO_MODE_REG_2" no_wb="1"/>
        <reg name="FMAC_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="FMAC_RECEIVE_RESET_REGISTER" no_wb="1"/>
        <reg name="FMAC_REG_0102" no_wb="1"/>
        <reg name="FMAC_REG_0151" no_wb="1"/>
        <reg name="FMAC_RESERVED_MTCD" no_wb="1"/>
        <reg name="FMAC_RSF_CONFIGURATION" no_wb="1"/>
        <reg name="FMAC_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="FMAC_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="FSRD_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="FSRD_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="FSRD_RES_CAL_STATUS" no_wb="1"/>
        <reg name="FSRD_RES_CAL_STICKY_CONFIG" no_wb="1"/>
        <reg name="FSRD_RESERVED_MTCD" no_wb="1"/>
        <reg name="FSRD_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="FSRD_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="FSRD_SRD_QUAD_CTRL" no_wb="1"/>
        <reg name="FSRD_SRD_QUAD_STATUS" no_wb="1"/>
        <reg name="FSRD_WC_UC_MEM_MASK_BITMAP" no_wb="1"/>
        <reg name="IDR_BUFFER_CHANGE_CONFIGURATION" no_wb="1"/>
        <reg name="IDR_DRAM_FIFO_RECYCLE_TIMEOUT_CONFIGURATION" no_wb="1"/>
        <reg name="IDR_DRAM_REJECT_MULTICAST_RANGE" no_wb="1"/>
        <reg name="IDR_DYNAMIC_CONFIGURATION" no_wb="1"/>
        <reg name="IDR_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IDR_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IDR_FBC_BANK_IS_USED_BY_OCB" no_wb="1"/>
        <reg name="IDR_FBC_CACHE_POINTERS" no_wb="1"/>
        <reg name="IDR_FBC_EXTERNAL_CONFIGURATION" no_wb="1"/>
        <reg name="IDR_FBC_EXTERNAL_LIMITS" no_wb="1"/>
        <reg name="IDR_FBC_EXTERNAL_POINTERS" no_wb="1"/>
        <reg name="IDR_FBC_RRG_POINTER_COUNT" no_wb="1"/>
        <reg name="IDR_FULL_MULTICAST_AUTOGEN_PTR" no_wb="1"/>
        <reg name="IDR_GLOBAL_ADDR_TRANS_CFG" no_wb="1"/>
        <reg name="IDR_GLOBAL_DRAM_NUMBER_SWAPPING" no_wb="1"/>
        <reg name="IDR_GLOBAL_FULL_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IDR_GLOBAL_FULL_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IDR_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="IDR_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IDR_GLOBAL_MINI_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IDR_GLOBAL_MINI_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IDR_GLOBAL_OCB_BANK_RANGE" no_wb="1"/>
        <reg name="IDR_GLOBAL_OCB_BUF_RANGE_0" no_wb="1"/>
        <reg name="IDR_GLOBAL_OCB_BUF_RANGE_1" no_wb="1"/>
        <reg name="IDR_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IDR_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IDR_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IDR_IQM_RETURNED_BUFFER" no_wb="1"/>
        <reg name="IDR_IRR_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IDR_MINI_MULTICAST_AUTOGEN_PTR" no_wb="1"/>
        <reg name="IDR_OCB_BUFFER_FIFO_WATERMARK_REG" no_wb="1"/>
        <reg name="IDR_OCB_COMMITTED_MULTICAST_RANGE" no_wb="1"/>
        <reg name="IDR_OCB_INTERFACE_COUNTER" no_wb="1"/>
        <reg name="IDR_OCB_USE_SHAPER" no_wb="1"/>
        <reg name="IDR_OCCUPIED_DBUFF_THRESHOLD" no_wb="1"/>
        <reg name="IDR_PAUSE_PIPE_STATUS_BMP" no_wb="1"/>
        <reg name="IDR_REASSEMBLY_CONTEXT_PIPE_MAP" no_wb="1"/>
        <reg name="IDR_REASSEMBLY_TIMEOUT" no_wb="1"/>
        <reg name="IDR_RESERVED_MTCD" no_wb="1"/>
        <reg name="IDR_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="IDR_SNOOP_MIRROR_IS_OCB_ELIGIBLE" no_wb="1"/>
        <reg name="IDR_STATIC_CONFIGURATION" no_wb="1"/>
        <reg name="IDR_WATERMARK_REG" no_wb="1"/>
        <reg name="IHB_COE_CFGS" no_wb="1"/>
        <reg name="IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS" no_wb="1"/>
        <reg name="IHB_CONSISTENT_HASHING_LB_KEY_CFG" no_wb="1"/>
        <reg name="IHB_CONSISTENT_HASHING_VARIABLES" no_wb="1"/>
        <reg name="IHB_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IHB_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IHB_ECMP_LB_KEY_CFG" no_wb="1"/>
        <reg name="IHB_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IHB_FER_GENERAL_CONFIGURATIONS" no_wb="1"/>
        <reg name="IHB_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IHB_GLOBAL_PP_1" no_wb="1"/>
        <reg name="IHB_GLOBAL_PP_8" no_wb="1"/>
        <reg name="IHB_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IHB_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IHB_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="IHB_IN_LIF_ORIENTATION_MAP" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS_KEY" no_wb="1"/>
        <reg name="IHB_ISEM_DIAGNOSTICS_READ_RESULT" no_wb="1"/>
        <reg name="IHB_ISEM_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="IHB_ISEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="IHB_ISEM_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="IHB_ISEM_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="IHB_LAG_LB_KEY_CFG" no_wb="1"/>
        <reg name="IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILE" no_wb="1"/>
        <reg name="IHB_LBP_GENERAL_CONFIG_0" no_wb="1"/>
        <reg name="IHB_LBP_GENERAL_CONFIG_1" no_wb="1"/>
        <reg name="IHB_OUT_LIF_RANGE" no_wb="1"/>
        <reg name="IHB_OUT_RIF_RANGE" no_wb="1"/>
        <reg name="IHB_PACKET_HEADER_SIZE_RANGE" no_wb="1"/>
        <reg name="IHB_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="IHB_PMF_GENERAL" no_wb="1"/>
        <reg name="IHB_PMF_PFC_ACL_MAPPING" no_wb="1"/>
        <reg name="IHB_PMF_PFC_IS_ETH" no_wb="1"/>
        <reg name="IHB_PMF_PFC_PS_MAPPING" no_wb="1"/>
        <reg name="IHB_PPH_FHEI_EEI_SIZE" no_wb="1"/>
        <reg name="IHB_PPH_FHEI_FWD_SIZE" no_wb="1"/>
        <reg name="IHB_PPH_FHEI_IVE_SIZE" no_wb="1"/>
        <reg name="IHB_PPH_VSI_SOURCE" no_wb="1"/>
        <reg name="IHB_REG_00FE" no_wb="1"/>
        <reg name="IHB_RESERVED_MTCD" no_wb="1"/>
        <reg name="IHB_RESERVED_SPARE_0" no_wb="1"/>
        <reg name="IHB_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IHB_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPES" no_wb="1"/>
        <reg name="IHP_ACTION_PROFILE_IEEE_1588" no_wb="1"/>
        <reg name="IHP_ACTION_PROFILE_SA_DROP_MAP" no_wb="1"/>
        <reg name="IHP_ACTION_PROFILE_SAME_INTERFACE" no_wb="1"/>
        <reg name="IHP_ACTION_PROFILE_SA_NOT_FOUND_MAP" no_wb="1"/>
        <reg name="IHP_DBG_FLP_CONSISTENT_HASHING_PROGRAM" no_wb="1"/>
        <reg name="IHP_DE_TO_DP_MAP" no_wb="1"/>
        <reg name="IHP_DROP_PRECEDENCE_MAP_PCP" no_wb="1"/>
        <reg name="IHP_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IHP_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IHP_FLP_GENERAL_CFG" no_wb="1"/>
        <reg name="IHP_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IHP_GLOBAL_PP_2" no_wb="1"/>
        <reg name="IHP_GLOBAL_PP_5" no_wb="1"/>
        <reg name="IHP_GLOBAL_PP_6" no_wb="1"/>
        <reg name="IHP_GLOBAL_PP_8" no_wb="1"/>
        <reg name="IHP_IHP_ENABLERS" no_wb="1"/>
        <reg name="IHP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IHP_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IHP_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="IHP_LEARNING_CFG" no_wb="1"/>
        <reg name="IQM_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="IQM_REJECT_ADMISSION" no_wb="1"/>
        <reg name="IQM_REJECT_CONFIGURATION_FULL_MC_D_BS" no_wb="1"/>
        <reg name="IQM_REJECT_CONFIGURATION_MINI_MC_D_BS" no_wb="1"/>
        <reg name="IQM_REJECT_CONFIGURATION_OCBS" no_wb="1"/>
        <reg name="IQM_RESERVED_MTCD" no_wb="1"/>
        <reg name="IQM_RESERVED_SPARE_2" no_wb="1"/>
        <reg name="IQM_RJCT_GLBL_TESTS_MASK" no_wb="1"/>
        <reg name="IQM_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="IQM_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="IQM_SRC_VSQ_GLBL_OCB_MAX_TH" no_wb="1"/>
        <reg name="IQM_STE_ENABLERS" no_wb="1"/>
        <reg name="IQM_STE_RJCT_TESTS_MASK" no_wb="1"/>
        <reg name="IQMT_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IQMT_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IQMT_GLOBAL_FULL_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IQMT_GLOBAL_FULL_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IQMT_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="IQMT_GLOBAL_MINI_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="IQMT_GLOBAL_MINI_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="IQMT_GLOBAL_OCB_BUF_RANGE_0" no_wb="1"/>
        <reg name="IQMT_GLOBAL_OCB_BUF_RANGE_1" no_wb="1"/>
        <reg name="IQMT_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="IQMT_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IQMT_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IQMT_IQMT_INIT" no_wb="1"/>
        <reg name="IQMT_MEM_BANK_SELECT" no_wb="1"/>
        <reg name="IQMT_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="IQMT_RESERVED_MTCD" no_wb="1"/>
        <reg name="IQMT_RPT_PKTSIZE_COMPENSATION_SETTING" no_wb="1"/>
        <reg name="IRE_BLAME_REGISTER" no_wb="1"/>
        <reg name="IRE_CPU_CHANNEL_PIPE_MAP" no_wb="1"/>
        <reg name="IRE_DYNAMIC_CONFIGURATION" no_wb="1"/>
        <reg name="IRE_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IRE_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IRE_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="IRE_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="IRE_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IRE_OAMP_REASSEMBLY_CONTEXT_CONFIGURATION" no_wb="1"/>
        <reg name="IRE_OLP_REASSEMBLY_CONTEXT_CONFIGURATION" no_wb="1"/>
        <reg name="IRE_RESERVED_MTCD" no_wb="1"/>
        <reg name="IRE_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="IRE_STATIC_CONFIGURATION" no_wb="1"/>
        <reg name="IRE_TAG_SWAP_CONFIGURATION" no_wb="1"/>
        <reg name="IRE_TDM_SIZE" no_wb="1"/>
        <reg name="IRR_DYNAMIC_CONFIGURATION" no_wb="1"/>
        <reg name="IRR_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IRR_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="IRR_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="IRR_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="IRR_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="IRR_MIRROR_SIZE" no_wb="1"/>
        <reg name="IRR_MULTICAST_FIFO_THRESHOLDS" no_wb="1"/>
        <reg name="IRR_RESERVED_MTCD" no_wb="1"/>
        <reg name="IRR_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="IRR_STATIC_CONFIGURATION" no_wb="1"/>
        <reg name="IRR_UNICAST_FIFO_THRESHOLDS" no_wb="1"/>
        <reg name="IRR_WATERMARK_REG" no_wb="1"/>
        <reg name="KAPS_CONFIG" no_wb="1"/>
        <reg name="KAPS_CONFIG_CFIFO" no_wb="1"/>
        <reg name="KAPS_CONFIG_RFIFO" no_wb="1"/>
        <reg name="KAPS_GLOBAL_EVENT" no_wb="1"/>
        <reg name="KAPS_PD_ASSIST_DEBUG" no_wb="1"/>
        <reg name="KAPS_R_5_CORE_CONFIGA" no_wb="1"/>
        <reg name="KAPS_R_5_CORE_CONFIGB" no_wb="1"/>
        <reg name="KAPS_R_5_CORE_CONTROL" no_wb="1"/>
        <reg name="KAPS_R_5_CORE_MEM_CONTROL" no_wb="1"/>
        <reg name="KAPS_R_5_DEBUG_CONFIGA" no_wb="1"/>
        <reg name="KAPS_R_5_DEBUG_STATUS" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_RD_TCM_A" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_RD_TCM_B_0" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_RD_TCM_B_1" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_WR_TCM_A" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_WR_TCM_B_0" no_wb="1"/>
        <reg name="KAPS_R_5_ECC_ERR_WR_TCM_B_1" no_wb="1"/>
        <reg name="MAC_PFC_CTRL" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_1" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_INIT" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_MESH_TOPOLOGY" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_0117" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_REG_01C3" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_SYS_CONFIG_2" no_wb="1"/>
        <reg name="MESH_TOPOLOGY_THRESHOLDS" no_wb="1"/>
        <reg name="MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS" no_wb="1"/>
        <reg name="MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2" no_wb="1"/>
        <reg name="MMU_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1" no_wb="1"/>
        <reg name="MMU_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1" no_wb="1"/>
        <reg name="MMU_GENERAL_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="MMU_GLOBAL_ADDR_TRANS_CFG" no_wb="1"/>
        <reg name="MMU_GLOBAL_DRAM_NUMBER_SWAPPING" no_wb="1"/>
        <reg name="MMU_GLOBAL_FULL_MC_DB_RANGE_0" no_wb="1"/>
        <reg name="MMU_GLOBAL_FULL_MC_DB_RANGE_1" no_wb="1"/>
        <reg name="MMU_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="MMU_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MMU_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MMU_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="MMU_PDC_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="MMU_RESERVED_MTCD" no_wb="1"/>
        <reg name="MRPS_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MRPS_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MRPS_GLBL_CFG" no_wb="1"/>
        <reg name="MRPS_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="MRPS_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MRPS_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MRPS_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="MRPS_INIT_SEQ_ON" no_wb="1"/>
        <reg name="MRPS_MCDA_CFG" no_wb="1"/>
        <reg name="MRPS_MCDA_WRAP_INDEX" no_wb="1"/>
        <reg name="MRPS_MCDB_CFG" no_wb="1"/>
        <reg name="MRPS_MCDB_WRAP_INDEX" no_wb="1"/>
        <reg name="MRPS_RESERVED_MTCD" no_wb="1"/>
        <reg name="MTRPS_EM_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="MTRPS_EM_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="MTRPS_EM_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MTRPS_EM_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="MTRPS_EM_GLBL_CFG" no_wb="1"/>
        <reg name="MTRPS_EM_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="MTRPS_EM_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="MTRPS_EM_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="MTRPS_EM_INIT_SEQ_ON" no_wb="1"/>
        <reg name="MTRPS_EM_MCDA_CFG" no_wb="1"/>
        <reg name="MTRPS_EM_MCDA_WRAP_INDEX" no_wb="1"/>
        <reg name="MTRPS_EM_MCDB_CFG" no_wb="1"/>
        <reg name="MTRPS_EM_MCDB_WRAP_INDEX" no_wb="1"/>
        <reg name="MTRPS_EM_RESERVED_MTCD" no_wb="1"/>
        <reg name="NBIH_BIST_EVENTS_STATUS" no_wb="1"/>
        <reg name="NBIH_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="NBIH_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="NBIH_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="NBIH_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="NBIH_EGQ_CORE_FOR_NIF_QMLF" no_wb="1"/>
        <reg name="NBIH_EGQ_PORT_FOR_HRF" no_wb="1"/>
        <reg name="NBIH_EGQ_PORT_FOR_NIF_PORT" no_wb="1"/>
        <reg name="NBIH_ENABLE_INTERLAKEN" no_wb="1"/>
        <reg name="NBIH_ENABLE_INTERLAKEN_HRF" no_wb="1"/>
        <reg name="NBIH_FC_ILKN" no_wb="1"/>
        <reg name="NBIH_FC_RESET" no_wb="1"/>
        <reg name="NBIH_FC_RX_MUBITS_TO_CFC" no_wb="1"/>
        <reg name="NBIH_FC_TX_GEN_LLFC_TO_PM" no_wb="1"/>
        <reg name="NBIH_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="NBIH_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="NBIH_HRF_RESET" no_wb="1"/>
        <reg name="NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY" no_wb="1"/>
        <reg name="NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF" no_wb="1"/>
        <reg name="NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF" no_wb="1"/>
        <reg name="NBIH_LAST_RECEIVED_CONTROLS" no_wb="1"/>
        <reg name="NBIH_LAST_RECEIVED_DATA" no_wb="1"/>
        <reg name="NBIH_LAST_RECEIVED_DATA_ON_SOP" no_wb="1"/>
        <reg name="NBIH_LAST_SENT_CONTROLS" no_wb="1"/>
        <reg name="NBIH_LAST_SENT_DATA" no_wb="1"/>
        <reg name="NBIH_LAST_SENT_DATA_ON_SOP" no_wb="1"/>
        <reg name="NBIH_NIF_PM_ILKN_TX_RSTN" no_wb="1"/>
        <reg name="NBIH_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="NBIH_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="NBIH_PM_EEE_LPI_DETECT" no_wb="1"/>
        <reg name="NBIH_PM_TX_PLL_LOCK_STATUS" no_wb="1"/>
        <reg name="NBIH_RES_CAL_0_STATUS" no_wb="1"/>
        <reg name="NBIH_RES_CAL_1_STATUS" no_wb="1"/>
        <reg name="NBIH_RESERVED_MTCD" no_wb="1"/>
        <reg name="NBIH_RX_MLF_LEVEL_PM" no_wb="1"/>
        <reg name="NBIH_RX_PORTS_SRSTN" no_wb="1"/>
        <reg name="NBIH_RX_QMLF_CONFIG" no_wb="1"/>
        <reg name="NBIH_RX_REQ_PIPE_0_HIGH_EN" no_wb="1"/>
        <reg name="NBIH_RX_REQ_PIPE_1_HIGH_EN" no_wb="1"/>
        <reg name="NBIH_RX_SCH_CONFIG_HRF" no_wb="1"/>
        <reg name="NBIH_RX_SCH_CONFIG_HRF_4" no_wb="1"/>
        <reg name="NBIH_RX_SCH_DEBUG_RESULT" no_wb="1"/>
        <reg name="NBIH_SYNC_ETH_COUNTER" no_wb="1"/>
        <reg name="NBIH_TX_MLF_NUM_CREDITS_FROM_PM" no_wb="1"/>
        <reg name="NBIH_TX_PORTS_SRSTN" no_wb="1"/>
        <reg name="NBIH_TX_QMLF_CONFIG" no_wb="1"/>
        <reg name="NBIL_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="NBIL_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="NBIL_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="NBIL_ENABLE_INTERLAKEN" no_wb="1"/>
        <reg name="NBIL_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="NBIL_GLOBAL_GENERAL_CFG_4" no_wb="1"/>
        <reg name="NBIL_HRF_RESET" no_wb="1"/>
        <reg name="NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY" no_wb="1"/>
        <reg name="NBIL_HRF_RX_MEM_CONFIG" no_wb="1"/>
        <reg name="NBIL_HRF_TX_MEM_CONFIG" no_wb="1"/>
        <reg name="NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF" no_wb="1"/>
        <reg name="NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF" no_wb="1"/>
        <reg name="NBIL_LAST_RECEIVED_CONTROLS" no_wb="1"/>
        <reg name="NBIL_LAST_RECEIVED_DATA" no_wb="1"/>
        <reg name="NBIL_LAST_RECEIVED_DATA_ON_SOP" no_wb="1"/>
        <reg name="NBIL_LAST_SENT_CONTROLS" no_wb="1"/>
        <reg name="NBIL_LAST_SENT_DATA" no_wb="1"/>
        <reg name="NBIL_LAST_SENT_DATA_ON_SOP" no_wb="1"/>
        <reg name="NBIL_NIF_PM_ILKN_TX_RSTN" no_wb="1"/>
        <reg name="NBIL_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="NBIL_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="NBIL_PM_TX_PLL_LOCK_STATUS" no_wb="1"/>
        <reg name="NBIL_PORT_EEE_LPI_DETECT" no_wb="1"/>
        <reg name="NBIL_RESERVED_MTCD" no_wb="1"/>
        <reg name="NBIL_RX_MLF_LEVEL_PM" no_wb="1"/>
        <reg name="NBIL_RX_MLF_LEVEL_PM_4" no_wb="1"/>
        <reg name="NBIL_RX_MLF_LEVEL_PM_5" no_wb="1"/>
        <reg name="NBIL_RX_PORTS_SRSTN" no_wb="1"/>
        <reg name="NBIL_RX_QMLF_CONFIG" no_wb="1"/>
        <reg name="NBIL_TX_MLF_NUM_CREDITS_FROM_PM" no_wb="1"/>
        <reg name="NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4" no_wb="1"/>
        <reg name="NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5" no_wb="1"/>
        <reg name="NBIL_TX_PORTS_SRSTN" no_wb="1"/>
        <reg name="NBIL_TX_QMLF_CONFIG" no_wb="1"/>
        <reg name="OAMP_CCM_TPID_MAP" no_wb="1"/>
        <reg name="OAMP_DMA_TX_CONTROL" no_wb="1"/>
        <reg name="OAMP_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="OAMP_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="OAMP_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OAMP_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OAMP_GTIMER_CONFIGURATION" no_wb="1"/>
        <reg name="OAMP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="OAMP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="OAMP_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="OAMP_PARITY_ERR_CNT" no_wb="1"/>
        <reg name="OAMP_PE_CONST" no_wb="1"/>
        <reg name="OAMP_PE_FEM_CFG_1" no_wb="1"/>
        <reg name="OAMP_PE_FEM_CFG_2" no_wb="1"/>
        <reg name="OAMP_PE_INST" no_wb="1"/>
        <reg name="OAMP_PE_PROF" no_wb="1"/>
        <reg name="OAMP_PE_PTR" no_wb="1"/>
        <reg name="OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="OAMP_RESERVED_MTCD" no_wb="1"/>
        <reg name="OAMP_SAT_GEN_CONFIG" no_wb="1"/>
        <reg name="OCB_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OCB_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OCB_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="OCB_GLOBAL_OCB_BANK_RANGE" no_wb="1"/>
        <reg name="OCB_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="OCB_LAST_WR_BANK" no_wb="1"/>
        <reg name="OCB_LAST_WR_DBUFF_POINTER" no_wb="1"/>
        <reg name="OCB_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="OCB_RESERVED_MTCD" no_wb="1"/>
        <reg name="OLP_DSP_ENGINE_CONFIGURATION" no_wb="1"/>
        <reg name="OLP_DSP_HEADER" no_wb="1"/>
        <reg name="OLP_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="OLP_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="OLP_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OLP_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="OLP_GLOBAL_PP_1" no_wb="1"/>
        <reg name="OLP_HEAD_OF_CPU_DSPG_CMD_FIFO" no_wb="1"/>
        <reg name="OLP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="OLP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="OLP_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="OLP_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="OLP_RESERVED_MTCD" no_wb="1"/>
        <reg name="OLP_RX_CONFIGS_DSP_IDENTIFIER" no_wb="1"/>
        <reg name="OLP_RX_CONFIGS_GENERAL" no_wb="1"/>
        <reg name="PFC_XOFF_TIMER" no_wb="1"/>
        <reg name="PPDB_A_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="PPDB_A_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="PPDB_A_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_COMMAND_RD_DATA" no_wb="1"/>
        <reg name="PPDB_A_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="PPDB_A_OEMA_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="PPDB_A_OEMA_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="PPDB_A_OEMA_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="PPDB_A_OEMB_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="PPDB_A_OEMB_REQUESTS_COUNTER" no_wb="1"/>
        <reg name="PPDB_A_OEMB_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="PPDB_A_REG_0100" no_wb="1"/>
        <reg name="PPDB_A_RESERVED_MTCD" no_wb="1"/>
        <reg name="PPDB_B_CONSISTENT_HASHING_CONFIGRATION" no_wb="1"/>
        <reg name="PPDB_B_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="PPDB_B_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="PPDB_B_ENABLE_DYNAMIC_MEMORY_ACCESS" no_wb="1"/>
        <reg name="PPDB_B_GLOBAL_GENERAL_CFG_3" no_wb="1"/>
        <reg name="PPDB_B_GLOBAL_PP_1" no_wb="1"/>
        <reg name="PPDB_B_GLOBAL_SYS_HEADER_CFG" no_wb="1"/>
        <reg name="PPDB_B_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_AGE_AGING_MODE" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_AGE_AGING_RESOLUTION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_CMD_TO_CMD_TRANSLATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_COUNTER_DB_CNTR_PTR_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_COUNTER_LIMIT_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_EVENT_FIFO_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_FLU_MACHINE_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_GENERAL_EM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_LEARN_FILTER_PROPERTIES" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_LOOKUP_FILTER_PROPERTIES" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_LOOKUP_LOOKUP_MODE" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_MNGMNT_REQ_FLU_DB_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_REPLY" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_REPLY_FIFO_CONFIGURATION" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_RESET_STATUS_REGISTER" no_wb="1"/>
        <reg name="PPDB_B_LARGE_EM_TRANSLATION_ERR" no_wb="1"/>
        <reg name="PPDB_B_REG_0100" no_wb="1"/>
        <reg name="PPDB_B_RESERVED_MTCD" no_wb="1"/>
        <reg name="RTP_ACL_RECEIVED" no_wb="1"/>
        <reg name="RTP_ECC_1B_ERR_CNT" no_wb="1"/>
        <reg name="RTP_ECC_2B_ERR_CNT" no_wb="1"/>
        <reg name="RTP_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="RTP_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="RTP_GLOBAL_GENERAL_CFG_2" no_wb="1"/>
        <reg name="RTP_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="RTP_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="RTP_INDIRECT_FORCE_BUBBLE" no_wb="1"/>
        <reg name="RTP_LINK_ACTIVE_MASK" no_wb="1"/>
        <reg name="RTP_LINK_STATE_FOR_SC_HAND_FDT" no_wb="1"/>
        <reg name="RTP_LOCALLY_GENERATED_ACL" no_wb="1"/>
        <reg name="RTP_MC_DISTRIBUTION_MAP" no_wb="1"/>
        <reg name="RTP_MULTICAST_DISTRIBUTION_CONFIGURATION" no_wb="1"/>
        <reg name="RTP_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="RTP_RESERVED_MTCD" no_wb="1"/>
        <reg name="RTP_RTP_ENABLE" no_wb="1"/>
        <reg name="SCH_ASSIGNED_CREDIT_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_ASSIGNED_CREDIT_CONFIGURATION_1" no_wb="1"/>
        <reg name="SCH_CIR_SHAPERS_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_CIR_SHAPERS_CONFIGURATION_1" no_wb="1"/>
        <reg name="SCH_DBG_DVS_LINK_STATUS" no_wb="1"/>
        <reg name="SCH_DELETE_MECHANISM_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="SCH_DVS_CONFIG" no_wb="1"/>
        <reg name="SCH_DVS_CREDIT_SHARE_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_DVS_NIF_CONFIG" no_wb="1"/>
        <reg name="SCH_ECC_ERR_1B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="SCH_ECC_ERR_2B_MONITOR_MEM_MASK" no_wb="1"/>
        <reg name="SCH_FSF_COMPOSITE_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_HR_PRIORITY_MASK" no_wb="1"/>
        <reg name="SCH_INDIRECT_COMMAND" no_wb="1"/>
        <reg name="SCH_INDIRECT_COMMAND_ADDRESS" no_wb="1"/>
        <reg name="SCH_INDIRECT_WR_MASK" no_wb="1"/>
        <reg name="SCH_PAR_ERR_MEM_MASK" no_wb="1"/>
        <reg name="SCH_PIR_SHAPERS_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_PIR_SHAPERS_CONFIGURATION_1" no_wb="1"/>
        <reg name="SCH_PS_2P_PRIORITY_MODE_REGISTER" no_wb="1"/>
        <reg name="SCH_PS_CALENDAR_SELECT" no_wb="1"/>
        <reg name="SCH_RCI_PARAMS" no_wb="1"/>
        <reg name="SCH_REBOUNDED_CREDIT_CONFIGURATION" no_wb="1"/>
        <reg name="SCH_REBOUNDED_CREDIT_CONFIGURATION_1" no_wb="1"/>
        <reg name="SCH_RESERVED_MTCD" no_wb="1"/>
        <reg name="SCH_SBUS_BROADCAST_ID" no_wb="1"/>
        <reg name="SCH_SBUS_LAST_IN_CHAIN" no_wb="1"/>
        <reg name="SCH_SCHEDULER_CONFIGURATION_REGISTER" no_wb="1"/>
        <reg name="SCH_SELECT_FLOW_TO_QUEUE_MAPPING" no_wb="1"/>
        <reg name="SCH_SHAPER_CONFIGURATION_REGISTER_1" no_wb="1"/>
        <reg name="SCH_SMP_BACK_UP_MESSAGES" no_wb="1"/>
        <reg name="SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS" no_wb="1"/>
        <reg name="TX_PREAMBLE" no_wb="1"/>
        <reg name="XLMAC_CTRL" no_wb="1"/>
        <reg name="XLMAC_E2ECC_DATA_HDR_0" no_wb="1"/>
        <reg name="XLMAC_E2ECC_DATA_HDR_1" no_wb="1"/>
        <reg name="XLMAC_E2ECC_MODULE_HDR_0" no_wb="1"/>
        <reg name="XLMAC_E2ECC_MODULE_HDR_1" no_wb="1"/>
        <reg name="XLMAC_E2E_CTRL" no_wb="1"/>
        <reg name="XLMAC_E2EFC_DATA_HDR_0" no_wb="1"/>
        <reg name="XLMAC_E2EFC_DATA_HDR_1" no_wb="1"/>
        <reg name="XLMAC_E2EFC_MODULE_HDR_0" no_wb="1"/>
        <reg name="XLMAC_E2EFC_MODULE_HDR_1" no_wb="1"/>
        <reg name="XLMAC_ECC_CTRL" no_wb="1"/>
        <reg name="XLMAC_ECC_FORCE_DOUBLE_BIT_ERR" no_wb="1"/>
        <reg name="XLMAC_MEM_CTRL" no_wb="1"/>
        <reg name="XLMAC_PAUSE_CTRL" no_wb="1"/>
        <reg name="XLMAC_PFC_CTRL" no_wb="1"/>
        <reg name="XLMAC_RX_LSS_CTRL" no_wb="1"/>
        <reg name="XLMAC_RX_LSS_STATUS" no_wb="1"/>
        <reg name="XLMAC_RX_MAX_SIZE" no_wb="1"/>
        <reg name="XLMAC_TX_CRC_CORRUPT_CTRL" no_wb="1"/>
        <reg name="XLMAC_TX_CTRL" no_wb="1"/>
        <reg name="XLMAC_TXFIFO_CELL_CNT" no_wb="1"/>
        <reg name="XLMAC_VERSION_ID" no_wb="1"/>
        <reg name="XLPORT_EEE_DURATION_TIMER_PULSE" no_wb="1"/>
        <reg name="XLPORT_ENABLE_REG" no_wb="1"/>
        <reg name="XLPORT_FAULT_LINK_STATUS" no_wb="1"/>
        <reg name="XLPORT_MAC_CONTROL" no_wb="1"/>
        <reg name="XLPORT_MAC_RSV_MASK" no_wb="1"/>
        <reg name="XLPORT_MODE_REG" no_wb="1"/>
        <reg name="XLPORT_SBUS_CONTROL" no_wb="1"/>
        <reg name="XLPORT_XGXS0_CTRL_REG" no_wb="1"/>
        <reg name="XLPORT_XGXS_COUNTER_MODE" no_wb="1"/>
        <reg name="XLP_REG_2022300" no_wb="1"/>
    </registers>
    <memories>
        <mem name="MMU_DRAM_ADDRESS_SPACE" no_read="1"/>
<!-- src/soc/common/mem.c[9409]_soc_mem_read_schan_msg_send unit 0:soc_mem_read: Mem(XXXXXXXXX) invalid S-Channel reply, expected READ_MEMORY_ACK:, opcode 8 -->
        <mem name="EGQ_QP_CBM" no_read="1"/>
        <mem name="EGQ_TCG_CBM" no_read="1"/>
<!-- src/soc/common/mem.c[9409]_soc_mem_read_schan_msg_send unit 0:soc_mem_read: Mem(XXXXXXXXX) invalid S-Channel reply, expected READ_MEMORY_ACK:, opcode 7 /> -->
        <mem name="SER_ACC_TYPE_MAP" no_read="1"/>
        <mem name="SER_MEMORY" no_read="1"/>
        <mem name="SER_RESULT_0" no_read="1"/>
        <mem name="SER_RESULT_1" no_read="1"/>
        <mem name="SER_RESULT_DATA_0" no_read="1"/>
        <mem name="SER_RESULT_DATA_1" no_read="1"/>
        <mem name="SER_RESULT_EXPECTED_0" no_read="1"/>
        <mem name="SER_RESULT_EXPECTED_1" no_read="1"/>
<!-- [bcmDPC]src/soc/dcmn/dcmn_intr_corr_act_func.c[1025]dcmn_interrupt_print_info -->
        <mem name="IDR_MEM_7_INTERNAL" no_read="1"/>
        <mem name="IQM_MEM_1400000" no_read="1"/>
        <mem name="IRE_MEM_2_INTERNAL" no_read="1"/>
        <mem name="IRE_MEM_7_INTERNAL" no_read="1"/>
        <mem name="IRE_MEM_8_INTERNAL" no_read="1"/>
        <mem name="EDB_PROTECTION_ENTRY" no_read="1"/>
        <mem name="EDB_EEDB_TOP_BANK" no_read="1"/>
        <mem name="MTM_MCDB" no_read="1"/>
        <mem name="IHB_FIFO_DSP_1" no_read="1"/>
        <mem name="PPDB_B_LARGE_EM_KEYT_PLDT_H" no_read="1"/>
        <mem name="PPDB_B_LARGE_EM_AGET_H" no_read="1"/>
        <mem name="PPDB_B_LIF_TABLE" no_read="1"/>
        <mem name="OCB_OCB_ADDRESS_SPACE" no_read="1"/>
        <mem name="IHP_LIF_TABLE" no_read="1"/>
        <mem name="IRR_MCDB" no_read="1"/>
        <mem name="IDR_MEM_2_INTERNAL" no_read="1"/>
        <mem name="IDR_MEM_11_INTERNAL" no_read="1"/>
        <mem name="FCR_EFMSM" no_read="1"/>
        <mem name="FCR_FCR_CRM_A" no_read="1"/>
        <mem name="FCR_FCR_CRM_B" no_read="1"/>
        <mem name="PPDB_A_FEC_ENTRY_FORMAT_A" no_read="1"/>
        <mem name="PPDB_A_FEC_ENTRY_FORMAT_B" no_read="1"/>
        <mem name="PPDB_A_FEC_ENTRY_FORMAT_C" no_read="1"/>
        <mem name="PPDB_A_FEC_ENTRY_GENERAL" no_read="1"/>
        <mem name="PPDB_A_FEC_ENTRY_FORMAT_NULL" no_read="1"/>
        <mem name="PPDB_A_FEC_SUPER_ENTRY_BANK" no_read="1"/>
        <mem name="IQM_PAKCET_DESCRIPTOR_MEMORY_A_DYNAMIC" no_read="1"/>
        <mem name="IQM_PAKCET_DESCRIPTOR_MEMORY_B_DYNAMIC" no_read="1"/>
        <mem name="IQM_PAKCET_DESCRIPTOR_MEMORY_ECC_DYNAMIC" no_read="1"/>
        <mem name="ERPP_EPMFCS_TCAM_BANK" no_read="1"/>
        <mem name="ERPP_EPMFCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="ERPP_EPMFCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="HBC_WRITE_REQUEST_ASYNC_FIFO" no_read="1"/>
        <mem name="HBC_WRITE_DATA_ASYNC_FIFO" no_read="1"/>
        <mem name="HBC_READ_REQUEST_ASYNC_FIFO" no_read="1"/>
        <mem name="HBC_READ_DATA_ASYNC_FIFO" no_read="1"/>
        <mem name="HBC_READ_DATA_REORDER" no_read="1"/>
        <mem name="HBC_WRITE_DATA_BUFFER" no_read="1"/>
        <mem name="HBC_WRITE_PER_BANK_QUEUES" no_read="1"/>
        <mem name="HBC_READ_PER_BANK_QUEUES" no_read="1"/>
        <mem name="HBC_WRITE_LATENCY_DELAY" no_read="1"/>
        <mem name="HBC_ECC_INFO_FIFO" no_read="1"/>
        <mem name="HBC_RDR_INFO_FIFO" no_read="1"/>
        <mem name="HBC_RDR_CHUNK_STORAGE" no_read="1"/>
        <mem name="HBC_BANK_ORDER_FIFO" no_read="1"/>
        <mem name="HBC_HBM_DRAM_CPU_ACCESS" no_read="1"/>
        <mem name="TCAM_TCAM_BANK" no_read="1"/>
        <mem name="TCAM_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="TCAM_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IQM_MEM_1600000" no_read="1"/>
        <mem name="IRR_IS_PC_MEMORY" no_read="1"/>
        <mem name="CFC_ILKN_INB_RX_0_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_RX_1_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_RX_2_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_RX_3_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_RX_4_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_RX_5_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_0_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_1_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_2_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_3_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_4_CAL" no_wb="1"/>
        <mem name="CFC_ILKN_INB_TX_5_CAL" no_wb="1"/>
        <mem name="CFC_NIF_PFC_MAP" no_wb="1"/>
        <mem name="CFC_OOB_RX_0_CAL" no_wb="1"/>
        <mem name="CFC_OOB_RX_1_CAL" no_wb="1"/>
        <mem name="CFC_OOB_RX_CAL" no_wb="1"/>
        <mem name="CFC_OOB_TX_0_CAL" no_wb="1"/>
        <mem name="CFC_OOB_TX_1_CAL" no_wb="1"/>
        <mem name="CFC_OOB_TX_CAL" no_wb="1"/>
        <mem name="DRCA_DWF" no_wb="1"/>
        <mem name="DRCB_DWF" no_wb="1"/>
        <mem name="DRCC_DWF" no_wb="1"/>
        <mem name="DRCD_DWF" no_wb="1"/>
        <mem name="DRCE_DWF" no_wb="1"/>
        <mem name="DRCF_DWF" no_wb="1"/>
        <mem name="DRCG_DWF" no_wb="1"/>
        <mem name="DRCH_DWF" no_wb="1"/>
        <mem name="EDB_AC_ENTRY_WITH_DATA_FORMAT" no_wb="1"/>
        <mem name="EDB_AC_HALF_ENTRY_FORMAT" no_wb="1"/>
        <mem name="EDB_DATA_FORMAT" no_wb="1"/>
        <mem name="EDB_EEDB_BANK" no_wb="1"/>
        <mem name="EDB_ESEM_STEP_TABLE" no_wb="1"/>
        <mem name="EDB_GLEM_STEP_TABLE" no_wb="1"/>
        <mem name="EDB_IPV4_TUNNEL_FORMAT" no_wb="1"/>
        <mem name="EDB_LINK_LAYER_OR_ARP_FORMAT" no_wb="1"/>
        <mem name="EDB_LINK_LAYER_OR_ARP_NEW_FORMAT" no_wb="1"/>
        <mem name="EDB_MAP_OUTLIF_TO_DSP" no_wb="1"/>
        <mem name="EDB_MPLS_POP_FORMAT" no_wb="1"/>
        <mem name="EDB_MPLS_PUSH_FORMAT" no_wb="1"/>
        <mem name="EDB_MPLS_SWAP_FORMAT" no_wb="1"/>
        <mem name="EDB_OUT_RIF_FORMAT" no_wb="1"/>
        <mem name="EDB_TRILL_FORMAT_FULL_ENTRY" no_wb="1"/>
        <mem name="EDB_TRILL_FORMAT_HALF_ENTRY" no_wb="1"/>
        <mem name="EGQ_ACTION_PROFILE_TABLE" no_wb="1"/>
        <mem name="EGQ_CCM" no_wb="1"/>
        <mem name="EGQ_CH_SCM_4" no_wb="1"/>
        <mem name="EGQ_CH_SCM_5" no_wb="1"/>
        <mem name="EGQ_CH_SCM_6" no_wb="1"/>
        <mem name="EGQ_DSP_PTR_MAP" no_wb="1"/>
        <mem name="EGQ_EGRESS_SHAPER_CONFIGURATION" no_wb="1"/>
        <mem name="EGQ_FBM" no_wb="1"/>
        <mem name="EGQ_FDM" no_wb="1"/>
        <mem name="EGQ_FQP_NIF_PORT_MUX" no_wb="1"/>
        <mem name="EGQ_IVEC_TABLE" no_wb="1"/>
        <mem name="EGQ_MAP_PS_TO_IFC" no_wb="1"/>
        <mem name="EGQ_MC_SP_TC_MAP" no_wb="1"/>
        <mem name="EGQ_NONCH_SCM" no_wb="1"/>
        <mem name="EGQ_PCT" no_wb="1"/>
        <mem name="EGQ_PDCT_TABLE" no_wb="1"/>
        <mem name="EGQ_PER_IFC_CFG" no_wb="1"/>
        <mem name="EGQ_PMC" no_wb="1"/>
        <mem name="EGQ_PMF_PROGRAM_SELECTION_CAM" no_wb="1"/>
        <mem name="EGQ_PPCT" no_wb="1"/>
        <mem name="EGQ_PQP_NIF_PORT_MUX" no_wb="1"/>
        <mem name="EGQ_PQST_TABLE" no_wb="1"/>
        <mem name="EGQ_QDCT_TABLE" no_wb="1"/>
        <mem name="EGQ_QP_PMC" no_wb="1"/>
        <mem name="EGQ_QP_SCM" no_wb="1"/>
        <mem name="EGQ_QQST_TABLE" no_wb="1"/>
        <mem name="EGQ_RCM" no_wb="1"/>
        <mem name="EGQ_RCM_DEBUG" no_wb="1"/>
        <mem name="EGQ_TC_DP_MAP" no_wb="1"/>
        <mem name="EGQ_TCG_PMC" no_wb="1"/>
        <mem name="EGQ_VLAN_TABLE" no_wb="1"/>
        <mem name="EPNI_COUNTER_SOURCE_MAP" no_wb="1"/>
        <mem name="EPNI_DSCP_REMARK" no_wb="1"/>
        <mem name="EPNI_EXP_REMARK" no_wb="1"/>
        <mem name="EPNI_IVEC_TABLE" no_wb="1"/>
        <mem name="EPNI_LFEM_FIELD_SELECT_MAP" no_wb="1"/>
        <mem name="EPNI_LINK_LAYER_VLAN_PROCESSING_LLVP" no_wb="1"/>
        <mem name="EPNI_PMF_MIRROR_PROFILE_TABLE" no_wb="1"/>
        <mem name="EPNI_PRGE_PROGRAM" no_wb="1"/>
        <mem name="EPNI_PRGE_PROGRAM_SELECTION_CAM" no_wb="1"/>
        <mem name="EPNI_REMARK_IPV4_TO_DSCP" no_wb="1"/>
        <mem name="EPNI_REMARK_IPV4_TO_EXP" no_wb="1"/>
        <mem name="EPNI_REMARK_IPV6_TO_DSCP" no_wb="1"/>
        <mem name="EPNI_REMARK_IPV6_TO_EXP" no_wb="1"/>
        <mem name="EPNI_REMARK_MPLS_TO_DSCP" no_wb="1"/>
        <mem name="EPNI_REMARK_MPLS_TO_EXP" no_wb="1"/>
        <mem name="FCR_EFMS_SOURCE_PIPE" no_wb="1"/>
        <mem name="FDT_IPT_MESH_MC" no_wb="1"/>
        <mem name="IDR_DRAM_BUFFER_TYPE" no_wb="1"/>
        <mem name="IDR_DROP_PRECEDENCE_MAPPING" no_wb="1"/>
        <mem name="IDR_IRDB" no_wb="1"/>
        <mem name="IDR_MEM_13_INTERNAL" no_wb="1"/>
        <mem name="IDR_MEM_4_INTERNAL" no_wb="1"/>
        <mem name="IDR_MRPS_0_IN_DP_MAPPING" no_wb="1"/>
        <mem name="IDR_MRPS_1_IN_DP_MAPPING" no_wb="1"/>
        <mem name="IDR_QUEUE_IS_DRAM_ELIGIBLE" no_wb="1"/>
        <mem name="IDR_QUEUE_IS_OCB_ELIGIBLE" no_wb="1"/>
        <mem name="IHB_CONSISTENT_HASHING_PROGRAM_VARIABLES" no_wb="1"/>
        <mem name="IHB_DESTINATION_STATUS" no_wb="1"/>
        <mem name="IHB_FEM_0_4B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_10_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_11_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_12_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_13_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_14_24B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_1_4B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_15_24B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_2_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_3_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_4_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_5_19B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_6_24B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_7_24B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_8_4B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_9_4B_MAP_TABLE" no_wb="1"/>
        <mem name="IHB_FEM_BIT_SELECT" no_wb="1"/>
        <mem name="IHB_FEM_MAP_INDEX_TABLE" no_wb="1"/>
        <mem name="IHB_HEADER_PROFILE" no_wb="1"/>
        <mem name="IHB_ISEM_STEP_TABLE" no_wb="1"/>
        <mem name="IHB_L_4_OPS" no_wb="1"/>
        <mem name="IHB_LB_VECTOR_PROGRAM_MAP" no_wb="1"/>
        <mem name="IHB_PFC_INFO" no_wb="1"/>
        <mem name="IHB_PMF_PROGRAM_COUNTERS" no_wb="1"/>
        <mem name="IHB_PMF_PROGRAM_SELECTION_CAM" no_wb="1"/>
        <mem name="IHB_PTC_KEY_GEN_VAR" no_wb="1"/>
        <mem name="IHP_CONSISTENT_HASHING_PROGRAM_SEL_TCAM" no_wb="1"/>
        <mem name="IHP_ELK_PAYLOAD_FORMAT" no_wb="1"/>
        <mem name="IHP_FLP_PROGRAM_SELECTION_CAM" no_wb="1"/>
        <mem name="IHP_IEEE_1588_IDENTIFICATION_CAM" no_wb="1"/>
        <mem name="IQM_PQDMS" no_wb="1"/>
        <mem name="IQM_PQRED" no_wb="1"/>
        <mem name="IQM_PQWQ" no_wb="1"/>
        <mem name="IQM_SCH_CCCP" no_wb="1"/>
        <mem name="IQMT_EGR_RPT_CPM" no_wb="1"/>
        <mem name="IQMT_ING_RPT_CPM" no_wb="1"/>
        <mem name="IQM_VSQA_PRM" no_wb="1"/>
        <mem name="IQM_VSQB_PRM" no_wb="1"/>
        <mem name="IQM_VSQC_PRM" no_wb="1"/>
        <mem name="IQM_VSQD_PRM" no_wb="1"/>
        <mem name="IQM_VSQE_PRM" no_wb="1"/>
        <mem name="IQM_VSQF_PRM" no_wb="1"/>
        <mem name="IRE_CTXT_MAP" no_wb="1"/>
        <mem name="IRE_NIF_PORT_TO_CTXT_BIT_MAP" no_wb="1"/>
        <mem name="IRR_DESTINATION_TABLE" no_wb="1"/>
        <mem name="IRR_FREE_PCB_MEMORY" no_wb="1"/>
        <mem name="IRR_IS_FREE_PCB_MEMORY" no_wb="1"/>
        <mem name="IRR_SMOOTH_DIVISION" no_wb="1"/>
        <mem name="IRR_TRAFFIC_CLASS_MAPPING_0" no_wb="1"/>
        <mem name="IRR_TRAFFIC_CLASS_MAPPING_1" no_wb="1"/>
        <mem name="MRPS_MCDA_PRFCFG_0" no_wb="1"/>
        <mem name="MRPS_MCDA_PRFCFG_1" no_wb="1"/>
        <mem name="MRPS_MCDA_PRFCFG_SHARING_DIS" no_wb="1"/>
        <mem name="MRPS_MCDA_PRFCFG_SHARING_EN" no_wb="1"/>
        <mem name="MRPS_MCDB_PRFCFG_0" no_wb="1"/>
        <mem name="MRPS_MCDB_PRFCFG_1" no_wb="1"/>
        <mem name="MRPS_PCD_MAP" no_wb="1"/>
        <mem name="MTRPS_EM_MCDA_PRFCFG_0" no_wb="1"/>
        <mem name="MTRPS_EM_MCDA_PRFCFG_1" no_wb="1"/>
        <mem name="MTRPS_EM_MCDA_PRFCFG_SHARING_DIS" no_wb="1"/>
        <mem name="MTRPS_EM_MCDA_PRFCFG_SHARING_EN" no_wb="1"/>
        <mem name="MTRPS_EM_MCDB_PRFCFG_0" no_wb="1"/>
        <mem name="MTRPS_EM_MCDB_PRFCFG_1" no_wb="1"/>
        <mem name="MTRPS_EM_PCD_MAP" no_wb="1"/>
        <mem name="OAMP_FLOW_STAT_1_SEC_ENTRY_3" no_wb="1"/>
        <mem name="OAMP_PE_0_PROG_TCAM" no_wb="1"/>
        <mem name="OAMP_PE_1_PROG_TCAM" no_wb="1"/>
        <mem name="OAMP_REMOTE_MEP_EXACT_MATCH_STEP_TABLE" no_wb="1"/>
        <mem name="OLP_DSP_EVENT_ROUTE" no_wb="1"/>
        <mem name="PPDB_A_OEMA_STEP_TABLE" no_wb="1"/>
        <mem name="PPDB_A_OEMB_STEP_TABLE" no_wb="1"/>
        <mem name="PPDB_A_TCAM_ACCESS_PROFILE" no_wb="1"/>
        <mem name="PPDB_A_TCAM_BANK" no_wb="1"/>
        <mem name="PPDB_A_TCAM_BANK_COMMAND" no_wb="1"/>
        <mem name="PPDB_A_TCAM_BANK_REPLY" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_AGING_CONFIGURATION_TABLE" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_AMSG_FIFO" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_FID_COUNTER_PROFILE_DB" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_FMSG_FIFO" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_PORT_MINE_TABLE_PHYSICAL_PORT" no_wb="1"/>
        <mem name="PPDB_B_LARGE_EM_STEP_TABLE" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_AC_2_EEI" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_AC_2_OUT_LIF" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_AC_MP" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_IP_TT" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_ISID_MP" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_ISID_P2P" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_LABEL_DOUBLE_DATA" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_LABEL_PROTOCOL_OR_LSP" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_LABEL_PWE_MP" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_LABEL_PWE_P2P" no_wb="1"/>
        <mem name="PPDB_B_LIF_TABLE_TRILL" no_wb="1"/>
        <mem name="RTP_UNICAST_DISTRIBUTION_MEMORY" no_wb="1"/>
        <mem name="RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS" no_wb="1"/>
        <mem name="SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC" no_wb="1"/>
        <mem name="SCH_CH_NIF_RATES_CONFIGURATION_CNRC" no_wb="1"/>
        <mem name="SCH_CIR_SHAPER_CALENDAR_CSC" no_wb="1"/>
        <mem name="SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT" no_wb="1"/>
        <mem name="SCH_DEVICE_RATE_MEMORY_DRM" no_wb="1"/>
        <mem name="SCH_DSP_2_PORT_MAP_DSPP" no_wb="1"/>
        <mem name="SCH_FC_MAP_FCM" no_wb="1"/>
        <mem name="SCH_FLOW_GROUP_MEMORY_FGM" no_wb="1"/>
        <mem name="SCH_FLOW_TO_FIP_MAPPING_FFM" no_wb="1"/>
        <mem name="SCH_FLOW_TO_QUEUE_MAPPING_FQM" no_wb="1"/>
        <mem name="SCH_HR_SCHEDULER_CONFIGURATION_SHC" no_wb="1"/>
        <mem name="SCH_MEM_01C00000" no_wb="1"/>
        <mem name="SCH_ONE_PORT_NIF_CONFIGURATION_OPNC" no_wb="1"/>
        <mem name="SCH_PIR_SHAPER_CALENDAR_PSC" no_wb="1"/>
        <mem name="SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT" no_wb="1"/>
        <mem name="SCH_PORT_ENABLE_PORTEN" no_wb="1"/>
        <mem name="SCH_PORT_GROUP_PFGM" no_wb="1"/>
        <mem name="SCH_PORT_SCHEDULER_MAP_PSM" no_wb="1"/>
        <mem name="SCH_PORT_SCHEDULER_WEIGHTS_PSW" no_wb="1"/>
        <mem name="SCH_PS_8P_RATES_PSR" no_wb="1"/>
        <mem name="SCH_SCHEDULER_ENABLE_MEMORY_SEM" no_wb="1"/>
        <mem name="SCH_SCHEDULER_ENABLE_MEMORY_SEM_B" no_wb="1"/>
        <mem name="SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS" no_wb="1"/>
        <mem name="SCH_SHARED_DEVICE_RATE_SHARED_DRM" no_wb="1"/>
        <mem name="SCH_SLOW_SCALE_A_SSA" no_wb="1"/>
        <mem name="SCH_SLOW_SCALE_B_SSB" no_wb="1"/>
        <mem name="CFC_CAT_2_TC_CGM_MAP_NIF" no_wb="1"/>
        <mem name="CFC_CAT_2_TC_IQM_0_MAP_NIF" no_wb="1"/>
        <mem name="CLPORT_WC_UCMEM_DATA" no_read="1"/>
        <mem name="DRCA_RXI_MEM" no_wb="1"/>
        <mem name="DRCB_RXI_MEM" no_wb="1"/>
        <mem name="DRCC_RXI_MEM" no_wb="1"/>
        <mem name="DRCD_RXI_MEM" no_wb="1"/>
        <mem name="DRCE_RXI_MEM" no_wb="1"/>
        <mem name="DRCF_RXI_MEM" no_wb="1"/>
        <mem name="DRCG_RXI_MEM" no_wb="1"/>
        <mem name="DRCH_RXI_MEM" no_wb="1"/>
        <mem name="IDR_CONTEXT_MRU" no_wb="1"/>
        <mem name="IHP_PTC_VIRTUAL_PORT_CONFIG" no_wb="1"/>
        <mem name="IPST_IPS_0_CREDIT_ARBITER_FIFO" no_wb="1"/>
        <mem name="IPS_QPM_1_NO_SYS_RED" no_wb="1"/>
        <mem name="IPS_QPM_1_SYS_RED" no_wb="1"/>
        <mem name="IPT_DBLF" no_wb="1"/>
        <mem name="IQMT_BDBLL" no_wb="1"/>
        <mem name="IRE_PORT_TO_BASE_ADDRESS_MAP" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_1" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_2" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_3" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_4" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_5" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_6" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_7" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_FORMAT_2_PP" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_SPECIAL_FORMAT" no_wb="1"/>
        <mem name="IRR_MCDB_EGRESS_TDM_FORMAT" no_wb="1"/>
        <mem name="KAPS_TCM" no_wb="1"/>
        <mem name="OLP_MEM_00000" no_wb="1"/>
        <mem name="RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS" no_wb="1"/>
        <mem name="DRCA_DWF" no_wb="1"/>
        <mem name="DRCB_DWF" no_wb="1"/>
        <mem name="DRCC_DWF" no_wb="1"/>
        <mem name="DRCD_DWF" no_wb="1"/>
        <mem name="DRCE_DWF" no_wb="1"/>
        <mem name="DRCF_DWF" no_wb="1"/>
        <mem name="DRCG_DWF" no_wb="1"/>
        <mem name="DRCH_DWF" no_wb="1"/>
 </memories>
</top>
