/*
 ============================================================================
 Name        : assignments-7/3
 Author      : Mohamed Ahmed Mohamed Osman
 Version     :
 Copyright   : Your copyright notice
 Description : STM32F103C6 DRIVER
 ============================================================================
 */

#ifndef INC_STM32F103X6_H_
#define INC_STM32F103X6_H_

//-----------------------------
//Includes
//-----------------------------

#include "stdio.h"
#include "stdint.h"
#include "stdlib.h"


//-----------------------------
//Base addresses for Memories
//-----------------------------

#define Flash_Memory_Base        					   0x08000000UL
#define System_Memory_Base       					   0x1ffff000UL
#define SRAM_Memory_Base            			   	   0x20000000UL

#define Peripherals_Base          					   0x40000000UL
#define Cortex_M3_Internal_Peripherals_Base            0xE0000000UL

#define NVIC_Base									   0xE000E100UL

//-----------------------------
//Base addresses for AHB Peripherals
//-----------------------------

#define RCC_Base                                       0x40021000UL

//-----------------------------
//Base addresses for APB2 Peripherals
//-----------------------------

// GPIO A,B fully included in LQFP48 PACKAGE

#define GPIOA_Base                     		    	   0x40010800UL
#define GPIOB_Base                     		    	   0x40010C00UL

// GPIO C,D partial included in LQFP48 PACKAGE

#define GPIOC_Base                     		    	   0x40011000UL
#define GPIOD_Base                     		    	   0x40011400UL

// GPIO E not included in LQFP48 PACKAGE

#define GPIOE_Base                     		    	   0x40011800UL

//EXTI

#define EXTI_Base                     		    	   0x40010400UL

//AFIO

#define AFIO_Base                     		    	   0x40010000UL


//USART

#define USART1_Base                     		        0x40013800UL

//SPI

#define SPI1_Base                     		            0x40013000UL




//-----------------------------
//Base addresses for APB1 Peripherals
//-----------------------------

//USART

#define USART2_Base                     		    	0x40004400UL
#define USART3_Base                     		        0x40003800UL

//SPI

#define SPI2_Base                     		            0x40003800UL

//===============================================================================================

// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*



// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: GPIO
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t CRL  ;
	volatile uint32_t CRH  ;
	volatile uint32_t IDR  ;
	volatile uint32_t ODR  ;
	volatile uint32_t BSRR ;
	volatile uint32_t BRR  ;
	volatile uint32_t LCKR ;

}GPIO_TypDef;


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: RCC
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t CR  		 ;
	volatile uint32_t CFGR 		 ;
	volatile uint32_t CIR 		 ;
	volatile uint32_t APB2RSTR 	 ;
	volatile uint32_t APB1RSTR	 ;
	volatile uint32_t AHBENR 	 ;
	volatile uint32_t APB2ENR 	 ;
	volatile uint32_t APB1ENR    ;
	volatile uint32_t BDCR 		 ;
	volatile uint32_t CSR 		 ;

}RCC_TypDef;


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: EXTI
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t IMR   ;
	volatile uint32_t EMR   ;
	volatile uint32_t RTSR  ;
	volatile uint32_t FTSR  ;
	volatile uint32_t SWIER ;
	volatile uint32_t PR    ;

}EXTI_TypDef;

// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: AFIO
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t EVCR  			 ;
	volatile uint32_t MAPR 				 ;
	volatile uint32_t EXTICR[4] 		 ;
	volatile uint32_t Reserved0			 ;
	volatile uint32_t MAPR2 			 ;


}AFIO_TypDef;


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: USART
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t SR      ;
	volatile uint32_t DR      ;
	volatile uint32_t BRR     ;
	volatile uint32_t CR1  	  ;
	volatile uint32_t CR2 	  ;
	volatile uint32_t CR3     ;
	volatile uint32_t GTPR    ;

}USART_TypDef;



// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals registers: SPI
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t CR1      ;
	volatile uint32_t CR2      ;
	volatile uint32_t SR       ;
	volatile uint32_t DR  	   ;
	volatile uint32_t CRCPR    ;
	volatile uint32_t RXCRCR   ;
	volatile uint32_t TXCRCR   ;
	volatile uint32_t I2SCFGR  ;
	volatile uint32_t I2SPR    ;

}SPI_TypDef;



//================================================================================

// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Peripherals Instants:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define GPIOA                         ((GPIO_TypDef *)GPIOA_Base)
#define GPIOB                         ((GPIO_TypDef *)GPIOB_Base)
#define GPIOC                         ((GPIO_TypDef *)GPIOC_Base)
#define GPIOD                         ((GPIO_TypDef *)GPIOD_Base)
#define GPIOE                         ((GPIO_TypDef *)GPIOE_Base)

#define RCC                           ((RCC_TypDef *)RCC_Base)

#define EXTI                          ((EXTI_TypDef *)EXTI_Base)

#define AFIO                          ((AFIO_TypDef *)AFIO_Base)

#define USART1                        ((USART_TypDef *)USART1_Base)
#define USART2                        ((USART_TypDef *)USART2_Base)
#define USART3                        ((USART_TypDef *)USART3_Base)

#define SPI1                        ((SPI_TypDef *)SPI1_Base)
#define SPI2                        ((SPI_TypDef *)SPI2_Base)

//================================================================================

// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// NVIC Registers:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define NVIC_ISER0					  *(volatile uint32_t *)(NVIC_Base + 0x0)

#define NVIC_ISER1					  *(volatile uint32_t *)(NVIC_Base + 0x4)

#define NVIC_ISER2					  *(volatile uint32_t *)(NVIC_Base + 0x8)

#define NVIC_ICER0					  *(volatile uint32_t *)(NVIC_Base + 0x80)

#define NVIC_ICER1					  *(volatile uint32_t *)(NVIC_Base + 0x84)

#define NVIC_ICER2					  *(volatile uint32_t *)(NVIC_Base + 0x88)


//================================================================================

// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Clock Enable Macros:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define RCC_GPIOA_CLC_EN()             (RCC->APB2ENR |= 1<<2)
#define RCC_GPIOB_CLC_EN()             (RCC->APB2ENR |= 1<<3)
#define RCC_GPIOC_CLC_EN()             (RCC->APB2ENR |= 1<<4)
#define RCC_GPIOD_CLC_EN()             (RCC->APB2ENR |= 1<<5)
#define RCC_GPIOE_CLC_EN()             (RCC->APB2ENR |= 1<<6)

#define RCC_AFIO_CLC_EN()              (RCC->APB2ENR |= 1<<0)

#define RCC_USART1_CLC_EN()            (RCC->APB2ENR |= 1<<14)
#define RCC_USART2_CLC_EN()            (RCC->APB1ENR |= 1<<17)
#define RCC_USART3_CLC_EN()            (RCC->APB1ENR |= 1<<18)

#define RCC_SPI1_CLC_EN()              (RCC->APB2ENR |= 1<<12)
#define RCC_SPI2_CLC_EN()              (RCC->APB1ENR |= 1<<14)


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// Clock Disable Macros:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define RCC_USART1_CLC_DIS()              (RCC->APB2RSTR |= 1<<14)
#define RCC_USART2_CLC_DIS()              (RCC->APB1RSTR |= 1<<17)
#define RCC_USART3_CLC_DIS()              (RCC->APB1RSTR |= 1<<18)

#define RCC_SPI1_CLC_DIS()                (RCC->APB2RSTR |= 1<<12)
#define RCC_SPI2_CLC_DIS()                (RCC->APB1RSTR |= 1<<14)


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// NVIC IRQ ENABLE / DISABLE MACROS:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define NVIC_IRQ6_EXTI0_Enable        	     (NVIC_ISER0 |= 1<<6  )
#define NVIC_IRQ7_EXTI1_Enable        	     (NVIC_ISER0 |= 1<<7  )
#define NVIC_IRQ8_EXTI2_Enable       	     (NVIC_ISER0 |= 1<<8  )
#define NVIC_IRQ9_EXTI3_Enable          	 (NVIC_ISER0 |= 1<<9  )
#define NVIC_IRQ10_EXTI4_Enable       	     (NVIC_ISER0 |= 1<<10 )
#define NVIC_IRQ23_EXTI5_9_Enable    	     (NVIC_ISER0 |= 1<<23 )
#define NVIC_IRQ40_EXTI10_15_Enable          (NVIC_ISER1 |= 1<<8  ) // 40 - 32 = 8

#define NVIC_IRQ37_USART1_Enable             (NVIC_ISER1 |= 1<<5  ) // 37 - 32 = 5
#define NVIC_IRQ38_USART2_Enable             (NVIC_ISER1 |= 1<<6  ) // 38 - 32 = 6
#define NVIC_IRQ39_USART3_Enable             (NVIC_ISER1 |= 1<<7  ) // 39 - 32 = 7

#define NVIC_IRQ35_SPI1_Enable             (NVIC_ISER1 |= 1<<3  ) // 35 - 32 = 3
#define NVIC_IRQ36_SPI2_Enable             (NVIC_ISER1 |= 1<<4  ) // 36 - 32 = 4


#define NVIC_IRQ6_EXTI0_Disable        	     (NVIC_ICER0 |= 1<<6  )
#define NVIC_IRQ7_EXTI1_Disable        	     (NVIC_ICER0 |= 1<<7  )
#define NVIC_IRQ8_EXTI2_Disable      	     (NVIC_ICER0 |= 1<<8  )
#define NVIC_IRQ9_EXTI3_Disable         	 (NVIC_ICER0 |= 1<<9  )
#define NVIC_IRQ10_EXTI4_Disable      	     (NVIC_ICER0 |= 1<<10 )
#define NVIC_IRQ23_EXTI5_9_Disable   	     (NVIC_ICER0 |= 1<<23 )
#define NVIC_IRQ40_EXTI10_15_Disable         (NVIC_ICER1 |= 1<<8  ) // 40 - 32 = 8

#define NVIC_IRQ37_USART1_Disable            (NVIC_ICER1 |= 1<<5  ) // 37 - 32 = 5
#define NVIC_IRQ38_USART2_Disable            (NVIC_ICER1 |= 1<<6  ) // 38 - 32 = 6
#define NVIC_IRQ39_USART3_Disable            (NVIC_ICER1 |= 1<<7  ) // 39 - 32 = 7

#define NVIC_IRQ35_SPI1_Disable            (NVIC_ICER1 |= 1<<3  ) // 35 - 32 = 3
#define NVIC_IRQ36_SPI2_Disable            (NVIC_ICER1 |= 1<<4  ) // 36 - 32 = 4


// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
// EXTI IVT:
// -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

#define EXTIO0_IRQ                      6
#define EXTIO1_IRQ                      7
#define EXTIO2_IRQ                      8
#define EXTIO3_IRQ                      9
#define EXTIO4_IRQ                      10
#define EXTIO5_IRQ                      23
#define EXTIO6_IRQ                      23
#define EXTIO7_IRQ                      23
#define EXTIO8_IRQ                      23
#define EXTIO9_IRQ                      23
#define EXTIO10_IRQ                     40
#define EXTIO11_IRQ                     40
#define EXTIO12_IRQ                     40
#define EXTIO13_IRQ                     40
#define EXTIO14_IRQ                     40
#define EXTIO15_IRQ                     40

#define USART1_IRQ                      37
#define USART2_IRQ                      38
#define USART3_IRQ                      39

#define SPI1_IRQ                        35
#define SPI2_IRQ                        36



#endif /* INC_STM32F103X6_H_ */
