I 000053 55 607           1640378081088 and2_circuit
(_unit VHDL(and2_gate 0 11(and2_circuit 0 16))
	(_version ve4)
	(_time 1640378081089 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 6e3a676e6e393e7d6c39283438686f696a686b686f)
	(_ent
		(_time 1640378081086)
	)
	(_object
		(_port(_int x -1 0 12(_ent(_in))))
		(_port(_int y -1 0 12(_ent(_in))))
		(_port(_int z -1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2_circuit 1 -1)
)
I 000052 55 604           1640378081095 or2_circuit
(_unit VHDL(or2_gate 0 27(or2_circuit 0 32))
	(_version ve4)
	(_time 1640378081096 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 7d29237d2b2f2b682b296a272d7a797b787b2b7a7f)
	(_ent
		(_time 1640378081093)
	)
	(_object
		(_port(_int x -1 0 28(_ent(_in))))
		(_port(_int y -1 0 28(_ent(_in))))
		(_port(_int z -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or2_circuit 1 -1)
)
I 000053 55 607           1640378081103 xor2_circuit
(_unit VHDL(xor2_gate 0 43(xor2_circuit 0 48))
	(_version ve4)
	(_time 1640378081104 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 7d287d7c7f2b2b6e7f2a3b272b7b7c7a797b787a75)
	(_ent
		(_time 1640378081100)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int z -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2_circuit 1 -1)
)
I 000054 55 610           1640378081111 nand2_circuit
(_unit VHDL(nand2_gate 0 59(nand2_circuit 0 64))
	(_version ve4)
	(_time 1640378081112 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 8dd9d083d8da8c9b89dc9fd48a8b8a8b8c8a898b88)
	(_ent
		(_time 1640378081108)
	)
	(_object
		(_port(_int x -1 0 60(_ent(_in))))
		(_port(_int y -1 0 60(_ent(_in))))
		(_port(_int z -1 0 61(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand2_circuit 1 -1)
)
I 000053 55 607           1640378081118 nor2_circuit
(_unit VHDL(nor2_gate 0 75(nor2_circuit 0 80))
	(_version ve4)
	(_time 1640378081119 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 8dd9d0838fdbdb9e8fdacbd7db8b8c8a898b888bd8)
	(_ent
		(_time 1640378081116)
	)
	(_object
		(_port(_int x -1 0 76(_ent(_in))))
		(_port(_int y -1 0 76(_ent(_in))))
		(_port(_int z -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor2_circuit 1 -1)
)
I 000054 55 610           1640378081125 xnor2_circuit
(_unit VHDL(xnor2_gate 0 91(xnor2_circuit 0 96))
	(_version ve4)
	(_time 1640378081126 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 8dd88d838cda8f9a8fdc9fd48a8b8a8b8c8a898b88)
	(_ent
		(_time 1640378081123)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int z -1 0 93(_ent(_out))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor2_circuit 1 -1)
)
I 000052 55 569           1640378081132 not_circuit
(_unit VHDL(not_gate 0 107(not_circuit 0 112))
	(_version ve4)
	(_time 1640378081133 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9cc8c19399cacc89cac88bc6cc9b989a999ac99aca)
	(_ent
		(_time 1640378081130)
	)
	(_object
		(_port(_int x -1 0 108(_ent(_in))))
		(_port(_int y -1 0 109(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_circuit 1 -1)
)
I 000053 55 656           1640378081140 and3_circuit
(_unit VHDL(and3_gate 0 123(and3_circuit 0 128))
	(_version ve4)
	(_time 1640378081141 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9cc895939acbcc8f9fcbdac6ca9a9d9b989a999a9d)
	(_ent
		(_time 1640378081137)
	)
	(_object
		(_port(_int x -1 0 124(_ent(_in))))
		(_port(_int y -1 0 124(_ent(_in))))
		(_port(_int z -1 0 124(_ent(_in))))
		(_port(_int w -1 0 125(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and3_circuit 1 -1)
)
I 000053 55 698           1640378081147 and4_circuit
(_unit VHDL(and4_gate 0 139(and4_circuit 0 144))
	(_version ve4)
	(_time 1640378081148 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code acf8a5fbaafbfcbfa8fbeaf6faaaadaba8aaa9aaad)
	(_ent
		(_time 1640378081145)
	)
	(_object
		(_port(_int x -1 0 140(_ent(_in))))
		(_port(_int y -1 0 140(_ent(_in))))
		(_port(_int z -1 0 140(_ent(_in))))
		(_port(_int w -1 0 140(_ent(_in))))
		(_port(_int m -1 0 141(_ent(_out))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4_circuit 1 -1)
)
I 000053 55 740           1640378081157 and5_circuit
(_unit VHDL(and5_gate 0 155(and5_circuit 0 160))
	(_version ve4)
	(_time 1640378081158 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code bce8b5e8baebecafb9ebfae6eababdbbb8bab9babd)
	(_ent
		(_time 1640378081153)
	)
	(_object
		(_port(_int x -1 0 156(_ent(_in))))
		(_port(_int y -1 0 156(_ent(_in))))
		(_port(_int z -1 0 156(_ent(_in))))
		(_port(_int w -1 0 156(_ent(_in))))
		(_port(_int m -1 0 156(_ent(_in))))
		(_port(_int n -1 0 157(_ent(_out))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and5_circuit 1 -1)
)
I 000053 55 782           1640378081166 and6_circuit
(_unit VHDL(and6_gate 0 171(and6_circuit 0 176))
	(_version ve4)
	(_time 1640378081167 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code bce8b5e8baebecafbaebfae6eababdbbb8bab9babd)
	(_ent
		(_time 1640378081163)
	)
	(_object
		(_port(_int x -1 0 172(_ent(_in))))
		(_port(_int y -1 0 172(_ent(_in))))
		(_port(_int z -1 0 172(_ent(_in))))
		(_port(_int w -1 0 172(_ent(_in))))
		(_port(_int m -1 0 172(_ent(_in))))
		(_port(_int n -1 0 172(_ent(_in))))
		(_port(_int k -1 0 173(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and6_circuit 1 -1)
)
I 000052 55 653           1640378081174 or3_circuit
(_unit VHDL(or3_gate 0 187(or3_circuit 0 192))
	(_version ve4)
	(_time 1640378081175 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code cb9f959f9b999cde9d9fdc919bcccfcdcecd9dccc9)
	(_ent
		(_time 1640378081171)
	)
	(_object
		(_port(_int x -1 0 188(_ent(_in))))
		(_port(_int y -1 0 188(_ent(_in))))
		(_port(_int z -1 0 188(_ent(_in))))
		(_port(_int w -1 0 189(_ent(_out))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3_circuit 1 -1)
)
I 000052 55 695           1640378081181 or4_circuit
(_unit VHDL(or4_gate 0 203(or4_circuit 0 208))
	(_version ve4)
	(_time 1640378081182 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code cb9f959f9b999bde9d9fdc919bcccfcdcecd9dccc9)
	(_ent
		(_time 1640378081179)
	)
	(_object
		(_port(_int x -1 0 204(_ent(_in))))
		(_port(_int y -1 0 204(_ent(_in))))
		(_port(_int z -1 0 204(_ent(_in))))
		(_port(_int w -1 0 204(_ent(_in))))
		(_port(_int m -1 0 205(_ent(_out))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4_circuit 1 -1)
)
I 000052 55 737           1640378081189 or5_circuit
(_unit VHDL(or5_gate 0 219(or5_circuit 0 224))
	(_version ve4)
	(_time 1640378081190 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code db8f85888b898ace8d8fcc818bdcdfdddedd8ddcd9)
	(_ent
		(_time 1640378081187)
	)
	(_object
		(_port(_int x -1 0 220(_ent(_in))))
		(_port(_int y -1 0 220(_ent(_in))))
		(_port(_int z -1 0 220(_ent(_in))))
		(_port(_int w -1 0 220(_ent(_in))))
		(_port(_int m -1 0 220(_ent(_in))))
		(_port(_int n -1 0 221(_ent(_out))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or5_circuit 1 -1)
)
I 000052 55 779           1640378081197 or6_circuit
(_unit VHDL(or6_gate 0 235(or6_circuit 0 240))
	(_version ve4)
	(_time 1640378081198 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code db8f85888b8989ce8d8fcc818bdcdfdddedd8ddcd9)
	(_ent
		(_time 1640378081194)
	)
	(_object
		(_port(_int x -1 0 236(_ent(_in))))
		(_port(_int y -1 0 236(_ent(_in))))
		(_port(_int z -1 0 236(_ent(_in))))
		(_port(_int w -1 0 236(_ent(_in))))
		(_port(_int m -1 0 236(_ent(_in))))
		(_port(_int n -1 0 236(_ent(_in))))
		(_port(_int k -1 0 237(_ent(_out))))
		(_prcs
			(line__242(_arch 0 0 242(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or6_circuit 1 -1)
)
I 000053 55 656           1640378081205 xor3_circuit
(_unit VHDL(xor3_gate 0 252(xor3_circuit 0 257))
	(_version ve4)
	(_time 1640378081206 2021.12.24 22:34:41)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code db8edb89df8d8dc8d88c9d818ddddadcdfdddedcd3)
	(_ent
		(_time 1640378081202)
	)
	(_object
		(_port(_int x -1 0 253(_ent(_in))))
		(_port(_int y -1 0 253(_ent(_in))))
		(_port(_int z -1 0 253(_ent(_in))))
		(_port(_int w -1 0 254(_ent(_out))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor3_circuit 1 -1)
)
I 000053 55 607           1640378138722 and2_circuit
(_unit VHDL(and2_gate 0 11(and2_circuit 0 16))
	(_version ve4)
	(_time 1640378138723 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 96999e99c5c1c68594c1d0ccc09097919290939097)
	(_ent
		(_time 1640378081085)
	)
	(_object
		(_port(_int x -1 0 12(_ent(_in))))
		(_port(_int y -1 0 12(_ent(_in))))
		(_port(_int z -1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2_circuit 1 -1)
)
I 000052 55 604           1640378138728 or2_circuit
(_unit VHDL(or2_gate 0 27(or2_circuit 0 32))
	(_version ve4)
	(_time 1640378138729 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9699c99892c4c083c0c281ccc69192909390c09194)
	(_ent
		(_time 1640378081092)
	)
	(_object
		(_port(_int x -1 0 28(_ent(_in))))
		(_port(_int y -1 0 28(_ent(_in))))
		(_port(_int z -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or2_circuit 1 -1)
)
I 000053 55 607           1640378138734 xor2_circuit
(_unit VHDL(xor2_gate 0 43(xor2_circuit 0 48))
	(_version ve4)
	(_time 1640378138735 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 96989799c6c0c08594c1d0ccc0909791929093919e)
	(_ent
		(_time 1640378081099)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int z -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2_circuit 1 -1)
)
I 000054 55 610           1640378138740 nand2_circuit
(_unit VHDL(nand2_gate 0 59(nand2_circuit 0 64))
	(_version ve4)
	(_time 1640378138741 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9699ca9991c1978092c784cf919091909791929093)
	(_ent
		(_time 1640378081107)
	)
	(_object
		(_port(_int x -1 0 60(_ent(_in))))
		(_port(_int y -1 0 60(_ent(_in))))
		(_port(_int z -1 0 61(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand2_circuit 1 -1)
)
I 000053 55 607           1640378138746 nor2_circuit
(_unit VHDL(nor2_gate 0 75(nor2_circuit 0 80))
	(_version ve4)
	(_time 1640378138747 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9699ca99c6c0c08594c1d0ccc090979192909390c3)
	(_ent
		(_time 1640378081115)
	)
	(_object
		(_port(_int x -1 0 76(_ent(_in))))
		(_port(_int y -1 0 76(_ent(_in))))
		(_port(_int z -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor2_circuit 1 -1)
)
I 000054 55 610           1640378138752 xnor2_circuit
(_unit VHDL(xnor2_gate 0 91(xnor2_circuit 0 96))
	(_version ve4)
	(_time 1640378138753 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 96989799c5c1948194c784cf919091909791929093)
	(_ent
		(_time 1640378081122)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int z -1 0 93(_ent(_out))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor2_circuit 1 -1)
)
I 000052 55 569           1640378138758 not_circuit
(_unit VHDL(not_gate 0 107(not_circuit 0 112))
	(_version ve4)
	(_time 1640378138759 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 9699ca99c6c0c683c0c281ccc69192909390c390c0)
	(_ent
		(_time 1640378081129)
	)
	(_object
		(_port(_int x -1 0 108(_ent(_in))))
		(_port(_int y -1 0 109(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_circuit 1 -1)
)
I 000053 55 656           1640378138764 and3_circuit
(_unit VHDL(and3_gate 0 123(and3_circuit 0 128))
	(_version ve4)
	(_time 1640378138765 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9aef1f5f1f6b5a5f1e0fcf0a0a7a1a2a0a3a0a7)
	(_ent
		(_time 1640378081136)
	)
	(_object
		(_port(_int x -1 0 124(_ent(_in))))
		(_port(_int y -1 0 124(_ent(_in))))
		(_port(_int z -1 0 124(_ent(_in))))
		(_port(_int w -1 0 125(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and3_circuit 1 -1)
)
I 000053 55 698           1640378138770 and4_circuit
(_unit VHDL(and4_gate 0 139(and4_circuit 0 144))
	(_version ve4)
	(_time 1640378138771 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9aef1f5f1f6b5a2f1e0fcf0a0a7a1a2a0a3a0a7)
	(_ent
		(_time 1640378081144)
	)
	(_object
		(_port(_int x -1 0 140(_ent(_in))))
		(_port(_int y -1 0 140(_ent(_in))))
		(_port(_int z -1 0 140(_ent(_in))))
		(_port(_int w -1 0 140(_ent(_in))))
		(_port(_int m -1 0 141(_ent(_out))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4_circuit 1 -1)
)
I 000053 55 740           1640378138776 and5_circuit
(_unit VHDL(and5_gate 0 155(and5_circuit 0 160))
	(_version ve4)
	(_time 1640378138777 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9aef1f5f1f6b5a3f1e0fcf0a0a7a1a2a0a3a0a7)
	(_ent
		(_time 1640378081152)
	)
	(_object
		(_port(_int x -1 0 156(_ent(_in))))
		(_port(_int y -1 0 156(_ent(_in))))
		(_port(_int z -1 0 156(_ent(_in))))
		(_port(_int w -1 0 156(_ent(_in))))
		(_port(_int m -1 0 156(_ent(_in))))
		(_port(_int n -1 0 157(_ent(_out))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and5_circuit 1 -1)
)
I 000053 55 782           1640378138782 and6_circuit
(_unit VHDL(and6_gate 0 171(and6_circuit 0 176))
	(_version ve4)
	(_time 1640378138783 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9aef1f5f1f6b5a0f1e0fcf0a0a7a1a2a0a3a0a7)
	(_ent
		(_time 1640378081162)
	)
	(_object
		(_port(_int x -1 0 172(_ent(_in))))
		(_port(_int y -1 0 172(_ent(_in))))
		(_port(_int z -1 0 172(_ent(_in))))
		(_port(_int w -1 0 172(_ent(_in))))
		(_port(_int m -1 0 172(_ent(_in))))
		(_port(_int n -1 0 172(_ent(_in))))
		(_port(_int k -1 0 173(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and6_circuit 1 -1)
)
I 000052 55 653           1640378138788 or3_circuit
(_unit VHDL(or3_gate 0 187(or3_circuit 0 192))
	(_version ve4)
	(_time 1640378138789 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9f9f0a2f4f1b3f0f2b1fcf6a1a2a0a3a0f0a1a4)
	(_ent
		(_time 1640378081170)
	)
	(_object
		(_port(_int x -1 0 188(_ent(_in))))
		(_port(_int y -1 0 188(_ent(_in))))
		(_port(_int z -1 0 188(_ent(_in))))
		(_port(_int w -1 0 189(_ent(_out))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3_circuit 1 -1)
)
I 000052 55 695           1640378138794 or4_circuit
(_unit VHDL(or4_gate 0 203(or4_circuit 0 208))
	(_version ve4)
	(_time 1640378138795 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9f9f0a2f4f6b3f0f2b1fcf6a1a2a0a3a0f0a1a4)
	(_ent
		(_time 1640378081178)
	)
	(_object
		(_port(_int x -1 0 204(_ent(_in))))
		(_port(_int y -1 0 204(_ent(_in))))
		(_port(_int z -1 0 204(_ent(_in))))
		(_port(_int w -1 0 204(_ent(_in))))
		(_port(_int m -1 0 205(_ent(_out))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4_circuit 1 -1)
)
I 000052 55 737           1640378138800 or5_circuit
(_unit VHDL(or5_gate 0 219(or5_circuit 0 224))
	(_version ve4)
	(_time 1640378138801 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code a6a9f9f0a2f4f7b3f0f2b1fcf6a1a2a0a3a0f0a1a4)
	(_ent
		(_time 1640378081186)
	)
	(_object
		(_port(_int x -1 0 220(_ent(_in))))
		(_port(_int y -1 0 220(_ent(_in))))
		(_port(_int z -1 0 220(_ent(_in))))
		(_port(_int w -1 0 220(_ent(_in))))
		(_port(_int m -1 0 220(_ent(_in))))
		(_port(_int n -1 0 221(_ent(_out))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or5_circuit 1 -1)
)
I 000052 55 779           1640378138806 or6_circuit
(_unit VHDL(or6_gate 0 235(or6_circuit 0 240))
	(_version ve4)
	(_time 1640378138807 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code b5baeae0b2e7e7a0e3e1a2efe5b2b1b3b0b3e3b2b7)
	(_ent
		(_time 1640378081193)
	)
	(_object
		(_port(_int x -1 0 236(_ent(_in))))
		(_port(_int y -1 0 236(_ent(_in))))
		(_port(_int z -1 0 236(_ent(_in))))
		(_port(_int w -1 0 236(_ent(_in))))
		(_port(_int m -1 0 236(_ent(_in))))
		(_port(_int n -1 0 236(_ent(_in))))
		(_port(_int k -1 0 237(_ent(_out))))
		(_prcs
			(line__242(_arch 0 0 242(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or6_circuit 1 -1)
)
I 000053 55 656           1640378138812 xor3_circuit
(_unit VHDL(xor3_gate 0 252(xor3_circuit 0 257))
	(_version ve4)
	(_time 1640378138813 2021.12.24 22:35:38)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code b5bbb4e1e6e3e3a6b6e2f3efe3b3b4b2b1b3b0b2bd)
	(_ent
		(_time 1640378081201)
	)
	(_object
		(_port(_int x -1 0 253(_ent(_in))))
		(_port(_int y -1 0 253(_ent(_in))))
		(_port(_int z -1 0 253(_ent(_in))))
		(_port(_int w -1 0 254(_ent(_out))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor3_circuit 1 -1)
)
I 000053 55 607           1640378144792 and2_circuit
(_unit VHDL(and2_gate 0 11(and2_circuit 0 16))
	(_version ve4)
	(_time 1640378144793 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 45114547151215564712031f134344424143404344)
	(_ent
		(_time 1640378081085)
	)
	(_object
		(_port(_int x -1 0 12(_ent(_in))))
		(_port(_int y -1 0 12(_ent(_in))))
		(_port(_int z -1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2_circuit 1 -1)
)
I 000052 55 604           1640378144798 or2_circuit
(_unit VHDL(or2_gate 0 27(or2_circuit 0 32))
	(_version ve4)
	(_time 1640378144799 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 45111246421713501311521f154241434043134247)
	(_ent
		(_time 1640378081092)
	)
	(_object
		(_port(_int x -1 0 28(_ent(_in))))
		(_port(_int y -1 0 28(_ent(_in))))
		(_port(_int z -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or2_circuit 1 -1)
)
I 000053 55 607           1640378144804 xor2_circuit
(_unit VHDL(xor2_gate 0 43(xor2_circuit 0 48))
	(_version ve4)
	(_time 1640378144805 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 45104c47161313564712031f13434442414340424d)
	(_ent
		(_time 1640378081099)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int z -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2_circuit 1 -1)
)
I 000054 55 610           1640378144810 nand2_circuit
(_unit VHDL(nand2_gate 0 59(nand2_circuit 0 64))
	(_version ve4)
	(_time 1640378144811 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 45111147411244534114571c424342434442414340)
	(_ent
		(_time 1640378081107)
	)
	(_object
		(_port(_int x -1 0 60(_ent(_in))))
		(_port(_int y -1 0 60(_ent(_in))))
		(_port(_int z -1 0 61(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand2_circuit 1 -1)
)
I 000053 55 607           1640378144816 nor2_circuit
(_unit VHDL(nor2_gate 0 75(nor2_circuit 0 80))
	(_version ve4)
	(_time 1640378144817 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54000057060202475603120e025255535052515201)
	(_ent
		(_time 1640378081115)
	)
	(_object
		(_port(_int x -1 0 76(_ent(_in))))
		(_port(_int y -1 0 76(_ent(_in))))
		(_port(_int z -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor2_circuit 1 -1)
)
I 000054 55 610           1640378144822 xnor2_circuit
(_unit VHDL(xnor2_gate 0 91(xnor2_circuit 0 96))
	(_version ve4)
	(_time 1640378144823 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54015d57050356435605460d535253525553505251)
	(_ent
		(_time 1640378081122)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int z -1 0 93(_ent(_out))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor2_circuit 1 -1)
)
I 000052 55 569           1640378144828 not_circuit
(_unit VHDL(not_gate 0 107(not_circuit 0 112))
	(_version ve4)
	(_time 1640378144829 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54000057060204410200430e045350525152015202)
	(_ent
		(_time 1640378081129)
	)
	(_object
		(_port(_int x -1 0 108(_ent(_in))))
		(_port(_int y -1 0 109(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_circuit 1 -1)
)
I 000053 55 656           1640378144834 and3_circuit
(_unit VHDL(and3_gate 0 123(and3_circuit 0 128))
	(_version ve4)
	(_time 1640378144835 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54005457050304475703120e025255535052515255)
	(_ent
		(_time 1640378081136)
	)
	(_object
		(_port(_int x -1 0 124(_ent(_in))))
		(_port(_int y -1 0 124(_ent(_in))))
		(_port(_int z -1 0 124(_ent(_in))))
		(_port(_int w -1 0 125(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and3_circuit 1 -1)
)
I 000053 55 698           1640378144840 and4_circuit
(_unit VHDL(and4_gate 0 139(and4_circuit 0 144))
	(_version ve4)
	(_time 1640378144841 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54005457050304475003120e025255535052515255)
	(_ent
		(_time 1640378081144)
	)
	(_object
		(_port(_int x -1 0 140(_ent(_in))))
		(_port(_int y -1 0 140(_ent(_in))))
		(_port(_int z -1 0 140(_ent(_in))))
		(_port(_int w -1 0 140(_ent(_in))))
		(_port(_int m -1 0 141(_ent(_out))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4_circuit 1 -1)
)
I 000053 55 740           1640378144846 and5_circuit
(_unit VHDL(and5_gate 0 155(and5_circuit 0 160))
	(_version ve4)
	(_time 1640378144847 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54005457050304475103120e025255535052515255)
	(_ent
		(_time 1640378081152)
	)
	(_object
		(_port(_int x -1 0 156(_ent(_in))))
		(_port(_int y -1 0 156(_ent(_in))))
		(_port(_int z -1 0 156(_ent(_in))))
		(_port(_int w -1 0 156(_ent(_in))))
		(_port(_int m -1 0 156(_ent(_in))))
		(_port(_int n -1 0 157(_ent(_out))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and5_circuit 1 -1)
)
I 000053 55 782           1640378144852 and6_circuit
(_unit VHDL(and6_gate 0 171(and6_circuit 0 176))
	(_version ve4)
	(_time 1640378144853 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 54005457050304475203120e025255535052515255)
	(_ent
		(_time 1640378081162)
	)
	(_object
		(_port(_int x -1 0 172(_ent(_in))))
		(_port(_int y -1 0 172(_ent(_in))))
		(_port(_int z -1 0 172(_ent(_in))))
		(_port(_int w -1 0 172(_ent(_in))))
		(_port(_int m -1 0 172(_ent(_in))))
		(_port(_int n -1 0 172(_ent(_in))))
		(_port(_int k -1 0 173(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and6_circuit 1 -1)
)
I 000052 55 653           1640378144858 or3_circuit
(_unit VHDL(or3_gate 0 187(or3_circuit 0 192))
	(_version ve4)
	(_time 1640378144859 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 64303365623633713230733e346360626162326366)
	(_ent
		(_time 1640378081170)
	)
	(_object
		(_port(_int x -1 0 188(_ent(_in))))
		(_port(_int y -1 0 188(_ent(_in))))
		(_port(_int z -1 0 188(_ent(_in))))
		(_port(_int w -1 0 189(_ent(_out))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3_circuit 1 -1)
)
I 000052 55 695           1640378144864 or4_circuit
(_unit VHDL(or4_gate 0 203(or4_circuit 0 208))
	(_version ve4)
	(_time 1640378144865 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 64303365623634713230733e346360626162326366)
	(_ent
		(_time 1640378081178)
	)
	(_object
		(_port(_int x -1 0 204(_ent(_in))))
		(_port(_int y -1 0 204(_ent(_in))))
		(_port(_int z -1 0 204(_ent(_in))))
		(_port(_int w -1 0 204(_ent(_in))))
		(_port(_int m -1 0 205(_ent(_out))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4_circuit 1 -1)
)
I 000052 55 737           1640378144870 or5_circuit
(_unit VHDL(or5_gate 0 219(or5_circuit 0 224))
	(_version ve4)
	(_time 1640378144871 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 64303365623635713230733e346360626162326366)
	(_ent
		(_time 1640378081186)
	)
	(_object
		(_port(_int x -1 0 220(_ent(_in))))
		(_port(_int y -1 0 220(_ent(_in))))
		(_port(_int z -1 0 220(_ent(_in))))
		(_port(_int w -1 0 220(_ent(_in))))
		(_port(_int m -1 0 220(_ent(_in))))
		(_port(_int n -1 0 221(_ent(_out))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or5_circuit 1 -1)
)
I 000052 55 779           1640378144876 or6_circuit
(_unit VHDL(or6_gate 0 235(or6_circuit 0 240))
	(_version ve4)
	(_time 1640378144877 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 64303365623636713230733e346360626162326366)
	(_ent
		(_time 1640378081193)
	)
	(_object
		(_port(_int x -1 0 236(_ent(_in))))
		(_port(_int y -1 0 236(_ent(_in))))
		(_port(_int z -1 0 236(_ent(_in))))
		(_port(_int w -1 0 236(_ent(_in))))
		(_port(_int m -1 0 236(_ent(_in))))
		(_port(_int n -1 0 236(_ent(_in))))
		(_port(_int k -1 0 237(_ent(_out))))
		(_prcs
			(line__242(_arch 0 0 242(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or6_circuit 1 -1)
)
I 000053 55 656           1640378144882 xor3_circuit
(_unit VHDL(xor3_gate 0 252(xor3_circuit 0 257))
	(_version ve4)
	(_time 1640378144883 2021.12.24 22:35:44)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code 64316d64363232776733223e32626563606261636c)
	(_ent
		(_time 1640378081201)
	)
	(_object
		(_port(_int x -1 0 253(_ent(_in))))
		(_port(_int y -1 0 253(_ent(_in))))
		(_port(_int z -1 0 253(_ent(_in))))
		(_port(_int w -1 0 254(_ent(_out))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor3_circuit 1 -1)
)
V 000053 55 607           1640378149797 and2_circuit
(_unit VHDL(and2_gate 0 11(and2_circuit 0 16))
	(_version ve4)
	(_time 1640378149798 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code cd98c898cc9a9ddecf9a8b979bcbcccac9cbc8cbcc)
	(_ent
		(_time 1640378081085)
	)
	(_object
		(_port(_int x -1 0 12(_ent(_in))))
		(_port(_int y -1 0 12(_ent(_in))))
		(_port(_int z -1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and2_circuit 1 -1)
)
V 000052 55 604           1640378149803 or2_circuit
(_unit VHDL(or2_gate 0 27(or2_circuit 0 32))
	(_version ve4)
	(_time 1640378149804 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc898e8f8d8e8ac98a88cb868cdbd8dad9da8adbde)
	(_ent
		(_time 1640378081092)
	)
	(_object
		(_port(_int x -1 0 28(_ent(_in))))
		(_port(_int y -1 0 28(_ent(_in))))
		(_port(_int z -1 0 29(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or2_circuit 1 -1)
)
V 000053 55 607           1640378149809 xor2_circuit
(_unit VHDL(xor2_gate 0 43(xor2_circuit 0 48))
	(_version ve4)
	(_time 1640378149810 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc88d08ed98a8acfde8b9a868adadddbd8dad9dbd4)
	(_ent
		(_time 1640378081099)
	)
	(_object
		(_port(_int x -1 0 44(_ent(_in))))
		(_port(_int y -1 0 44(_ent(_in))))
		(_port(_int z -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor2_circuit 1 -1)
)
V 000054 55 610           1640378149815 nand2_circuit
(_unit VHDL(nand2_gate 0 59(nand2_circuit 0 64))
	(_version ve4)
	(_time 1640378149816 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc898d8e8e8bddcad88dce85dbdadbdadddbd8dad9)
	(_ent
		(_time 1640378081107)
	)
	(_object
		(_port(_int x -1 0 60(_ent(_in))))
		(_port(_int y -1 0 60(_ent(_in))))
		(_port(_int z -1 0 61(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand2_circuit 1 -1)
)
V 000053 55 607           1640378149821 nor2_circuit
(_unit VHDL(nor2_gate 0 75(nor2_circuit 0 80))
	(_version ve4)
	(_time 1640378149822 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc898d8ed98a8acfde8b9a868adadddbd8dad9da89)
	(_ent
		(_time 1640378081115)
	)
	(_object
		(_port(_int x -1 0 76(_ent(_in))))
		(_port(_int y -1 0 76(_ent(_in))))
		(_port(_int z -1 0 77(_ent(_out))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor2_circuit 1 -1)
)
V 000054 55 610           1640378149827 xnor2_circuit
(_unit VHDL(xnor2_gate 0 91(xnor2_circuit 0 96))
	(_version ve4)
	(_time 1640378149828 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc88d08eda8bdecbde8dce85dbdadbdadddbd8dad9)
	(_ent
		(_time 1640378081122)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int z -1 0 93(_ent(_out))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor2_circuit 1 -1)
)
V 000052 55 569           1640378149833 not_circuit
(_unit VHDL(not_gate 0 107(not_circuit 0 112))
	(_version ve4)
	(_time 1640378149834 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code dc898d8ed98a8cc98a88cb868cdbd8dad9da89da8a)
	(_ent
		(_time 1640378081129)
	)
	(_object
		(_port(_int x -1 0 108(_ent(_in))))
		(_port(_int y -1 0 109(_ent(_out))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_circuit 1 -1)
)
V 000053 55 656           1640378149839 and3_circuit
(_unit VHDL(and3_gate 0 123(and3_circuit 0 128))
	(_version ve4)
	(_time 1640378149840 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9e9bfeabbbcffefbbaab6baeaedebe8eae9eaed)
	(_ent
		(_time 1640378081136)
	)
	(_object
		(_port(_int x -1 0 124(_ent(_in))))
		(_port(_int y -1 0 124(_ent(_in))))
		(_port(_int z -1 0 124(_ent(_in))))
		(_port(_int w -1 0 125(_ent(_out))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and3_circuit 1 -1)
)
V 000053 55 698           1640378149845 and4_circuit
(_unit VHDL(and4_gate 0 139(and4_circuit 0 144))
	(_version ve4)
	(_time 1640378149846 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9e9bfeabbbcffe8bbaab6baeaedebe8eae9eaed)
	(_ent
		(_time 1640378081144)
	)
	(_object
		(_port(_int x -1 0 140(_ent(_in))))
		(_port(_int y -1 0 140(_ent(_in))))
		(_port(_int z -1 0 140(_ent(_in))))
		(_port(_int w -1 0 140(_ent(_in))))
		(_port(_int m -1 0 141(_ent(_out))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and4_circuit 1 -1)
)
V 000053 55 740           1640378149851 and5_circuit
(_unit VHDL(and5_gate 0 155(and5_circuit 0 160))
	(_version ve4)
	(_time 1640378149852 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9e9bfeabbbcffe9bbaab6baeaedebe8eae9eaed)
	(_ent
		(_time 1640378081152)
	)
	(_object
		(_port(_int x -1 0 156(_ent(_in))))
		(_port(_int y -1 0 156(_ent(_in))))
		(_port(_int z -1 0 156(_ent(_in))))
		(_port(_int w -1 0 156(_ent(_in))))
		(_port(_int m -1 0 156(_ent(_in))))
		(_port(_int n -1 0 157(_ent(_out))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and5_circuit 1 -1)
)
V 000053 55 782           1640378149857 and6_circuit
(_unit VHDL(and6_gate 0 171(and6_circuit 0 176))
	(_version ve4)
	(_time 1640378149858 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9e9bfeabbbcffeabbaab6baeaedebe8eae9eaed)
	(_ent
		(_time 1640378081162)
	)
	(_object
		(_port(_int x -1 0 172(_ent(_in))))
		(_port(_int y -1 0 172(_ent(_in))))
		(_port(_int z -1 0 172(_ent(_in))))
		(_port(_int w -1 0 172(_ent(_in))))
		(_port(_int m -1 0 172(_ent(_in))))
		(_port(_int n -1 0 172(_ent(_in))))
		(_port(_int k -1 0 173(_ent(_out))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and6_circuit 1 -1)
)
V 000052 55 653           1640378149863 or3_circuit
(_unit VHDL(or3_gate 0 187(or3_circuit 0 192))
	(_version ve4)
	(_time 1640378149864 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9bebebdbebbf9bab8fbb6bcebe8eae9eabaebee)
	(_ent
		(_time 1640378081170)
	)
	(_object
		(_port(_int x -1 0 188(_ent(_in))))
		(_port(_int y -1 0 188(_ent(_in))))
		(_port(_int z -1 0 188(_ent(_in))))
		(_port(_int w -1 0 189(_ent(_out))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or3_circuit 1 -1)
)
V 000052 55 695           1640378149869 or4_circuit
(_unit VHDL(or4_gate 0 203(or4_circuit 0 208))
	(_version ve4)
	(_time 1640378149870 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9bebebdbebcf9bab8fbb6bcebe8eae9eabaebee)
	(_ent
		(_time 1640378081178)
	)
	(_object
		(_port(_int x -1 0 204(_ent(_in))))
		(_port(_int y -1 0 204(_ent(_in))))
		(_port(_int z -1 0 204(_ent(_in))))
		(_port(_int w -1 0 204(_ent(_in))))
		(_port(_int m -1 0 205(_ent(_out))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or4_circuit 1 -1)
)
V 000052 55 737           1640378149875 or5_circuit
(_unit VHDL(or5_gate 0 219(or5_circuit 0 224))
	(_version ve4)
	(_time 1640378149876 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code ecb9bebebdbebdf9bab8fbb6bcebe8eae9eabaebee)
	(_ent
		(_time 1640378081186)
	)
	(_object
		(_port(_int x -1 0 220(_ent(_in))))
		(_port(_int y -1 0 220(_ent(_in))))
		(_port(_int z -1 0 220(_ent(_in))))
		(_port(_int w -1 0 220(_ent(_in))))
		(_port(_int m -1 0 220(_ent(_in))))
		(_port(_int n -1 0 221(_ent(_out))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or5_circuit 1 -1)
)
V 000052 55 779           1640378149881 or6_circuit
(_unit VHDL(or6_gate 0 235(or6_circuit 0 240))
	(_version ve4)
	(_time 1640378149882 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code fca9aeadadaeaee9aaa8eba6acfbf8faf9faaafbfe)
	(_ent
		(_time 1640378081193)
	)
	(_object
		(_port(_int x -1 0 236(_ent(_in))))
		(_port(_int y -1 0 236(_ent(_in))))
		(_port(_int z -1 0 236(_ent(_in))))
		(_port(_int w -1 0 236(_ent(_in))))
		(_port(_int m -1 0 236(_ent(_in))))
		(_port(_int n -1 0 236(_ent(_in))))
		(_port(_int k -1 0 237(_ent(_out))))
		(_prcs
			(line__242(_arch 0 0 242(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or6_circuit 1 -1)
)
V 000053 55 656           1640378149887 xor3_circuit
(_unit VHDL(xor3_gate 0 252(xor3_circuit 0 257))
	(_version ve4)
	(_time 1640378149888 2021.12.24 22:35:49)
	(_source(\../src/project.vhd\))
	(_parameters tan)
	(_code fca8f0acf9aaaaefffabbaa6aafafdfbf8faf9fbf4)
	(_ent
		(_time 1640378081201)
	)
	(_object
		(_port(_int x -1 0 253(_ent(_in))))
		(_port(_int y -1 0 253(_ent(_in))))
		(_port(_int z -1 0 253(_ent(_in))))
		(_port(_int w -1 0 254(_ent(_out))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor3_circuit 1 -1)
)
I 000045 55 632           1640465032791 arch
(_unit VHDL(and_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032792 2021.12.25 22:43:52)
	(_source(\../src/and.vhd\))
	(_parameters tan)
	(_code 8584d28bd5d2d590d28192dfd582818380838483d0)
	(_ent
		(_time 1640465032789)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000043 55 385 1640465032807 gate_package
(_unit VHDL(gate_package 0 4)
	(_version ve4)
	(_time 1640465032808 2021.12.25 22:43:52)
	(_source(\../src/gate_package.vhd\))
	(_parameters tan)
	(_code 9495c59b91c2c4829790d2cfc59295929792c69295)
	(_object
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 592           1640465032813 arch
(_unit VHDL(inverter 0 6(arch 0 13))
	(_version ve4)
	(_time 1640465032814 2021.12.25 22:43:52)
	(_source(\../src/inverter.vhd\))
	(_parameters tan)
	(_code 9495cb9bc5c2c682909286cfc192919396929d92c1)
	(_ent
		(_time 1640465032811)
	)
	(_object
		(_port(_int I -1 0 8(_ent(_in))))
		(_port(_int O -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 10299         1640465032820 arch
(_unit VHDL(magnitude_comparator_4bit 0 7(arch 0 21))
	(_version ve4)
	(_time 1640465032821 2021.12.25 22:43:52)
	(_source(\../src/magnitude_comparator_4bit.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code a4a5a6f3a1f3f7b2f7f1bdfff1a3a1a2a0a2a1a1f2)
	(_ent
		(_time 1640465032818)
	)
	(_comp
		(.gate_package.xnor_gate
			(_object
				(_port(_int I_0 -1 1 52(_ent (_in))))
				(_port(_int I_1 -1 1 53(_ent (_in))))
				(_port(_int O -1 1 54(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
	)
	(_inst XNOR0 0 43(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(0)))
			((I_1)(B(0)))
			((O)(s(0)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst XNOR1 0 44(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(1)))
			((I_1)(B(1)))
			((O)(s(1)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst XNOR2 0 45(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(2)))
			((I_1)(B(2)))
			((O)(s(2)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst XNOR3 0 46(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(3)))
			((I_1)(B(3)))
			((O)(s(3)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst AND0 0 49(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(o_and0))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND1 0 50(_comp .gate_package.and_gate)
		(_port
			((I_0)(o_and0))
			((I_1)(s(1)))
			((O)(o_and1))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND2 0 51(_comp .gate_package.and_gate)
		(_port
			((I_0)(o_and1))
			((I_1)(s(0)))
			((O)(m_A_eq_B))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst INV0 0 56(_comp .gate_package.inverter)
		(_port
			((I)(B(0)))
			((O)(not_B(0)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV1 0 57(_comp .gate_package.inverter)
		(_port
			((I)(B(1)))
			((O)(not_B(1)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV2 0 58(_comp .gate_package.inverter)
		(_port
			((I)(B(2)))
			((O)(not_B(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV3 0 59(_comp .gate_package.inverter)
		(_port
			((I)(B(3)))
			((O)(not_B(3)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND3 0 61(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(3)))
			((I_1)(not_B(3)))
			((O)(gate_O_and(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND4 0 62(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(A(2)))
			((O)(gate_O_and(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND5 0 63(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(1)))
			((I_1)(not_B(2)))
			((O)(gate_O_and(2)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND6 0 64(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(8)))
			((I_1)(A(1)))
			((O)(gate_O_and(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND7 0 65(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(3)))
			((I_1)(not_B(1)))
			((O)(gate_O_and(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND8 0 66(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(1)))
			((I_1)(s(1)))
			((O)(gate_O_and(5)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND9 0 67(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(5)))
			((I_1)(A(0)))
			((O)(gate_O_and(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND10 0 68(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(6)))
			((I_1)(not_B(0)))
			((O)(gate_O_and(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND22 0 69(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(gate_O_and(8)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 71(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and(0)))
			((I_1)(gate_O_and(2)))
			((O)(gate_O_or(0)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst OR1 0 72(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and(4)))
			((I_1)(gate_O_and(7)))
			((O)(gate_O_or(1)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst OR2 0 73(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_or(0)))
			((I_1)(gate_O_or(1)))
			((O)(m_A_gt_B))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst INV4 0 77(_comp .gate_package.inverter)
		(_port
			((I)(A(0)))
			((O)(not_A(0)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV5 0 78(_comp .gate_package.inverter)
		(_port
			((I)(A(1)))
			((O)(not_A(1)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV6 0 79(_comp .gate_package.inverter)
		(_port
			((I)(A(2)))
			((O)(not_A(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV7 0 80(_comp .gate_package.inverter)
		(_port
			((I)(A(3)))
			((O)(not_A(3)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND11 0 82(_comp .gate_package.and_gate)
		(_port
			((I_0)(B(3)))
			((I_1)(not_A(3)))
			((O)(gate_O_and1(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND12 0 83(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(B(2)))
			((O)(gate_O_and1(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND13 0 84(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(1)))
			((I_1)(not_A(2)))
			((O)(gate_O_and1(2)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND14 0 86(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(8)))
			((I_1)(B(1)))
			((O)(gate_O_and1(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND15 0 87(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(3)))
			((I_1)(not_A(1)))
			((O)(gate_O_and1(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND16 0 89(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(8)))
			((I_1)(s(1)))
			((O)(gate_O_and1(5)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND17 0 90(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(5)))
			((I_1)(B(0)))
			((O)(gate_O_and1(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND18 0 91(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(6)))
			((I_1)(not_A(0)))
			((O)(gate_O_and1(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND23 0 93(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(gate_O_and1(8)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR3 0 95(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and1(0)))
			((I_1)(gate_O_and1(2)))
			((O)(gate_O_or1(0)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst OR4 0 96(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and1(4)))
			((I_1)(gate_O_and1(7)))
			((O)(gate_O_or1(1)))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst OR5 0 97(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_or1(0)))
			((I_1)(gate_O_or1(1)))
			((O)(m_A_lt_B))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst AND19 0 99(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_gt_b))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR6 0 100(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(0)))
			((I_1)(m_A_gt_B))
			((O)(a_gt_B))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst AND20 0 103(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_lt_b))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR7 0 104(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(1)))
			((I_1)(m_A_lt_B))
			((O)(a_lt_B))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst AND21 0 107(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_eq_b))
			((O)(a_eq_b))
		)
		(_use(_ent . and_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int i_a_gt_b -1 0 13(_ent(_in))))
		(_port(_int i_a_lt_b -1 0 14(_ent(_in))))
		(_port(_int i_a_eq_b -1 0 15(_ent(_in))))
		(_port(_int a_gt_B -1 0 16(_ent(_out))))
		(_port(_int a_eq_B -1 0 17(_ent(_out))))
		(_port(_int a_lt_B -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int s 1 0 23(_arch(_uni))))
		(_sig(_int not_B 1 0 23(_arch(_uni))))
		(_sig(_int not_A 1 0 23(_arch(_uni))))
		(_sig(_int o_and0 -1 0 24(_arch(_uni))))
		(_sig(_int o_and1 -1 0 24(_arch(_uni))))
		(_sig(_int a7 -1 0 24(_arch(_uni))))
		(_sig(_int b7 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 25(_array -1((_dto i 8 i 0)))))
		(_sig(_int gate_O_and 2 0 25(_arch(_uni))))
		(_sig(_int gate_O_and1 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int gate_O_or 3 0 26(_arch(_uni))))
		(_sig(_int gate_O_or1 3 0 26(_arch(_uni))))
		(_sig(_int m_A_gt_B -1 0 28(_arch(_uni))))
		(_sig(_int m_A_lt_B -1 0 29(_arch(_uni))))
		(_sig(_int m_A_eq_B -1 0 30(_arch(_uni))))
		(_sig(_int wire 3 0 32(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(gate_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 634           1640465032826 arch
(_unit VHDL(nand_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032827 2021.12.25 22:43:52)
	(_source(\../src/nand.vhd\))
	(_parameters tan)
	(_code a4a5a7f3a1f3a5b2a1a3e2fef2a2a5a3a0a2a1a2f1)
	(_ent
		(_time 1640465032824)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 632           1640465032833 arch
(_unit VHDL(nor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032834 2021.12.25 22:43:52)
	(_source(\../src/nor.vhd\))
	(_parameters tan)
	(_code b4b5b7e0e6e2e2a1e3b0a3eee4b3b0b2b1b2e1b2e2)
	(_ent
		(_time 1640465032831)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 630           1640465032840 arch
(_unit VHDL(or_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032841 2021.12.25 22:43:52)
	(_source(\../src/or.vhd\))
	(_parameters tan)
	(_code b4b5b4e1b2e0b6a2b2b0a5efe1b2b1b2e2b3b6b1e2)
	(_ent
		(_time 1640465032838)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 6030          1640465032847 arch
(_unit VHDL(or_generic 0 8(arch 0 25))
	(_version ve4)
	(_time 1640465032848 2021.12.25 22:43:52)
	(_source(\../src/or_generic.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code c3c2c397c297c1d5c097d699c7c5c6c4c1c5cac5c0)
	(_ent
		(_time 1640465032845)
	)
	(_comp
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -2 1 43(_ent (_in))))
				(_port(_int I_1 -2 1 44(_ent (_in))))
				(_port(_int O -2 1 45(_ent (_out))))
			)
		)
	)
	(_generate GEN2 0 28(_if 0)
		(_inst or0 0 29(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN3 0 32(_if 1)
		(_inst or0 0 33(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 34(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN4 0 37(_if 2)
		(_inst or0 0 38(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 39(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 40(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN5 0 43(_if 3)
		(_inst or0 0 44(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 45(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 46(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 47(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN6 0 50(_if 4)
		(_inst or0 0 51(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 52(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 53(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 54(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 55(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN7 0 58(_if 5)
		(_inst or0 0 59(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 60(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 61(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 62(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 63(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or5 0 64(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN8 0 67(_if 6)
		(_inst or0 0 68(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 69(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 70(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 71(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 72(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or5 0 73(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(wire(5)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or6 0 74(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(5)))
				((I_1)(I_7))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 10 \4\ (_ent gms((i 4)))))
		(_port(_int I_0 -2 0 13(_ent(_in))))
		(_port(_int I_1 -2 0 14(_ent(_in))))
		(_port(_int I_2 -2 0 15(_ent(_in))))
		(_port(_int I_3 -2 0 16(_ent(_in))))
		(_port(_int I_4 -2 0 17(_ent(_in))))
		(_port(_int I_5 -2 0 18(_ent(_in))))
		(_port(_int I_6 -2 0 19(_ent(_in))))
		(_port(_int I_7 -2 0 20(_ent(_in))))
		(_port(_int O -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26(_array -2((_dto i 5 i 0)))))
		(_sig(_int wire 0 0 26(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 7 -1)
)
I 000045 55 2235          1640465032855 arch
(_unit VHDL(partial_full_adder 0 8(arch 0 20))
	(_version ve4)
	(_time 1640465032856 2021.12.25 22:43:52)
	(_source(\../src/partial_full_adder.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code c3c39596c19595d4c693da9993c590c695c5c5c4c6)
	(_ent
		(_time 1640465032853)
	)
	(_comp
		(.gate_package.xor_gate
			(_object
				(_port(_int I_0 -1 1 61(_ent (_in))))
				(_port(_int I_1 -1 1 62(_ent (_in))))
				(_port(_int O -1 1 63(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
	)
	(_inst xor1 0 26(_comp .gate_package.xor_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(xor1_out))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst xor2 0 27(_comp .gate_package.xor_gate)
		(_port
			((I_0)(xor1_out))
			((I_1)(C))
			((O)(S))
		)
		(_use(_implicit)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
		)
	)
	(_inst and1 0 28(_comp .gate_package.and_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(G))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or1 0 29(_comp .gate_package.or_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(P))
		)
		(_use(_ent . or_gate)
		)
	)
	(_object
		(_port(_int A -1 0 10(_ent(_in))))
		(_port(_int B -1 0 11(_ent(_in))))
		(_port(_int C -1 0 12(_ent(_in))))
		(_port(_int P -1 0 13(_ent(_out))))
		(_port(_int S -1 0 14(_ent(_out))))
		(_port(_int G -1 0 15(_ent(_out))))
		(_sig(_int A_in -1 0 22(_arch(_uni))))
		(_sig(_int B_in -1 0 22(_arch(_uni))))
		(_sig(_int xor1_out -1 0 22(_arch(_uni))))
		(_sig(_int C_xor2 -1 0 22(_arch(_uni))))
		(_sig(_int xor2_out -1 0 22(_arch(_uni))))
		(_sig(_int and1_out -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(gate_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5580          1640465032862 arch
(_unit VHDL(stage_1_comp 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465032863 2021.12.25 22:43:52)
	(_source(\../src/stage1_comp.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code d3d38680d48486c5d0d6c68ad4d0d2d685d5d0d585)
	(_ent
		(_time 1640465032860)
	)
	(_comp
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(carry_look_ahead
			(_object
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 21(_ent (_in))))
				(_port(_int C_in -1 0 22(_ent (_in))))
				(_port(_int S 1 0 23(_ent (_out))))
				(_port(_int C_out -1 0 24(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.nor_gate
			(_object
				(_port(_int I_0 -1 1 25(_ent (_in))))
				(_port(_int I_1 -1 1 26(_ent (_in))))
				(_port(_int O -1 1 27(_ent (_out))))
			)
		)
	)
	(_generate GEN_NOT 0 35(_for 5 )
		(_inst not_gen 0 36(_comp .gate_package.inverter)
			(_port
				((I)(B(_object 0)))
				((O)(not_b(_object 0)))
			)
			(_use(_ent . inverter)
			)
		)
		(_object
			(_cnst(_int jj 5 0 35(_arch)))
		)
	)
	(_inst substractor 0 38(_comp carry_look_ahead)
		(_port
			((A)(A))
			((B)(not_b))
			((C_in)((i 3)))
			((S)(sub_out(d_7_0)))
			((C_out)(sub_out(8)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C_in)(C_in))
				((S)(S))
				((C_out)(C_out))
			)
		)
	)
	(_inst not_0 0 47(_comp .gate_package.inverter)
		(_port
			((I)(A(7)))
			((O)(not_a))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst and_0 0 48(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_a))
			((I_1)(B(7)))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_gen0 0 51(_comp .gate_package.or_generic)
		(_port
			((I_0)(sub_out(0)))
			((I_1)(sub_out(1)))
			((I_2)(sub_out(2)))
			((I_3)(sub_out(3)))
			((I_4)(sub_out(4)))
			((I_5)(sub_out(5)))
			((I_6)(sub_out(6)))
			((I_7)(sub_out(7)))
			((O)(wire(1)))
		)
		(_use(_ent . or_generic)
		)
	)
	(_inst not_1 0 52(_comp .gate_package.inverter)
		(_port
			((I)(wire(1)))
			((O)(wire(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst and_1 0 57(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(7)))
			((I_1)(B(7)))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst and_2 0 58(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_a))
			((I_1)(not_b(7)))
			((O)(wire(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_0 0 59(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((O)(wire(5)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst and_3 0 60(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(5)))
			((I_1)(sub_out(7)))
			((O)(wire(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst and_4 0 61(_comp .gate_package.and_gate)
		(_port
			((I_0)(a(7)))
			((I_1)(not_b(7)))
			((O)(wire(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_1 0 62(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(6)))
			((I_1)(wire(7)))
			((O)(wire(8)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst nor_0 0 67(_comp .gate_package.nor_gate)
		(_port
			((I_0)(wire(2)))
			((I_1)(wire(8)))
			((O)(a_gt_b))
		)
		(_use(_ent . nor_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int a_gt_b -1 0 11(_ent(_out))))
		(_port(_int a_lt_b -1 0 12(_ent(_out))))
		(_port(_int a_eq_b -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int not_b 2 0 28(_arch(_uni))))
		(_sig(_int not_a -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int sub_out 3 0 30(_arch(_uni))))
		(_sig(_int P 2 0 31(_arch(_uni))))
		(_sig(_int G 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 32(_array -1((_dto i 37 i 0)))))
		(_sig(_int wire 4 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 35(_scalar (_to i 0 i 7))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((a_eq_b)(wire(2))))(_simpleassign BUF)(_trgt(4))(_sens(10(2))))))
			(line__64(_arch 1 0 64(_assignment(_alias((a_lt_b)(wire(8))))(_simpleassign BUF)(_trgt(3))(_sens(10(8))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(2))(10(8))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 2 -1)
)
I 000045 55 8872          1640465032871 arch
(_unit VHDL(stage_2_comp 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465032872 2021.12.25 22:43:52)
	(_source(\../src/stage2_comp.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code d3d38680d48486c5dcd0c68ad4d0d1d685d5d0d585)
	(_ent
		(_time 1640465032869)
	)
	(_comp
		(magnitude_comparator_4bit
			(_object
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 21(_ent (_in))))
				(_port(_int i_a_gt_b -1 0 22(_ent (_in))))
				(_port(_int i_a_lt_b -1 0 23(_ent (_in))))
				(_port(_int i_a_eq_b -1 0 24(_ent (_in))))
				(_port(_int a_gt_B -1 0 25(_ent (_out))))
				(_port(_int a_eq_B -1 0 26(_ent (_out))))
				(_port(_int a_lt_B -1 0 27(_ent (_out))))
			)
		)
		(twos_complement
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int neg_A 2 0 34(_ent (_out))))
			)
		)
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.AND_GENERIC
			(_object
				(_gen(_int WIDTH -2 1 69(_ent((i 4)))))
				(_port(_int I_0 -1 1 72(_ent (_in))))
				(_port(_int I_1 -1 1 73(_ent (_in))))
				(_port(_int I_2 -1 1 74(_ent (_in))))
				(_port(_int I_3 -1 1 75(_ent (_in))))
				(_port(_int I_4 -1 1 76(_ent (_in))))
				(_port(_int I_5 -1 1 77(_ent (_in))))
				(_port(_int I_6 -1 1 78(_ent (_in))))
				(_port(_int I_7 -1 1 79(_ent (_in))))
				(_port(_int O -1 1 80(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.nor_gate
			(_object
				(_port(_int I_0 -1 1 25(_ent (_in))))
				(_port(_int I_1 -1 1 26(_ent (_in))))
				(_port(_int O -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst magnitude_comparator_4bit_low 0 68(_comp magnitude_comparator_4bit)
		(_port
			((A)(comparator_in_A(d_3_0)))
			((B)(comparator_in_B(d_3_0)))
			((i_a_gt_b)((i 2)))
			((i_a_lt_b)((i 2)))
			((i_a_eq_b)((i 3)))
			((a_gt_B)(m_A_gt_B))
			((a_eq_B)(m_A_eq_B))
			((a_lt_B)(m_A_lt_B))
		)
		(_use(_ent . magnitude_comparator_4bit)
			(_port
				((A)(A))
				((B)(B))
				((i_a_gt_b)(i_a_gt_b))
				((i_a_lt_b)(i_a_lt_b))
				((i_a_eq_b)(i_a_eq_b))
				((a_gt_B)(a_gt_B))
				((a_eq_B)(a_eq_B))
				((a_lt_B)(a_lt_B))
			)
		)
	)
	(_inst magnitude_comparator_4bit_high 0 82(_comp magnitude_comparator_4bit)
		(_port
			((A)(A_high))
			((B)(B_high))
			((i_a_gt_b)(m_A_gt_B))
			((i_a_lt_b)(m_A_lt_B))
			((i_a_eq_b)(m_A_eq_B))
			((a_gt_B)(A_gt_B))
			((a_eq_B)(A_eq_B))
			((a_lt_B)(A_lt_B))
		)
		(_use(_ent . magnitude_comparator_4bit)
		)
	)
	(_inst twos_complement_inst0 0 94(_comp twos_complement)
		(_port
			((A)(A))
			((neg_A)(neg_A))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((neg_A)(neg_A))
			)
		)
	)
	(_inst twos_complement_inst1 0 100(_comp twos_complement)
		(_port
			((A)(B))
			((neg_A)(neg_B))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((neg_A)(neg_A))
			)
		)
	)
	(_inst INV0 0 111(_comp .gate_package.inverter)
		(_port
			((I)(A(7)))
			((O)(not_A))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV1 0 112(_comp .gate_package.inverter)
		(_port
			((I)(A_eq_B))
			((O)(not_A_eq_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV2 0 113(_comp .gate_package.inverter)
		(_port
			((I)(A_gt_B))
			((O)(not_A_gt_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND0 0 114(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(B(7)))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND1 0 115(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(A_gt_B))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN0 0 116(_comp .gate_package.AND_GENERIC)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(B(7)))
			((I_1)(not_A_gt_B))
			((I_2)(not_A_eq_B))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(2)))
		)
		(_use(_implicit)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN0 0 117(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(wire(0)))
			((I_1)(wire(1)))
			((I_2)(wire(2)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(A_gt_B_o_wire))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst INV3 0 122(_comp .gate_package.inverter)
		(_port
			((I)(B(7)))
			((O)(not_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND2 0 123(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(not_B))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND3 0 124(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(7)))
			((I_1)(B(7)))
			((O)(wire(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 125(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((O)(wire(5)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND4 0 126(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(5)))
			((I_1)(A_eq_B))
			((O)(A_eq_B_o_wire))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst NOR0 0 132(_comp .gate_package.nor_gate)
		(_port
			((I_0)(A_gt_B_o_wire))
			((I_1)(A_eq_B_o_wire))
			((O)(A_lt_B_o))
		)
		(_use(_ent . nor_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int A_gt_B_o -1 0 11(_ent(_out))))
		(_port(_int A_lt_B_o -1 0 12(_ent(_out))))
		(_port(_int A_eq_B_o -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int m_A_gt_B -1 0 39(_arch(_uni))))
		(_sig(_int m_A_lt_B -1 0 40(_arch(_uni))))
		(_sig(_int m_A_eq_B -1 0 41(_arch(_uni))))
		(_sig(_int A_gt_B -1 0 43(_arch(_uni))))
		(_sig(_int A_lt_B -1 0 44(_arch(_uni))))
		(_sig(_int A_eq_B -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_high 3 0 47(_arch(_uni))))
		(_sig(_int B_high 3 0 48(_arch(_uni))))
		(_sig(_int A_gt_B_o_wire -1 0 50(_arch(_uni))))
		(_sig(_int A_eq_B_o_wire -1 0 51(_arch(_uni))))
		(_sig(_int not_A_eq_B -1 0 52(_arch(_uni))))
		(_sig(_int not_A_gt_B -1 0 53(_arch(_uni))))
		(_sig(_int not_a -1 0 54(_arch(_uni))))
		(_sig(_int not_b -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_sig(_int wire 4 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int neg_A 5 0 59(_arch(_uni))))
		(_sig(_int neg_B 5 0 59(_arch(_uni))))
		(_sig(_int comparator_in_A 5 0 61(_arch(_uni))))
		(_sig(_int comparator_in_B 5 0 62(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(11))(_sens(22(d_6_4))))))
			(line__81(_arch 1 0 81(_assignment(_trgt(12))(_sens(23(d_6_4))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(22))(_sens(17)(20)(0)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(23))(_sens(18)(21)(1)))))
			(line__119(_arch 4 0 119(_assignment(_alias((A_gt_B_o)(A_gt_B_o_wire)))(_simpleassign BUF)(_trgt(2))(_sens(13)))))
			(line__128(_arch 5 0 128(_assignment(_alias((A_eq_B_o)(A_eq_B_o_wire)))(_simpleassign BUF)(_trgt(4))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 6 -1)
)
I 000045 55 634           1640465032882 arch
(_unit VHDL(xnor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032883 2021.12.25 22:43:52)
	(_source(\../src/xnor.vhd\))
	(_parameters tan)
	(_code e2e2bcb1b5b5e0f5e1e5a4b8b4e4e3e5e6e4e7e5ea)
	(_ent
		(_time 1640465032880)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 632           1640465032892 arch
(_unit VHDL(xor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465032893 2021.12.25 22:43:52)
	(_source(\../src/xor.vhd\))
	(_parameters tan)
	(_code e2e2bcb1b6b4b4f7b5e6f5b8b2e5e6e4e7e5eae4b4)
	(_ent
		(_time 1640465032890)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000049 55 1398          1640465088846 behavior
(_unit VHDL(tb_comparator 0 6(behavior 0 9))
	(_version ve4)
	(_time 1640465088847 2021.12.25 22:44:48)
	(_source(\../src/tb_comparator.vhd\))
	(_parameters tan)
	(_code 8381d68d82d781958484c5d9868483858284818582)
	(_ent
		(_time 1640465032779)
	)
	(_inst uut 0 25(_ent . stage_2_comp)
		(_port
			((A)(A))
			((B)(B))
			((A_gt_B_o)(a_gt_b))
			((A_lt_B_o)(a_lt_b))
			((A_eq_B_o)(a_eq_b))
		)
	)
	(_object
		(_type(_int ~SIGNED{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 14(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int a_gt_b -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int a_lt_b -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int a_eq_b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int stable -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(2)(3)(4)))))
			(stim_proc(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(540942433 1919230050 7499634)
		(540942434 1919230049 7499634)
		(540876897 1919230050 7499634)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1398          1640465090364 behavior
(_unit VHDL(tb_comparator 0 6(behavior 0 9))
	(_version ve4)
	(_time 1640465090365 2021.12.25 22:44:50)
	(_source(\../src/tb_comparator.vhd\))
	(_parameters tan)
	(_code 6f6e6b6f3b3b6d79686829356a686f696e686d696e)
	(_ent
		(_time 1640465032779)
	)
	(_inst uut 0 25(_ent . stage_2_comp)
		(_port
			((A)(A))
			((B)(B))
			((A_gt_B_o)(a_gt_b))
			((A_lt_B_o)(a_lt_b))
			((A_eq_B_o)(a_eq_b))
		)
	)
	(_object
		(_type(_int ~SIGNED{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 14(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int a_gt_b -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int a_lt_b -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int a_eq_b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int stable -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(2)(3)(4)))))
			(stim_proc(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(540942433 1919230050 7499634)
		(540942434 1919230049 7499634)
		(540876897 1919230050 7499634)
	)
	(_model . behavior 2 -1)
)
I 000045 55 6117          1640465099313 arch
(_unit VHDL(and_generic 0 8(arch 0 25))
	(_version ve4)
	(_time 1640465099314 2021.12.25 22:44:59)
	(_source(\../src/and_generic.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code 58565a5b050f084d0a0c4f020c5e0d5e5d5f5a5e51)
	(_ent
		(_time 1640465099311)
	)
	(_comp
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -2 1 34(_ent (_in))))
				(_port(_int I_1 -2 1 35(_ent (_in))))
				(_port(_int O -2 1 36(_ent (_out))))
			)
		)
	)
	(_generate GEN2 0 28(_if 0)
		(_inst AND0 0 29(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN3 0 32(_if 1)
		(_inst AND0 0 33(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 34(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN4 0 37(_if 2)
		(_inst AND0 0 38(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 39(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 40(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN5 0 43(_if 3)
		(_inst AND0 0 44(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 45(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 46(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 47(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN6 0 50(_if 4)
		(_inst AND0 0 51(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 52(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 53(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 54(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 55(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN7 0 58(_if 5)
		(_inst AND0 0 59(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 60(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 61(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 62(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 63(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND5 0 64(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN8 0 67(_if 6)
		(_inst AND0 0 68(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 69(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 70(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 71(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 72(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND5 0 73(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(wire(5)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND6 0 74(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(5)))
				((I_1)(I_7))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 10 \4\ (_ent gms((i 4)))))
		(_port(_int I_0 -2 0 13(_ent(_in))))
		(_port(_int I_1 -2 0 14(_ent(_in))))
		(_port(_int I_2 -2 0 15(_ent(_in))))
		(_port(_int I_3 -2 0 16(_ent(_in))))
		(_port(_int I_4 -2 0 17(_ent(_in))))
		(_port(_int I_5 -2 0 18(_ent(_in))))
		(_port(_int I_6 -2 0 19(_ent(_in))))
		(_port(_int I_7 -2 0 20(_ent(_in))))
		(_port(_int O -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26(_array -2((_dto i 5 i 0)))))
		(_sig(_int wire 0 0 26(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 7 -1)
)
I 000045 55 23843         1640465189828 arch
(_unit VHDL(carry_look_ahead 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465189829 2021.12.25 22:46:29)
	(_source(\../src/cla_adder.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code ecbfebbfbebabafbe8eef5b5ebeabfeabaeabaeabe)
	(_ent
		(_time 1640465189826)
	)
	(_comp
		(partial_full_adder
			(_object
				(_port(_int A -1 0 20(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int C -1 0 22(_ent (_in))))
				(_port(_int P -1 0 23(_ent (_out))))
				(_port(_int S -1 0 24(_ent (_out))))
				(_port(_int G -1 0 25(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.and_generic
			(_object
				(_gen(_int WIDTH -2 1 69(_ent((i 4)))))
				(_port(_int I_0 -1 1 72(_ent (_in))))
				(_port(_int I_1 -1 1 73(_ent (_in))))
				(_port(_int I_2 -1 1 74(_ent (_in))))
				(_port(_int I_3 -1 1 75(_ent (_in))))
				(_port(_int I_4 -1 1 76(_ent (_in))))
				(_port(_int I_5 -1 1 77(_ent (_in))))
				(_port(_int I_6 -1 1 78(_ent (_in))))
				(_port(_int I_7 -1 1 79(_ent (_in))))
				(_port(_int O -1 1 80(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
	)
	(_inst PFA0 0 35(_comp partial_full_adder)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)(C_in))
			((P)(P(0)))
			((S)(S(0)))
			((G)(G(0)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA1 0 36(_comp partial_full_adder)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(C1))
			((P)(P(1)))
			((S)(S(1)))
			((G)(G(1)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA2 0 37(_comp partial_full_adder)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(C2))
			((P)(P(2)))
			((S)(S(2)))
			((G)(G(2)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA3 0 38(_comp partial_full_adder)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(C3))
			((P)(P(3)))
			((S)(S(3)))
			((G)(G(3)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA4 0 39(_comp partial_full_adder)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(C4))
			((P)(P(4)))
			((S)(S(4)))
			((G)(G(4)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA5 0 40(_comp partial_full_adder)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(C5))
			((P)(P(5)))
			((S)(S(5)))
			((G)(G(5)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA6 0 41(_comp partial_full_adder)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(C6))
			((P)(P(6)))
			((S)(S(6)))
			((G)(G(6)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA7 0 42(_comp partial_full_adder)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(C7))
			((P)(P(7)))
			((S)(S(7)))
			((G)(G(7)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst AND0 0 46(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(0)))
			((I_1)(C_in))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 47(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(0)))
			((I_1)(G(0)))
			((O)(C1))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND1 0 50(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(1)))
			((I_1)(G(0)))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN0 0 51(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(1)))
			((I_1)(P(0)))
			((I_2)(C_in))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(2)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN0 0 52(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(wire(1)))
			((I_1)(wire(2)))
			((I_2)(G(1)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C2))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND2 0 55(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(2)))
			((I_1)(G(1)))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN1 0 56(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(2)))
			((I_1)(P(1)))
			((I_2)(G(0)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(4)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN2 0 57(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(2)))
			((I_1)(P(1)))
			((I_2)(P(0)))
			((I_3)(C_in))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(5)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN1 0 58(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((I_2)(wire(5)))
			((I_3)(G(2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C3))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND3 0 60(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(3)))
			((I_1)(G(2)))
			((O)(wire(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN3 0 61(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(G(1)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(7)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN4 0 62(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(P(1)))
			((I_3)(G(0)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(8)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN5 0 63(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(P(1)))
			((I_3)(P(0)))
			((I_4)(C_in))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(9)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN2 0 64(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(wire(6)))
			((I_1)(wire(7)))
			((I_2)(wire(8)))
			((I_3)(wire(9)))
			((I_4)(G(3)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C4))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND4 0 66(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(4)))
			((I_1)(G(3)))
			((O)(wire(10)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN6 0 67(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(G(2)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(11)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN7 0 68(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(G(1)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(12)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN8 0 69(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(P(1)))
			((I_4)(G(0)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(13)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN9 0 70(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(P(1)))
			((I_4)(P(0)))
			((I_5)(C_in))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(14)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN3 0 71(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(wire(10)))
			((I_1)(wire(11)))
			((I_2)(wire(12)))
			((I_3)(wire(13)))
			((I_4)(wire(14)))
			((I_5)(G(4)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C5))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND5 0 73(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(5)))
			((I_1)(G(4)))
			((O)(wire(15)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN10 0 74(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(G(3)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(16)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN11 0 75(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(G(2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(17)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN12 0 76(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(G(1)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(18)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN13 0 77(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(P(1)))
			((I_5)(G(0)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(19)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN14 0 78(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(P(1)))
			((I_5)(P(0)))
			((I_6)(C_in))
			((I_7)((i 2)))
			((O)(wire(20)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN4 0 79(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(wire(15)))
			((I_1)(wire(16)))
			((I_2)(wire(17)))
			((I_3)(wire(18)))
			((I_4)(wire(19)))
			((I_5)(wire(20)))
			((I_6)(G(5)))
			((I_7)((i 2)))
			((O)(C6))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND6 0 81(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(6)))
			((I_1)(G(5)))
			((O)(wire(21)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN15 0 82(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(G(4)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(22)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN16 0 83(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(G(3)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(23)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN17 0 84(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(G(2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(24)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN18 0 85(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(G(1)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(25)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN19 0 86(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(P(1)))
			((I_6)(G(0)))
			((I_7)((i 2)))
			((O)(wire(26)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN20 0 87(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(P(1)))
			((I_6)(P(0)))
			((I_7)(C_in))
			((O)(wire(27)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst OR_GEN5 0 88(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(wire(21)))
			((I_1)(wire(22)))
			((I_2)(wire(23)))
			((I_3)(wire(24)))
			((I_4)(wire(25)))
			((I_5)(wire(26)))
			((I_6)(wire(27)))
			((I_7)(G(6)))
			((O)(C7))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND7 0 90(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(7)))
			((I_1)(G(6)))
			((O)(wire(28)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN21 0 91(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(G(5)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(29)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN22 0 92(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(G(4)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(30)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN23 0 93(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(G(3)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(31)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN24 0 94(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(G(2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(32)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN25 0 95(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(G(1)))
			((I_7)((i 2)))
			((O)(wire(33)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN26 0 96(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(P(1)))
			((I_7)(G(0)))
			((O)(wire(34)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND_GEN27 0 97(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(P(1)))
			((I_7)(P(0)))
			((O)(wire(35)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND8 0 98(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(35)))
			((I_1)(C_in))
			((O)(wire(36)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR_GEN6 0 99(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(wire(28)))
			((I_1)(wire(29)))
			((I_2)(wire(30)))
			((I_3)(wire(31)))
			((I_4)(wire(32)))
			((I_5)(wire(33)))
			((I_6)(wire(34)))
			((I_7)(wire(36)))
			((O)(wire(37)))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst OR_0 0 100(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(37)))
			((I_1)(G(7)))
			((O)(C_out))
		)
		(_use(_ent . or_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int C_in -1 0 11(_ent(_in))))
		(_port(_int S 0 0 12(_ent(_out))))
		(_port(_int C_out -1 0 13(_ent(_out))))
		(_sig(_int C1 -1 0 28(_arch(_uni))))
		(_sig(_int C2 -1 0 28(_arch(_uni))))
		(_sig(_int C3 -1 0 28(_arch(_uni))))
		(_sig(_int C4 -1 0 28(_arch(_uni))))
		(_sig(_int C5 -1 0 28(_arch(_uni))))
		(_sig(_int C6 -1 0 28(_arch(_uni))))
		(_sig(_int C7 -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int P 1 0 29(_arch(_uni))))
		(_sig(_int G 1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 30(_array -1((_dto i 37 i 0)))))
		(_sig(_int wire 2 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000049 55 1398          1640465196678 behavior
(_unit VHDL(tb_comparator 0 6(behavior 0 9))
	(_version ve4)
	(_time 1640465196679 2021.12.25 22:46:36)
	(_source(\../src/tb_comparator.vhd\))
	(_parameters tan)
	(_code b7e6e5e3b2e3b5a1b0b0f1edb2b0b7b1b6b0b5b1b6)
	(_ent
		(_time 1640465032779)
	)
	(_inst uut 0 25(_ent . stage_2_comp)
		(_port
			((A)(A))
			((B)(B))
			((A_gt_B_o)(a_gt_b))
			((A_lt_B_o)(a_lt_b))
			((A_eq_B_o)(a_eq_b))
		)
	)
	(_object
		(_type(_int ~SIGNED{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 14(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int a_gt_b -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int a_lt_b -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int a_eq_b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int stable -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(2)(3)(4)))))
			(stim_proc(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(540942433 1919230050 7499634)
		(540942434 1919230049 7499634)
		(540876897 1919230050 7499634)
	)
	(_model . behavior 2 -1)
)
V 000045 55 1531          1640465196687 arch
(_unit VHDL(twos_complement 0 8(arch 0 14))
	(_version ve4)
	(_time 1640465196688 2021.12.25 22:46:36)
	(_source(\../src/2_complement.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code b7e6e5e2b7e0b5a0b5e7f1ede5b1e1b1e3b0b7b1e4)
	(_ent
		(_time 1640465094556)
	)
	(_comp
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
	)
	(_generate GEN_NOT 0 19(_for 2 )
		(_inst not_gen 0 20(_comp .gate_package.inverter)
			(_port
				((I)(A(_object 0)))
				((O)(not_A(_object 0)))
			)
			(_use(_ent . inverter)
			)
		)
		(_object
			(_cnst(_int jj 2 0 19(_arch)))
		)
	)
	(_inst inc_1 0 22(_ent . carry_look_ahead)
		(_port
			((A)(not_A))
			((B)(_code 0))
			((C_in)(_code 1))
			((S)(neg_A))
			((C_out)(_open))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int neg_A 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int not_A 1 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 19(_scalar (_to i 0 i 7))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(gate_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . arch 2 -1)
)
V 000045 55 632           1640465196695 arch
(_unit VHDL(and_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196696 2021.12.25 22:46:36)
	(_source(\../src/and.vhd\))
	(_parameters tan)
	(_code c7979092959097d290c3d09d97c0c3c1c2c1c6c192)
	(_ent
		(_time 1640465032788)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 6117          1640465196702 arch
(_unit VHDL(and_generic 0 8(arch 0 25))
	(_version ve4)
	(_time 1640465196703 2021.12.25 22:46:36)
	(_source(\../src/and_generic.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code c7979092959097d29593d09d93c192c1c2c0c5c1ce)
	(_ent
		(_time 1640465099310)
	)
	(_comp
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -2 1 34(_ent (_in))))
				(_port(_int I_1 -2 1 35(_ent (_in))))
				(_port(_int O -2 1 36(_ent (_out))))
			)
		)
	)
	(_generate GEN2 0 28(_if 0)
		(_inst AND0 0 29(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN3 0 32(_if 1)
		(_inst AND0 0 33(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 34(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN4 0 37(_if 2)
		(_inst AND0 0 38(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 39(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 40(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN5 0 43(_if 3)
		(_inst AND0 0 44(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 45(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 46(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 47(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN6 0 50(_if 4)
		(_inst AND0 0 51(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 52(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 53(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 54(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 55(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN7 0 58(_if 5)
		(_inst AND0 0 59(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 60(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 61(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 62(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 63(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND5 0 64(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_generate GEN8 0 67(_if 6)
		(_inst AND0 0 68(_comp .gate_package.and_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND1 0 69(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND2 0 70(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND3 0 71(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND4 0 72(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND5 0 73(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(wire(5)))
			)
			(_use(_ent . and_gate)
			)
		)
		(_inst AND6 0 74(_comp .gate_package.and_gate)
			(_port
				((I_0)(wire(5)))
				((I_1)(I_7))
				((O)(O))
			)
			(_use(_ent . and_gate)
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 10 \4\ (_ent gms((i 4)))))
		(_port(_int I_0 -2 0 13(_ent(_in))))
		(_port(_int I_1 -2 0 14(_ent(_in))))
		(_port(_int I_2 -2 0 15(_ent(_in))))
		(_port(_int I_3 -2 0 16(_ent(_in))))
		(_port(_int I_4 -2 0 17(_ent(_in))))
		(_port(_int I_5 -2 0 18(_ent(_in))))
		(_port(_int I_6 -2 0 19(_ent(_in))))
		(_port(_int I_7 -2 0 20(_ent(_in))))
		(_port(_int O -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26(_array -2((_dto i 5 i 0)))))
		(_sig(_int wire 0 0 26(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 7 -1)
)
V 000045 55 23843         1640465196710 arch
(_unit VHDL(carry_look_ahead 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465196711 2021.12.25 22:46:36)
	(_source(\../src/cla_adder.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code d7878285d18181c0d3d5ce8ed0d184d181d181d185)
	(_ent
		(_time 1640465189825)
	)
	(_comp
		(partial_full_adder
			(_object
				(_port(_int A -1 0 20(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int C -1 0 22(_ent (_in))))
				(_port(_int P -1 0 23(_ent (_out))))
				(_port(_int S -1 0 24(_ent (_out))))
				(_port(_int G -1 0 25(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.and_generic
			(_object
				(_gen(_int WIDTH -2 1 69(_ent((i 4)))))
				(_port(_int I_0 -1 1 72(_ent (_in))))
				(_port(_int I_1 -1 1 73(_ent (_in))))
				(_port(_int I_2 -1 1 74(_ent (_in))))
				(_port(_int I_3 -1 1 75(_ent (_in))))
				(_port(_int I_4 -1 1 76(_ent (_in))))
				(_port(_int I_5 -1 1 77(_ent (_in))))
				(_port(_int I_6 -1 1 78(_ent (_in))))
				(_port(_int I_7 -1 1 79(_ent (_in))))
				(_port(_int O -1 1 80(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
	)
	(_inst PFA0 0 35(_comp partial_full_adder)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)(C_in))
			((P)(P(0)))
			((S)(S(0)))
			((G)(G(0)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA1 0 36(_comp partial_full_adder)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(C1))
			((P)(P(1)))
			((S)(S(1)))
			((G)(G(1)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA2 0 37(_comp partial_full_adder)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(C2))
			((P)(P(2)))
			((S)(S(2)))
			((G)(G(2)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA3 0 38(_comp partial_full_adder)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(C3))
			((P)(P(3)))
			((S)(S(3)))
			((G)(G(3)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA4 0 39(_comp partial_full_adder)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(C4))
			((P)(P(4)))
			((S)(S(4)))
			((G)(G(4)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA5 0 40(_comp partial_full_adder)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(C5))
			((P)(P(5)))
			((S)(S(5)))
			((G)(G(5)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA6 0 41(_comp partial_full_adder)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(C6))
			((P)(P(6)))
			((S)(S(6)))
			((G)(G(6)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst PFA7 0 42(_comp partial_full_adder)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(C7))
			((P)(P(7)))
			((S)(S(7)))
			((G)(G(7)))
		)
		(_use(_ent . partial_full_adder)
		)
	)
	(_inst AND0 0 46(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(0)))
			((I_1)(C_in))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 47(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(0)))
			((I_1)(G(0)))
			((O)(C1))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND1 0 50(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(1)))
			((I_1)(G(0)))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN0 0 51(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(1)))
			((I_1)(P(0)))
			((I_2)(C_in))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(2)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN0 0 52(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(wire(1)))
			((I_1)(wire(2)))
			((I_2)(G(1)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C2))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND2 0 55(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(2)))
			((I_1)(G(1)))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN1 0 56(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(2)))
			((I_1)(P(1)))
			((I_2)(G(0)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(4)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN2 0 57(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(2)))
			((I_1)(P(1)))
			((I_2)(P(0)))
			((I_3)(C_in))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(5)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN1 0 58(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((I_2)(wire(5)))
			((I_3)(G(2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C3))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND3 0 60(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(3)))
			((I_1)(G(2)))
			((O)(wire(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN3 0 61(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(G(1)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(7)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN4 0 62(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(P(1)))
			((I_3)(G(0)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(8)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN5 0 63(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(3)))
			((I_1)(P(2)))
			((I_2)(P(1)))
			((I_3)(P(0)))
			((I_4)(C_in))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(9)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN2 0 64(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(wire(6)))
			((I_1)(wire(7)))
			((I_2)(wire(8)))
			((I_3)(wire(9)))
			((I_4)(G(3)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C4))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND4 0 66(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(4)))
			((I_1)(G(3)))
			((O)(wire(10)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN6 0 67(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(G(2)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(11)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN7 0 68(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(G(1)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(12)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN8 0 69(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(P(1)))
			((I_4)(G(0)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(13)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN9 0 70(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(4)))
			((I_1)(P(3)))
			((I_2)(P(2)))
			((I_3)(P(1)))
			((I_4)(P(0)))
			((I_5)(C_in))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(14)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN3 0 71(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(wire(10)))
			((I_1)(wire(11)))
			((I_2)(wire(12)))
			((I_3)(wire(13)))
			((I_4)(wire(14)))
			((I_5)(G(4)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(C5))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND5 0 73(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(5)))
			((I_1)(G(4)))
			((O)(wire(15)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN10 0 74(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(G(3)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(16)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN11 0 75(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(G(2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(17)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN12 0 76(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(G(1)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(18)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN13 0 77(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(P(1)))
			((I_5)(G(0)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(19)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN14 0 78(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(5)))
			((I_1)(P(4)))
			((I_2)(P(3)))
			((I_3)(P(2)))
			((I_4)(P(1)))
			((I_5)(P(0)))
			((I_6)(C_in))
			((I_7)((i 2)))
			((O)(wire(20)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN4 0 79(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(wire(15)))
			((I_1)(wire(16)))
			((I_2)(wire(17)))
			((I_3)(wire(18)))
			((I_4)(wire(19)))
			((I_5)(wire(20)))
			((I_6)(G(5)))
			((I_7)((i 2)))
			((O)(C6))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND6 0 81(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(6)))
			((I_1)(G(5)))
			((O)(wire(21)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN15 0 82(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(G(4)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(22)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN16 0 83(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(G(3)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(23)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN17 0 84(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(G(2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(24)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN18 0 85(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(G(1)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(25)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN19 0 86(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(P(1)))
			((I_6)(G(0)))
			((I_7)((i 2)))
			((O)(wire(26)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN20 0 87(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(6)))
			((I_1)(P(5)))
			((I_2)(P(4)))
			((I_3)(P(3)))
			((I_4)(P(2)))
			((I_5)(P(1)))
			((I_6)(P(0)))
			((I_7)(C_in))
			((O)(wire(27)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst OR_GEN5 0 88(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(wire(21)))
			((I_1)(wire(22)))
			((I_2)(wire(23)))
			((I_3)(wire(24)))
			((I_4)(wire(25)))
			((I_5)(wire(26)))
			((I_6)(wire(27)))
			((I_7)(G(6)))
			((O)(C7))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND7 0 90(_comp .gate_package.and_gate)
		(_port
			((I_0)(P(7)))
			((I_1)(G(6)))
			((O)(wire(28)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN21 0 91(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(G(5)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(29)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN22 0 92(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(G(4)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(30)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN23 0 93(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(G(3)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(31)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN24 0 94(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 6)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(G(2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(32)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 6)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN25 0 95(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 7)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(G(1)))
			((I_7)((i 2)))
			((O)(wire(33)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 7)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst AND_GEN26 0 96(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(P(1)))
			((I_7)(G(0)))
			((O)(wire(34)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND_GEN27 0 97(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(P(7)))
			((I_1)(P(6)))
			((I_2)(P(5)))
			((I_3)(P(4)))
			((I_4)(P(3)))
			((I_5)(P(2)))
			((I_6)(P(1)))
			((I_7)(P(0)))
			((O)(wire(35)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst AND8 0 98(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(35)))
			((I_1)(C_in))
			((O)(wire(36)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR_GEN6 0 99(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 8)))
		)
		(_port
			((I_0)(wire(28)))
			((I_1)(wire(29)))
			((I_2)(wire(30)))
			((I_3)(wire(31)))
			((I_4)(wire(32)))
			((I_5)(wire(33)))
			((I_6)(wire(34)))
			((I_7)(wire(36)))
			((O)(wire(37)))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 8)))
			)
		)
	)
	(_inst OR_0 0 100(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(37)))
			((I_1)(G(7)))
			((O)(C_out))
		)
		(_use(_ent . or_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int C_in -1 0 11(_ent(_in))))
		(_port(_int S 0 0 12(_ent(_out))))
		(_port(_int C_out -1 0 13(_ent(_out))))
		(_sig(_int C1 -1 0 28(_arch(_uni))))
		(_sig(_int C2 -1 0 28(_arch(_uni))))
		(_sig(_int C3 -1 0 28(_arch(_uni))))
		(_sig(_int C4 -1 0 28(_arch(_uni))))
		(_sig(_int C5 -1 0 28(_arch(_uni))))
		(_sig(_int C6 -1 0 28(_arch(_uni))))
		(_sig(_int C7 -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int P 1 0 29(_arch(_uni))))
		(_sig(_int G 1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 30(_array -1((_dto i 37 i 0)))))
		(_sig(_int wire 2 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 592           1640465196718 arch
(_unit VHDL(inverter 0 6(arch 0 13))
	(_version ve4)
	(_time 1640465196719 2021.12.25 22:46:36)
	(_source(\../src/inverter.vhd\))
	(_parameters tan)
	(_code d7878885858185c1d3d1c58c82d1d2d0d5d1ded182)
	(_ent
		(_time 1640465032810)
	)
	(_object
		(_port(_int I -1 0 8(_ent(_in))))
		(_port(_int O -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 9563          1640465196724 arch
(_unit VHDL(magnitude_comparator_4bit 0 7(arch 0 21))
	(_version ve4)
	(_time 1640465196725 2021.12.25 22:46:36)
	(_source(\../src/magnitude_comparator_4bit.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code e6b6e4b5e1b1b5f0b5b3ffbdb3e1e3e0e2e0e3e3b0)
	(_ent
		(_time 1640465032817)
	)
	(_comp
		(.gate_package.xnor_gate
			(_object
				(_port(_int I_0 -1 1 52(_ent (_in))))
				(_port(_int I_1 -1 1 53(_ent (_in))))
				(_port(_int O -1 1 54(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
	)
	(_inst XNOR0 0 43(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(0)))
			((I_1)(B(0)))
			((O)(s(0)))
		)
		(_use(_ent . xnor_gate)
		)
	)
	(_inst XNOR1 0 44(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(1)))
			((I_1)(B(1)))
			((O)(s(1)))
		)
		(_use(_ent . xnor_gate)
		)
	)
	(_inst XNOR2 0 45(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(2)))
			((I_1)(B(2)))
			((O)(s(2)))
		)
		(_use(_ent . xnor_gate)
		)
	)
	(_inst XNOR3 0 46(_comp .gate_package.xnor_gate)
		(_port
			((I_0)(A(3)))
			((I_1)(B(3)))
			((O)(s(3)))
		)
		(_use(_ent . xnor_gate)
		)
	)
	(_inst AND0 0 49(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(o_and0))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND1 0 50(_comp .gate_package.and_gate)
		(_port
			((I_0)(o_and0))
			((I_1)(s(1)))
			((O)(o_and1))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND2 0 51(_comp .gate_package.and_gate)
		(_port
			((I_0)(o_and1))
			((I_1)(s(0)))
			((O)(m_A_eq_B))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst INV0 0 56(_comp .gate_package.inverter)
		(_port
			((I)(B(0)))
			((O)(not_B(0)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV1 0 57(_comp .gate_package.inverter)
		(_port
			((I)(B(1)))
			((O)(not_B(1)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV2 0 58(_comp .gate_package.inverter)
		(_port
			((I)(B(2)))
			((O)(not_B(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV3 0 59(_comp .gate_package.inverter)
		(_port
			((I)(B(3)))
			((O)(not_B(3)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND3 0 61(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(3)))
			((I_1)(not_B(3)))
			((O)(gate_O_and(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND4 0 62(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(A(2)))
			((O)(gate_O_and(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND5 0 63(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(1)))
			((I_1)(not_B(2)))
			((O)(gate_O_and(2)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND6 0 64(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(8)))
			((I_1)(A(1)))
			((O)(gate_O_and(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND7 0 65(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(3)))
			((I_1)(not_B(1)))
			((O)(gate_O_and(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND8 0 66(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(1)))
			((I_1)(s(1)))
			((O)(gate_O_and(5)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND9 0 67(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(5)))
			((I_1)(A(0)))
			((O)(gate_O_and(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND10 0 68(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and(6)))
			((I_1)(not_B(0)))
			((O)(gate_O_and(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND22 0 69(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(gate_O_and(8)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 71(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and(0)))
			((I_1)(gate_O_and(2)))
			((O)(gate_O_or(0)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst OR1 0 72(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and(4)))
			((I_1)(gate_O_and(7)))
			((O)(gate_O_or(1)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst OR2 0 73(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_or(0)))
			((I_1)(gate_O_or(1)))
			((O)(m_A_gt_B))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst INV4 0 77(_comp .gate_package.inverter)
		(_port
			((I)(A(0)))
			((O)(not_A(0)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV5 0 78(_comp .gate_package.inverter)
		(_port
			((I)(A(1)))
			((O)(not_A(1)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV6 0 79(_comp .gate_package.inverter)
		(_port
			((I)(A(2)))
			((O)(not_A(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV7 0 80(_comp .gate_package.inverter)
		(_port
			((I)(A(3)))
			((O)(not_A(3)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND11 0 82(_comp .gate_package.and_gate)
		(_port
			((I_0)(B(3)))
			((I_1)(not_A(3)))
			((O)(gate_O_and1(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND12 0 83(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(B(2)))
			((O)(gate_O_and1(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND13 0 84(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(1)))
			((I_1)(not_A(2)))
			((O)(gate_O_and1(2)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND14 0 86(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(8)))
			((I_1)(B(1)))
			((O)(gate_O_and1(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND15 0 87(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(3)))
			((I_1)(not_A(1)))
			((O)(gate_O_and1(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND16 0 89(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(8)))
			((I_1)(s(1)))
			((O)(gate_O_and1(5)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND17 0 90(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(5)))
			((I_1)(B(0)))
			((O)(gate_O_and1(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND18 0 91(_comp .gate_package.and_gate)
		(_port
			((I_0)(gate_O_and1(6)))
			((I_1)(not_A(0)))
			((O)(gate_O_and1(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND23 0 93(_comp .gate_package.and_gate)
		(_port
			((I_0)(s(3)))
			((I_1)(s(2)))
			((O)(gate_O_and1(8)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR3 0 95(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and1(0)))
			((I_1)(gate_O_and1(2)))
			((O)(gate_O_or1(0)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst OR4 0 96(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_and1(4)))
			((I_1)(gate_O_and1(7)))
			((O)(gate_O_or1(1)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst OR5 0 97(_comp .gate_package.or_gate)
		(_port
			((I_0)(gate_O_or1(0)))
			((I_1)(gate_O_or1(1)))
			((O)(m_A_lt_B))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND19 0 99(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_gt_b))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR6 0 100(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(0)))
			((I_1)(m_A_gt_B))
			((O)(a_gt_B))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND20 0 103(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_lt_b))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR7 0 104(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(1)))
			((I_1)(m_A_lt_B))
			((O)(a_lt_B))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND21 0 107(_comp .gate_package.and_gate)
		(_port
			((I_0)(m_a_eq_b))
			((I_1)(i_a_eq_b))
			((O)(a_eq_b))
		)
		(_use(_ent . and_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int i_a_gt_b -1 0 13(_ent(_in))))
		(_port(_int i_a_lt_b -1 0 14(_ent(_in))))
		(_port(_int i_a_eq_b -1 0 15(_ent(_in))))
		(_port(_int a_gt_B -1 0 16(_ent(_out))))
		(_port(_int a_eq_B -1 0 17(_ent(_out))))
		(_port(_int a_lt_B -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int s 1 0 23(_arch(_uni))))
		(_sig(_int not_B 1 0 23(_arch(_uni))))
		(_sig(_int not_A 1 0 23(_arch(_uni))))
		(_sig(_int o_and0 -1 0 24(_arch(_uni))))
		(_sig(_int o_and1 -1 0 24(_arch(_uni))))
		(_sig(_int a7 -1 0 24(_arch(_uni))))
		(_sig(_int b7 -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 25(_array -1((_dto i 8 i 0)))))
		(_sig(_int gate_O_and 2 0 25(_arch(_uni))))
		(_sig(_int gate_O_and1 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int gate_O_or 3 0 26(_arch(_uni))))
		(_sig(_int gate_O_or1 3 0 26(_arch(_uni))))
		(_sig(_int m_A_gt_B -1 0 28(_arch(_uni))))
		(_sig(_int m_A_lt_B -1 0 29(_arch(_uni))))
		(_sig(_int m_A_eq_B -1 0 30(_arch(_uni))))
		(_sig(_int wire 3 0 32(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(gate_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 634           1640465196730 arch
(_unit VHDL(nand_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196731 2021.12.25 22:46:36)
	(_source(\../src/nand.vhd\))
	(_parameters tan)
	(_code e6b6e5b5e1b1e7f0e3e1a0bcb0e0e7e1e2e0e3e0b3)
	(_ent
		(_time 1640465032823)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 632           1640465196738 arch
(_unit VHDL(nor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196739 2021.12.25 22:46:36)
	(_source(\../src/nor.vhd\))
	(_parameters tan)
	(_code f6a6f5a6a6a0a0e3a1f2e1aca6f1f2f0f3f0a3f0a0)
	(_ent
		(_time 1640465032830)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 630           1640465196745 arch
(_unit VHDL(or_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196746 2021.12.25 22:46:36)
	(_source(\../src/or.vhd\))
	(_parameters tan)
	(_code f6a6f6a7f2a2f4e0f0f2e7ada3f0f3f0a0f1f4f3a0)
	(_ent
		(_time 1640465032837)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 6030          1640465196751 arch
(_unit VHDL(or_generic 0 8(arch 0 25))
	(_version ve4)
	(_time 1640465196752 2021.12.25 22:46:36)
	(_source(\../src/or_generic.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code f6a6f6a7f2a2f4e0f5a2e3acf2f0f3f1f4f0fff0f5)
	(_ent
		(_time 1640465032844)
	)
	(_comp
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -2 1 43(_ent (_in))))
				(_port(_int I_1 -2 1 44(_ent (_in))))
				(_port(_int O -2 1 45(_ent (_out))))
			)
		)
	)
	(_generate GEN2 0 28(_if 0)
		(_inst or0 0 29(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN3 0 32(_if 1)
		(_inst or0 0 33(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 34(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN4 0 37(_if 2)
		(_inst or0 0 38(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 39(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 40(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN5 0 43(_if 3)
		(_inst or0 0 44(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 45(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 46(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 47(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN6 0 50(_if 4)
		(_inst or0 0 51(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 52(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 53(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 54(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 55(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN7 0 58(_if 5)
		(_inst or0 0 59(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 60(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 61(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 62(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 63(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or5 0 64(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_generate GEN8 0 67(_if 6)
		(_inst or0 0 68(_comp .gate_package.or_gate)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((O)(wire(0)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or1 0 69(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(0)))
				((I_1)(I_2))
				((O)(wire(1)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or2 0 70(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(1)))
				((I_1)(I_3))
				((O)(wire(2)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or3 0 71(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(2)))
				((I_1)(I_4))
				((O)(wire(3)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or4 0 72(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(3)))
				((I_1)(I_5))
				((O)(wire(4)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or5 0 73(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(4)))
				((I_1)(I_6))
				((O)(wire(5)))
			)
			(_use(_ent . or_gate)
			)
		)
		(_inst or6 0 74(_comp .gate_package.or_gate)
			(_port
				((I_0)(wire(5)))
				((I_1)(I_7))
				((O)(O))
			)
			(_use(_ent . or_gate)
			)
		)
	)
	(_object
		(_gen(_int WIDTH -1 0 10 \4\ (_ent gms((i 4)))))
		(_port(_int I_0 -2 0 13(_ent(_in))))
		(_port(_int I_1 -2 0 14(_ent(_in))))
		(_port(_int I_2 -2 0 15(_ent(_in))))
		(_port(_int I_3 -2 0 16(_ent(_in))))
		(_port(_int I_4 -2 0 17(_ent(_in))))
		(_port(_int I_5 -2 0 18(_ent(_in))))
		(_port(_int I_6 -2 0 19(_ent(_in))))
		(_port(_int I_7 -2 0 20(_ent(_in))))
		(_port(_int O -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26(_array -2((_dto i 5 i 0)))))
		(_sig(_int wire 0 0 26(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 7 -1)
)
V 000045 55 2113          1640465196759 arch
(_unit VHDL(partial_full_adder 0 8(arch 0 20))
	(_version ve4)
	(_time 1640465196760 2021.12.25 22:46:36)
	(_source(\../src/partial_full_adder.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code 050205030153531200551c5f550356005303030200)
	(_ent
		(_time 1640465032852)
	)
	(_comp
		(.gate_package.xor_gate
			(_object
				(_port(_int I_0 -1 1 61(_ent (_in))))
				(_port(_int I_1 -1 1 62(_ent (_in))))
				(_port(_int O -1 1 63(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
	)
	(_inst xor1 0 26(_comp .gate_package.xor_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_inst xor2 0 27(_comp .gate_package.xor_gate)
		(_port
			((I_0)(xor1_out))
			((I_1)(C))
			((O)(S))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_inst and1 0 28(_comp .gate_package.and_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(G))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or1 0 29(_comp .gate_package.or_gate)
		(_port
			((I_0)(A))
			((I_1)(B))
			((O)(P))
		)
		(_use(_ent . or_gate)
		)
	)
	(_object
		(_port(_int A -1 0 10(_ent(_in))))
		(_port(_int B -1 0 11(_ent(_in))))
		(_port(_int C -1 0 12(_ent(_in))))
		(_port(_int P -1 0 13(_ent(_out))))
		(_port(_int S -1 0 14(_ent(_out))))
		(_port(_int G -1 0 15(_ent(_out))))
		(_sig(_int A_in -1 0 22(_arch(_uni))))
		(_sig(_int B_in -1 0 22(_arch(_uni))))
		(_sig(_int xor1_out -1 0 22(_arch(_uni))))
		(_sig(_int C_xor2 -1 0 22(_arch(_uni))))
		(_sig(_int xor2_out -1 0 22(_arch(_uni))))
		(_sig(_int and1_out -1 0 22(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(gate_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 5594          1640465196765 arch
(_unit VHDL(stage_1_comp 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465196766 2021.12.25 22:46:36)
	(_source(\../src/stage1_comp.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code 05020602045250130600105c020604005303060353)
	(_ent
		(_time 1640465032859)
	)
	(_comp
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(carry_look_ahead
			(_object
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 21(_ent (_in))))
				(_port(_int C_in -1 0 22(_ent (_in))))
				(_port(_int S 1 0 23(_ent (_out))))
				(_port(_int C_out -1 0 24(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.nor_gate
			(_object
				(_port(_int I_0 -1 1 25(_ent (_in))))
				(_port(_int I_1 -1 1 26(_ent (_in))))
				(_port(_int O -1 1 27(_ent (_out))))
			)
		)
	)
	(_generate GEN_NOT 0 35(_for 5 )
		(_inst not_gen 0 36(_comp .gate_package.inverter)
			(_port
				((I)(B(_object 0)))
				((O)(not_b(_object 0)))
			)
			(_use(_ent . inverter)
			)
		)
		(_object
			(_cnst(_int jj 5 0 35(_arch)))
		)
	)
	(_inst substractor 0 38(_comp carry_look_ahead)
		(_port
			((A)(A))
			((B)(not_b))
			((C_in)((i 3)))
			((S)(sub_out(d_7_0)))
			((C_out)(sub_out(8)))
		)
		(_use(_ent . carry_look_ahead)
			(_port
				((A)(A))
				((B)(B))
				((C_in)(C_in))
				((S)(S))
				((C_out)(C_out))
			)
		)
	)
	(_inst not_0 0 47(_comp .gate_package.inverter)
		(_port
			((I)(A(7)))
			((O)(not_a))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst and_0 0 48(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_a))
			((I_1)(B(7)))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_gen0 0 51(_comp .gate_package.or_generic)
		(_port
			((I_0)(sub_out(0)))
			((I_1)(sub_out(1)))
			((I_2)(sub_out(2)))
			((I_3)(sub_out(3)))
			((I_4)(sub_out(4)))
			((I_5)(sub_out(5)))
			((I_6)(sub_out(6)))
			((I_7)(sub_out(7)))
			((O)(wire(1)))
		)
		(_use(_ent . or_generic)
		)
	)
	(_inst not_1 0 52(_comp .gate_package.inverter)
		(_port
			((I)(wire(1)))
			((O)(wire(2)))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst and_1 0 57(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(7)))
			((I_1)(B(7)))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst and_2 0 58(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_a))
			((I_1)(not_b(7)))
			((O)(wire(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_0 0 59(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((O)(wire(5)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst and_3 0 60(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(5)))
			((I_1)(sub_out(7)))
			((O)(wire(6)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst and_4 0 61(_comp .gate_package.and_gate)
		(_port
			((I_0)(a(7)))
			((I_1)(not_b(7)))
			((O)(wire(7)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst or_1 0 62(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(6)))
			((I_1)(wire(7)))
			((O)(wire(8)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst nor_0 0 67(_comp .gate_package.nor_gate)
		(_port
			((I_0)(wire(2)))
			((I_1)(wire(8)))
			((O)(a_gt_b))
		)
		(_use(_ent . nor_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int a_gt_b -1 0 11(_ent(_out))))
		(_port(_int a_lt_b -1 0 12(_ent(_out))))
		(_port(_int a_eq_b -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int not_b 2 0 28(_arch(_uni))))
		(_sig(_int not_a -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int sub_out 3 0 30(_arch(_uni))))
		(_sig(_int P 2 0 31(_arch(_uni))))
		(_sig(_int G 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 32(_array -1((_dto i 37 i 0)))))
		(_sig(_int wire 4 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 35(_scalar (_to i 0 i 7))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((a_eq_b)(wire(2))))(_simpleassign BUF)(_trgt(4))(_sens(10(2))))))
			(line__64(_arch 1 0 64(_assignment(_alias((a_lt_b)(wire(8))))(_simpleassign BUF)(_trgt(3))(_sens(10(8))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(2))(10(8))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 2 -1)
)
V 000045 55 8801          1640465196773 arch
(_unit VHDL(stage_2_comp 0 7(arch 0 16))
	(_version ve4)
	(_time 1640465196774 2021.12.25 22:46:36)
	(_source(\../src/stage2_comp.vhd\(\../src/gate_package.vhd\ VHDL i)))
	(_parameters tan)
	(_code 15121613144240031a16004c121617104313161343)
	(_ent
		(_time 1640465032868)
	)
	(_comp
		(magnitude_comparator_4bit
			(_object
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 21(_ent (_in))))
				(_port(_int i_a_gt_b -1 0 22(_ent (_in))))
				(_port(_int i_a_lt_b -1 0 23(_ent (_in))))
				(_port(_int i_a_eq_b -1 0 24(_ent (_in))))
				(_port(_int a_gt_B -1 0 25(_ent (_out))))
				(_port(_int a_eq_B -1 0 26(_ent (_out))))
				(_port(_int a_lt_B -1 0 27(_ent (_out))))
			)
		)
		(twos_complement
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int neg_A 2 0 34(_ent (_out))))
			)
		)
		(.gate_package.inverter
			(_object
				(_port(_int I -1 1 8(_ent (_in))))
				(_port(_int O -1 1 9(_ent (_out))))
			)
		)
		(.gate_package.and_gate
			(_object
				(_port(_int I_0 -1 1 34(_ent (_in))))
				(_port(_int I_1 -1 1 35(_ent (_in))))
				(_port(_int O -1 1 36(_ent (_out))))
			)
		)
		(.gate_package.and_generic
			(_object
				(_gen(_int WIDTH -2 1 69(_ent((i 4)))))
				(_port(_int I_0 -1 1 72(_ent (_in))))
				(_port(_int I_1 -1 1 73(_ent (_in))))
				(_port(_int I_2 -1 1 74(_ent (_in))))
				(_port(_int I_3 -1 1 75(_ent (_in))))
				(_port(_int I_4 -1 1 76(_ent (_in))))
				(_port(_int I_5 -1 1 77(_ent (_in))))
				(_port(_int I_6 -1 1 78(_ent (_in))))
				(_port(_int I_7 -1 1 79(_ent (_in))))
				(_port(_int O -1 1 80(_ent (_out))))
			)
		)
		(.gate_package.or_generic
			(_object
				(_gen(_int WIDTH -2 1 85(_ent((i 4)))))
				(_port(_int I_0 -1 1 88(_ent (_in))))
				(_port(_int I_1 -1 1 89(_ent (_in))))
				(_port(_int I_2 -1 1 90(_ent (_in))))
				(_port(_int I_3 -1 1 91(_ent (_in))))
				(_port(_int I_4 -1 1 92(_ent (_in))))
				(_port(_int I_5 -1 1 93(_ent (_in))))
				(_port(_int I_6 -1 1 94(_ent (_in))))
				(_port(_int I_7 -1 1 95(_ent (_in))))
				(_port(_int O -1 1 96(_ent (_out))))
			)
		)
		(.gate_package.or_gate
			(_object
				(_port(_int I_0 -1 1 43(_ent (_in))))
				(_port(_int I_1 -1 1 44(_ent (_in))))
				(_port(_int O -1 1 45(_ent (_out))))
			)
		)
		(.gate_package.nor_gate
			(_object
				(_port(_int I_0 -1 1 25(_ent (_in))))
				(_port(_int I_1 -1 1 26(_ent (_in))))
				(_port(_int O -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst magnitude_comparator_4bit_low 0 68(_comp magnitude_comparator_4bit)
		(_port
			((A)(comparator_in_A(d_3_0)))
			((B)(comparator_in_B(d_3_0)))
			((i_a_gt_b)((i 2)))
			((i_a_lt_b)((i 2)))
			((i_a_eq_b)((i 3)))
			((a_gt_B)(m_A_gt_B))
			((a_eq_B)(m_A_eq_B))
			((a_lt_B)(m_A_lt_B))
		)
		(_use(_ent . magnitude_comparator_4bit)
			(_port
				((A)(A))
				((B)(B))
				((i_a_gt_b)(i_a_gt_b))
				((i_a_lt_b)(i_a_lt_b))
				((i_a_eq_b)(i_a_eq_b))
				((a_gt_B)(a_gt_B))
				((a_eq_B)(a_eq_B))
				((a_lt_B)(a_lt_B))
			)
		)
	)
	(_inst magnitude_comparator_4bit_high 0 82(_comp magnitude_comparator_4bit)
		(_port
			((A)(A_high))
			((B)(B_high))
			((i_a_gt_b)(m_A_gt_B))
			((i_a_lt_b)(m_A_lt_B))
			((i_a_eq_b)(m_A_eq_B))
			((a_gt_B)(A_gt_B))
			((a_eq_B)(A_eq_B))
			((a_lt_B)(A_lt_B))
		)
		(_use(_ent . magnitude_comparator_4bit)
		)
	)
	(_inst twos_complement_inst0 0 94(_comp twos_complement)
		(_port
			((A)(A))
			((neg_A)(neg_A))
		)
		(_use(_ent . twos_complement)
		)
	)
	(_inst twos_complement_inst1 0 100(_comp twos_complement)
		(_port
			((A)(B))
			((neg_A)(neg_B))
		)
		(_use(_ent . twos_complement)
		)
	)
	(_inst INV0 0 111(_comp .gate_package.inverter)
		(_port
			((I)(A(7)))
			((O)(not_A))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV1 0 112(_comp .gate_package.inverter)
		(_port
			((I)(A_eq_B))
			((O)(not_A_eq_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst INV2 0 113(_comp .gate_package.inverter)
		(_port
			((I)(A_gt_B))
			((O)(not_A_gt_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND0 0 114(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(B(7)))
			((O)(wire(0)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND1 0 115(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(A_gt_B))
			((O)(wire(1)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND_GEN0 0 116(_comp .gate_package.and_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(B(7)))
			((I_1)(not_A_gt_B))
			((I_2)(not_A_eq_B))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(wire(2)))
		)
		(_use(_ent . and_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst OR_GEN0 0 117(_comp .gate_package.or_generic)
		(_gen
			((WIDTH)((i 3)))
		)
		(_port
			((I_0)(wire(0)))
			((I_1)(wire(1)))
			((I_2)(wire(2)))
			((I_3)((i 2)))
			((I_4)((i 2)))
			((I_5)((i 2)))
			((I_6)((i 2)))
			((I_7)((i 2)))
			((O)(A_gt_B_o_wire))
		)
		(_use(_ent . or_generic)
			(_gen
				((WIDTH)((i 3)))
			)
			(_port
				((I_0)(I_0))
				((I_1)(I_1))
				((I_2)(I_2))
				((I_3)(I_3))
				((I_4)(I_4))
				((I_5)(I_5))
				((I_6)(I_6))
				((I_7)(I_7))
				((O)(O))
			)
		)
	)
	(_inst INV3 0 122(_comp .gate_package.inverter)
		(_port
			((I)(B(7)))
			((O)(not_B))
		)
		(_use(_ent . inverter)
		)
	)
	(_inst AND2 0 123(_comp .gate_package.and_gate)
		(_port
			((I_0)(not_A))
			((I_1)(not_B))
			((O)(wire(3)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst AND3 0 124(_comp .gate_package.and_gate)
		(_port
			((I_0)(A(7)))
			((I_1)(B(7)))
			((O)(wire(4)))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst OR0 0 125(_comp .gate_package.or_gate)
		(_port
			((I_0)(wire(3)))
			((I_1)(wire(4)))
			((O)(wire(5)))
		)
		(_use(_ent . or_gate)
		)
	)
	(_inst AND4 0 126(_comp .gate_package.and_gate)
		(_port
			((I_0)(wire(5)))
			((I_1)(A_eq_B))
			((O)(A_eq_B_o_wire))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst NOR0 0 132(_comp .gate_package.nor_gate)
		(_port
			((I_0)(A_gt_B_o_wire))
			((I_1)(A_eq_B_o_wire))
			((O)(A_lt_B_o))
		)
		(_use(_ent . nor_gate)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int A_gt_B_o -1 0 11(_ent(_out))))
		(_port(_int A_lt_B_o -1 0 12(_ent(_out))))
		(_port(_int A_eq_B_o -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int m_A_gt_B -1 0 39(_arch(_uni))))
		(_sig(_int m_A_lt_B -1 0 40(_arch(_uni))))
		(_sig(_int m_A_eq_B -1 0 41(_arch(_uni))))
		(_sig(_int A_gt_B -1 0 43(_arch(_uni))))
		(_sig(_int A_lt_B -1 0 44(_arch(_uni))))
		(_sig(_int A_eq_B -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_high 3 0 47(_arch(_uni))))
		(_sig(_int B_high 3 0 48(_arch(_uni))))
		(_sig(_int A_gt_B_o_wire -1 0 50(_arch(_uni))))
		(_sig(_int A_eq_B_o_wire -1 0 51(_arch(_uni))))
		(_sig(_int not_A_eq_B -1 0 52(_arch(_uni))))
		(_sig(_int not_A_gt_B -1 0 53(_arch(_uni))))
		(_sig(_int not_a -1 0 54(_arch(_uni))))
		(_sig(_int not_b -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1((_dto i 5 i 0)))))
		(_sig(_int wire 4 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int neg_A 5 0 59(_arch(_uni))))
		(_sig(_int neg_B 5 0 59(_arch(_uni))))
		(_sig(_int comparator_in_A 5 0 61(_arch(_uni))))
		(_sig(_int comparator_in_B 5 0 62(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(11))(_sens(22(d_6_4))))))
			(line__81(_arch 1 0 81(_assignment(_trgt(12))(_sens(23(d_6_4))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(22))(_sens(17)(20)(0)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(23))(_sens(18)(21)(1)))))
			(line__119(_arch 4 0 119(_assignment(_alias((A_gt_B_o)(A_gt_B_o_wire)))(_simpleassign BUF)(_trgt(2))(_sens(13)))))
			(line__128(_arch 5 0 128(_assignment(_alias((A_eq_B_o)(A_eq_B_o_wire)))(_simpleassign BUF)(_trgt(4))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(gate_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 6 -1)
)
V 000045 55 634           1640465196783 arch
(_unit VHDL(xnor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196784 2021.12.25 22:46:36)
	(_source(\../src/xnor.vhd\))
	(_parameters tan)
	(_code 15121d12454217021612534f43131412111310121d)
	(_ent
		(_time 1640465032879)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 632           1640465196790 arch
(_unit VHDL(xor_gate 0 6(arch 0 14))
	(_version ve4)
	(_time 1640465196791 2021.12.25 22:46:36)
	(_source(\../src/xor.vhd\))
	(_parameters tan)
	(_code 25222d21767373307221327f7522212320222d2373)
	(_ent
		(_time 1640465032889)
	)
	(_object
		(_port(_int I_0 -1 0 8(_ent(_in))))
		(_port(_int I_1 -1 0 9(_ent(_in))))
		(_port(_int O -1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
