
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)

-- Running command `
                    verilog_defines -DUSE_POWER_PINS;
read_verilog -sv -lib /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v;

                    blackbox;
                    write_verilog -noattr -noexpr -nohex -nodec -defparam -blackboxes /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v;
                    ' --

1. Executing Verilog-2005 frontend: /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v
Parsing SystemVerilog input from `/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v' to AST representation.
verilog frontend filename /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v
Generating RTLIL representation for module `\sg13g2_Corner'.
Generating RTLIL representation for module `\sg13g2_Filler200'.
Generating RTLIL representation for module `\sg13g2_Filler400'.
Generating RTLIL representation for module `\sg13g2_Filler1000'.
Generating RTLIL representation for module `\sg13g2_Filler2000'.
Generating RTLIL representation for module `\sg13g2_Filler4000'.
Generating RTLIL representation for module `\sg13g2_Filler10000'.
Generating RTLIL representation for module `\sg13g2_IOPadIn'.
Generating RTLIL representation for module `\sg13g2_IOPadOut4mA'.
Generating RTLIL representation for module `\sg13g2_IOPadOut16mA'.
Generating RTLIL representation for module `\sg13g2_IOPadOut30mA'.
Generating RTLIL representation for module `\sg13g2_IOPadTriOut4mA'.
Generating RTLIL representation for module `\sg13g2_IOPadTriOut16mA'.
Generating RTLIL representation for module `\sg13g2_IOPadTriOut30mA'.
Generating RTLIL representation for module `\sg13g2_IOPadInOut4mA'.
Generating RTLIL representation for module `\sg13g2_IOPadInOut16mA'.
Generating RTLIL representation for module `\sg13g2_IOPadInOut30mA'.
Generating RTLIL representation for module `\sg13g2_IOPadAnalog'.
Generating RTLIL representation for module `\sg13g2_IOPadIOVss'.
Generating RTLIL representation for module `\sg13g2_IOPadIOVdd'.
Generating RTLIL representation for module `\sg13g2_IOPadVss'.
Generating RTLIL representation for module `\sg13g2_IOPadVdd'.
Successfully finished Verilog frontend.

2. Executing Verilog backend.
Dumping module `\sg13g2_Corner'.
Dumping module `\sg13g2_Filler1000'.
Dumping module `\sg13g2_Filler10000'.
Dumping module `\sg13g2_Filler200'.
Dumping module `\sg13g2_Filler2000'.
Dumping module `\sg13g2_Filler400'.
Dumping module `\sg13g2_Filler4000'.
Dumping module `\sg13g2_IOPadAnalog'.
Dumping module `\sg13g2_IOPadIOVdd'.
Dumping module `\sg13g2_IOPadIOVss'.
Dumping module `\sg13g2_IOPadIn'.
Dumping module `\sg13g2_IOPadInOut16mA'.
Dumping module `\sg13g2_IOPadInOut30mA'.
Dumping module `\sg13g2_IOPadInOut4mA'.
Dumping module `\sg13g2_IOPadOut16mA'.
Dumping module `\sg13g2_IOPadOut30mA'.
Dumping module `\sg13g2_IOPadOut4mA'.
Dumping module `\sg13g2_IOPadTriOut16mA'.
Dumping module `\sg13g2_IOPadTriOut30mA'.
Dumping module `\sg13g2_IOPadTriOut4mA'.
Dumping module `\sg13g2_IOPadVdd'.
Dumping module `\sg13g2_IOPadVss'.

End of script. Logfile hash: ad94e7e1fb, CPU: user 0.00s system 0.01s, MEM: 134.85 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)
Time spent: 55% 2x write_verilog (0 sec), 37% 2x read_verilog (0 sec), ...
