// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2026 Intel Corporation
 */

#include <linux/cacheflush.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/slab.h>

#include "ipu6.h"
#include "ipu6-bus.h"
#include "ipu6-dma.h"
#include "ipu6-fw-com.h"
#include "ipu6-isys.h"
#include "ipu6-isys-queue.h"
#include "ipu6-isys-video.h"
#include "ipu6-platform-regs.h"
#include "ipu4p-fw-isys.h"

static void start_sp(struct ipu6_bus_device *adev)
{
	struct ipu6_isys *isys = ipu6_bus_get_drvdata(adev);
	void __iomem *spc_regs_base = isys->pdata->base +
		isys->pdata->ipdata->hw_variant.spc_offset;
	u32 val = IPU6_ISYS_SPC_STATUS_START |
		IPU6_ISYS_SPC_STATUS_RUN |
		IPU6_ISYS_SPC_STATUS_CTRL_ICACHE_INVALIDATE;

	val |= isys->icache_prefetch ? IPU6_ISYS_SPC_STATUS_ICACHE_PREFETCH : 0;

	writel(val, spc_regs_base + IPU6_ISYS_REG_SPC_STATUS_CTRL);
}

static int query_sp(struct ipu6_bus_device *adev)
{
	struct ipu6_isys *isys = ipu6_bus_get_drvdata(adev);
	void __iomem *spc_regs_base = isys->pdata->base +
		isys->pdata->ipdata->hw_variant.spc_offset;
	u32 val;

	val = readl(spc_regs_base + IPU6_ISYS_REG_SPC_STATUS_CTRL);
	val &= IPU6_ISYS_SPC_STATUS_READY | IPU6_ISYS_SPC_STATUS_START;

	return val == IPU6_ISYS_SPC_STATUS_READY;
}

static int ipu4p_isys_fwcom_cfg_init(struct ipu6_isys *isys,
				     struct ipu6_fw_com_cfg *fwcom_cfg,
				     unsigned int num_streams)
{
	struct ipu6_fw_syscom_queue_config *input_queue_cfg;
	struct ipu6_fw_syscom_queue_config *output_queue_cfg;
	struct device *dev = &isys->adev->auxdev.dev;
	struct ipu4p_fw_isys_fw_config *isys_fw_cfg;
	u32 num_in_message_queues;
	unsigned int max_streams;
	unsigned int max_devq_size;
	unsigned int size;
	unsigned int i;

	max_streams = isys->pdata->ipdata->max_streams;
	max_devq_size = isys->pdata->ipdata->max_devq_size;
	num_in_message_queues = clamp(num_streams, 1U, max_streams);

	isys_fw_cfg = devm_kzalloc(dev, sizeof(*isys_fw_cfg), GFP_KERNEL);
	if (!isys_fw_cfg)
		return -ENOMEM;

	isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_PROXY] = 1;
	isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_DEV] = 1;
	isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_MSG] =
		num_in_message_queues;
	isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_PROXY] = 1;
	isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_DEV] = 0;
	isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_MSG] = 1;

	size = sizeof(*input_queue_cfg) *
		(IPU4P_BASE_MSG_SEND_QUEUES + num_in_message_queues);
	input_queue_cfg = devm_kzalloc(dev, size, GFP_KERNEL);
	if (!input_queue_cfg)
		return -ENOMEM;

	size = sizeof(*output_queue_cfg) * IPU4P_N_MAX_RECV_QUEUES;
	output_queue_cfg = devm_kzalloc(dev, size, GFP_KERNEL);
	if (!output_queue_cfg)
		return -ENOMEM;

	fwcom_cfg->input = input_queue_cfg;
	fwcom_cfg->output = output_queue_cfg;

	fwcom_cfg->num_input_queues =
		isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_PROXY] +
		isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_DEV] +
		isys_fw_cfg->num_send_queues[IPU4P_FW_ISYS_QUEUE_TYPE_MSG];

	fwcom_cfg->num_output_queues =
		isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_PROXY] +
		isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_DEV] +
		isys_fw_cfg->num_recv_queues[IPU4P_FW_ISYS_QUEUE_TYPE_MSG];

	for (i = 0; i < IPU4P_ISYS_MAX_STREAMS; i++) {
		if (i < num_in_message_queues)
			isys_fw_cfg->buffer_partition.num_gda_pages[i] =
				(IPU6_DEVICE_GDA_NR_PAGES *
				 IPU6_DEVICE_GDA_VIRT_FACTOR) /
				num_in_message_queues;
		else
			isys_fw_cfg->buffer_partition.num_gda_pages[i] = 0;
	}

	input_queue_cfg[IPU4P_BASE_PROXY_SEND_QUEUES].token_size =
		sizeof(struct ipu4p_fw_isys_proxy_send_token);
	input_queue_cfg[IPU4P_BASE_PROXY_SEND_QUEUES].queue_size =
		IPU4P_ISYS_SIZE_PROXY_SEND_QUEUE;

	input_queue_cfg[IPU4P_BASE_DEV_SEND_QUEUES].token_size =
		sizeof(struct ipu4p_fw_isys_send_token);
	input_queue_cfg[IPU4P_BASE_DEV_SEND_QUEUES].queue_size =
		max_devq_size;

	for (i = 0; i < num_in_message_queues; i++) {
		input_queue_cfg[IPU4P_BASE_MSG_SEND_QUEUES + i].token_size =
			sizeof(struct ipu4p_fw_isys_send_token);
		input_queue_cfg[IPU4P_BASE_MSG_SEND_QUEUES + i].queue_size =
			IPU4P_ISYS_SIZE_SEND_QUEUE;
	}

	output_queue_cfg[IPU4P_BASE_PROXY_RECV_QUEUES].token_size =
		sizeof(struct ipu4p_fw_isys_proxy_recv_token);
	output_queue_cfg[IPU4P_BASE_PROXY_RECV_QUEUES].queue_size =
		IPU4P_ISYS_SIZE_PROXY_RECV_QUEUE;

	output_queue_cfg[IPU4P_BASE_MSG_RECV_QUEUES].token_size =
		sizeof(struct ipu4p_fw_isys_recv_token);
	output_queue_cfg[IPU4P_BASE_MSG_RECV_QUEUES].queue_size =
		IPU4P_ISYS_SIZE_RECV_QUEUE;

	fwcom_cfg->dmem_addr = isys->pdata->ipdata->hw_variant.dmem_offset;
	fwcom_cfg->specific_addr = isys_fw_cfg;
	fwcom_cfg->specific_size = sizeof(*isys_fw_cfg);
	fwcom_cfg->dmem_syscom = true;

	return 0;
}

static int ipu4p_fw_isys_close(struct ipu6_isys *isys)
{
	struct device *dev = &isys->adev->auxdev.dev;
	int retry = IPU4P_ISYS_CLOSE_RETRY;
	unsigned long flags;
	void *fwctx;
	int ret;

	spin_lock_irqsave(&isys->power_lock, flags);
	ret = ipu6_fw_com_close(isys->fwctx);
	fwctx = isys->fwctx;
	isys->fwctx = NULL;
	spin_unlock_irqrestore(&isys->power_lock, flags);
	if (ret)
		dev_err(dev, "Device close failure: %d\n", ret);

	do {
		usleep_range(400, 500);
		ret = ipu6_fw_com_release(fwctx, 0);
		retry--;
	} while (ret && retry);

	if (ret) {
		dev_err(dev, "Device release time out %d\n", ret);
		spin_lock_irqsave(&isys->power_lock, flags);
		isys->fwctx = fwctx;
		spin_unlock_irqrestore(&isys->power_lock, flags);
	}

	return ret;
}

static void ipu4p_fw_isys_cleanup(struct ipu6_isys *isys)
{
	int ret;

	ret = ipu6_fw_com_release(isys->fwctx, 1);
	if (ret < 0)
		dev_warn(&isys->adev->auxdev.dev,
			 "Device busy, fw_com release failed.\n");
	isys->fwctx = NULL;
}

static int ipu4p_fw_isys_init(struct ipu6_isys *isys, unsigned int num_streams)
{
	struct device *dev = &isys->adev->auxdev.dev;
	int retry = IPU4P_ISYS_OPEN_RETRY;
	struct ipu6_fw_com_cfg fwcom_cfg = {
		.cell_start = start_sp,
		.cell_ready = query_sp,
		.buttress_boot_offset = 0,
		.dmem_syscom = true,
	};
	int ret;

	ret = ipu4p_isys_fwcom_cfg_init(isys, &fwcom_cfg, num_streams);
	if (ret)
		return ret;

	isys->fwctx = ipu6_fw_com_prepare(&fwcom_cfg, isys->adev,
					  isys->pdata->base);
	if (!isys->fwctx) {
		dev_err(dev, "isys fw com prepare failed\n");
		return -EIO;
	}

	ret = ipu6_fw_com_open(isys->fwctx);
	if (ret) {
		dev_err(dev, "isys fw com open failed %d\n", ret);
		ipu4p_fw_isys_cleanup(isys);
		return ret;
	}

	do {
		usleep_range(400, 500);
		if (ipu6_fw_com_ready(isys->fwctx))
			break;
		retry--;
	} while (retry > 0);

	if (!retry) {
		dev_err(dev, "isys port open ready failed\n");
		ipu4p_fw_isys_close(isys);
		return -ETIMEDOUT;
	}

	return 0;
}

static int ipu4p_send_cmd(struct ipu6_isys *isys,
			  const unsigned int stream_handle,
			  void *cpu_mapped_buf,
			  dma_addr_t dma_mapped_buf,
			  size_t size, u16 send_type)
{
	struct ipu6_fw_com_context *ctx = isys->fwctx;
	struct ipu4p_fw_isys_send_token *token;

	if (send_type >= N_IPU4P_FW_ISYS_SEND_TYPE)
		return -EINVAL;

	if (cpu_mapped_buf)
		clflush_cache_range(cpu_mapped_buf, size);

	token = ipu6_send_get_token(ctx, stream_handle +
				    IPU4P_BASE_MSG_SEND_QUEUES);
	if (!token)
		return -EBUSY;

	token->buf_handle = (unsigned long)cpu_mapped_buf;
	token->payload = dma_mapped_buf;
	token->send_type = send_type;
	token->stream_id = stream_handle;

	ipu6_send_put_token(ctx, stream_handle + IPU4P_BASE_MSG_SEND_QUEUES);

	return 0;
}

static int ipu4p_send_proxy_token(struct ipu6_isys *isys,
				 unsigned int req_id,
				 unsigned int region_index, u32 value)
{
	struct ipu6_fw_com_context *ctx = isys->fwctx;
	struct ipu4p_fw_isys_proxy_send_token *send_token;
	unsigned int timeout = 1000;
	int ret = -ETIMEDOUT;

	send_token = ipu6_send_get_token(ctx, IPU4P_BASE_PROXY_SEND_QUEUES);
	if (!send_token)
		return -EBUSY;

	send_token->request_id = req_id;
	send_token->region_index = region_index;
	send_token->offset = 0;
	send_token->value = value;
	ipu6_send_put_token(ctx, IPU4P_BASE_PROXY_SEND_QUEUES);

	do {
		struct ipu4p_fw_isys_proxy_recv_token *recv_token;

		usleep_range(100, 110);
		recv_token = ipu6_recv_get_token(ctx,
						 IPU4P_BASE_PROXY_RECV_QUEUES);
		if (!recv_token) {
			timeout--;
			continue;
		}

		if (recv_token->proxy_resp_info.request_id != req_id) {
			ret = -EIO;
		} else if (recv_token->proxy_resp_info.error_info.error) {
			ret = -EIO;
		} else {
			ret = 0;
		}

		ipu6_recv_put_token(ctx, IPU4P_BASE_PROXY_RECV_QUEUES);
		break;
	} while (timeout);

	return ret;
}

static int ipu4p_fw_isys_set_iwake_register(
	struct ipu6_isys *isys, enum ipu6_isys_iwake_register reg, u32 value)
{
	switch (reg) {
	case IPU6_ISYS_IWAKE_GDA_THRESHOLD:
		return ipu4p_send_proxy_token(isys, 0, 0, value);
	case IPU6_ISYS_IWAKE_GDA_ENABLE:
		return ipu4p_send_proxy_token(isys, 1, 1, value);
	case IPU6_ISYS_IWAKE_GDA_IRQ_CRITICAL_THRESHOLD:
	case IPU6_ISYS_IWAKE_GDA_MEMOPEN_THRESHOLD:
		return -EOPNOTSUPP;
	default:
		return -EINVAL;
	}
}

static int ipu4p_isys_isr_one(struct ipu6_bus_device *adev)
{
	struct ipu6_isys *isys = ipu6_bus_get_drvdata(adev);
	struct ipu4p_fw_isys_resp_info *fw_resp;
	struct ipu6_fw_isys_resp_info_abi resp = {};

	if (!isys->fwctx)
		return 1;

	fw_resp = ipu6_recv_get_token(isys->fwctx,
				      IPU4P_BASE_MSG_RECV_QUEUES);
	if (!fw_resp)
		return 1;

	resp.buf_id = fw_resp->buf_id;
	resp.pin.out_buf_id = fw_resp->pin.out_buf_id;
	resp.pin.addr = fw_resp->pin.addr;
	resp.pin.compress = fw_resp->pin.compress;
	resp.error_info.error = fw_resp->error_info.error;
	resp.error_info.error_details = fw_resp->error_info.error_details;
	resp.timestamp[0] = fw_resp->timestamp[0];
	resp.timestamp[1] = fw_resp->timestamp[1];
	resp.stream_handle = fw_resp->stream_handle;
	resp.type = fw_resp->type;
	resp.pin_id = fw_resp->pin_id;

	ipu6_isys_handle_response(adev, &resp);
	ipu6_recv_put_token(isys->fwctx, IPU4P_BASE_MSG_RECV_QUEUES);

	return 0;
}

static int ipu4p_isys_fw_pin_cfg(struct ipu6_isys_video *av,
				 struct ipu4p_fw_isys_stream_cfg *cfg)
{
	struct media_pad *src_pad = media_pad_remote_pad_first(&av->pad);
	struct v4l2_subdev *sd = media_entity_to_v4l2_subdev(src_pad->entity);
	struct v4l2_subdev_state *state =
		v4l2_subdev_get_locked_active_state(sd);
	struct ipu4p_fw_isys_input_pin_info *input_pin;
	struct ipu4p_fw_isys_output_pin_info *output_pin;
	struct ipu6_isys_stream *stream = av->stream;
	struct ipu6_isys_queue *aq = &av->aq;
	struct v4l2_mbus_framefmt fmt;
	const struct ipu6_isys_pixelformat *pfmt =
		ipu6_isys_get_isys_format(ipu6_isys_get_format(av), 0);
	unsigned int input_pins;
	unsigned int output_pins;
	u32 src_stream;

	if (cfg->nof_input_pins >= IPU4P_MAX_IPINS ||
	    cfg->nof_output_pins >= IPU4P_MAX_OPINS)
		return -EINVAL;

	input_pins = cfg->nof_input_pins++;

	src_stream = ipu6_isys_get_src_stream_by_src_pad(sd, src_pad->index);
	fmt = *v4l2_subdev_state_get_format(state, src_pad->index, src_stream);

	input_pin = &cfg->input_pins[input_pins];
	input_pin->input_res.width = fmt.width;
	input_pin->input_res.height = fmt.height;
	input_pin->dt = av->dt;
	input_pin->bits_per_pix = pfmt->bpp_packed;
	input_pin->mapped_dt = N_IPU4P_FW_ISYS_MIPI_DATA_TYPE;
	input_pin->mipi_store_mode = (pfmt->bpp == pfmt->bpp_packed) ?
		IPU4P_FW_ISYS_MIPI_STORE_MODE_DISCARD_LONG_HEADER :
		IPU4P_FW_ISYS_MIPI_STORE_MODE_NORMAL;

	output_pins = cfg->nof_output_pins++;
	aq->fw_output = output_pins;
	stream->output_pins_queue[output_pins] = aq;

	output_pin = &cfg->output_pins[output_pins];
	output_pin->input_pin_id = input_pins;
	output_pin->output_res.width = ipu6_isys_get_frame_width(av);
	output_pin->output_res.height = ipu6_isys_get_frame_height(av);
	output_pin->stride = ipu6_isys_get_bytes_per_line(av);
	output_pin->watermark_in_lines = 0;
	output_pin->payload_buf_size = 0;
	output_pin->send_irq = 1;
	output_pin->link_id = IPU4P_FW_ISYS_LINK_OFFLINE;
	output_pin->reserve_compression = 0;
	output_pin->ft = pfmt->css_pixelformat;

	if (pfmt->bpp != pfmt->bpp_packed)
		output_pin->pt = IPU4P_FW_ISYS_PIN_TYPE_RAW_SOC;
	else
		output_pin->pt = IPU4P_FW_ISYS_PIN_TYPE_MIPI;

	return 0;
}

static void ipu4p_dump_stream_cfg(struct device *dev, struct isys_fw_msgs *msg)
{
	struct ipu4p_fw_isys_stream_cfg *cfg = &msg->ipu4p.stream;
	unsigned int i;

	dev_dbg(dev, "IPU4P ISYS stream cfg: src=%u vc=%u in_pins=%u out_pins=%u\n",
		cfg->src, cfg->vc, cfg->nof_input_pins, cfg->nof_output_pins);

	for (i = 0; i < cfg->nof_input_pins; i++)
		dev_dbg(dev, "  input[%u]: %ux%u dt=0x%x bpp=%u\n",
			i, cfg->input_pins[i].input_res.width,
			cfg->input_pins[i].input_res.height,
			cfg->input_pins[i].dt,
			cfg->input_pins[i].bits_per_pix);

	for (i = 0; i < cfg->nof_output_pins; i++)
		dev_dbg(dev, "  output[%u]: %ux%u stride=%u pt=%u ft=%u\n",
			i, cfg->output_pins[i].output_res.width,
			cfg->output_pins[i].output_res.height,
			cfg->output_pins[i].stride,
			cfg->output_pins[i].pt,
			cfg->output_pins[i].ft);
}

static int ipu4p_fw_isys_prepare_stream_cfg(struct ipu6_isys_video *av,
					    struct isys_fw_msgs *msg)
{
	struct ipu4p_fw_isys_stream_cfg *stream_cfg = &msg->ipu4p.stream;
	struct device *dev = &av->isys->adev->auxdev.dev;
	struct ipu6_isys_stream *stream = av->stream;
	struct ipu6_isys_queue *aq;

	memset(stream_cfg, 0, sizeof(*stream_cfg));
	stream_cfg->src = stream->stream_source;
	stream_cfg->vc = stream->vc;
	stream_cfg->isl_use = IPU4P_FW_ISYS_USE_NO_ISL_NO_ISA;

	list_for_each_entry(aq, &stream->queues, node) {
		struct ipu6_isys_video *__av = ipu6_isys_queue_to_video(aq);
		int ret;

		ret = ipu4p_isys_fw_pin_cfg(__av, stream_cfg);
		if (ret < 0)
			return ret;
	}

	stream->nr_output_pins = stream_cfg->nof_output_pins;

	ipu4p_dump_stream_cfg(dev, msg);

	return 0;
}

static void ipu4p_isys_buf_to_fw_frame_buf_pin(struct vb2_buffer *vb,
					       struct ipu4p_fw_isys_frame_buff_set *set)
{
	struct ipu6_isys_queue *aq = vb2_queue_to_isys_queue(vb->vb2_queue);
	struct vb2_v4l2_buffer *vvb = to_vb2_v4l2_buffer(vb);
	struct ipu6_isys_video_buffer *ivb =
		vb2_buffer_to_ipu6_isys_video_buffer(vvb);

	set->output_pins[aq->fw_output].addr = ivb->dma_addr;
	set->output_pins[aq->fw_output].out_buf_id = (u64)(uintptr_t)set;
}

static void ipu4p_prepare_buf_set(struct isys_fw_msgs *msg,
				  struct ipu6_isys_stream *stream,
				  struct ipu6_isys_buffer_list *bl)
{
	struct ipu4p_fw_isys_frame_buff_set *set = &msg->ipu4p.frame;
	struct ipu6_isys_buffer *ib;

	WARN_ON(!bl->nbufs);

	memset(set, 0, sizeof(*set));
	set->send_irq_sof = 1;
	set->send_resp_sof = 1;
	set->send_irq_capture_ack = 0;
	set->send_irq_capture_done = 0;
	set->send_resp_eof = 0;
	set->send_irq_eof = 0;
	set->frame_counter = atomic_fetch_inc(&stream->buf_id) % 256;

	list_for_each_entry(ib, &bl->head, head) {
		struct vb2_buffer *vb = ipu6_isys_buffer_to_vb2_buffer(ib);

		ipu4p_isys_buf_to_fw_frame_buf_pin(vb, set);
	}
}

static void ipu4p_dump_frame_buf_set(struct device *dev,
				     struct isys_fw_msgs *msg,
				     unsigned int outputs)
{
	struct ipu4p_fw_isys_frame_buff_set *set = &msg->ipu4p.frame;
	unsigned int i;

	dev_dbg(dev, "IPU4P frame buff set: fid=%u outputs=%u\n",
		set->frame_counter, outputs);
	for (i = 0; i < outputs; i++)
		dev_dbg(dev, "  pin[%u]: addr=0x%x token=0x%llx\n",
			i, set->output_pins[i].addr,
			set->output_pins[i].out_buf_id);
}

static int ipu4p_stream_open(struct ipu6_isys *isys,
			     const unsigned int stream_handle,
			     struct isys_fw_msgs *msg)
{
	return ipu4p_send_cmd(isys, stream_handle, &msg->ipu4p.stream,
			      msg->dma_addr, sizeof(msg->ipu4p.stream),
			      IPU4P_FW_ISYS_SEND_TYPE_STREAM_OPEN);
}

static int ipu4p_stream_start(struct ipu6_isys *isys,
			      const unsigned int stream_handle,
			      struct isys_fw_msgs *msg, bool capture)
{
	if (!capture)
		return ipu4p_send_cmd(isys, stream_handle, NULL, 0, 0,
				      IPU4P_FW_ISYS_SEND_TYPE_STREAM_START);

	return ipu4p_send_cmd(isys, stream_handle, &msg->ipu4p.frame,
			      msg->dma_addr, sizeof(msg->ipu4p.frame),
			      IPU4P_FW_ISYS_SEND_TYPE_STREAM_START_AND_CAPTURE);
}

static int ipu4p_stream_capture(struct ipu6_isys *isys,
				const unsigned int stream_handle,
				struct isys_fw_msgs *msg)
{
	return ipu4p_send_cmd(isys, stream_handle, &msg->ipu4p.frame,
			      msg->dma_addr, sizeof(msg->ipu4p.frame),
			      IPU4P_FW_ISYS_SEND_TYPE_STREAM_CAPTURE);
}

static int ipu4p_stream_flush(struct ipu6_isys *isys,
			      const unsigned int stream_handle)
{
	return ipu4p_send_cmd(isys, stream_handle, NULL, 0, 0,
			      IPU4P_FW_ISYS_SEND_TYPE_STREAM_FLUSH);
}

static int ipu4p_stream_close(struct ipu6_isys *isys,
			      const unsigned int stream_handle)
{
	return ipu4p_send_cmd(isys, stream_handle, NULL, 0, 0,
			      IPU4P_FW_ISYS_SEND_TYPE_STREAM_CLOSE);
}

const struct ipu6_fw_isys_ops ipu4p_fw_isys_ops = {
	.init = ipu4p_fw_isys_init,
	.close = ipu4p_fw_isys_close,
	.isr_one = ipu4p_isys_isr_one,
	.set_iwake_register = ipu4p_fw_isys_set_iwake_register,
	.cleanup = ipu4p_fw_isys_cleanup,
	.send_cmd = ipu4p_send_cmd,
	.prepare_stream_cfg = ipu4p_fw_isys_prepare_stream_cfg,
	.prepare_buf_set = ipu4p_prepare_buf_set,
	.stream_open = ipu4p_stream_open,
	.stream_start = ipu4p_stream_start,
	.stream_capture = ipu4p_stream_capture,
	.stream_flush = ipu4p_stream_flush,
	.stream_close = ipu4p_stream_close,
	.dump_stream_cfg = ipu4p_dump_stream_cfg,
	.dump_frame_buf_set = ipu4p_dump_frame_buf_set,
};
