// Seed: 470375973
module module_0 (
    input  wor   id_0,
    input  wire  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wand  id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    input tri  id_1
);
  final $clog2(12);
  ;
  generate
    logic id_3 = -1;
  endgenerate
endmodule
module module_3 (
    output uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input uwire id_3,
    inout uwire id_4,
    output supply0 id_5,
    output supply0 id_6
);
  assign id_4 = $realtime;
  module_2 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
