# By connector pin #


## P1 ##


* 1: GND
* 2: GND
* 3: VDD
* 4: VDD
* 5: GND
* 6: NRST
* 7: PC1 ETH\_MDC / ADC123\_IN11
* 8: PC0 OTG\_HS\_ULPI\_STP / ADC123\_IN10
* 9: PC3 SPI2\_MOSI / I2S2\_SD / OTG\_HS\_ULPI\_NXT / ETH\_MII\_TX\_CLK / ADC123\_IN13
* 10: PC2 SPI2\_MISO / OTG\_HS\_ULPI\_DIR / TH\_MII\_TXD2 / I2S2ext\_SD / ADC123\_IN12
* 11: PA1 USART2\_RTS / USART4\_RX / ETH\_RMII\_REF\_CLK / ETH\_MII\_RX\_CLK / TIM5\_CH2 / TIMM2\_CH2 / ADC123\_IN1
* 12: PA0-WKUP USART2\_CTS / USART4\_TX / ETH\_MII\_CRS / TIM2\_CH1\_ETR / TIM5\_CH1 / TIM8\_ETR / ADC123\_IN0 / WKUP
* 13: PA3 USART2\_RX / TIM5\_CH4 / TIM9\_CH2 / TIM2\_CH4 / OTG\_HS\_ULPI\_D0 / ETH\_MII\_COL / ADC123\_IN3
* 14: PA2 USART2\_TX / TIM5\_CH3 / TIM9\_CH1 / TIM2\_CH3 / ETH\_MDIO / ADC123\_IN2
* 15: PA5 SPI1\_SCK / OTG\_HS\_ULPI\_CK / TIM2\_CH1\_ETR / TIM8\_CHIN / ADC12\_IN5 / DAC2\_OUT
* 16: PA4 SPI1\_NSS / SPI3\_NSS / USART2\_CK / DCMI\_HSYNC / OTG\_HS\_SOF / I2S3\_WS / ADC12\_IN4 / DAC1\_OUT
* 17: PA7 SPI1\_MOSI / TIM8\_CH1N / TIM14\_CH1 / TIM3\_CH2 / ETH\_MII\_RX\_DV / TIM1\_CH1N / RMII\_CRS\_DV / ADC12\_IN7
* 18: PA6 SPI1\_MISO / TIM8\_BKIN / TIM13\_CH1 / DCMI\_PIXCLK / TIM3\_CH1 / TIM1\_BKIN / ADC12\_IN6
* 19: PC5 ETH\_RMII\_RX\_D1 / ETH\_MII\_RX\_D1 / ADC12\_IN15
* 20: PC4 ETH\_RMII\_RX\_D0 / ETH\_MII\_RX\_D0 / ADC12\_IN14
* 21: PB1 TIM3\_CH4 / TIM8\_CH3N / OTG\_HS\_ULPI\_D2 / ETH\_MII\_RXD3 / OTG\_HS\_INTN / TIM1\_CH3N / ADC12\_IN9
* 22: PB0 TIM3\_CH3 / TIM8\_CH2N / OTG\_HS\_ULPI\_D1 / ETH\_MII\_RXD2 / TIM1\_CH2N / ADC12\_IN8
* 23: GND
* 24: PB2
* 25: PE7 FSMC\_D4 / TIM1\_ETR
* 26: PE8 FSMC\_D5 / TIM1\_CH1N
* 27: PE9 FSMC\_D6 / TIM1\_CH1
* 28: PE10 FSMC\_D7 / TIM1\_CH2N
* 29: PE11 FSMC\_D8 / TIM1\_CH2
* 30: PE12 FSMC\_D9 / TIM1\_CH3N
* 31: PE13 FSMC\_D10 / TIM1\_CH3
* 32: PE14 FSMC\_D11 / TIM1\_CH4
* 33: PE15 FSMC\_D12 / TIM1\_BKIN
* 34: PB10 SPI2\_SCK / I2S2\_CK / I2C2\_SCL / USART3\_TX / OTG\_HS\_ULPI\_D3 / ETH\_MII\_RX\_ER / OTG\_HS\_SCL / TIM2\_CH3
* 35: PB11 I2C2\_SDA / USART3\_RX / OTG\_HS\_ULPI\_D4 / ETH\_RMII\_TX\_EN / ETH\_MII\_TX\_EN / OTG\_HS\_SDA / TIM2\_CH4
* 36: PB12 SPI2\_NSS / I2S2\_WS / I2C2\_SMBA / USART3\_CK / TIM1\_BKIN / CAN2\_RX / OTG\_HS\_ULPI\_D5 / ETH\_RMII\_TXD0 / ETH\_MII\_TXD0 / OTG\_HS\_ID
* 37: PB13 SPI2\_SCK / I2S2\_CK / USART3\_CTS / TIM1\_CH1N / CAN2\_TX / OTG\_HS\_ULPI\_D6 / ETH\_RMII\_TXD1 / ETH\_MII\_TXD1 / OTG\_HS\_VBUS
* 38: PB14 SPI2\_MISO / TIM1\_CH2N / TIM12\_CH1 / OTG\_HS\_DM / USART3\_RTS / TIM8\_CH2N / I2S2ext\_SD
* 39: PB15 SPI2\_MOSI / I2S2\_SD / TIM1\_CH3N / TIM8\_CH3N / TIM12\_CH2 / OTG\_HS\_DP
* 40: PD8 FSMC\_D13 / USART3\_TX
* 41: PD9 FSMC\_D14 / USART3\_RX
* 42: PD10 FSMC\_D15 / USART3\_CK
* 43: PD11 FSMC\_A16 / USART3\_CTS
* 44: PD12 FSMC\_A17 / TIM4\_CH1 / USART3\_RTS
* 45: PD13 FSMC\_A18 / TIM4\_CH2
* 46: PD14 FSMC\_D0 / TIM4\_CH3
* 47: PD15 FSMC\_D1 / TIM4\_CH4
* 48: NC
* 49: GND
* 50: GND

## P2 ##


* 1: GND
* 2: GND
* 3: 5V
* 4: 5V
* 5: 3V
* 6: 3V
* 7: PH0 OSC\_IN
* 8: PH1 OSC\_OUT
* 9: PC14 OSC32\_IN
* 10: PC15 OSC32\_OUT
* 11: PE6 TRACED3 / FSMC\_A22 / TIM9\_CH2 / DCMI\_D7
* 12: PC13 RTC\_AF1
* 13: PE4 TRACED1 / FSMC\_A20 / DCMI\_D4
* 14: PE5 TRACED2 / FSMC\_A21 / TIM9\_CH1 / DCMI\_D6
* 15: PE2 TRACECLK / FSMC\_A23 / ETH\_MII\_TXD3
* 16: PE3 TRACED0 / FSMC\_A19
* 17: PE0 TIM4\_ETR / FSMC\_NBL0 / DCMI\_D2
* 18: PE1 FSMC\_NBL1 / DCMI\_D3
* 19: PB8 TIM4\_CH3 / SDIO\_D4 / TIM10\_CH1 / DCMI\_D6 / OTG\_FS\_SCL / ETH\_MII\_TXD3 / I2C1\_SCL / CAN1\_RX
* 20: PB9 SPI2\_NSS / I2S2\_WS / TIM4\_CH4 / TIM11\_CH1 / OTG\_FS\_SDA / SDIO\_D5 / DCMI\_D7 / I2C1\_SDA / CAN1\_TX
* 21: BOOT0 VPP
* 22: VDD
* 23: PB6 I2C1\_SCL / TIM4\_CH1 / CAN2\_TX / OTG\_FS\_INTN / DCMI\_D5 / USART1\_TX
* 24: PB7 I2C1\_SDA / FSMC\_NL / DCMI\_VSYNC / USART1\_RX / TIM4\_CH2
* 25: PB4 NJTRST / SPI3\_MISO / TIM3\_CH1 / SPI1\_MISO / I2S3ext\_SD
* 26: PB5 I2C1\_SMBA / CAN2\_RX / OTG\_HS\_ULPI\_D7 / ETH\_PPS\_OUT / TIM3\_CH2 / SPI1\_MOSI / SPI3\_MOSI / DCMI\_D10 / I2S3\_SD
* 27: PD7 USART2\_CK / FSMC\_NE1 / FSMC\_NCE2
* 28: PB3 JTDO / TRACESWO / SPI3\_SCK / I2S3\_CK / TIM2\_CH2 / SPI1\_SCK
* 29: PD5 FSMC\_NWE / USART2\_TX
* 30: PD6 FSMC\_NWAIT / USART2\_RX
* 31: PD3 FSMC\_CLK / USART2\_CTS
* 32: PD4 FSMC\_NOE / USART2\_RTS
* 33: PD1 FSMC\_D3 / CAN1\_TX
* 34: PD2 TIM3\_ETR / UART5\_RX / SDIO\_CMD  / DCMI\_D11
* 35: PC12 UART5\_TX / SDIO\_CK / DCMI\_D9 / SPI3\_MOSI / I2S3\_SD / USART3\_CK
* 36: PD0 FSMC\_D2 / CAN1\_RX
* 37: PC10 SPI3\_SCK / I2S3\_CK / UART4\_TX / SDIO\_D2 / DCMI\_D8 / USART3\_TX
* 38: PC11 UART4\_RX / SPI3\_MISO / SDIO\_D3 / DCMI\_D4 / USART3\_RX / I2S3ext\_SD
* 39: PA14 JTCK-SWCLK
* 40: PA15 JTDI / SPI3\_NSS / I2S3\_WS / TIM2\_CH1\_ETR / SPI1\_NSS
* 41: PA10 USART1\_RX / TIM1\_CH3 / OTG\_FS\_ID / DCMI\_D1
* 42: PA13 JTMS-SWDIO
* 43: PA8 MCO1 / USART1\_CK / TIM1\_CH1 / I2C3\_SCL / OTG\_FS\_SOF
* 44: PA9 USART1\_TX / TIM1\_CH2 / I2C3\_SMBA / DCMI\_D0 / OTG\_FS\_VBUS
* 45: PC8 TIM8\_CH3 / SDIO\_D0 / TIM3\_CH3 / USART6\_CK / DCMI\_D2
* 46: PC9 I2S\_CKIN / MCO2 / TIM8\_CH4 / SDIO\_D1 / I2C3\_SDA / DCMI\_D3 / TIM3\_CH4
* 47: PC6 I2S2\_MCK / TIM8\_CH1 / SDIO\_D6 / USART6\_TX / DCMI\_D0 / TIM3\_CH1
* 48: PC7 I2S3\_MCK / TIM8\_CH2 / SDIO\_D7 / USART6\_RX / DCMI\_D1 / TIM3\_CH2
* 49: GND
* 50: GND


# By port #


* 3V:
    * P2 5 3V
    * P2 6 3V
* 5V:
    * P2 3 5V
    * P2 4 5V
* BOOT:
    * P2 21 BOOT0 VPP
* GND:
    * P1 1 GND
    * P1 2 GND
    * P1 5 GND
    * P1 23 GND
    * P1 49 GND
    * P1 50 GND
    * P2 1 GND
    * P2 2 GND
    * P2 49 GND
    * P2 50 GND
* NC:
    * P1 48 NC
* NRST:
    * P1 6 NRST
* PA:
    * P1 12 PA0-WKUP USART2\_CTS / USART4\_TX / ETH\_MII\_CRS / TIM2\_CH1\_ETR / TIM5\_CH1 / TIM8\_ETR / ADC123\_IN0 / WKUP
    * P1 11 PA1 USART2\_RTS / USART4\_RX / ETH\_RMII\_REF\_CLK / ETH\_MII\_RX\_CLK / TIM5\_CH2 / TIMM2\_CH2 / ADC123\_IN1
    * P1 14 PA2 USART2\_TX / TIM5\_CH3 / TIM9\_CH1 / TIM2\_CH3 / ETH\_MDIO / ADC123\_IN2
    * P1 13 PA3 USART2\_RX / TIM5\_CH4 / TIM9\_CH2 / TIM2\_CH4 / OTG\_HS\_ULPI\_D0 / ETH\_MII\_COL / ADC123\_IN3
    * P1 16 PA4 SPI1\_NSS / SPI3\_NSS / USART2\_CK / DCMI\_HSYNC / OTG\_HS\_SOF / I2S3\_WS / ADC12\_IN4 / DAC1\_OUT
    * P1 15 PA5 SPI1\_SCK / OTG\_HS\_ULPI\_CK / TIM2\_CH1\_ETR / TIM8\_CHIN / ADC12\_IN5 / DAC2\_OUT
    * P1 18 PA6 SPI1\_MISO / TIM8\_BKIN / TIM13\_CH1 / DCMI\_PIXCLK / TIM3\_CH1 / TIM1\_BKIN / ADC12\_IN6
    * P1 17 PA7 SPI1\_MOSI / TIM8\_CH1N / TIM14\_CH1 / TIM3\_CH2 / ETH\_MII\_RX\_DV / TIM1\_CH1N / RMII\_CRS\_DV / ADC12\_IN7
    * P2 43 PA8 MCO1 / USART1\_CK / TIM1\_CH1 / I2C3\_SCL / OTG\_FS\_SOF
    * P2 44 PA9 USART1\_TX / TIM1\_CH2 / I2C3\_SMBA / DCMI\_D0 / OTG\_FS\_VBUS
    * P2 41 PA10 USART1\_RX / TIM1\_CH3 / OTG\_FS\_ID / DCMI\_D1
    * P2 42 PA13 JTMS-SWDIO
    * P2 39 PA14 JTCK-SWCLK
    * P2 40 PA15 JTDI / SPI3\_NSS / I2S3\_WS / TIM2\_CH1\_ETR / SPI1\_NSS
* PB:
    * P1 22 PB0 TIM3\_CH3 / TIM8\_CH2N / OTG\_HS\_ULPI\_D1 / ETH\_MII\_RXD2 / TIM1\_CH2N / ADC12\_IN8
    * P1 21 PB1 TIM3\_CH4 / TIM8\_CH3N / OTG\_HS\_ULPI\_D2 / ETH\_MII\_RXD3 / OTG\_HS\_INTN / TIM1\_CH3N / ADC12\_IN9
    * P1 24 PB2
    * P1 34 PB10 SPI2\_SCK / I2S2\_CK / I2C2\_SCL / USART3\_TX / OTG\_HS\_ULPI\_D3 / ETH\_MII\_RX\_ER / OTG\_HS\_SCL / TIM2\_CH3
    * P1 35 PB11 I2C2\_SDA / USART3\_RX / OTG\_HS\_ULPI\_D4 / ETH\_RMII\_TX\_EN / ETH\_MII\_TX\_EN / OTG\_HS\_SDA / TIM2\_CH4
    * P1 36 PB12 SPI2\_NSS / I2S2\_WS / I2C2\_SMBA / USART3\_CK / TIM1\_BKIN / CAN2\_RX / OTG\_HS\_ULPI\_D5 / ETH\_RMII\_TXD0 / ETH\_MII\_TXD0 / OTG\_HS\_ID
    * P1 37 PB13 SPI2\_SCK / I2S2\_CK / USART3\_CTS / TIM1\_CH1N / CAN2\_TX / OTG\_HS\_ULPI\_D6 / ETH\_RMII\_TXD1 / ETH\_MII\_TXD1 / OTG\_HS\_VBUS
    * P1 38 PB14 SPI2\_MISO / TIM1\_CH2N / TIM12\_CH1 / OTG\_HS\_DM / USART3\_RTS / TIM8\_CH2N / I2S2ext\_SD
    * P1 39 PB15 SPI2\_MOSI / I2S2\_SD / TIM1\_CH3N / TIM8\_CH3N / TIM12\_CH2 / OTG\_HS\_DP
    * P2 28 PB3 JTDO / TRACESWO / SPI3\_SCK / I2S3\_CK / TIM2\_CH2 / SPI1\_SCK
    * P2 25 PB4 NJTRST / SPI3\_MISO / TIM3\_CH1 / SPI1\_MISO / I2S3ext\_SD
    * P2 26 PB5 I2C1\_SMBA / CAN2\_RX / OTG\_HS\_ULPI\_D7 / ETH\_PPS\_OUT / TIM3\_CH2 / SPI1\_MOSI / SPI3\_MOSI / DCMI\_D10 / I2S3\_SD
    * P2 23 PB6 I2C1\_SCL / TIM4\_CH1 / CAN2\_TX / OTG\_FS\_INTN / DCMI\_D5 / USART1\_TX
    * P2 24 PB7 I2C1\_SDA / FSMC\_NL / DCMI\_VSYNC / USART1\_RX / TIM4\_CH2
    * P2 19 PB8 TIM4\_CH3 / SDIO\_D4 / TIM10\_CH1 / DCMI\_D6 / OTG\_FS\_SCL / ETH\_MII\_TXD3 / I2C1\_SCL / CAN1\_RX
    * P2 20 PB9 SPI2\_NSS / I2S2\_WS / TIM4\_CH4 / TIM11\_CH1 / OTG\_FS\_SDA / SDIO\_D5 / DCMI\_D7 / I2C1\_SDA / CAN1\_TX
* PC:
    * P1 8 PC0 OTG\_HS\_ULPI\_STP / ADC123\_IN10
    * P1 7 PC1 ETH\_MDC / ADC123\_IN11
    * P1 10 PC2 SPI2\_MISO / OTG\_HS\_ULPI\_DIR / TH\_MII\_TXD2 / I2S2ext\_SD / ADC123\_IN12
    * P1 9 PC3 SPI2\_MOSI / I2S2\_SD / OTG\_HS\_ULPI\_NXT / ETH\_MII\_TX\_CLK / ADC123\_IN13
    * P1 20 PC4 ETH\_RMII\_RX\_D0 / ETH\_MII\_RX\_D0 / ADC12\_IN14
    * P1 19 PC5 ETH\_RMII\_RX\_D1 / ETH\_MII\_RX\_D1 / ADC12\_IN15
    * P2 47 PC6 I2S2\_MCK / TIM8\_CH1 / SDIO\_D6 / USART6\_TX / DCMI\_D0 / TIM3\_CH1
    * P2 48 PC7 I2S3\_MCK / TIM8\_CH2 / SDIO\_D7 / USART6\_RX / DCMI\_D1 / TIM3\_CH2
    * P2 45 PC8 TIM8\_CH3 / SDIO\_D0 / TIM3\_CH3 / USART6\_CK / DCMI\_D2
    * P2 46 PC9 I2S\_CKIN / MCO2 / TIM8\_CH4 / SDIO\_D1 / I2C3\_SDA / DCMI\_D3 / TIM3\_CH4
    * P2 37 PC10 SPI3\_SCK / I2S3\_CK / UART4\_TX / SDIO\_D2 / DCMI\_D8 / USART3\_TX
    * P2 38 PC11 UART4\_RX / SPI3\_MISO / SDIO\_D3 / DCMI\_D4 / USART3\_RX / I2S3ext\_SD
    * P2 35 PC12 UART5\_TX / SDIO\_CK / DCMI\_D9 / SPI3\_MOSI / I2S3\_SD / USART3\_CK
    * P2 12 PC13 RTC\_AF1
    * P2 9 PC14 OSC32\_IN
    * P2 10 PC15 OSC32\_OUT
* PD:
    * P1 40 PD8 FSMC\_D13 / USART3\_TX
    * P1 41 PD9 FSMC\_D14 / USART3\_RX
    * P1 42 PD10 FSMC\_D15 / USART3\_CK
    * P1 43 PD11 FSMC\_A16 / USART3\_CTS
    * P1 44 PD12 FSMC\_A17 / TIM4\_CH1 / USART3\_RTS
    * P1 45 PD13 FSMC\_A18 / TIM4\_CH2
    * P1 46 PD14 FSMC\_D0 / TIM4\_CH3
    * P1 47 PD15 FSMC\_D1 / TIM4\_CH4
    * P2 36 PD0 FSMC\_D2 / CAN1\_RX
    * P2 33 PD1 FSMC\_D3 / CAN1\_TX
    * P2 34 PD2 TIM3\_ETR / UART5\_RX / SDIO\_CMD  / DCMI\_D11
    * P2 31 PD3 FSMC\_CLK / USART2\_CTS
    * P2 32 PD4 FSMC\_NOE / USART2\_RTS
    * P2 29 PD5 FSMC\_NWE / USART2\_TX
    * P2 30 PD6 FSMC\_NWAIT / USART2\_RX
    * P2 27 PD7 USART2\_CK / FSMC\_NE1 / FSMC\_NCE2
* PE:
    * P1 25 PE7 FSMC\_D4 / TIM1\_ETR
    * P1 26 PE8 FSMC\_D5 / TIM1\_CH1N
    * P1 27 PE9 FSMC\_D6 / TIM1\_CH1
    * P1 28 PE10 FSMC\_D7 / TIM1\_CH2N
    * P1 29 PE11 FSMC\_D8 / TIM1\_CH2
    * P1 30 PE12 FSMC\_D9 / TIM1\_CH3N
    * P1 31 PE13 FSMC\_D10 / TIM1\_CH3
    * P1 32 PE14 FSMC\_D11 / TIM1\_CH4
    * P1 33 PE15 FSMC\_D12 / TIM1\_BKIN
    * P2 17 PE0 TIM4\_ETR / FSMC\_NBL0 / DCMI\_D2
    * P2 18 PE1 FSMC\_NBL1 / DCMI\_D3
    * P2 15 PE2 TRACECLK / FSMC\_A23 / ETH\_MII\_TXD3
    * P2 16 PE3 TRACED0 / FSMC\_A19
    * P2 13 PE4 TRACED1 / FSMC\_A20 / DCMI\_D4
    * P2 14 PE5 TRACED2 / FSMC\_A21 / TIM9\_CH1 / DCMI\_D6
    * P2 11 PE6 TRACED3 / FSMC\_A22 / TIM9\_CH2 / DCMI\_D7
* PH:
    * P2 7 PH0 OSC\_IN
    * P2 8 PH1 OSC\_OUT
* VDD:
    * P1 3 VDD
    * P1 4 VDD
    * P2 22 VDD


# By function #


* ADC:
    * P1 12 ADC123\_IN0
    * P1 11 ADC123\_IN1
    * P1 14 ADC123\_IN2
    * P1 13 ADC123\_IN3
    * P1 16 ADC12\_IN4
    * P1 15 ADC12\_IN5
    * P1 18 ADC12\_IN6
    * P1 17 ADC12\_IN7
    * P1 22 ADC12\_IN8
    * P1 21 ADC12\_IN9
    * P1 8 ADC123\_IN10
    * P1 7 ADC123\_IN11
    * P1 10 ADC123\_IN12
    * P1 9 ADC123\_IN13
    * P1 20 ADC12\_IN14
    * P1 19 ADC12\_IN15
* CAN:
    * P1 36 CAN2\_RX
    * P1 37 CAN2\_TX
    * P2 26 CAN2\_RX
    * P2 23 CAN2\_TX
    * P2 19 CAN1\_RX
    * P2 20 CAN1\_TX
    * P2 36 CAN1\_RX
    * P2 33 CAN1\_TX
* DAC:
    * P1 16 DAC1\_OUT
    * P1 15 DAC2\_OUT
* DCMI:
    * P1 16 DCMI\_HSYNC
    * P1 18 DCMI\_PIXCLK
    * P2 44 DCMI\_D0
    * P2 41 DCMI\_D1
    * P2 26 DCMI\_D10
    * P2 23 DCMI\_D5
    * P2 24 DCMI\_VSYNC
    * P2 19 DCMI\_D6
    * P2 20 DCMI\_D7
    * P2 47 DCMI\_D0
    * P2 48 DCMI\_D1
    * P2 45 DCMI\_D2
    * P2 46 DCMI\_D3
    * P2 37 DCMI\_D8
    * P2 38 DCMI\_D4
    * P2 35 DCMI\_D9
    * P2 17 DCMI\_D2
    * P2 18 DCMI\_D3
    * P2 13 DCMI\_D4
    * P2 14 DCMI\_D6
    * P2 11 DCMI\_D7
* ETH:
    * P1 12 ETH\_MII\_CRS
    * P1 11 ETH\_RMII\_REF\_CLK
    * P1 11 ETH\_MII\_RX\_CLK
    * P1 14 ETH\_MDIO
    * P1 13 ETH\_MII\_COL
    * P1 17 ETH\_MII\_RX\_DV
    * P1 17 RMII\_CRS\_DV
    * P1 22 ETH\_MII\_RXD2
    * P1 21 ETH\_MII\_RXD3
    * P1 34 ETH\_MII\_RX\_ER
    * P1 35 ETH\_RMII\_TX\_EN
    * P1 35 ETH\_MII\_TX\_EN
    * P1 36 ETH\_RMII\_TXD0
    * P1 36 ETH\_MII\_TXD0
    * P1 37 ETH\_RMII\_TXD1
    * P1 37 ETH\_MII\_TXD1
    * P1 7 ETH\_MDC
    * P1 10 TH\_MII\_TXD2
    * P1 9 ETH\_MII\_TX\_CLK
    * P1 20 ETH\_RMII\_RX\_D0
    * P1 20 ETH\_MII\_RX\_D0
    * P1 19 ETH\_RMII\_RX\_D1
    * P1 19 ETH\_MII\_RX\_D1
    * P2 26 ETH\_PPS\_OUT
    * P2 19 ETH\_MII\_TXD3
    * P2 15 ETH\_MII\_TXD3
* FSMC:
    * P1 40 FSMC\_D13
    * P1 41 FSMC\_D14
    * P1 42 FSMC\_D15
    * P1 43 FSMC\_A16
    * P1 44 FSMC\_A17
    * P1 45 FSMC\_A18
    * P1 46 FSMC\_D0
    * P1 47 FSMC\_D1
    * P1 25 FSMC\_D4
    * P1 26 FSMC\_D5
    * P1 27 FSMC\_D6
    * P1 28 FSMC\_D7
    * P1 29 FSMC\_D8
    * P1 30 FSMC\_D9
    * P1 31 FSMC\_D10
    * P1 32 FSMC\_D11
    * P1 33 FSMC\_D12
    * P2 24 FSMC\_NL
    * P2 36 FSMC\_D2
    * P2 33 FSMC\_D3
    * P2 31 FSMC\_CLK
    * P2 32 FSMC\_NOE
    * P2 29 FSMC\_NWE
    * P2 30 FSMC\_NWAIT
    * P2 27 FSMC\_NE1
    * P2 27 FSMC\_NCE2
    * P2 17 FSMC\_NBL0
    * P2 18 FSMC\_NBL1
    * P2 15 FSMC\_A23
    * P2 16 FSMC\_A19
    * P2 13 FSMC\_A20
    * P2 14 FSMC\_A21
    * P2 11 FSMC\_A22
* I2C:
    * P1 34 I2C2\_SCL
    * P1 35 I2C2\_SDA
    * P1 36 I2C2\_SMBA
    * P2 43 I2C3\_SCL
    * P2 44 I2C3\_SMBA
    * P2 26 I2C1\_SMBA
    * P2 23 I2C1\_SCL
    * P2 24 I2C1\_SDA
    * P2 19 I2C1\_SCL
    * P2 20 I2C1\_SDA
    * P2 46 I2C3\_SDA
* I2S:
    * P1 16 I2S3\_WS
    * P1 34 I2S2\_CK
    * P1 36 I2S2\_WS
    * P1 37 I2S2\_CK
    * P1 38 I2S2ext\_SD
    * P1 39 I2S2\_SD
    * P1 10 I2S2ext\_SD
    * P1 9 I2S2\_SD
    * P2 40 I2S3\_WS
    * P2 28 I2S3\_CK
    * P2 25 I2S3ext\_SD
    * P2 26 I2S3\_SD
    * P2 20 I2S2\_WS
    * P2 47 I2S2\_MCK
    * P2 48 I2S3\_MCK
    * P2 46 I2S\_CKIN
    * P2 37 I2S3\_CK
    * P2 38 I2S3ext\_SD
    * P2 35 I2S3\_SD
* JTAG:
    * P2 42 JTMS-SWDIO
    * P2 39 JTCK-SWCLK
    * P2 40 JTDI
    * P2 28 JTDO
    * P2 25 NJTRST
* MCO:
    * P2 43 MCO1
    * P2 46 MCO2
* OSC:
    * P2 9 OSC32\_IN
    * P2 10 OSC32\_OUT
    * P2 7 OSC\_IN
    * P2 8 OSC\_OUT
* POWER:
    * P2 21 VPP
* RTC:
    * P2 12 RTC\_AF1
* SDIO:
    * P2 19 SDIO\_D4
    * P2 20 SDIO\_D5
    * P2 47 SDIO\_D6
    * P2 48 SDIO\_D7
    * P2 45 SDIO\_D0
    * P2 46 SDIO\_D1
    * P2 37 SDIO\_D2
    * P2 38 SDIO\_D3
    * P2 35 SDIO\_CK
    * P2 34 SDIO\_CMD
* SPI:
    * P1 16 SPI1\_NSS
    * P1 16 SPI3\_NSS
    * P1 15 SPI1\_SCK
    * P1 18 SPI1\_MISO
    * P1 17 SPI1\_MOSI
    * P1 34 SPI2\_SCK
    * P1 36 SPI2\_NSS
    * P1 37 SPI2\_SCK
    * P1 38 SPI2\_MISO
    * P1 39 SPI2\_MOSI
    * P1 10 SPI2\_MISO
    * P1 9 SPI2\_MOSI
    * P2 40 SPI3\_NSS
    * P2 40 SPI1\_NSS
    * P2 28 SPI3\_SCK
    * P2 28 SPI1\_SCK
    * P2 25 SPI3\_MISO
    * P2 25 SPI1\_MISO
    * P2 26 SPI1\_MOSI
    * P2 26 SPI3\_MOSI
    * P2 20 SPI2\_NSS
    * P2 37 SPI3\_SCK
    * P2 38 SPI3\_MISO
    * P2 35 SPI3\_MOSI
* SWO:
    * P2 28 TRACESWO
* TIM:
    * P1 12 TIM2\_CH1\_ETR
    * P1 12 TIM5\_CH1
    * P1 12 TIM8\_ETR
    * P1 11 TIM5\_CH2
    * P1 14 TIM5\_CH3
    * P1 14 TIM9\_CH1
    * P1 14 TIM2\_CH3
    * P1 13 TIM5\_CH4
    * P1 13 TIM9\_CH2
    * P1 13 TIM2\_CH4
    * P1 15 TIM2\_CH1\_ETR
    * P1 15 TIM8\_CHIN
    * P1 18 TIM8\_BKIN
    * P1 18 TIM13\_CH1
    * P1 18 TIM3\_CH1
    * P1 18 TIM1\_BKIN
    * P1 17 TIM8\_CH1N
    * P1 17 TIM14\_CH1
    * P1 17 TIM3\_CH2
    * P1 17 TIM1\_CH1N
    * P1 22 TIM3\_CH3
    * P1 22 TIM8\_CH2N
    * P1 22 TIM1\_CH2N
    * P1 21 TIM3\_CH4
    * P1 21 TIM8\_CH3N
    * P1 21 TIM1\_CH3N
    * P1 34 TIM2\_CH3
    * P1 35 TIM2\_CH4
    * P1 36 TIM1\_BKIN
    * P1 37 TIM1\_CH1N
    * P1 38 TIM1\_CH2N
    * P1 38 TIM12\_CH1
    * P1 38 TIM8\_CH2N
    * P1 39 TIM1\_CH3N
    * P1 39 TIM8\_CH3N
    * P1 39 TIM12\_CH2
    * P1 44 TIM4\_CH1
    * P1 45 TIM4\_CH2
    * P1 46 TIM4\_CH3
    * P1 47 TIM4\_CH4
    * P1 25 TIM1\_ETR
    * P1 26 TIM1\_CH1N
    * P1 27 TIM1\_CH1
    * P1 28 TIM1\_CH2N
    * P1 29 TIM1\_CH2
    * P1 30 TIM1\_CH3N
    * P1 31 TIM1\_CH3
    * P1 32 TIM1\_CH4
    * P1 33 TIM1\_BKIN
    * P2 43 TIM1\_CH1
    * P2 44 TIM1\_CH2
    * P2 41 TIM1\_CH3
    * P2 40 TIM2\_CH1\_ETR
    * P2 28 TIM2\_CH2
    * P2 25 TIM3\_CH1
    * P2 26 TIM3\_CH2
    * P2 23 TIM4\_CH1
    * P2 24 TIM4\_CH2
    * P2 19 TIM4\_CH3
    * P2 19 TIM10\_CH1
    * P2 20 TIM4\_CH4
    * P2 20 TIM11\_CH1
    * P2 47 TIM8\_CH1
    * P2 47 TIM3\_CH1
    * P2 48 TIM8\_CH2
    * P2 48 TIM3\_CH2
    * P2 45 TIM8\_CH3
    * P2 45 TIM3\_CH3
    * P2 46 TIM8\_CH4
    * P2 46 TIM3\_CH4
    * P2 34 TIM3\_ETR
    * P2 17 TIM4\_ETR
    * P2 14 TIM9\_CH1
    * P2 11 TIM9\_CH2
* TIMM:
    * P1 11 TIMM2\_CH2
* TRACE:
    * P2 15 TRACECLK
    * P2 16 TRACED0
    * P2 13 TRACED1
    * P2 14 TRACED2
    * P2 11 TRACED3
* UART:
    * P2 37 UART4\_TX
    * P2 38 UART4\_RX
    * P2 35 UART5\_TX
    * P2 34 UART5\_RX
* USART:
    * P1 12 USART2\_CTS
    * P1 12 USART4\_TX
    * P1 11 USART2\_RTS
    * P1 11 USART4\_RX
    * P1 14 USART2\_TX
    * P1 13 USART2\_RX
    * P1 16 USART2\_CK
    * P1 34 USART3\_TX
    * P1 35 USART3\_RX
    * P1 36 USART3\_CK
    * P1 37 USART3\_CTS
    * P1 38 USART3\_RTS
    * P1 40 USART3\_TX
    * P1 41 USART3\_RX
    * P1 42 USART3\_CK
    * P1 43 USART3\_CTS
    * P1 44 USART3\_RTS
    * P2 43 USART1\_CK
    * P2 44 USART1\_TX
    * P2 41 USART1\_RX
    * P2 23 USART1\_TX
    * P2 24 USART1\_RX
    * P2 47 USART6\_TX
    * P2 48 USART6\_RX
    * P2 45 USART6\_CK
    * P2 37 USART3\_TX
    * P2 38 USART3\_RX
    * P2 35 USART3\_CK
    * P2 31 USART2\_CTS
    * P2 32 USART2\_RTS
    * P2 29 USART2\_TX
    * P2 30 USART2\_RX
    * P2 27 USART2\_CK
* USB:
    * P1 13 OTG\_HS\_ULPI\_D0
    * P1 16 OTG\_HS\_SOF
    * P1 15 OTG\_HS\_ULPI\_CK
    * P1 22 OTG\_HS\_ULPI\_D1
    * P1 21 OTG\_HS\_ULPI\_D2
    * P1 21 OTG\_HS\_INTN
    * P1 34 OTG\_HS\_ULPI\_D3
    * P1 34 OTG\_HS\_SCL
    * P1 35 OTG\_HS\_ULPI\_D4
    * P1 35 OTG\_HS\_SDA
    * P1 36 OTG\_HS\_ULPI\_D5
    * P1 36 OTG\_HS\_ID
    * P1 37 OTG\_HS\_ULPI\_D6
    * P1 37 OTG\_HS\_VBUS
    * P1 38 OTG\_HS\_DM
    * P1 39 OTG\_HS\_DP
    * P1 8 OTG\_HS\_ULPI\_STP
    * P1 10 OTG\_HS\_ULPI\_DIR
    * P1 9 OTG\_HS\_ULPI\_NXT
    * P2 43 OTG\_FS\_SOF
    * P2 44 OTG\_FS\_VBUS
    * P2 41 OTG\_FS\_ID
    * P2 26 OTG\_HS\_ULPI\_D7
    * P2 23 OTG\_FS\_INTN
    * P2 19 OTG\_FS\_SCL
    * P2 20 OTG\_FS\_SDA
* WKUP:
    * P1 12 WKUP
